<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>kernel_EMO</TopModelName>
        <TargetClockPeriod>50.00</TargetClockPeriod>
        <ClockUncertainty>13.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>36.811</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>766</BRAM_18K>
            <DSP>1757</DSP>
            <FF>319217</FF>
            <LUT>402792</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_EMO</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>kernel_EMO</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_stage0_1_fu_2332</InstName>
                    <ModuleName>kernel_stage0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2332</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DW_conv_2_fu_418</InstName>
                            <ModuleName>DW_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>418</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_DW_conv_2_Pipeline_In_Channel_fu_340</InstName>
                                    <ModuleName>DW_conv_2_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>340</ID>
                                    <BindInstances>add_ln72_fu_252_p2 mul_62s_17ns_62_1_1_U3 add_ln71_9_fu_268_p2 add_ln71_fu_297_p2 add_ln71_4_fu_341_p2 fmul_32ns_32ns_32_1_max_dsp_1_U2 fadd_32ns_32ns_32_1_full_dsp_1_U1 add_ln73_fu_390_p2 grp_fu_376_p0</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>empty_fu_451_p2 tmp_fu_481_p2 empty_827_fu_491_p2 empty_828_fu_509_p2 empty_829_fu_535_p2 add_ln38_fu_547_p2 add_ln38_5_fu_573_p2 p_mid174_fu_603_p2 p_mid194_fu_653_p2 p_mid1114_fu_687_p2 add_ln42_fu_739_p2 p_mid134_fu_787_p2 p_mid154_fu_829_p2 add_ln47_fu_869_p2 p_mid1_fu_903_p2 p_mid113_fu_929_p2 p_mid115_fu_967_p2 add_ln57_1_fu_993_p2 add_ln57_fu_1003_p2 add_ln69_fu_1033_p2 add_ln60_fu_1044_p2 add_ln60_1_fu_1050_p2 add_ln78_fu_1062_p2 add_ln63_fu_1089_p2 sub_ln66_fu_1100_p2 empty_830_fu_1122_p2 add_ln77_fu_1247_p2 fadd_32ns_32ns_32_1_full_dsp_1_U19 add_ln78_1_fu_1303_p2 add_ln79_fu_1322_p2 add_ln51_fu_1148_p2 add_ln47_3_fu_1153_p2 add_ln42_5_fu_1166_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_BatchNorm_1_fu_436</InstName>
                            <ModuleName>BatchNorm_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>436</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_1_Pipeline_VITIS_LOOP_22_4_fu_240</InstName>
                                    <ModuleName>BatchNorm_1_Pipeline_VITIS_LOOP_22_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>240</ID>
                                    <BindInstances>add_ln22_fu_224_p2 fsub_32ns_32ns_32_1_full_dsp_1_U27 ddiv_64ns_64ns_64_5_no_dsp_1_U32 dmul_64ns_64ns_64_2_max_dsp_1_U31 dadd_64ns_64ns_64_1_full_dsp_1_U30</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_10ns_7ns_17_4_1_U53 empty_fu_399_p2 empty_893_fu_404_p2 empty_894_fu_409_p2 empty_895_fu_414_p2 tmp2_fu_375_p2 mul_mul_10ns_7ns_16_4_1_U54 add_ln13_fu_464_p2 add_ln16_fu_558_p2 p_mid118_fu_590_p2 p_mid120_fu_595_p2 p_mid122_fu_600_p2 p_mid124_fu_605_p2 tmp2_mid1_fu_610_p2 mul_mul_10ns_7ns_16_4_1_U55 dadd_64ns_64ns_64_1_full_dsp_1_U51 tmp1_fu_810_p2 mul_mul_16ns_7ns_23_4_1_U56 empty_897_fu_831_p2 empty_898_fu_836_p2 dsqrt_64ns_64ns_64_5_no_dsp_1_U52 add_ln19_fu_736_p2 add_ln16_3_fu_742_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_1_fu_470</InstName>
                            <ModuleName>DW_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>470</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_DW_conv_1_Pipeline_In_Channel_fu_337</InstName>
                                    <ModuleName>DW_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>337</ID>
                                    <BindInstances>add_ln72_fu_337_p2 mul_14ns_62s_62_1_1_U75 add_ln70_fu_366_p2 mul_62s_3ns_62_1_1_U77 add_ln70_3_fu_423_p2 mul_62s_3ns_62_1_1_U78 add_ln71_12_fu_432_p2 add_ln71_fu_379_p2 add_ln71_2_fu_445_p2 fmul_32ns_32ns_32_1_max_dsp_1_U74 fadd_32ns_32ns_32_1_full_dsp_1_U73 add_ln73_fu_478_p2 grp_fu_414_p0</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_7ns_14_1_1_U103 mul_3ns_3ns_6_1_1_U101 mul_7ns_6ns_13_1_1_U102 mul_mul_7ns_13ns_20_4_1_U107 p_mid1116_fu_542_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 empty_841_fu_607_p2 add_ln34_fu_628_p2 add_ln38_fu_705_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 add_ln42_fu_748_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 add_ln47_fu_863_p2 p_mid1_fu_899_p2 mul_9s_7ns_16_1_1_U104 add_ln56_fu_970_p2 add_ln69_fu_1012_p2 add_ln78_fu_1023_p2 add_ln63_fu_1029_p2 mul_mul_10ns_7ns_16_4_1_U112 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 mul_32s_5ns_32_1_1_U105 empty_842_fu_1139_p2 add_ln79_fu_1196_p2 add_ln51_fu_1048_p2 add_ln47_4_fu_1053_p2 add_ln42_6_fu_1066_p2 add_ln38_6_fu_1079_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_SiLU_fu_505</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_SiLU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>505</ID>
                            <BindInstances>add_ln11_fu_177_p2 fadd_32ns_32ns_32_1_full_dsp_1_U140 fmul_32ns_32ns_32_1_max_dsp_1_U141 add_ln12_fu_203_p2 add_ln9_fu_229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_516</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>516</ID>
                            <BindInstances>add_ln17_fu_107_p2 fadd_32ns_32ns_32_1_full_dsp_1_U148</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_1_fu_524</InstName>
                            <ModuleName>Pointwise_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>524</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_228</InstName>
                                    <ModuleName>Pointwise_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                    <BindInstances>add_ln29_fu_230_p2 add_ln32_9_fu_239_p2 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 add_ln32_8_fu_266_p2 fmul_32ns_32ns_32_1_max_dsp_1_U153 fadd_32ns_32ns_32_1_full_dsp_1_U152</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_7ns_10ns_17_4_1_U168 mul_mul_7ns_17ns_24_4_1_U169 add_ln19_fu_316_p2 add_ln19_4_fu_438_p2 add_ln22_fu_496_p2 mul_mul_10ns_7ns_16_4_1_U170 empty_777_fu_466_p2 mul_mul_10ns_7ns_16_4_1_U171 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 empty_782_fu_529_p2 add_ln35_fu_375_p2 fadd_32ns_32ns_32_1_full_dsp_1_U167 add_ln25_fu_400_p2 add_ln22_4_fu_406_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_SiLU3_fu_548</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_SiLU3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>548</ID>
                            <BindInstances>add_ln11_fu_177_p2 fadd_32ns_32ns_32_1_full_dsp_1_U186 fmul_32ns_32ns_32_1_max_dsp_1_U187 add_ln12_fu_203_p2 add_ln9_fu_229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_34_2_fu_558</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_VITIS_LOOP_34_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>558</ID>
                            <BindInstances>add_ln34_fu_135_p2 dexp_64ns_64ns_64_3_full_dsp_1_U198 dadd_64ns_64ns_64_1_full_dsp_1_U196</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_2_fu_568</InstName>
                            <ModuleName>Pointwise_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>568</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_212</InstName>
                                    <ModuleName>Pointwise_conv_2_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>212</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_7_fu_241_p2 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 add_ln32_6_fu_268_p2 fmul_32ns_32ns_32_1_max_dsp_1_U211 fadd_32ns_32ns_32_1_full_dsp_1_U210</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_8ns_15_1_1_U224 mul_mul_7ns_15ns_22_4_1_U226 add_ln19_fu_303_p2 add_ln19_3_fu_323_p2 add_ln22_fu_430_p2 mul_mul_8ns_10ns_17_4_1_U227 empty_770_fu_463_p2 mul_8ns_7ns_15_1_1_U225 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 empty_775_fu_479_p2 add_ln25_fu_380_p2 add_ln22_3_fu_386_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_57_4_fu_589</InstName>
                            <ModuleName>kernel_stage0_1_Pipeline_VITIS_LOOP_57_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>589</ID>
                            <BindInstances>add_ln56_fu_189_p2 add_ln56_1_fu_213_p2 fmul_32ns_32ns_32_1_max_dsp_1_U204 add_ln57_fu_230_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln15_fu_660_p2 add_ln54_1_fu_733_p2 add_ln54_fu_745_p2 add_ln55_fu_755_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_BatchNorm_1_fu_2375</InstName>
                    <ModuleName>BatchNorm_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2375</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_BatchNorm_1_Pipeline_VITIS_LOOP_22_4_fu_240</InstName>
                            <ModuleName>BatchNorm_1_Pipeline_VITIS_LOOP_22_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>240</ID>
                            <BindInstances>add_ln22_fu_224_p2 fsub_32ns_32ns_32_1_full_dsp_1_U27 ddiv_64ns_64ns_64_5_no_dsp_1_U32 dmul_64ns_64ns_64_2_max_dsp_1_U31 dadd_64ns_64ns_64_1_full_dsp_1_U30</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_10ns_7ns_17_4_1_U53 empty_fu_399_p2 empty_893_fu_404_p2 empty_894_fu_409_p2 empty_895_fu_414_p2 tmp2_fu_375_p2 mul_mul_10ns_7ns_16_4_1_U54 add_ln13_fu_464_p2 add_ln16_fu_558_p2 p_mid118_fu_590_p2 p_mid120_fu_595_p2 p_mid122_fu_600_p2 p_mid124_fu_605_p2 tmp2_mid1_fu_610_p2 mul_mul_10ns_7ns_16_4_1_U55 dadd_64ns_64ns_64_1_full_dsp_1_U51 tmp1_fu_810_p2 mul_mul_16ns_7ns_23_4_1_U56 empty_897_fu_831_p2 empty_898_fu_836_p2 dsqrt_64ns_64ns_64_5_no_dsp_1_U52 add_ln19_fu_736_p2 add_ln16_3_fu_742_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Pointwise_conv_1_fu_2411</InstName>
                    <ModuleName>Pointwise_conv_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2411</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_228</InstName>
                            <ModuleName>Pointwise_conv_1_Pipeline_In_Channel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>228</ID>
                            <BindInstances>add_ln29_fu_230_p2 add_ln32_9_fu_239_p2 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 add_ln32_8_fu_266_p2 fmul_32ns_32ns_32_1_max_dsp_1_U153 fadd_32ns_32ns_32_1_full_dsp_1_U152</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_7ns_10ns_17_4_1_U168 mul_mul_7ns_17ns_24_4_1_U169 add_ln19_fu_316_p2 add_ln19_4_fu_438_p2 add_ln22_fu_496_p2 mul_mul_10ns_7ns_16_4_1_U170 empty_777_fu_466_p2 mul_mul_10ns_7ns_16_4_1_U171 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 empty_782_fu_529_p2 add_ln35_fu_375_p2 fadd_32ns_32ns_32_1_full_dsp_1_U167 add_ln25_fu_400_p2 add_ln22_4_fu_406_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_SiLU_1_fu_2444</InstName>
                    <ModuleName>SiLU_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2444</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SiLU_1_Pipeline_SiLU_fu_72</InstName>
                            <ModuleName>SiLU_1_Pipeline_SiLU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>72</ID>
                            <BindInstances>add_ln11_fu_167_p2 fexp_32ns_32ns_32_2_full_dsp_1_U284 fadd_32ns_32ns_32_1_full_dsp_1_U281 fdiv_32ns_32ns_32_2_no_dsp_1_U283 fmul_32ns_32ns_32_1_max_dsp_1_U282 add_ln12_fu_192_p2 add_ln9_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_7ns_7ns_14_1_1_U290 mac_muladd_14ns_9ns_1s_22_4_1_U291 mac_muladd_14ns_9ns_1s_22_4_1_U291</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DW_conv_1_fu_2471</InstName>
                    <ModuleName>DW_conv_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2471</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DW_conv_1_Pipeline_In_Channel_fu_337</InstName>
                            <ModuleName>DW_conv_1_Pipeline_In_Channel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>337</ID>
                            <BindInstances>add_ln72_fu_337_p2 mul_14ns_62s_62_1_1_U75 add_ln70_fu_366_p2 mul_62s_3ns_62_1_1_U77 add_ln70_3_fu_423_p2 mul_62s_3ns_62_1_1_U78 add_ln71_12_fu_432_p2 add_ln71_fu_379_p2 add_ln71_2_fu_445_p2 fmul_32ns_32ns_32_1_max_dsp_1_U74 fadd_32ns_32ns_32_1_full_dsp_1_U73 add_ln73_fu_478_p2 grp_fu_414_p0</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_7ns_7ns_14_1_1_U103 mul_3ns_3ns_6_1_1_U101 mul_7ns_6ns_13_1_1_U102 mul_mul_7ns_13ns_20_4_1_U107 p_mid1116_fu_542_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 empty_841_fu_607_p2 add_ln34_fu_628_p2 add_ln38_fu_705_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 add_ln42_fu_748_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 add_ln47_fu_863_p2 p_mid1_fu_899_p2 mul_9s_7ns_16_1_1_U104 add_ln56_fu_970_p2 add_ln69_fu_1012_p2 add_ln78_fu_1023_p2 add_ln63_fu_1029_p2 mul_mul_10ns_7ns_16_4_1_U112 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 mul_32s_5ns_32_1_1_U105 empty_842_fu_1139_p2 add_ln79_fu_1196_p2 add_ln51_fu_1048_p2 add_ln47_4_fu_1053_p2 add_ln42_6_fu_1066_p2 add_ln38_6_fu_1079_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Pointwise_conv_2_fu_2522</InstName>
                    <ModuleName>Pointwise_conv_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2522</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_212</InstName>
                            <ModuleName>Pointwise_conv_2_Pipeline_In_Channel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <BindInstances>add_ln29_fu_232_p2 add_ln32_7_fu_241_p2 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 add_ln32_6_fu_268_p2 fmul_32ns_32ns_32_1_max_dsp_1_U211 fadd_32ns_32ns_32_1_full_dsp_1_U210</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_7ns_8ns_15_1_1_U224 mul_mul_7ns_15ns_22_4_1_U226 add_ln19_fu_303_p2 add_ln19_3_fu_323_p2 add_ln22_fu_430_p2 mul_mul_8ns_10ns_17_4_1_U227 empty_770_fu_463_p2 mul_8ns_7ns_15_1_1_U225 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 empty_775_fu_479_p2 add_ln25_fu_380_p2 add_ln22_3_fu_386_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Compute_skip_1_fu_2550</InstName>
                    <ModuleName>Compute_skip_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2550</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Compute_skip_1_Pipeline_VITIS_LOOP_23_3_fu_90</InstName>
                            <ModuleName>Compute_skip_1_Pipeline_VITIS_LOOP_23_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>90</ID>
                            <BindInstances>tmp2_fu_361_p2 mul_mul_10ns_6ns_16_4_1_U301 tmp1_fu_614_p2 add_ln14_fu_376_p2 add_ln17_fu_465_p2 tmp2_mid1_fu_483_p2 mul_mul_10ns_6ns_16_4_1_U302 add_ln20_fu_667_p2 tmp1_mid1_fu_677_p2 mul_mul_16ns_6ns_21_4_1_U303 add_ln20_4_fu_717_p2 add_ln20_5_fu_732_p2 add_ln20_6_fu_747_p2 fadd_32ns_32ns_32_1_full_dsp_1_U300 add_ln23_fu_517_p2 add_ln20_7_fu_554_p2 add_ln17_6_fu_568_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_6ns_6ns_12_1_1_U322 mul_mul_10ns_12ns_22_4_1_U323</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage3_1_fu_2576</InstName>
                    <ModuleName>kernel_stage3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2576</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_LayerNorm_clone_1_fu_978</InstName>
                            <ModuleName>LayerNorm_clone_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>978</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_7600</InstName>
                                    <ModuleName>LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>7600</ID>
                                    <BindInstances>sub_ln20_fu_22822_p2 add_ln18_fu_22834_p2 add_ln18_4_fu_22857_p2 sub_ln20_1_fu_22887_p2 add_ln24_fu_22921_p2 add_ln24_3_fu_22939_p2 fadd_32ns_32ns_32_1_full_dsp_1_U335 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_4_fu_22971_p2 add_ln24_5_fu_22988_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_6_fu_23034_p2 add_ln24_7_fu_23052_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_8_fu_23077_p2 add_ln24_9_fu_23094_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_10_fu_23119_p2 add_ln24_11_fu_23136_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_12_fu_23164_p2 add_ln24_13_fu_23182_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_14_fu_23207_p2 add_ln24_15_fu_23224_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_16_fu_23249_p2 add_ln24_17_fu_23266_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_18_fu_23291_p2 add_ln24_19_fu_23308_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_20_fu_23339_p2 add_ln24_21_fu_23356_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_22_fu_23390_p2 add_ln24_23_fu_23408_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_24_fu_23439_p2 add_ln24_25_fu_23456_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_26_fu_23487_p2 add_ln24_27_fu_23504_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_28_fu_23535_p2 add_ln24_29_fu_23552_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_30_fu_23583_p2 add_ln24_31_fu_23600_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_32_fu_23631_p2 add_ln24_33_fu_23648_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_34_fu_23679_p2 add_ln24_35_fu_23696_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_36_fu_23727_p2 add_ln24_37_fu_23748_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_38_fu_23779_p2 add_ln24_39_fu_23800_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_40_fu_23831_p2 add_ln24_41_fu_23852_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_42_fu_23886_p2 add_ln24_43_fu_23904_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_44_fu_23935_p2 add_ln24_45_fu_23952_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_46_fu_23983_p2 add_ln24_47_fu_24000_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_48_fu_24031_p2 add_ln24_49_fu_24048_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_50_fu_24079_p2 add_ln24_51_fu_24096_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_52_fu_24127_p2 add_ln24_53_fu_24144_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_54_fu_24175_p2 add_ln24_55_fu_24192_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_56_fu_24223_p2 add_ln24_57_fu_24240_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_58_fu_24271_p2 add_ln24_59_fu_24288_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_60_fu_24319_p2 add_ln24_61_fu_24336_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_62_fu_24367_p2 add_ln24_63_fu_24384_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_64_fu_24415_p2 add_ln24_65_fu_24432_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_66_fu_24463_p2 add_ln24_67_fu_24480_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_68_fu_24511_p2 add_ln24_69_fu_24532_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_70_fu_24563_p2 add_ln24_71_fu_24584_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_72_fu_24615_p2 add_ln24_73_fu_24636_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_74_fu_24667_p2 add_ln24_75_fu_24688_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_76_fu_24719_p2 add_ln24_77_fu_24740_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_78_fu_24771_p2 add_ln24_79_fu_24792_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_80_fu_24823_p2 add_ln24_81_fu_24844_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_82_fu_24875_p2 add_ln24_83_fu_24896_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_84_fu_24930_p2 add_ln24_85_fu_24948_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_86_fu_24979_p2 add_ln24_87_fu_24996_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_88_fu_25027_p2 add_ln24_89_fu_25044_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_90_fu_25075_p2 add_ln24_91_fu_25092_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_92_fu_25123_p2 add_ln24_93_fu_25140_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_94_fu_25165_p2 add_ln24_95_fu_25182_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U335 add_ln24_96_fu_25207_p2 add_ln24_97_fu_25224_p2 fadd_32ns_32ns_32_1_full_dsp_1_U336 fmul_32ns_32ns_32_1_max_dsp_1_U338 fadd_32ns_32ns_32_1_full_dsp_1_U336 add_ln29_fu_22965_p2 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 fmul_32ns_32ns_32_1_max_dsp_1_U339 fsub_32ns_32ns_32_1_full_dsp_1_U337 add_ln19_fu_23013_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_9176</InstName>
                                    <ModuleName>LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>9176</ID>
                                    <BindInstances>sub_ln38_fu_15019_p2 add_ln36_fu_15031_p2 add_ln36_3_fu_15054_p2 sub_ln38_1_fu_15084_p2 add_ln38_fu_15110_p2 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_8_fu_18281_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_fu_18307_p2 add_ln40_9_fu_18354_p2 add_ln40_10_fu_18371_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_11_fu_18396_p2 add_ln40_12_fu_18424_p2 add_ln40_13_fu_18442_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_14_fu_18467_p2 add_ln40_15_fu_18492_p2 add_ln40_16_fu_18509_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_17_fu_18534_p2 add_ln40_18_fu_18559_p2 add_ln40_19_fu_18576_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_20_fu_18601_p2 add_ln40_21_fu_18629_p2 add_ln40_22_fu_18647_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_23_fu_18672_p2 add_ln40_24_fu_18697_p2 add_ln40_25_fu_18714_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_26_fu_18739_p2 add_ln40_27_fu_18764_p2 add_ln40_28_fu_18781_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_29_fu_18806_p2 add_ln40_30_fu_18831_p2 add_ln40_31_fu_18848_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_32_fu_18873_p2 add_ln40_33_fu_18902_p2 add_ln40_34_fu_18919_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_35_fu_18944_p2 add_ln40_36_fu_18976_p2 add_ln40_37_fu_18994_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_38_fu_19019_p2 add_ln40_39_fu_19048_p2 add_ln40_40_fu_19065_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_41_fu_19090_p2 add_ln40_42_fu_19119_p2 add_ln40_43_fu_19136_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_44_fu_19161_p2 add_ln40_45_fu_19190_p2 add_ln40_46_fu_19207_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_47_fu_19232_p2 add_ln40_48_fu_19261_p2 add_ln40_49_fu_19278_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_50_fu_19303_p2 add_ln40_51_fu_19332_p2 add_ln40_52_fu_19349_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_53_fu_19374_p2 add_ln40_54_fu_19403_p2 add_ln40_55_fu_19420_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_56_fu_19445_p2 add_ln40_57_fu_19474_p2 add_ln40_58_fu_19495_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_59_fu_19520_p2 add_ln40_60_fu_19554_p2 add_ln40_61_fu_19575_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_62_fu_19600_p2 add_ln40_63_fu_19634_p2 add_ln40_64_fu_19655_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_65_fu_19680_p2 add_ln40_66_fu_19717_p2 add_ln40_67_fu_19735_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_68_fu_19760_p2 add_ln40_69_fu_19794_p2 add_ln40_70_fu_19811_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_71_fu_19836_p2 add_ln40_72_fu_19870_p2 add_ln40_73_fu_19887_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_74_fu_19912_p2 add_ln40_75_fu_19946_p2 add_ln40_76_fu_19963_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_77_fu_19988_p2 add_ln40_78_fu_20022_p2 add_ln40_79_fu_20039_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_80_fu_20064_p2 add_ln40_81_fu_20098_p2 add_ln40_82_fu_20115_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_83_fu_20140_p2 add_ln40_84_fu_20174_p2 add_ln40_85_fu_20191_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_86_fu_20216_p2 add_ln40_87_fu_20250_p2 add_ln40_88_fu_20267_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_89_fu_20292_p2 add_ln40_90_fu_20326_p2 add_ln40_91_fu_20343_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_92_fu_20368_p2 add_ln40_93_fu_20402_p2 add_ln40_94_fu_20419_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_95_fu_20444_p2 add_ln40_96_fu_20478_p2 add_ln40_97_fu_20495_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_98_fu_20520_p2 add_ln40_99_fu_20554_p2 add_ln40_100_fu_20571_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_101_fu_20596_p2 add_ln40_102_fu_20630_p2 add_ln40_103_fu_20647_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_104_fu_20672_p2 add_ln40_105_fu_20706_p2 add_ln40_106_fu_20727_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1916 add_ln40_107_fu_20752_p2 add_ln40_108_fu_20786_p2 add_ln40_109_fu_20807_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_110_fu_20832_p2 add_ln40_111_fu_20866_p2 add_ln40_112_fu_20887_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_113_fu_20912_p2 add_ln40_114_fu_20946_p2 add_ln40_115_fu_20967_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_116_fu_20992_p2 add_ln40_117_fu_21026_p2 add_ln40_118_fu_21047_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_119_fu_21072_p2 add_ln40_120_fu_21106_p2 add_ln40_121_fu_21127_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_122_fu_21152_p2 add_ln40_123_fu_21186_p2 add_ln40_124_fu_21207_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_125_fu_21232_p2 add_ln40_126_fu_21266_p2 add_ln40_127_fu_21287_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_128_fu_21312_p2 add_ln40_129_fu_21349_p2 add_ln40_130_fu_21367_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_131_fu_21392_p2 add_ln40_132_fu_21426_p2 add_ln40_133_fu_21443_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_134_fu_21468_p2 add_ln40_135_fu_21502_p2 add_ln40_136_fu_21519_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_137_fu_21544_p2 add_ln40_138_fu_21578_p2 add_ln40_139_fu_21595_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_140_fu_21620_p2 add_ln40_141_fu_21654_p2 add_ln40_142_fu_21671_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_143_fu_21696_p2 add_ln40_144_fu_21730_p2 add_ln40_145_fu_21747_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_146_fu_21772_p2 add_ln40_147_fu_21797_p2 add_ln40_148_fu_21814_p2 fsub_32ns_32ns_32_1_full_dsp_1_U1911 dadd_64ns_64ns_64_1_full_dsp_1_U1915 add_ln40_149_fu_21839_p2 add_ln37_fu_18333_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln40_fu_11184_p2 add_ln40_12_fu_11203_p2 add_ln40_13_fu_11219_p2 add_ln40_17_fu_11234_p2 add_ln40_18_fu_11249_p2 add_ln40_22_fu_11264_p2 add_ln40_23_fu_11279_p2 add_ln40_27_fu_11294_p2 add_ln40_28_fu_11309_p2 add_ln40_32_fu_11324_p2 add_ln40_33_fu_11339_p2 add_ln40_37_fu_11354_p2 add_ln40_38_fu_11369_p2 add_ln40_42_fu_11384_p2 add_ln40_43_fu_11399_p2 add_ln40_47_fu_11414_p2 add_ln40_48_fu_11429_p2 add_ln40_52_fu_11444_p2 add_ln40_53_fu_11459_p2 add_ln40_57_fu_11474_p2 add_ln40_58_fu_11489_p2 add_ln40_62_fu_11504_p2 add_ln40_63_fu_11519_p2 add_ln40_67_fu_11534_p2 add_ln40_68_fu_11549_p2 add_ln40_72_fu_11564_p2 add_ln40_73_fu_11579_p2 add_ln40_77_fu_11594_p2 add_ln40_78_fu_11609_p2 add_ln40_82_fu_11624_p2 add_ln40_83_fu_11639_p2 add_ln40_87_fu_11654_p2 add_ln40_88_fu_11669_p2 add_ln40_92_fu_11684_p2 add_ln40_93_fu_11699_p2 add_ln40_97_fu_11714_p2 add_ln40_98_fu_11729_p2 add_ln40_102_fu_11744_p2 add_ln40_103_fu_11759_p2 add_ln40_107_fu_11774_p2 add_ln40_108_fu_11789_p2 add_ln40_112_fu_11804_p2 add_ln40_113_fu_11819_p2 add_ln40_117_fu_11834_p2 add_ln40_118_fu_11849_p2 add_ln40_122_fu_11864_p2 add_ln40_123_fu_11879_p2 add_ln40_127_fu_11894_p2 add_ln40_128_fu_11909_p2 add_ln40_132_fu_11924_p2 add_ln40_133_fu_11939_p2 add_ln40_137_fu_11954_p2 add_ln40_138_fu_11969_p2 add_ln40_142_fu_11984_p2 add_ln40_143_fu_11999_p2 add_ln40_147_fu_12014_p2 add_ln40_148_fu_12029_p2 add_ln40_150_fu_12044_p2 add_ln40_151_fu_12059_p2 add_ln40_152_fu_12074_p2 add_ln40_153_fu_12089_p2 add_ln40_154_fu_12104_p2 add_ln40_155_fu_12119_p2 add_ln40_156_fu_12134_p2 add_ln40_157_fu_12149_p2 add_ln40_158_fu_12164_p2 add_ln40_159_fu_12179_p2 add_ln40_160_fu_12194_p2 add_ln40_161_fu_12209_p2 add_ln40_162_fu_12224_p2 add_ln40_163_fu_12239_p2 add_ln40_164_fu_12254_p2 add_ln40_165_fu_12269_p2 add_ln40_166_fu_12284_p2 add_ln40_167_fu_12299_p2 add_ln40_168_fu_12314_p2 add_ln40_169_fu_12329_p2 add_ln40_170_fu_12344_p2 add_ln40_171_fu_12359_p2 add_ln40_172_fu_12374_p2 add_ln40_173_fu_12389_p2 add_ln40_174_fu_12404_p2 add_ln40_175_fu_12419_p2 add_ln40_176_fu_12434_p2 add_ln40_177_fu_12449_p2 add_ln40_178_fu_12464_p2 add_ln40_179_fu_12479_p2 add_ln40_180_fu_12494_p2 add_ln40_181_fu_12509_p2 add_ln40_182_fu_12524_p2 add_ln40_183_fu_12539_p2 add_ln40_184_fu_12569_p2 add_ln40_185_fu_12554_p2 add_ln40_186_fu_12584_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_1_fu_996</InstName>
                            <ModuleName>Pointwise_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>996</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_228</InstName>
                                    <ModuleName>Pointwise_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                    <BindInstances>add_ln29_fu_230_p2 add_ln32_9_fu_239_p2 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 add_ln32_8_fu_266_p2 fmul_32ns_32ns_32_1_max_dsp_1_U153 fadd_32ns_32ns_32_1_full_dsp_1_U152</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_7ns_10ns_17_4_1_U168 mul_mul_7ns_17ns_24_4_1_U169 add_ln19_fu_316_p2 add_ln19_4_fu_438_p2 add_ln22_fu_496_p2 mul_mul_10ns_7ns_16_4_1_U170 empty_777_fu_466_p2 mul_mul_10ns_7ns_16_4_1_U171 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 empty_782_fu_529_p2 add_ln35_fu_375_p2 fadd_32ns_32ns_32_1_full_dsp_1_U167 add_ln25_fu_400_p2 add_ln22_4_fu_406_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_double_s_fu_1021</InstName>
                            <ModuleName>generic_erf_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1021</ID>
                            <BindInstances>dmul_64ns_64ns_64_2_max_dsp_1_U3730 ddiv_64ns_64ns_64_5_no_dsp_1_U3769 dmul_64ns_64ns_64_2_max_dsp_1_U3747 dmul_64ns_64ns_64_2_max_dsp_1_U3756 dmul_64ns_64ns_64_2_max_dsp_1_U3757 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3758 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3755 dadd_64ns_64ns_64_1_full_dsp_1_U3717 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3765 dadd_64ns_64ns_64_1_full_dsp_1_U3726 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dexp_64ns_64ns_64_3_full_dsp_1_U3774 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dadd_64ns_64ns_64_1_full_dsp_1_U3699 dmul_64ns_64ns_64_2_max_dsp_1_U3732 ddiv_64ns_64ns_64_5_no_dsp_1_U3772 dadd_64ns_64ns_64_1_full_dsp_1_U3728 dexp_64ns_64ns_64_3_full_dsp_1_U3775 dmul_64ns_64ns_64_2_max_dsp_1_U3767 ddiv_64ns_64ns_64_5_no_dsp_1_U3773 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3738 dadd_64ns_64ns_64_1_full_dsp_1_U3706 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3718 dmul_64ns_64ns_64_2_max_dsp_1_U3744 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3745 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3746 dadd_64ns_64ns_64_1_full_dsp_1_U3719 ddiv_64ns_64ns_64_5_no_dsp_1_U3771 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3711 ddiv_64ns_64ns_64_5_no_dsp_1_U3770 dmul_64ns_64ns_64_2_max_dsp_1_U3766 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dmul_64ns_64ns_64_2_max_dsp_1_U3740 ddiv_64ns_64ns_64_5_no_dsp_1_U3768 dadd_64ns_64ns_64_1_full_dsp_1_U3707 dadd_64ns_64ns_64_1_full_dsp_1_U3707</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_1_fu_1026</InstName>
                            <ModuleName>DW_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1026</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_DW_conv_1_Pipeline_In_Channel_fu_337</InstName>
                                    <ModuleName>DW_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>337</ID>
                                    <BindInstances>add_ln72_fu_337_p2 mul_14ns_62s_62_1_1_U75 add_ln70_fu_366_p2 mul_62s_3ns_62_1_1_U77 add_ln70_3_fu_423_p2 mul_62s_3ns_62_1_1_U78 add_ln71_12_fu_432_p2 add_ln71_fu_379_p2 add_ln71_2_fu_445_p2 fmul_32ns_32ns_32_1_max_dsp_1_U74 fadd_32ns_32ns_32_1_full_dsp_1_U73 add_ln73_fu_478_p2 grp_fu_414_p0</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_7ns_14_1_1_U103 mul_3ns_3ns_6_1_1_U101 mul_7ns_6ns_13_1_1_U102 mul_mul_7ns_13ns_20_4_1_U107 p_mid1116_fu_542_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 empty_841_fu_607_p2 add_ln34_fu_628_p2 add_ln38_fu_705_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 add_ln42_fu_748_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 add_ln47_fu_863_p2 p_mid1_fu_899_p2 mul_9s_7ns_16_1_1_U104 add_ln56_fu_970_p2 add_ln69_fu_1012_p2 add_ln78_fu_1023_p2 add_ln63_fu_1029_p2 mul_mul_10ns_7ns_16_4_1_U112 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 mul_32s_5ns_32_1_1_U105 empty_842_fu_1139_p2 add_ln79_fu_1196_p2 add_ln51_fu_1048_p2 add_ln47_4_fu_1053_p2 add_ln42_6_fu_1066_p2 add_ln38_6_fu_1079_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_BatchNorm_1_fu_1059</InstName>
                            <ModuleName>BatchNorm_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1059</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_1_Pipeline_VITIS_LOOP_22_4_fu_240</InstName>
                                    <ModuleName>BatchNorm_1_Pipeline_VITIS_LOOP_22_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>240</ID>
                                    <BindInstances>add_ln22_fu_224_p2 fsub_32ns_32ns_32_1_full_dsp_1_U27 ddiv_64ns_64ns_64_5_no_dsp_1_U32 dmul_64ns_64ns_64_2_max_dsp_1_U31 dadd_64ns_64ns_64_1_full_dsp_1_U30</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_10ns_7ns_17_4_1_U53 empty_fu_399_p2 empty_893_fu_404_p2 empty_894_fu_409_p2 empty_895_fu_414_p2 tmp2_fu_375_p2 mul_mul_10ns_7ns_16_4_1_U54 add_ln13_fu_464_p2 add_ln16_fu_558_p2 p_mid118_fu_590_p2 p_mid120_fu_595_p2 p_mid122_fu_600_p2 p_mid124_fu_605_p2 tmp2_mid1_fu_610_p2 mul_mul_10ns_7ns_16_4_1_U55 dadd_64ns_64ns_64_1_full_dsp_1_U51 tmp1_fu_810_p2 mul_mul_16ns_7ns_23_4_1_U56 empty_897_fu_831_p2 empty_898_fu_836_p2 dsqrt_64ns_64ns_64_5_no_dsp_1_U52 add_ln19_fu_736_p2 add_ln16_3_fu_742_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SiLU_1_fu_1081</InstName>
                            <ModuleName>SiLU_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1081</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_SiLU_1_Pipeline_SiLU_fu_72</InstName>
                                    <ModuleName>SiLU_1_Pipeline_SiLU</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>72</ID>
                                    <BindInstances>add_ln11_fu_167_p2 fexp_32ns_32ns_32_2_full_dsp_1_U284 fadd_32ns_32ns_32_1_full_dsp_1_U281 fdiv_32ns_32ns_32_2_no_dsp_1_U283 fmul_32ns_32ns_32_1_max_dsp_1_U282 add_ln12_fu_192_p2 add_ln9_fu_217_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_7ns_14_1_1_U290 mac_muladd_14ns_9ns_1s_22_4_1_U291 mac_muladd_14ns_9ns_1s_22_4_1_U291</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_2_fu_1100</InstName>
                            <ModuleName>Pointwise_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1100</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_212</InstName>
                                    <ModuleName>Pointwise_conv_2_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>212</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_7_fu_241_p2 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 add_ln32_6_fu_268_p2 fmul_32ns_32ns_32_1_max_dsp_1_U211 fadd_32ns_32ns_32_1_full_dsp_1_U210</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_8ns_15_1_1_U224 mul_mul_7ns_15ns_22_4_1_U226 add_ln19_fu_303_p2 add_ln19_3_fu_323_p2 add_ln22_fu_430_p2 mul_mul_8ns_10ns_17_4_1_U227 empty_770_fu_463_p2 mul_8ns_7ns_15_1_1_U225 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 empty_775_fu_479_p2 add_ln25_fu_380_p2 add_ln22_3_fu_386_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_data_to7_228_fu_1121</InstName>
                            <ModuleName>split_data_to7_228</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1121</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_split_data_to7_228_Pipeline_VITIS_LOOP_7_1_fu_63</InstName>
                                    <ModuleName>split_data_to7_228_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>63</ID>
                                    <BindInstances>add_ln7_fu_210_p2 add_ln22_fu_280_p2 add_ln20_fu_291_p2 add_ln16_fu_313_p2 add_ln14_fu_324_p2 add_ln12_fu_335_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_data_to7_227_fu_1135</InstName>
                            <ModuleName>split_data_to7_227</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1135</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_split_data_to7_227_Pipeline_VITIS_LOOP_7_1_fu_63</InstName>
                                    <ModuleName>split_data_to7_227_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>63</ID>
                                    <BindInstances>add_ln7_fu_210_p2 add_ln22_fu_280_p2 add_ln20_fu_291_p2 add_ln18_fu_302_p2 add_ln16_fu_313_p2 add_ln14_fu_324_p2 add_ln12_fu_335_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_data_to7_226_fu_1149</InstName>
                            <ModuleName>split_data_to7_226</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1149</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_split_data_to7_226_Pipeline_VITIS_LOOP_7_1_fu_63</InstName>
                                    <ModuleName>split_data_to7_226_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>63</ID>
                                    <BindInstances>add_ln7_fu_210_p2 add_ln22_fu_280_p2 add_ln20_fu_291_p2 add_ln16_fu_313_p2 add_ln14_fu_324_p2 add_ln12_fu_335_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_data_to7_225_fu_1163</InstName>
                            <ModuleName>split_data_to7_225</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1163</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_split_data_to7_225_Pipeline_VITIS_LOOP_7_1_fu_63</InstName>
                                    <ModuleName>split_data_to7_225_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>63</ID>
                                    <BindInstances>add_ln7_fu_210_p2 add_ln22_fu_280_p2 add_ln20_fu_291_p2 add_ln18_fu_302_p2 add_ln16_fu_313_p2 add_ln14_fu_324_p2 add_ln12_fu_335_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_data_to7_1_fu_1177</InstName>
                            <ModuleName>split_data_to7_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1177</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_split_data_to7_1_Pipeline_VITIS_LOOP_7_1_fu_63</InstName>
                                    <ModuleName>split_data_to7_1_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>63</ID>
                                    <BindInstances>add_ln7_fu_210_p2 add_ln22_fu_280_p2 add_ln20_fu_291_p2 add_ln18_fu_302_p2 add_ln16_fu_313_p2 add_ln14_fu_324_p2 add_ln12_fu_335_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_data_to7_224_fu_1191</InstName>
                            <ModuleName>split_data_to7_224</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1191</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_split_data_to7_224_Pipeline_VITIS_LOOP_7_1_fu_63</InstName>
                                    <ModuleName>split_data_to7_224_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>63</ID>
                                    <BindInstances>add_ln7_fu_210_p2 add_ln22_fu_280_p2 add_ln20_fu_291_p2 add_ln18_fu_302_p2 add_ln16_fu_313_p2 add_ln14_fu_324_p2 add_ln12_fu_335_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_data_to7_2_fu_1205</InstName>
                            <ModuleName>split_data_to7_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1205</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_split_data_to7_2_Pipeline_VITIS_LOOP_7_1_fu_63</InstName>
                                    <ModuleName>split_data_to7_2_Pipeline_VITIS_LOOP_7_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>63</ID>
                                    <BindInstances>add_ln7_fu_218_p2 add_ln22_fu_285_p2 add_ln20_fu_306_p2 add_ln18_fu_338_p2 add_ln16_fu_370_p2 add_ln14_fu_402_p2 add_ln12_fu_434_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_attention_3_1_fu_1219</InstName>
                            <ModuleName>kernel_attention_3_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1219</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_LayerNorm_fu_291</InstName>
                                    <ModuleName>LayerNorm</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>291</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_LayerNorm_Pipeline_VITIS_LOOP_378_4_fu_226</InstName>
                                            <ModuleName>LayerNorm_Pipeline_VITIS_LOOP_378_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>226</ID>
                                            <BindInstances>add_ln378_fu_161_p2 add_ln379_2_fu_167_p2 add_ln379_fu_173_p2 add_ln379_1_fu_191_p2 fadd_32ns_32ns_32_1_full_dsp_1_U3904</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_LayerNorm_Pipeline_VITIS_LOOP_384_5_fu_235</InstName>
                                            <ModuleName>LayerNorm_Pipeline_VITIS_LOOP_384_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>235</ID>
                                            <BindInstances>add_ln384_fu_179_p2 add_ln385_2_fu_185_p2 add_ln385_fu_191_p2 add_ln385_1_fu_209_p2 fsub_32ns_32ns_32_1_full_dsp_1_U3910 fmul_32ns_32ns_32_1_max_dsp_1_U3912 fadd_32ns_32ns_32_1_full_dsp_1_U3911</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_LayerNorm_Pipeline_VITIS_LOOP_400_9_fu_245</InstName>
                                            <ModuleName>LayerNorm_Pipeline_VITIS_LOOP_400_9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>245</ID>
                                            <BindInstances>add_ln400_fu_251_p2 add_ln401_1_fu_257_p2 add_ln401_fu_263_p2 add_ln401_2_fu_281_p2 fsub_32ns_32ns_32_1_full_dsp_1_U3919 dadd_64ns_64ns_64_1_full_dsp_1_U3924 add_ln401_3_fu_307_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_321_p2 add_ln373_fu_333_p2 add_ln37351_fu_356_p2 p_mid1_fu_386_p2 add_ln375_fu_412_p2 add_ln390_fu_431_p2 add_ln391_fu_456_p2 add_ln374_fu_481_p2 empty_809_fu_590_p2 add_ln397_fu_602_p2 add_ln397_2_fu_625_p2 p_mid112_fu_655_p2 add_ln399_fu_681_p2 empty_810_fu_691_p2 empty_812_fu_706_p2 dadd_64ns_64ns_64_1_full_dsp_1_U3937 add_ln398_fu_721_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3_fu_313</InstName>
                                    <ModuleName>kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>313</ID>
                                    <BindInstances>add_ln81_fu_702_p2 add_ln81_2_fu_728_p2 mac_muladd_7ns_8ns_9s_15_4_1_U3951 mac_muladd_7ns_6ns_7s_13_4_1_U3952 empty_fu_792_p2 mac_muladd_7ns_8ns_9s_15_4_1_U3951 empty_412_fu_816_p2 add_ln85_3_fu_837_p2 add_ln85_2_fu_847_p2 mac_muladd_7ns_6ns_7s_13_4_1_U3952 add_ln91_56_fu_886_p2 add_ln91_57_fu_911_p2 add_ln91_58_fu_928_p2 add_ln91_59_fu_953_p2 add_ln91_60_fu_970_p2 add_ln91_61_fu_995_p2 add_ln91_62_fu_1012_p2 add_ln91_63_fu_1037_p2 add_ln91_64_fu_1054_p2 add_ln91_65_fu_1079_p2 add_ln91_66_fu_1096_p2 add_ln91_67_fu_1121_p2 add_ln91_68_fu_1138_p2 add_ln91_69_fu_1163_p2 add_ln91_70_fu_1180_p2 add_ln91_71_fu_1205_p2 add_ln91_72_fu_1222_p2 add_ln91_73_fu_1247_p2 add_ln91_74_fu_1264_p2 add_ln91_75_fu_1289_p2 add_ln91_76_fu_1306_p2 add_ln91_77_fu_1331_p2 add_ln91_78_fu_1348_p2 add_ln91_79_fu_1373_p2 add_ln91_80_fu_1390_p2 add_ln91_81_fu_1415_p2 add_ln91_82_fu_1432_p2 add_ln91_83_fu_1460_p2 add_ln91_84_fu_1478_p2 add_ln91_85_fu_1503_p2 add_ln91_86_fu_1520_p2 add_ln91_87_fu_1545_p2 add_ln91_88_fu_1562_p2 add_ln91_89_fu_1587_p2 add_ln91_90_fu_1604_p2 add_ln91_91_fu_1629_p2 add_ln91_92_fu_1646_p2 add_ln91_93_fu_1671_p2 add_ln91_94_fu_1688_p2 add_ln91_95_fu_1713_p2 add_ln91_96_fu_1730_p2 add_ln91_97_fu_1755_p2 add_ln91_98_fu_1772_p2 add_ln91_99_fu_1797_p2 add_ln91_100_fu_1814_p2 add_ln91_101_fu_1839_p2 add_ln91_102_fu_1856_p2 add_ln91_103_fu_1881_p2 add_ln91_104_fu_1898_p2 add_ln91_105_fu_1923_p2 add_ln91_106_fu_1940_p2 add_ln91_107_fu_1965_p2 add_ln91_108_fu_1982_p2 add_ln91_109_fu_2007_p2 add_ln91_110_fu_2024_p2 add_ln83_fu_746_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_118_fu_324</InstName>
                                    <ModuleName>DW_conv_118</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>324</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_118_Pipeline_In_Channel_fu_299</InstName>
                                            <ModuleName>DW_conv_118_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>299</ID>
                                            <BindInstances>add_ln341_fu_273_p2 mul_62s_7ns_62_1_1_U3961 add_ln340_fu_332_p2 fmul_32ns_32ns_32_1_max_dsp_1_U3960 fadd_32ns_32ns_32_1_full_dsp_1_U3959 add_ln342_fu_392_p2 grp_fu_382_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_407_p2 empty_833_fu_429_p2 add_ln310_fu_451_p2 add_ln310_1_fu_501_p2 mul_2ns_13ns_14_1_1_U3978 add_ln313_fu_599_p2 p_mid1106_fu_671_p2 add_ln328_fu_685_p2 add_ln316_fu_717_p2 p_mid153_fu_781_p2 p_mid1_fu_861_p2 p_mid112_fu_883_p2 add_ln328_1_fu_977_p2 add_ln333_1_fu_1013_p2 add_ln333_fu_1023_p2 in_ch_fu_1087_p2 empty_834_fu_1111_p2 add_ln340_7_fu_1219_p2 fadd_32ns_32ns_32_1_full_dsp_1_U3977 add_ln347_fu_1261_p2 add_ln347_3_fu_1272_p2 add_ln348_fu_1291_p2 add_ln318_fu_1303_p2 add_ln318_3_fu_1326_p2 add_ln316_3_fu_1339_p2 add_ln313_3_fu_1352_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_get_qk_fu_337</InstName>
                                    <ModuleName>get_qk</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>337</ID>
                                    <BindInstances>mul_2ns_13ns_14_1_1_U3985 mac_muladd_3ns_13ns_14ns_15_4_1_U3989 mac_muladd_3ns_13ns_14ns_15_4_1_U3989 mul_3ns_13ns_14_1_1_U3987 mac_muladd_3ns_10ns_14ns_14_4_1_U3991 mac_muladd_3ns_10ns_14ns_14_4_1_U3991 mac_muladd_5ns_6ns_14ns_14_4_1_U3993 mac_muladd_5ns_6ns_14ns_14_4_1_U3993 add_ln51_2_fu_957_p2 sub_ln51_fu_978_p2 add_ln38_fu_383_p2 add_ln38_2_fu_449_p2 mul_2ns_13ns_14_1_1_U3986 add_ln40_fu_488_p2 mac_muladd_3ns_13ns_14ns_15_4_1_U3990 mac_muladd_3ns_13ns_14ns_15_4_1_U3990 mul_3ns_13ns_14_1_1_U3988 add_ln42_1_fu_749_p2 add_ln42_fu_607_p2 mac_muladd_3ns_10ns_14ns_14_4_1_U3992 mac_muladd_3ns_10ns_14ns_14_4_1_U3992 add_ln44_fu_875_p2 mac_muladd_5ns_6ns_14ns_14_4_1_U3994 mac_muladd_5ns_6ns_14ns_14_4_1_U3994 add_ln51_7_fu_1041_p2 add_ln46_fu_1066_p2 sub_ln51_1_fu_1088_p2 add_ln51_fu_1111_p2 add_ln58_fu_1258_p2 add_ln58_1_fu_1276_p2 add_ln51_5_fu_1141_p2 add_ln51_4_fu_1151_p2 add_ln51_3_fu_1169_p2 add_ln48_fu_1194_p2 add_ln46_1_fu_1199_p2 add_ln44_1_fu_927_p2 add_ln42_2_fu_637_p2 add_ln40_1_fu_419_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_multiplication_fu_348</InstName>
                                    <ModuleName>compute_multiplication</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>348</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_multiplication_Pipeline_VITIS_LOOP_208_4_fu_197</InstName>
                                            <ModuleName>compute_multiplication_Pipeline_VITIS_LOOP_208_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>197</ID>
                                            <BindInstances>add_ln208_fu_212_p2 add_ln209_fu_226_p2 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005 add_ln210_2_fu_258_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4004 fmul_32ns_32ns_32_1_max_dsp_1_U4004 fadd_32ns_32ns_32_1_full_dsp_1_U4003</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_443_fu_281_p2 add_ln204_fu_293_p2 add_ln204_1_fu_316_p2 add_ln205_fu_376_p2 p_mid1_fu_400_p2 mul_4ns_6ns_10_1_1_U4016 mac_muladd_4ns_6ns_6ns_10_4_1_U4017 mac_muladd_4ns_6ns_6ns_10_4_1_U4017 mul_mul_10ns_6ns_16_4_1_U4018 empty_447_fu_448_p2 mul_mul_10ns_6ns_16_4_1_U4019 empty_449_fu_464_p2 add_ln207_fu_504_p2 add_ln206_fu_510_p2 add_ln205_2_fu_515_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum_fu_368</InstName>
                                    <ModuleName>kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>368</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pow_generic_double_s_fu_866</InstName>
                                            <ModuleName>pow_generic_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>866</ID>
                                            <BindInstances>m_exp_fu_291_p2 e_frac_V_1_fu_331_p2 mul_54s_67ns_120_1_1_U4029 sub_ln1512_fu_371_p2 mac_muladd_16s_15ns_19s_31_4_1_U4034 mac_muladd_16s_15ns_19s_31_4_1_U4034 ret_V_fu_642_p2 mul_13s_71s_71_1_1_U4030 m_diff_V_fu_684_p2 ret_V_9_fu_786_p2 mul_43ns_36ns_79_1_1_U4031 add_ln813_fu_833_p2 exp_Z2P_m_1_V_fu_843_p2 mul_49ns_44ns_93_1_1_U4032 add_ln813_2_fu_911_p2 exp_Z1P_m_1_l_V_fu_921_p2 ret_V_11_fu_947_p2 mul_50ns_50ns_100_1_1_U4033 ret_V_6_fu_1011_p2 add_ln1347_1_fu_1017_p2 add_ln1347_2_fu_1023_p2 r_exp_V_fu_1037_p2 out_exp_V_fu_1122_p2 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_3ns_15ns_15_1_1_U4051 mul_3ns_13ns_15_1_1_U4053 mac_muladd_6ns_6ns_15ns_15_4_1_U4055 mac_muladd_6ns_6ns_15ns_15_4_1_U4055 empty_415_fu_1303_p2 empty_416_fu_1321_p2 add_ln231_fu_1039_p2 add_ln231_2_fu_1060_p2 mul_3ns_15ns_15_1_1_U4052 p_mid12754_fu_1363_p2 add_ln232_fu_1269_p2 mul_3ns_13ns_15_1_1_U4054 p_mid12206_fu_1401_p2 p_mid12216_fu_1426_p2 add_ln233_fu_1143_p2 mac_muladd_6ns_6ns_15ns_15_4_1_U4056 mac_muladd_6ns_6ns_15ns_15_4_1_U4056 p_mid12079_fu_1451_p2 p_mid12083_fu_1480_p2 add_ln233_148_fu_1539_p2 add_ln233_149_fu_1555_p2 add_ln233_150_fu_1570_p2 add_ln233_151_fu_1585_p2 add_ln233_152_fu_1600_p2 add_ln233_153_fu_1615_p2 add_ln233_154_fu_1630_p2 add_ln233_155_fu_1645_p2 add_ln233_156_fu_1660_p2 add_ln233_157_fu_1675_p2 add_ln233_158_fu_1690_p2 add_ln233_159_fu_1705_p2 add_ln233_160_fu_1720_p2 add_ln233_161_fu_1735_p2 add_ln233_162_fu_1750_p2 add_ln233_163_fu_1765_p2 add_ln233_164_fu_1780_p2 add_ln233_165_fu_1795_p2 add_ln233_166_fu_1810_p2 add_ln233_167_fu_1825_p2 add_ln233_168_fu_1840_p2 add_ln233_169_fu_1855_p2 add_ln233_170_fu_1870_p2 add_ln233_171_fu_1885_p2 add_ln233_172_fu_1900_p2 add_ln233_173_fu_1915_p2 add_ln233_174_fu_1930_p2 add_ln233_175_fu_1945_p2 add_ln233_176_fu_1960_p2 add_ln233_177_fu_1975_p2 add_ln233_178_fu_1990_p2 add_ln233_179_fu_2005_p2 add_ln233_180_fu_2020_p2 add_ln233_181_fu_2035_p2 add_ln233_182_fu_2050_p2 add_ln233_183_fu_2065_p2 add_ln233_184_fu_2080_p2 add_ln233_185_fu_2095_p2 add_ln233_186_fu_2110_p2 add_ln233_187_fu_2125_p2 add_ln233_188_fu_2140_p2 add_ln233_189_fu_2155_p2 add_ln233_190_fu_2170_p2 add_ln233_191_fu_2185_p2 add_ln233_192_fu_2200_p2 add_ln233_193_fu_2215_p2 add_ln233_194_fu_2230_p2 add_ln233_195_fu_2245_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 fsub_32ns_32ns_32_1_full_dsp_1_U4045 dadd_64ns_64ns_64_1_full_dsp_1_U4050 add_ln235_fu_1181_p2 add_ln233_196_fu_1187_p2 add_ln232_4_fu_1201_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_fu_383</InstName>
                                    <ModuleName>kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>383</ID>
                                    <BindInstances>mul_3ns_13ns_14_1_1_U4064 mac_muladd_3ns_10ns_14ns_14_4_1_U4066 mac_muladd_3ns_10ns_14ns_14_4_1_U4066 add_ln121_5_fu_428_p2 sub_ln122_fu_449_p2 add_ln111_fu_254_p2 add_ln111_2_fu_383_p2 mul_3ns_13ns_14_1_1_U4065 add_ln113_fu_298_p2 mac_muladd_3ns_10ns_14ns_14_4_1_U4067 mac_muladd_3ns_10ns_14ns_14_4_1_U4067 add_ln115_fu_535_p2 add_ln121_7_fu_563_p2 add_ln117_fu_609_p2 sub_ln122_2_fu_650_p2 add_ln122_fu_676_p2 add_ln121_6_fu_706_p2 add_ln121_2_fu_716_p2 add_ln121_fu_734_p2 add_ln119_fu_759_p2 add_ln117_4_fu_765_p2 add_ln115_4_fu_322_p2 add_ln113_4_fu_336_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_fu_392</InstName>
                                    <ModuleName>kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>392</ID>
                                    <BindInstances>mul_3ns_13ns_15_1_1_U4071 empty_418_fu_644_p2 add_ln186_13_fu_654_p2 add_ln178_fu_270_p2 add_ln178_2_fu_660_p2 mul_3ns_13ns_15_1_1_U4072 add_ln180_fu_360_p2 add_ln182_fu_711_p2 p_mid13296_fu_733_p2 add_ln186_17_fu_743_p2 add_ln184_fu_590_p2 add_ln186_12_fu_492_p2 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4073 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4073 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4073 add_ln186_16_fu_766_p2 add_ln186_14_fu_784_p2 add_ln185_fu_502_p2 add_ln184_4_fu_508_p2 add_ln182_4_fu_522_p2 add_ln180_4_fu_536_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_fu_401</InstName>
                                    <ModuleName>DW_conv</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>401</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_Pipeline_In_Channel_fu_297</InstName>
                                            <ModuleName>DW_conv_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>297</ID>
                                            <BindInstances>add_ln341_fu_275_p2 mul_62s_7ns_62_1_1_U4080 add_ln340_fu_334_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4079 fadd_32ns_32ns_32_1_full_dsp_1_U4078 add_ln342_fu_394_p2 grp_fu_384_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_843_fu_432_p2 empty_844_fu_442_p2 empty_845_fu_464_p2 add_ln310_fu_486_p2 add_ln310_2_fu_533_p2 p_mid1153_fu_567_p2 mul_2ns_13ns_14_1_1_U4095 add_ln313_fu_649_p2 p_mid1106_fu_721_p2 add_ln328_fu_735_p2 add_ln316_fu_767_p2 p_mid153_fu_831_p2 p_mid1_fu_911_p2 p_mid112_fu_933_p2 add_ln328_2_fu_1027_p2 add_ln333_fu_1067_p2 in_ch_fu_1131_p2 empty_847_fu_1155_p2 add_ln340_fu_1267_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4094 add_ln347_fu_1309_p2 add_ln347_4_fu_1320_p2 add_ln348_fu_1339_p2 add_ln318_fu_1351_p2 add_ln318_4_fu_1374_p2 add_ln316_4_fu_1387_p2 add_ln313_4_fu_1400_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s_fu_414</InstName>
                                    <ModuleName>kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>414</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_generic_erf_double_s_fu_95</InstName>
                                            <ModuleName>generic_erf_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>95</ID>
                                            <BindInstances>dmul_64ns_64ns_64_2_max_dsp_1_U3730 ddiv_64ns_64ns_64_5_no_dsp_1_U3769 dmul_64ns_64ns_64_2_max_dsp_1_U3747 dmul_64ns_64ns_64_2_max_dsp_1_U3756 dmul_64ns_64ns_64_2_max_dsp_1_U3757 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3758 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3755 dadd_64ns_64ns_64_1_full_dsp_1_U3717 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3765 dadd_64ns_64ns_64_1_full_dsp_1_U3726 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dexp_64ns_64ns_64_3_full_dsp_1_U3774 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dadd_64ns_64ns_64_1_full_dsp_1_U3699 dmul_64ns_64ns_64_2_max_dsp_1_U3732 ddiv_64ns_64ns_64_5_no_dsp_1_U3772 dadd_64ns_64ns_64_1_full_dsp_1_U3728 dexp_64ns_64ns_64_3_full_dsp_1_U3775 dmul_64ns_64ns_64_2_max_dsp_1_U3767 ddiv_64ns_64ns_64_5_no_dsp_1_U3773 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3738 dadd_64ns_64ns_64_1_full_dsp_1_U3706 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3718 dmul_64ns_64ns_64_2_max_dsp_1_U3744 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3745 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3746 dadd_64ns_64ns_64_1_full_dsp_1_U3719 ddiv_64ns_64ns_64_5_no_dsp_1_U3771 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3711 ddiv_64ns_64ns_64_5_no_dsp_1_U3770 dmul_64ns_64ns_64_2_max_dsp_1_U3766 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dmul_64ns_64ns_64_2_max_dsp_1_U3740 ddiv_64ns_64ns_64_5_no_dsp_1_U3768 dadd_64ns_64ns_64_1_full_dsp_1_U3707 dadd_64ns_64ns_64_1_full_dsp_1_U3707</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln596_fu_154_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4101 dadd_64ns_64ns_64_1_full_dsp_1_U4105</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_fu_422</InstName>
                                    <ModuleName>kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>422</ID>
                                    <BindInstances>mul_8ns_9ns_16_1_1_U4111 empty_420_fu_290_p2 sub_ln158_fu_320_p2 add_ln147_fu_332_p2 add_ln147_2_fu_367_p2 sub_ln158_4_fu_425_p2 add_ln149_fu_485_p2 sub_ln158_5_fu_549_p2 add_ln151_fu_599_p2 mul_8ns_9ns_16_1_1_U4112 add_ln153_fu_693_p2 p_mid13447_fu_727_p2 sub_ln158_6_fu_757_p2 add_ln158_fu_791_p2 add_ln158_3_fu_801_p2 add_ln158_4_fu_819_p2 add_ln155_fu_844_p2 add_ln153_2_fu_850_p2 add_ln151_2_fu_864_p2 add_ln149_2_fu_878_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4_fu_431</InstName>
                                    <ModuleName>kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>431</ID>
                                    <BindInstances>add_ln269_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_3_fu_1258</InstName>
                            <ModuleName>DW_conv_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1258</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_DW_conv_3_Pipeline_Output_Channel_fu_150</InstName>
                                    <ModuleName>DW_conv_3_Pipeline_Output_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>150</ID>
                                    <BindInstances>groupIndex_fu_274_p2 empty_fu_363_p2 add_ln71_9_fu_389_p2 add_ln70_fu_423_p2 add_ln70_1_fu_433_p2 add_ln71_fu_459_p2 add_ln71_8_fu_485_p2 add_ln71_2_fu_495_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4152 fadd_32ns_32ns_32_1_full_dsp_1_U4151</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>tmp_fu_230_p2 empty_fu_240_p2 empty_826_fu_272_p2 add_ln34_fu_284_p2 add_ln38_fu_374_p2 p_mid174_fu_411_p2 p_mid194_fu_463_p2 add_ln42_fu_489_p2 p_mid122_fu_528_p2 p_mid142_fu_574_p2 add_ln47_fu_594_p2 tmp_mid1_fu_630_p2 p_mid1_fu_640_p2 p_mid17_fu_688_p2 add_ln56_2_fu_703_p2 add_ln56_fu_713_p2 add_ln51_fu_752_p2 add_ln47_2_fu_757_p2 add_ln42_4_fu_770_p2 add_ln38_4_fu_783_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_BatchNorm_2_fu_1269</InstName>
                            <ModuleName>BatchNorm_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1269</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_2_Pipeline_VITIS_LOOP_22_4_fu_182</InstName>
                                    <ModuleName>BatchNorm_2_Pipeline_VITIS_LOOP_22_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>182</ID>
                                    <BindInstances>add_ln22_fu_208_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4169 ddiv_64ns_64ns_64_5_no_dsp_1_U4174 dmul_64ns_64ns_64_2_max_dsp_1_U4173 dadd_64ns_64ns_64_1_full_dsp_1_U4172</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>tmp3_fu_272_p2 add_ln13_fu_284_p2 add_ln16_fu_336_p2 tmp3_mid1_fu_380_p2 dadd_64ns_64ns_64_1_full_dsp_1_U4185 empty_fu_411_p2 empty_888_fu_437_p2 empty_889_fu_455_p2 empty_890_fu_460_p2 dsqrt_64ns_64ns_64_5_no_dsp_1_U4186 add_ln19_fu_485_p2 add_ln16_2_fu_491_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_1_fu_1283</InstName>
                            <ModuleName>Compute_skip_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1283</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Compute_skip_1_Pipeline_VITIS_LOOP_23_3_fu_90</InstName>
                                    <ModuleName>Compute_skip_1_Pipeline_VITIS_LOOP_23_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>tmp2_fu_361_p2 mul_mul_10ns_6ns_16_4_1_U301 tmp1_fu_614_p2 add_ln14_fu_376_p2 add_ln17_fu_465_p2 tmp2_mid1_fu_483_p2 mul_mul_10ns_6ns_16_4_1_U302 add_ln20_fu_667_p2 tmp1_mid1_fu_677_p2 mul_mul_16ns_6ns_21_4_1_U303 add_ln20_4_fu_717_p2 add_ln20_5_fu_732_p2 add_ln20_6_fu_747_p2 fadd_32ns_32ns_32_1_full_dsp_1_U300 add_ln23_fu_517_p2 add_ln20_7_fu_554_p2 add_ln17_6_fu_568_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_6ns_6ns_12_1_1_U322 mul_mul_10ns_12ns_22_4_1_U323</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_3_fu_1302</InstName>
                            <ModuleName>Pointwise_conv_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1302</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_3_Pipeline_In_Channel_fu_146</InstName>
                                    <ModuleName>Pointwise_conv_3_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <BindInstances>add_ln29_fu_221_p2 add_ln32_5_fu_230_p2 add_ln32_fu_240_p2 add_ln32_3_fu_258_p2 add_ln32_4_fu_311_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4196 fadd_32ns_32ns_32_1_full_dsp_1_U4195</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>empty_fu_219_p2 empty_765_fu_229_p2 add_ln19_fu_241_p2 add_ln19_2_fu_267_p2 p_mid111_fu_297_p2 add_ln22_fu_345_p2 p_mid1_fu_369_p2 empty_766_fu_497_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4205 mac_muladd_7ns_8ns_9s_15_4_1_U4205 empty_769_fu_454_p2 add_ln25_fu_395_p2 add_ln22_2_fu_401_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_2_fu_1313</InstName>
                            <ModuleName>Compute_skip_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1313</ID>
                            <BindInstances>add_ln17_fu_325_p2 add_ln17_5_fu_351_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4212 empty_fu_412_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4212 empty_874_fu_436_p2 empty_875_fu_441_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 fadd_32ns_32ns_32_1_full_dsp_1_U4211 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_fu_552_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_33_fu_588_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_34_fu_623_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_35_fu_658_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_36_fu_693_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_37_fu_728_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_38_fu_763_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_39_fu_798_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_40_fu_833_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_41_fu_868_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_42_fu_903_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4211 add_ln27_43_fu_923_p2 add_ln20_fu_369_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_clear_data_3_1_fu_1324</InstName>
                            <ModuleName>clear_data_3_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1324</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_clear_data_3_1_Pipeline_VITIS_LOOP_13_1_fu_264</InstName>
                                    <ModuleName>clear_data_3_1_Pipeline_VITIS_LOOP_13_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>264</ID>
                                    <BindInstances>add_ln13_fu_124_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_clear_data_3_1_Pipeline_VITIS_LOOP_19_2_fu_274</InstName>
                                    <ModuleName>clear_data_3_1_Pipeline_VITIS_LOOP_19_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>274</ID>
                                    <BindInstances>add_ln19_fu_91_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_clear_data_3_1_Pipeline_VITIS_LOOP_55_7_fu_281</InstName>
                                    <ModuleName>clear_data_3_1_Pipeline_VITIS_LOOP_55_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>281</ID>
                                    <BindInstances>add_ln55_fu_91_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_clear_data_3_1_Pipeline_VITIS_LOOP_24_3_fu_288</InstName>
                                    <ModuleName>clear_data_3_1_Pipeline_VITIS_LOOP_24_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>288</ID>
                                    <BindInstances>add_ln24_fu_126_p2 add_ln27_fu_136_p2 add_ln28_fu_152_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_clear_data_3_1_Pipeline_VITIS_LOOP_30_4_fu_296</InstName>
                                    <ModuleName>clear_data_3_1_Pipeline_VITIS_LOOP_30_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>296</ID>
                                    <BindInstances>add_ln30_fu_126_p2 add_ln33_fu_136_p2 add_ln34_fu_152_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_clear_data_3_1_Pipeline_VITIS_LOOP_36_5_fu_304</InstName>
                                    <ModuleName>clear_data_3_1_Pipeline_VITIS_LOOP_36_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>304</ID>
                                    <BindInstances>add_ln36_fu_155_p2 add_ln39_fu_165_p2 add_ln40_fu_181_p2 add_ln41_fu_197_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_clear_data_3_1_Pipeline_VITIS_LOOP_43_6_fu_313</InstName>
                                    <ModuleName>clear_data_3_1_Pipeline_VITIS_LOOP_43_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>313</ID>
                                    <BindInstances>add_ln43_fu_310_p2 add_ln46_fu_320_p2 add_ln47_fu_336_p2 add_ln48_fu_352_p2 add_ln49_fu_368_p2 add_ln50_fu_384_p2 add_ln51_fu_400_p2 add_ln53_fu_416_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_attention_3_2_fu_1357</InstName>
                            <ModuleName>kernel_attention_3_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1357</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_LayerNorm_2_fu_285</InstName>
                                    <ModuleName>LayerNorm_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>285</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_LayerNorm_2_Pipeline_VITIS_LOOP_378_4_fu_214</InstName>
                                            <ModuleName>LayerNorm_2_Pipeline_VITIS_LOOP_378_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>214</ID>
                                            <BindInstances>add_ln378_fu_119_p2 add_ln379_3_fu_128_p2 add_ln379_fu_134_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4272</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_LayerNorm_2_Pipeline_VITIS_LOOP_384_5_fu_222</InstName>
                                            <ModuleName>LayerNorm_2_Pipeline_VITIS_LOOP_384_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>222</ID>
                                            <BindInstances>add_ln384_fu_137_p2 add_ln385_3_fu_146_p2 add_ln385_fu_152_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4277 fmul_32ns_32ns_32_1_max_dsp_1_U4279 fadd_32ns_32ns_32_1_full_dsp_1_U4278</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_LayerNorm_2_Pipeline_VITIS_LOOP_400_9_fu_231</InstName>
                                            <ModuleName>LayerNorm_2_Pipeline_VITIS_LOOP_400_9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>231</ID>
                                            <BindInstances>add_ln400_fu_236_p2 add_ln401_4_fu_242_p2 add_ln401_fu_248_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4285 dadd_64ns_64ns_64_1_full_dsp_1_U4290 add_ln401_1_fu_289_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_306_p2 add_ln373_fu_318_p2 add_ln373_1_fu_341_p2 p_mid1_fu_371_p2 add_ln375_fu_397_p2 add_ln390_fu_416_p2 add_ln391_fu_441_p2 add_ln374_fu_466_p2 empty_803_fu_575_p2 add_ln397_fu_587_p2 add_ln397_1_fu_610_p2 p_mid112_fu_640_p2 add_ln399_fu_666_p2 empty_804_fu_676_p2 empty_806_fu_691_p2 dadd_64ns_64ns_64_1_full_dsp_1_U4302 dsqrt_64ns_64ns_64_5_no_dsp_1_U4303 add_ln398_fu_706_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3_fu_305</InstName>
                                    <ModuleName>kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>305</ID>
                                    <BindInstances>add_ln81_fu_702_p2 add_ln81_1_fu_728_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4315 mac_muladd_7ns_6ns_7s_13_4_1_U4316 empty_fu_792_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4315 empty_393_fu_816_p2 add_ln85_2_fu_837_p2 add_ln85_1_fu_847_p2 mac_muladd_7ns_6ns_7s_13_4_1_U4316 add_ln91_1_fu_886_p2 add_ln91_2_fu_911_p2 add_ln91_3_fu_928_p2 add_ln91_4_fu_953_p2 add_ln91_5_fu_970_p2 add_ln91_6_fu_995_p2 add_ln91_7_fu_1012_p2 add_ln91_8_fu_1037_p2 add_ln91_9_fu_1054_p2 add_ln91_10_fu_1079_p2 add_ln91_11_fu_1096_p2 add_ln91_12_fu_1121_p2 add_ln91_13_fu_1138_p2 add_ln91_14_fu_1163_p2 add_ln91_15_fu_1180_p2 add_ln91_16_fu_1205_p2 add_ln91_17_fu_1222_p2 add_ln91_18_fu_1247_p2 add_ln91_19_fu_1264_p2 add_ln91_20_fu_1289_p2 add_ln91_21_fu_1306_p2 add_ln91_22_fu_1331_p2 add_ln91_23_fu_1348_p2 add_ln91_24_fu_1373_p2 add_ln91_25_fu_1390_p2 add_ln91_26_fu_1415_p2 add_ln91_27_fu_1432_p2 add_ln91_28_fu_1460_p2 add_ln91_29_fu_1478_p2 add_ln91_30_fu_1503_p2 add_ln91_31_fu_1520_p2 add_ln91_32_fu_1545_p2 add_ln91_33_fu_1562_p2 add_ln91_34_fu_1587_p2 add_ln91_35_fu_1604_p2 add_ln91_36_fu_1629_p2 add_ln91_37_fu_1646_p2 add_ln91_38_fu_1671_p2 add_ln91_39_fu_1688_p2 add_ln91_40_fu_1713_p2 add_ln91_41_fu_1730_p2 add_ln91_42_fu_1755_p2 add_ln91_43_fu_1772_p2 add_ln91_44_fu_1797_p2 add_ln91_45_fu_1814_p2 add_ln91_46_fu_1839_p2 add_ln91_47_fu_1856_p2 add_ln91_48_fu_1881_p2 add_ln91_49_fu_1898_p2 add_ln91_50_fu_1923_p2 add_ln91_51_fu_1940_p2 add_ln91_52_fu_1965_p2 add_ln91_53_fu_1982_p2 add_ln91_54_fu_2007_p2 add_ln91_55_fu_2024_p2 add_ln83_fu_746_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_118_fu_316</InstName>
                                    <ModuleName>DW_conv_118</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>316</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_118_Pipeline_In_Channel_fu_299</InstName>
                                            <ModuleName>DW_conv_118_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>299</ID>
                                            <BindInstances>add_ln341_fu_273_p2 mul_62s_7ns_62_1_1_U3961 add_ln340_fu_332_p2 fmul_32ns_32ns_32_1_max_dsp_1_U3960 fadd_32ns_32ns_32_1_full_dsp_1_U3959 add_ln342_fu_392_p2 grp_fu_382_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_407_p2 empty_833_fu_429_p2 add_ln310_fu_451_p2 add_ln310_1_fu_501_p2 mul_2ns_13ns_14_1_1_U3978 add_ln313_fu_599_p2 p_mid1106_fu_671_p2 add_ln328_fu_685_p2 add_ln316_fu_717_p2 p_mid153_fu_781_p2 p_mid1_fu_861_p2 p_mid112_fu_883_p2 add_ln328_1_fu_977_p2 add_ln333_1_fu_1013_p2 add_ln333_fu_1023_p2 in_ch_fu_1087_p2 empty_834_fu_1111_p2 add_ln340_7_fu_1219_p2 fadd_32ns_32ns_32_1_full_dsp_1_U3977 add_ln347_fu_1261_p2 add_ln347_3_fu_1272_p2 add_ln348_fu_1291_p2 add_ln318_fu_1303_p2 add_ln318_3_fu_1326_p2 add_ln316_3_fu_1339_p2 add_ln313_3_fu_1352_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_get_qk_fu_329</InstName>
                                    <ModuleName>get_qk</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>329</ID>
                                    <BindInstances>mul_2ns_13ns_14_1_1_U3985 mac_muladd_3ns_13ns_14ns_15_4_1_U3989 mac_muladd_3ns_13ns_14ns_15_4_1_U3989 mul_3ns_13ns_14_1_1_U3987 mac_muladd_3ns_10ns_14ns_14_4_1_U3991 mac_muladd_3ns_10ns_14ns_14_4_1_U3991 mac_muladd_5ns_6ns_14ns_14_4_1_U3993 mac_muladd_5ns_6ns_14ns_14_4_1_U3993 add_ln51_2_fu_957_p2 sub_ln51_fu_978_p2 add_ln38_fu_383_p2 add_ln38_2_fu_449_p2 mul_2ns_13ns_14_1_1_U3986 add_ln40_fu_488_p2 mac_muladd_3ns_13ns_14ns_15_4_1_U3990 mac_muladd_3ns_13ns_14ns_15_4_1_U3990 mul_3ns_13ns_14_1_1_U3988 add_ln42_1_fu_749_p2 add_ln42_fu_607_p2 mac_muladd_3ns_10ns_14ns_14_4_1_U3992 mac_muladd_3ns_10ns_14ns_14_4_1_U3992 add_ln44_fu_875_p2 mac_muladd_5ns_6ns_14ns_14_4_1_U3994 mac_muladd_5ns_6ns_14ns_14_4_1_U3994 add_ln51_7_fu_1041_p2 add_ln46_fu_1066_p2 sub_ln51_1_fu_1088_p2 add_ln51_fu_1111_p2 add_ln58_fu_1258_p2 add_ln58_1_fu_1276_p2 add_ln51_5_fu_1141_p2 add_ln51_4_fu_1151_p2 add_ln51_3_fu_1169_p2 add_ln48_fu_1194_p2 add_ln46_1_fu_1199_p2 add_ln44_1_fu_927_p2 add_ln42_2_fu_637_p2 add_ln40_1_fu_419_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_multiplication_fu_340</InstName>
                                    <ModuleName>compute_multiplication</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>340</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_multiplication_Pipeline_VITIS_LOOP_208_4_fu_197</InstName>
                                            <ModuleName>compute_multiplication_Pipeline_VITIS_LOOP_208_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>197</ID>
                                            <BindInstances>add_ln208_fu_212_p2 add_ln209_fu_226_p2 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005 ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005 add_ln210_2_fu_258_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4004 fmul_32ns_32ns_32_1_max_dsp_1_U4004 fadd_32ns_32ns_32_1_full_dsp_1_U4003</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_443_fu_281_p2 add_ln204_fu_293_p2 add_ln204_1_fu_316_p2 add_ln205_fu_376_p2 p_mid1_fu_400_p2 mul_4ns_6ns_10_1_1_U4016 mac_muladd_4ns_6ns_6ns_10_4_1_U4017 mac_muladd_4ns_6ns_6ns_10_4_1_U4017 mul_mul_10ns_6ns_16_4_1_U4018 empty_447_fu_448_p2 mul_mul_10ns_6ns_16_4_1_U4019 empty_449_fu_464_p2 add_ln207_fu_504_p2 add_ln206_fu_510_p2 add_ln205_2_fu_515_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum_fu_360</InstName>
                                    <ModuleName>kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>360</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pow_generic_double_s_fu_866</InstName>
                                            <ModuleName>pow_generic_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>866</ID>
                                            <BindInstances>m_exp_fu_291_p2 e_frac_V_1_fu_331_p2 mul_54s_67ns_120_1_1_U4029 sub_ln1512_fu_371_p2 mac_muladd_16s_15ns_19s_31_4_1_U4034 mac_muladd_16s_15ns_19s_31_4_1_U4034 ret_V_fu_642_p2 mul_13s_71s_71_1_1_U4030 m_diff_V_fu_684_p2 ret_V_9_fu_786_p2 mul_43ns_36ns_79_1_1_U4031 add_ln813_fu_833_p2 exp_Z2P_m_1_V_fu_843_p2 mul_49ns_44ns_93_1_1_U4032 add_ln813_2_fu_911_p2 exp_Z1P_m_1_l_V_fu_921_p2 ret_V_11_fu_947_p2 mul_50ns_50ns_100_1_1_U4033 ret_V_6_fu_1011_p2 add_ln1347_1_fu_1017_p2 add_ln1347_2_fu_1023_p2 r_exp_V_fu_1037_p2 out_exp_V_fu_1122_p2 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_3ns_15ns_15_1_1_U4327 mul_3ns_13ns_15_1_1_U4329 mac_muladd_6ns_6ns_15ns_15_4_1_U4331 mac_muladd_6ns_6ns_15ns_15_4_1_U4331 empty_396_fu_1303_p2 empty_397_fu_1321_p2 add_ln231_fu_1039_p2 add_ln231_1_fu_1060_p2 mul_3ns_15ns_15_1_1_U4328 p_mid12754_fu_1363_p2 add_ln232_fu_1269_p2 mul_3ns_13ns_15_1_1_U4330 p_mid12206_fu_1401_p2 p_mid12216_fu_1426_p2 add_ln233_fu_1143_p2 mac_muladd_6ns_6ns_15ns_15_4_1_U4332 mac_muladd_6ns_6ns_15ns_15_4_1_U4332 p_mid12079_fu_1451_p2 p_mid12083_fu_1480_p2 add_ln233_99_fu_1539_p2 add_ln233_100_fu_1555_p2 add_ln233_101_fu_1570_p2 add_ln233_102_fu_1585_p2 add_ln233_103_fu_1600_p2 add_ln233_104_fu_1615_p2 add_ln233_105_fu_1630_p2 add_ln233_106_fu_1645_p2 add_ln233_107_fu_1660_p2 add_ln233_108_fu_1675_p2 add_ln233_109_fu_1690_p2 add_ln233_110_fu_1705_p2 add_ln233_111_fu_1720_p2 add_ln233_112_fu_1735_p2 add_ln233_113_fu_1750_p2 add_ln233_114_fu_1765_p2 add_ln233_115_fu_1780_p2 add_ln233_116_fu_1795_p2 add_ln233_117_fu_1810_p2 add_ln233_118_fu_1825_p2 add_ln233_119_fu_1840_p2 add_ln233_120_fu_1855_p2 add_ln233_121_fu_1870_p2 add_ln233_122_fu_1885_p2 add_ln233_123_fu_1900_p2 add_ln233_124_fu_1915_p2 add_ln233_125_fu_1930_p2 add_ln233_126_fu_1945_p2 add_ln233_127_fu_1960_p2 add_ln233_128_fu_1975_p2 add_ln233_129_fu_1990_p2 add_ln233_130_fu_2005_p2 add_ln233_131_fu_2020_p2 add_ln233_132_fu_2035_p2 add_ln233_133_fu_2050_p2 add_ln233_134_fu_2065_p2 add_ln233_135_fu_2080_p2 add_ln233_136_fu_2095_p2 add_ln233_137_fu_2110_p2 add_ln233_138_fu_2125_p2 add_ln233_139_fu_2140_p2 add_ln233_140_fu_2155_p2 add_ln233_141_fu_2170_p2 add_ln233_142_fu_2185_p2 add_ln233_143_fu_2200_p2 add_ln233_144_fu_2215_p2 add_ln233_145_fu_2230_p2 add_ln233_146_fu_2245_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 fsub_32ns_32ns_32_1_full_dsp_1_U4321 dadd_64ns_64ns_64_1_full_dsp_1_U4326 add_ln235_fu_1181_p2 add_ln233_147_fu_1187_p2 add_ln232_3_fu_1201_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_fu_375</InstName>
                                    <ModuleName>kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>375</ID>
                                    <BindInstances>mul_3ns_13ns_14_1_1_U4337 mac_muladd_3ns_10ns_14ns_14_4_1_U4339 mac_muladd_3ns_10ns_14ns_14_4_1_U4339 add_ln121_3_fu_428_p2 sub_ln122_fu_449_p2 add_ln111_fu_254_p2 add_ln111_1_fu_383_p2 mul_3ns_13ns_14_1_1_U4338 add_ln113_fu_298_p2 mac_muladd_3ns_10ns_14ns_14_4_1_U4340 mac_muladd_3ns_10ns_14ns_14_4_1_U4340 add_ln115_fu_535_p2 add_ln121_5_fu_563_p2 add_ln117_fu_609_p2 sub_ln122_1_fu_650_p2 add_ln122_fu_676_p2 add_ln121_4_fu_706_p2 add_ln121_1_fu_716_p2 add_ln121_fu_734_p2 add_ln119_fu_759_p2 add_ln117_3_fu_765_p2 add_ln115_3_fu_322_p2 add_ln113_3_fu_336_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_fu_384</InstName>
                                    <ModuleName>kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>384</ID>
                                    <BindInstances>mul_3ns_13ns_15_1_1_U4344 empty_399_fu_644_p2 add_ln186_8_fu_654_p2 add_ln178_fu_270_p2 add_ln178_1_fu_660_p2 mul_3ns_13ns_15_1_1_U4345 add_ln180_fu_360_p2 add_ln182_fu_711_p2 p_mid13296_fu_733_p2 add_ln186_12_fu_743_p2 add_ln184_fu_590_p2 add_ln186_7_fu_492_p2 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4346 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4346 ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4346 add_ln186_11_fu_766_p2 add_ln186_10_fu_784_p2 add_ln185_fu_502_p2 add_ln184_3_fu_508_p2 add_ln182_3_fu_522_p2 add_ln180_3_fu_536_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_fu_393</InstName>
                                    <ModuleName>DW_conv</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>393</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_Pipeline_In_Channel_fu_297</InstName>
                                            <ModuleName>DW_conv_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>297</ID>
                                            <BindInstances>add_ln341_fu_275_p2 mul_62s_7ns_62_1_1_U4080 add_ln340_fu_334_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4079 fadd_32ns_32ns_32_1_full_dsp_1_U4078 add_ln342_fu_394_p2 grp_fu_384_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_843_fu_432_p2 empty_844_fu_442_p2 empty_845_fu_464_p2 add_ln310_fu_486_p2 add_ln310_2_fu_533_p2 p_mid1153_fu_567_p2 mul_2ns_13ns_14_1_1_U4095 add_ln313_fu_649_p2 p_mid1106_fu_721_p2 add_ln328_fu_735_p2 add_ln316_fu_767_p2 p_mid153_fu_831_p2 p_mid1_fu_911_p2 p_mid112_fu_933_p2 add_ln328_2_fu_1027_p2 add_ln333_fu_1067_p2 in_ch_fu_1131_p2 empty_847_fu_1155_p2 add_ln340_fu_1267_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4094 add_ln347_fu_1309_p2 add_ln347_4_fu_1320_p2 add_ln348_fu_1339_p2 add_ln318_fu_1351_p2 add_ln318_4_fu_1374_p2 add_ln316_4_fu_1387_p2 add_ln313_4_fu_1400_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s_fu_406</InstName>
                                    <ModuleName>kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>406</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_generic_erf_double_s_fu_95</InstName>
                                            <ModuleName>generic_erf_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>95</ID>
                                            <BindInstances>dmul_64ns_64ns_64_2_max_dsp_1_U3730 ddiv_64ns_64ns_64_5_no_dsp_1_U3769 dmul_64ns_64ns_64_2_max_dsp_1_U3747 dmul_64ns_64ns_64_2_max_dsp_1_U3756 dmul_64ns_64ns_64_2_max_dsp_1_U3757 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3758 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3755 dadd_64ns_64ns_64_1_full_dsp_1_U3717 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3765 dadd_64ns_64ns_64_1_full_dsp_1_U3726 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dexp_64ns_64ns_64_3_full_dsp_1_U3774 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dadd_64ns_64ns_64_1_full_dsp_1_U3699 dmul_64ns_64ns_64_2_max_dsp_1_U3732 ddiv_64ns_64ns_64_5_no_dsp_1_U3772 dadd_64ns_64ns_64_1_full_dsp_1_U3728 dexp_64ns_64ns_64_3_full_dsp_1_U3775 dmul_64ns_64ns_64_2_max_dsp_1_U3767 ddiv_64ns_64ns_64_5_no_dsp_1_U3773 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3738 dadd_64ns_64ns_64_1_full_dsp_1_U3706 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3718 dmul_64ns_64ns_64_2_max_dsp_1_U3744 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3745 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3746 dadd_64ns_64ns_64_1_full_dsp_1_U3719 ddiv_64ns_64ns_64_5_no_dsp_1_U3771 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3711 ddiv_64ns_64ns_64_5_no_dsp_1_U3770 dmul_64ns_64ns_64_2_max_dsp_1_U3766 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dmul_64ns_64ns_64_2_max_dsp_1_U3740 ddiv_64ns_64ns_64_5_no_dsp_1_U3768 dadd_64ns_64ns_64_1_full_dsp_1_U3707 dadd_64ns_64ns_64_1_full_dsp_1_U3707</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln596_fu_154_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4350 dadd_64ns_64ns_64_1_full_dsp_1_U4354</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_fu_414</InstName>
                                    <ModuleName>kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>414</ID>
                                    <BindInstances>mul_8ns_9ns_16_1_1_U4360 empty_401_fu_290_p2 sub_ln158_fu_320_p2 add_ln147_fu_332_p2 add_ln147_1_fu_367_p2 sub_ln158_1_fu_425_p2 add_ln149_fu_485_p2 sub_ln158_2_fu_549_p2 add_ln151_fu_599_p2 mul_8ns_9ns_16_1_1_U4361 add_ln153_fu_693_p2 p_mid13447_fu_727_p2 sub_ln158_3_fu_757_p2 add_ln158_fu_791_p2 add_ln158_1_fu_801_p2 add_ln158_2_fu_819_p2 add_ln155_fu_844_p2 add_ln153_1_fu_850_p2 add_ln151_1_fu_864_p2 add_ln149_1_fu_878_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4_fu_423</InstName>
                                    <ModuleName>kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>423</ID>
                                    <BindInstances>add_ln269_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_3_fu_1396</InstName>
                            <ModuleName>Compute_skip_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1396</ID>
                            <BindInstances>add_ln17_fu_418_p2 add_ln17_4_fu_444_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4399 empty_fu_505_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4399 empty_870_fu_529_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_fu_576_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_22_fu_597_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_23_fu_618_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_24_fu_638_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_25_fu_658_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_26_fu_678_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_27_fu_698_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_28_fu_718_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_29_fu_738_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_30_fu_912_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_31_fu_947_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln27_32_fu_967_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4398 add_ln20_fu_462_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_4_fu_1405</InstName>
                            <ModuleName>Compute_skip_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1405</ID>
                            <BindInstances>add_ln17_fu_443_p2 add_ln17_3_fu_469_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4405 empty_fu_530_p2 mac_muladd_7ns_8ns_9s_15_4_1_U4405 empty_863_fu_554_p2 empty_864_fu_559_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_fu_626_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_11_fu_647_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_12_fu_668_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_13_fu_688_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_14_fu_708_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_15_fu_728_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_16_fu_748_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_17_fu_768_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_18_fu_788_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_19_fu_957_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_20_fu_992_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln27_21_fu_1012_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4404 add_ln20_fu_487_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>proj_1_weight_l1_U proj_1_weight_l2_U proj_1_weight_l3_U proj_1_weight_l4_U proj_1_weight_l5_U proj_1_weight_l6_U proj_1_weight_l7_U iRMB_out1_U iRMB_out2_U iRMB_out3_U iRMB_out4_U iRMB_out5_U iRMB_out6_U norm1_weight_l1_U norm1_weight_l2_U norm1_weight_l3_U norm1_weight_l4_U norm1_weight_l5_U norm1_weight_l6_U norm1_weight_l7_U norm1_bias_l1_U norm1_bias_l2_U norm1_bias_l3_U norm1_bias_l4_U norm1_bias_l5_U norm1_bias_l6_U norm1_bias_l7_U kernel1_l1_U kernel1_l2_U kernel1_l3_U kernel1_l4_U kernel1_l5_U kernel1_l6_U kernel1_l7_U bias1_l1_U bias1_l2_U bias1_l3_U bias1_l4_U bias1_l5_U bias1_l6_U bias1_l7_U kernel2_l1_U kernel2_l2_U kernel2_l3_U kernel2_l4_U kernel2_l5_U kernel2_l6_U kernel2_l7_U bias2_l1_U bias2_l2_U bias2_l3_U bias2_l4_U bias2_l5_U bias2_l6_U bias2_l7_U dw_conv_1_filter_l1_U dw_conv_1_filter_l2_U dw_conv_1_filter_l3_U dw_conv_1_filter_l4_U dw_conv_1_filter_l5_U dw_conv_1_filter_l6_U dw_conv_1_filter_l7_U dw_norm_1_weight_l1_U dw_norm_1_weight_l2_U dw_norm_1_weight_l3_U dw_norm_1_weight_l4_U dw_norm_1_weight_l5_U dw_norm_1_weight_l6_U dw_norm_1_weight_l7_U dw_norm_1_bias_l1_U dw_norm_1_bias_l2_U dw_norm_1_bias_l3_U dw_norm_1_bias_l4_U dw_norm_1_bias_l5_U dw_norm_1_bias_l6_U dw_norm_1_bias_l7_U dw_norm_1_mean_l1_U dw_norm_1_mean_l2_U dw_norm_1_mean_l3_U dw_norm_1_mean_l4_U dw_norm_1_mean_l5_U dw_norm_1_mean_l6_U dw_norm_1_mean_l7_U dw_norm_1_var_l1_U dw_norm_1_var_l2_U dw_norm_1_var_l3_U dw_norm_1_var_l4_U dw_norm_1_var_l5_U dw_norm_1_var_l6_U dw_norm_1_var_l7_U add_ln10_fu_1480_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4411 dadd_64ns_64ns_64_1_full_dsp_1_U4415 add_ln12_fu_1505_p2 add_ln8_fu_1530_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_stage4_1_fu_2648</InstName>
                    <ModuleName>kernel_stage4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2648</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_LayerNorm_1_fu_812</InstName>
                            <ModuleName>LayerNorm_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>812</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_LayerNorm_1_Pipeline_VITIS_LOOP_23_4_fu_2104</InstName>
                                    <ModuleName>LayerNorm_1_Pipeline_VITIS_LOOP_23_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2104</ID>
                                    <BindInstances>add_ln23_fu_194_p2 add_ln24_99_fu_200_p2 add_ln24_7_fu_230_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4484 fmul_32ns_32ns_32_1_max_dsp_1_U4486 fadd_32ns_32ns_32_1_full_dsp_1_U4485</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_LayerNorm_1_Pipeline_VITIS_LOOP_39_8_fu_2115</InstName>
                                    <ModuleName>LayerNorm_1_Pipeline_VITIS_LOOP_39_8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2115</ID>
                                    <BindInstances>add_ln39_fu_267_p2 add_ln40_187_fu_277_p2 add_ln40_fu_283_p2 add_ln40_15_fu_301_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4493 add_ln40_16_fu_327_p2 add_ln40_17_fu_343_p2 dadd_64ns_64ns_64_1_full_dsp_1_U4497 add_ln40_18_fu_359_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>empty_fu_2216_p2 add_ln18_fu_2228_p2 add_ln1824_fu_2252_p2 p_mid1_fu_2282_p2 add_ln29_fu_2353_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 fmul_32ns_32ns_32_1_max_dsp_1_U4511 fsub_32ns_32ns_32_1_full_dsp_1_U4510 add_ln19_fu_4318_p2 empty_808_fu_4366_p2 add_ln36_fu_4378_p2 add_ln3632_fu_5577_p2 p_mid17_fu_5607_p2 add_ln38_fu_5633_p2 dadd_64ns_64ns_64_1_full_dsp_1_U4514 add_ln37_fu_6440_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_3_fu_830</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>830</ID>
                            <BindInstances>empty_331_fu_56_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_1_fu_836</InstName>
                            <ModuleName>Pointwise_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>836</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_228</InstName>
                                    <ModuleName>Pointwise_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                    <BindInstances>add_ln29_fu_230_p2 add_ln32_9_fu_239_p2 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154 add_ln32_8_fu_266_p2 fmul_32ns_32ns_32_1_max_dsp_1_U153 fadd_32ns_32ns_32_1_full_dsp_1_U152</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_7ns_10ns_17_4_1_U168 mul_mul_7ns_17ns_24_4_1_U169 add_ln19_fu_316_p2 add_ln19_4_fu_438_p2 add_ln22_fu_496_p2 mul_mul_10ns_7ns_16_4_1_U170 empty_777_fu_466_p2 mul_mul_10ns_7ns_16_4_1_U171 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172 empty_782_fu_529_p2 add_ln35_fu_375_p2 fadd_32ns_32ns_32_1_full_dsp_1_U167 add_ln25_fu_400_p2 add_ln22_4_fu_406_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_8_1_fu_861</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_8_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>861</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_generic_erf_double_s_fu_126</InstName>
                                    <ModuleName>generic_erf_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>126</ID>
                                    <BindInstances>dmul_64ns_64ns_64_2_max_dsp_1_U3730 ddiv_64ns_64ns_64_5_no_dsp_1_U3769 dmul_64ns_64ns_64_2_max_dsp_1_U3747 dmul_64ns_64ns_64_2_max_dsp_1_U3756 dmul_64ns_64ns_64_2_max_dsp_1_U3757 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3758 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3755 dadd_64ns_64ns_64_1_full_dsp_1_U3717 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3765 dadd_64ns_64ns_64_1_full_dsp_1_U3726 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dexp_64ns_64ns_64_3_full_dsp_1_U3774 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dadd_64ns_64ns_64_1_full_dsp_1_U3699 dmul_64ns_64ns_64_2_max_dsp_1_U3732 ddiv_64ns_64ns_64_5_no_dsp_1_U3772 dadd_64ns_64ns_64_1_full_dsp_1_U3728 dexp_64ns_64ns_64_3_full_dsp_1_U3775 dmul_64ns_64ns_64_2_max_dsp_1_U3767 ddiv_64ns_64ns_64_5_no_dsp_1_U3773 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3738 dadd_64ns_64ns_64_1_full_dsp_1_U3706 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3718 dmul_64ns_64ns_64_2_max_dsp_1_U3744 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3745 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3746 dadd_64ns_64ns_64_1_full_dsp_1_U3719 ddiv_64ns_64ns_64_5_no_dsp_1_U3771 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3711 ddiv_64ns_64ns_64_5_no_dsp_1_U3770 dmul_64ns_64ns_64_2_max_dsp_1_U3766 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dmul_64ns_64ns_64_2_max_dsp_1_U3740 ddiv_64ns_64ns_64_5_no_dsp_1_U3768 dadd_64ns_64ns_64_1_full_dsp_1_U3707 dadd_64ns_64ns_64_1_full_dsp_1_U3707</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln10_fu_195_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4528 dadd_64ns_64ns_64_1_full_dsp_1_U4532 add_ln12_fu_221_p2 add_ln8_fu_247_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_1_fu_872</InstName>
                            <ModuleName>DW_conv_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>872</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_DW_conv_1_Pipeline_In_Channel_fu_337</InstName>
                                    <ModuleName>DW_conv_1_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>337</ID>
                                    <BindInstances>add_ln72_fu_337_p2 mul_14ns_62s_62_1_1_U75 add_ln70_fu_366_p2 mul_62s_3ns_62_1_1_U77 add_ln70_3_fu_423_p2 mul_62s_3ns_62_1_1_U78 add_ln71_12_fu_432_p2 add_ln71_fu_379_p2 add_ln71_2_fu_445_p2 fmul_32ns_32ns_32_1_max_dsp_1_U74 fadd_32ns_32ns_32_1_full_dsp_1_U73 add_ln73_fu_478_p2 grp_fu_414_p0</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_7ns_14_1_1_U103 mul_3ns_3ns_6_1_1_U101 mul_7ns_6ns_13_1_1_U102 mul_mul_7ns_13ns_20_4_1_U107 p_mid1116_fu_542_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U108 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 mac_mul_sub_7ns_2ns_2ns_9_4_1_U109 empty_841_fu_607_p2 add_ln34_fu_628_p2 add_ln38_fu_705_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 mac_mul_sub_7ns_2ns_2ns_9_4_1_U110 add_ln42_fu_748_p2 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 mac_mul_sub_7ns_2ns_2ns_9_4_1_U111 add_ln47_fu_863_p2 p_mid1_fu_899_p2 mul_9s_7ns_16_1_1_U104 add_ln56_fu_970_p2 add_ln69_fu_1012_p2 add_ln78_fu_1023_p2 add_ln63_fu_1029_p2 mul_mul_10ns_7ns_16_4_1_U112 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113 mul_32s_5ns_32_1_1_U105 empty_842_fu_1139_p2 add_ln79_fu_1196_p2 add_ln51_fu_1048_p2 add_ln47_4_fu_1053_p2 add_ln42_6_fu_1066_p2 add_ln38_6_fu_1079_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_BatchNorm_1_fu_907</InstName>
                            <ModuleName>BatchNorm_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>907</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_1_Pipeline_VITIS_LOOP_22_4_fu_240</InstName>
                                    <ModuleName>BatchNorm_1_Pipeline_VITIS_LOOP_22_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>240</ID>
                                    <BindInstances>add_ln22_fu_224_p2 fsub_32ns_32ns_32_1_full_dsp_1_U27 ddiv_64ns_64ns_64_5_no_dsp_1_U32 dmul_64ns_64ns_64_2_max_dsp_1_U31 dadd_64ns_64ns_64_1_full_dsp_1_U30</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_10ns_7ns_17_4_1_U53 empty_fu_399_p2 empty_893_fu_404_p2 empty_894_fu_409_p2 empty_895_fu_414_p2 tmp2_fu_375_p2 mul_mul_10ns_7ns_16_4_1_U54 add_ln13_fu_464_p2 add_ln16_fu_558_p2 p_mid118_fu_590_p2 p_mid120_fu_595_p2 p_mid122_fu_600_p2 p_mid124_fu_605_p2 tmp2_mid1_fu_610_p2 mul_mul_10ns_7ns_16_4_1_U55 dadd_64ns_64ns_64_1_full_dsp_1_U51 tmp1_fu_810_p2 mul_mul_16ns_7ns_23_4_1_U56 empty_897_fu_831_p2 empty_898_fu_836_p2 dsqrt_64ns_64ns_64_5_no_dsp_1_U52 add_ln19_fu_736_p2 add_ln16_3_fu_742_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_SiLU_fu_934</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_SiLU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>934</ID>
                            <BindInstances>add_ln11_fu_175_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4539 fmul_32ns_32ns_32_1_max_dsp_1_U4540 add_ln12_fu_201_p2 add_ln9_fu_227_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_2_fu_945</InstName>
                            <ModuleName>Pointwise_conv_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>945</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_212</InstName>
                                    <ModuleName>Pointwise_conv_2_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>212</ID>
                                    <BindInstances>add_ln29_fu_232_p2 add_ln32_7_fu_241_p2 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212 add_ln32_6_fu_268_p2 fmul_32ns_32ns_32_1_max_dsp_1_U211 fadd_32ns_32ns_32_1_full_dsp_1_U210</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_7ns_8ns_15_1_1_U224 mul_mul_7ns_15ns_22_4_1_U226 add_ln19_fu_303_p2 add_ln19_3_fu_323_p2 add_ln22_fu_430_p2 mul_mul_8ns_10ns_17_4_1_U227 empty_770_fu_463_p2 mul_8ns_7ns_15_1_1_U225 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228 empty_775_fu_479_p2 add_ln25_fu_380_p2 add_ln22_3_fu_386_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_153_1_fu_968</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_153_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>968</ID>
                            <BindInstances>add_ln153_fu_125_p2 add_ln156_fu_162_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_158_2_fu_977</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_158_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>977</ID>
                            <BindInstances>add_ln158_fu_125_p2 add_ln161_fu_162_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_163_3_fu_986</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_163_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>986</ID>
                            <BindInstances>add_ln163_fu_115_p2 add_ln166_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_168_4_fu_995</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_168_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>995</ID>
                            <BindInstances>add_ln168_fu_115_p2 add_ln171_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_173_5_fu_1004</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_173_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1004</ID>
                            <BindInstances>add_ln173_fu_115_p2 add_ln176_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_178_6_fu_1013</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_178_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1013</ID>
                            <BindInstances>add_ln178_fu_115_p2 add_ln181_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_183_7_fu_1022</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_183_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1022</ID>
                            <BindInstances>add_ln183_fu_115_p2 add_ln186_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_188_8_fu_1031</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_188_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1031</ID>
                            <BindInstances>add_ln188_fu_115_p2 add_ln191_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_193_9_fu_1040</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_193_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1040</ID>
                            <BindInstances>add_ln193_fu_115_p2 add_ln196_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_198_10_fu_1049</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_198_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1049</ID>
                            <BindInstances>add_ln198_fu_115_p2 add_ln201_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_203_11_fu_1058</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_203_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1058</ID>
                            <BindInstances>add_ln203_fu_115_p2 add_ln206_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_208_12_fu_1067</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_208_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1067</ID>
                            <BindInstances>add_ln208_fu_125_p2 add_ln211_fu_162_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_attention_4_1_fu_1076</InstName>
                            <ModuleName>kernel_attention_4_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1076</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_LayerNorm_clone_clone_2_fu_300</InstName>
                                    <ModuleName>LayerNorm_clone_clone_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>300</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4_fu_154</InstName>
                                            <ModuleName>LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>154</ID>
                                            <BindInstances>empty_fu_392_p2 add_ln20_fu_402_p2 add_ln18_fu_272_p2 add_ln18_2_fu_415_p2 p_mid1_fu_437_p2 add_ln19_fu_464_p2 add_ln20_2_fu_474_p2 mac_muladd_8ns_6ns_7s_15_4_1_U4600 mac_muladd_8ns_6ns_7s_15_4_1_U4600 add_ln24_1_fu_519_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4596 fmul_32ns_32ns_32_1_max_dsp_1_U4598 fadd_32ns_32ns_32_1_full_dsp_1_U4596 add_ln23_fu_326_p2 add_ln29_fu_588_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4598 fsub_32ns_32ns_32_1_full_dsp_1_U4597 add_ln30_fu_613_p2 add_ln19_6_fu_341_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8_fu_168</InstName>
                                            <ModuleName>LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>168</ID>
                                            <BindInstances>add_ln39_fu_242_p2 add_ln40_4_fu_251_p2 add_ln40_fu_261_p2 add_ln40_2_fu_279_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4607 dadd_64ns_64ns_64_1_full_dsp_1_U4612 add_ln40_3_fu_305_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_796_fu_236_p2 add_ln36_fu_248_p2 add_ln36_2_fu_271_p2 p_mid134_fu_293_p2 add_ln38_fu_319_p2 empty_fu_337_p2 empty_793_fu_342_p2 dadd_64ns_64ns_64_1_full_dsp_1_U4625 add_ln37_fu_387_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2_fu_322</InstName>
                                    <ModuleName>kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>322</ID>
                                    <BindInstances>add_ln81_fu_583_p2 next_mul_fu_592_p2 empty_fu_602_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_4_1_fu_333</InstName>
                                    <ModuleName>DW_conv_4_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>333</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_4_1_Pipeline_In_Channel_fu_271</InstName>
                                            <ModuleName>DW_conv_4_1_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>271</ID>
                                            <BindInstances>add_ln341_fu_261_p2 mul_62s_7ns_62_1_1_U4645 add_ln340_fu_299_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4644 fadd_32ns_32ns_32_1_full_dsp_1_U4643 add_ln342_fu_359_p2 grp_fu_349_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_376_p2 empty_819_fu_398_p2 add_ln338_fu_408_p2 add_ln310_fu_426_p2 add_ln313_fu_526_p2 p_mid1110_fu_598_p2 add_ln316_fu_638_p2 p_mid155_fu_702_p2 p_mid1_fu_782_p2 p_mid112_fu_804_p2 add_ln338_1_fu_898_p2 mul_32s_9ns_32_1_1_U4660 mul_9ns_9ns_16_1_1_U4661 empty_821_fu_1004_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4659 add_ln347_fu_1130_p2 add_ln347_1_fu_1141_p2 add_ln348_fu_1160_p2 add_ln318_fu_1172_p2 add_ln318_1_fu_1195_p2 add_ln316_1_fu_1208_p2 add_ln313_1_fu_1221_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_get_qk_4_fu_346</InstName>
                                    <ModuleName>get_qk_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>346</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5_fu_65</InstName>
                                            <ModuleName>get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>65</ID>
                                            <BindInstances>add_ln38_fu_175_p2 add_ln38_1_fu_187_p2 add_ln42_fu_230_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_multiplication_4_fu_357</InstName>
                                    <ModuleName>compute_multiplication_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>357</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_multiplication_4_Pipeline_VITIS_LOOP_208_4_fu_191</InstName>
                                            <ModuleName>compute_multiplication_4_Pipeline_VITIS_LOOP_208_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>191</ID>
                                            <BindInstances>add_ln208_fu_212_p2 add_ln209_fu_226_p2 ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679 ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679 ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679 add_ln210_2_fu_258_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4678 fmul_32ns_32ns_32_1_max_dsp_1_U4678 fadd_32ns_32ns_32_1_full_dsp_1_U4677</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_4ns_6ns_9_1_1_U4690 mul_4ns_7ns_9_1_1_U4691 add_ln204_fu_272_p2 add_ln205_fu_323_p2 mul_4ns_6ns_9_1_1_U4692 mul_4ns_7ns_9_1_1_U4693 tmp2_fu_380_p2 mul_9ns_6ns_15_1_1_U4694 empty_439_fu_407_p2 mul_9ns_6ns_15_1_1_U4695 empty_441_fu_429_p2 add_ln207_fu_469_p2 add_ln206_fu_475_p2 add_ln205_1_fu_480_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum_fu_377</InstName>
                                    <ModuleName>kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>377</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pow_generic_double_s_fu_848</InstName>
                                            <ModuleName>pow_generic_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>848</ID>
                                            <BindInstances>m_exp_fu_291_p2 e_frac_V_1_fu_331_p2 mul_54s_67ns_120_1_1_U4029 sub_ln1512_fu_371_p2 mac_muladd_16s_15ns_19s_31_4_1_U4034 mac_muladd_16s_15ns_19s_31_4_1_U4034 ret_V_fu_642_p2 mul_13s_71s_71_1_1_U4030 m_diff_V_fu_684_p2 ret_V_9_fu_786_p2 mul_43ns_36ns_79_1_1_U4031 add_ln813_fu_833_p2 exp_Z2P_m_1_V_fu_843_p2 mul_49ns_44ns_93_1_1_U4032 add_ln813_2_fu_911_p2 exp_Z1P_m_1_l_V_fu_921_p2 ret_V_11_fu_947_p2 mul_50ns_50ns_100_1_1_U4033 ret_V_6_fu_1011_p2 add_ln1347_1_fu_1017_p2 add_ln1347_2_fu_1023_p2 r_exp_V_fu_1037_p2 out_exp_V_fu_1122_p2 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_4ns_13ns_15_1_1_U4712 mac_muladd_6ns_6ns_15ns_15_4_1_U4714 mac_muladd_6ns_6ns_15ns_15_4_1_U4714 empty_379_fu_1144_p2 add_ln232_fu_1011_p2 add_ln232_2_fu_1036_p2 mul_4ns_13ns_15_1_1_U4713 p_mid1282_fu_1175_p2 add_ln233_fu_1076_p2 mac_muladd_6ns_6ns_15ns_15_4_1_U4715 mac_muladd_6ns_6ns_15ns_15_4_1_U4715 p_mid1159_fu_1229_p2 add_ln233_50_fu_1300_p2 add_ln233_51_fu_1316_p2 add_ln233_52_fu_1331_p2 add_ln233_53_fu_1346_p2 add_ln233_54_fu_1361_p2 add_ln233_55_fu_1376_p2 add_ln233_56_fu_1391_p2 add_ln233_57_fu_1406_p2 add_ln233_58_fu_1421_p2 add_ln233_59_fu_1436_p2 add_ln233_60_fu_1451_p2 add_ln233_61_fu_1466_p2 add_ln233_62_fu_1481_p2 add_ln233_63_fu_1496_p2 add_ln233_64_fu_1511_p2 add_ln233_65_fu_1526_p2 add_ln233_66_fu_1541_p2 add_ln233_67_fu_1556_p2 add_ln233_68_fu_1571_p2 add_ln233_69_fu_1586_p2 add_ln233_70_fu_1601_p2 add_ln233_71_fu_1616_p2 add_ln233_72_fu_1631_p2 add_ln233_73_fu_1646_p2 add_ln233_74_fu_1661_p2 add_ln233_75_fu_1676_p2 add_ln233_76_fu_1691_p2 add_ln233_77_fu_1706_p2 add_ln233_78_fu_1721_p2 add_ln233_79_fu_1736_p2 add_ln233_80_fu_1751_p2 add_ln233_81_fu_1766_p2 add_ln233_82_fu_1781_p2 add_ln233_83_fu_1796_p2 add_ln233_84_fu_1811_p2 add_ln233_85_fu_1826_p2 add_ln233_86_fu_1841_p2 add_ln233_87_fu_1856_p2 add_ln233_88_fu_1871_p2 add_ln233_89_fu_1886_p2 add_ln233_90_fu_1901_p2 add_ln233_91_fu_1916_p2 add_ln233_92_fu_1931_p2 add_ln233_93_fu_1946_p2 add_ln233_94_fu_1961_p2 add_ln233_95_fu_1976_p2 add_ln233_96_fu_1991_p2 add_ln233_97_fu_2006_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 fsub_32ns_32ns_32_1_full_dsp_1_U4706 dadd_64ns_64ns_64_1_full_dsp_1_U4711 add_ln235_fu_1276_p2 add_ln233_98_fu_1094_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5_fu_392</InstName>
                                    <ModuleName>kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>392</ID>
                                    <BindInstances>empty_fu_232_p2 add_ln113_fu_244_p2 add_ln113_2_fu_475_p2 mul_4ns_12ns_15_1_1_U4721 add_ln115_fu_513_p2 add_ln117_fu_335_p2 p_mid1690_fu_377_p2 add_ln122_fu_403_p2 mac_muladd_7s_5ns_15s_15_4_1_U4722 mac_muladd_7s_5ns_15s_15_4_1_U4722 add_ln121_2_fu_530_p2 add_ln121_fu_547_p2 add_ln119_fu_413_p2 add_ln117_2_fu_419_p2 add_ln115_2_fu_433_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5_fu_401</InstName>
                                    <ModuleName>kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>401</ID>
                                    <BindInstances>empty_fu_423_p2 add_ln180_fu_219_p2 add_ln180_2_fu_243_p2 mul_4ns_6ns_8_1_1_U4728 add_ln182_fu_443_p2 p_mid1767_fu_465_p2 add_ln184_fu_504_p2 ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4729 ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4729 ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4729 add_ln186_5_fu_521_p2 add_ln186_6_fu_538_p2 add_ln185_fu_345_p2 add_ln184_2_fu_351_p2 add_ln182_2_fu_365_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_4_fu_410</InstName>
                                    <ModuleName>DW_conv_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>410</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_4_Pipeline_In_Channel_fu_277</InstName>
                                            <ModuleName>DW_conv_4_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>277</ID>
                                            <BindInstances>add_ln341_fu_261_p2 mul_62s_7ns_62_1_1_U4737 add_ln340_fu_299_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4736 fadd_32ns_32ns_32_1_full_dsp_1_U4735 add_ln342_fu_359_p2 grp_fu_349_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_382_p2 empty_822_fu_404_p2 add_ln338_fu_414_p2 add_ln310_fu_432_p2 add_ln313_fu_529_p2 p_mid1110_fu_597_p2 add_ln316_fu_637_p2 p_mid155_fu_697_p2 p_mid1_fu_777_p2 p_mid112_fu_799_p2 add_ln338_2_fu_879_p2 mul_32s_9ns_32_1_1_U4751 mul_mul_10ns_8ns_17_4_1_U4752 empty_824_fu_1008_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4750 add_ln347_fu_1125_p2 add_ln347_2_fu_1136_p2 add_ln348_fu_1155_p2 add_ln318_fu_1167_p2 add_ln318_2_fu_1190_p2 add_ln316_2_fu_1203_p2 add_ln313_2_fu_1216_p2 tmp_fu_241_p2 empty_fu_251_p2 empty_825_fu_275_p2 add_ln34_fu_287_p2 add_ln38_fu_403_p2 p_mid168_fu_444_p2 p_mid182_fu_478_p2 add_ln42_fu_516_p2 p_mid122_fu_555_p2 p_mid136_fu_601_p2 add_ln47_fu_627_p2 tmp_mid1_fu_663_p2 p_mid1_fu_673_p2 p_mid17_fu_713_p2 add_ln56_1_fu_728_p2 add_ln56_fu_738_p2 add_ln71_3_fu_776_p2 add_ln51_fu_783_p2 add_ln47_1_fu_788_p2 add_ln42_3_fu_801_p2 add_ln38_3_fu_814_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_fu_423</InstName>
                                    <ModuleName>kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>423</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_generic_erf_double_s_fu_93</InstName>
                                            <ModuleName>generic_erf_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>93</ID>
                                            <BindInstances>dmul_64ns_64ns_64_2_max_dsp_1_U3730 ddiv_64ns_64ns_64_5_no_dsp_1_U3769 dmul_64ns_64ns_64_2_max_dsp_1_U3747 dmul_64ns_64ns_64_2_max_dsp_1_U3756 dmul_64ns_64ns_64_2_max_dsp_1_U3757 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3758 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3755 dadd_64ns_64ns_64_1_full_dsp_1_U3717 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3765 dadd_64ns_64ns_64_1_full_dsp_1_U3726 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dexp_64ns_64ns_64_3_full_dsp_1_U3774 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dadd_64ns_64ns_64_1_full_dsp_1_U3699 dmul_64ns_64ns_64_2_max_dsp_1_U3732 ddiv_64ns_64ns_64_5_no_dsp_1_U3772 dadd_64ns_64ns_64_1_full_dsp_1_U3728 dexp_64ns_64ns_64_3_full_dsp_1_U3775 dmul_64ns_64ns_64_2_max_dsp_1_U3767 ddiv_64ns_64ns_64_5_no_dsp_1_U3773 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3738 dadd_64ns_64ns_64_1_full_dsp_1_U3706 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3718 dmul_64ns_64ns_64_2_max_dsp_1_U3744 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3745 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3746 dadd_64ns_64ns_64_1_full_dsp_1_U3719 ddiv_64ns_64ns_64_5_no_dsp_1_U3771 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3711 ddiv_64ns_64ns_64_5_no_dsp_1_U3770 dmul_64ns_64ns_64_2_max_dsp_1_U3766 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dmul_64ns_64ns_64_2_max_dsp_1_U3740 ddiv_64ns_64ns_64_5_no_dsp_1_U3768 dadd_64ns_64ns_64_1_full_dsp_1_U3707 dadd_64ns_64ns_64_1_full_dsp_1_U3707</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln482_fu_152_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4759 dadd_64ns_64ns_64_1_full_dsp_1_U4763</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6_fu_431</InstName>
                                    <ModuleName>kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>431</ID>
                                    <BindInstances>add_ln151_fu_107_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4_fu_439</InstName>
                                    <ModuleName>kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>439</ID>
                                    <BindInstances>add_ln269_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_DW_conv_4_fu_1131</InstName>
                            <ModuleName>DW_conv_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1131</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_DW_conv_4_Pipeline_Output_Channel_fu_161</InstName>
                                    <ModuleName>DW_conv_4_Pipeline_Output_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>161</ID>
                                    <BindInstances>groupIndex_fu_275_p2 empty_fu_345_p2 add_ln71_3_fu_371_p2 add_ln70_fu_397_p2 add_ln70_1_fu_407_p2 add_ln71_fu_433_p2 add_ln71_5_fu_459_p2 add_ln71_1_fu_469_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4807 fadd_32ns_32ns_32_1_full_dsp_1_U4806</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>empty_fu_382_p2 empty_822_fu_404_p2 add_ln338_fu_414_p2 add_ln310_fu_432_p2 add_ln313_fu_529_p2 p_mid1110_fu_597_p2 add_ln316_fu_637_p2 p_mid155_fu_697_p2 p_mid1_fu_777_p2 p_mid112_fu_799_p2 add_ln338_2_fu_879_p2 mul_32s_9ns_32_1_1_U4751 mul_mul_10ns_8ns_17_4_1_U4752 empty_824_fu_1008_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4750 add_ln347_fu_1125_p2 add_ln347_2_fu_1136_p2 add_ln348_fu_1155_p2 add_ln318_fu_1167_p2 add_ln318_2_fu_1190_p2 add_ln316_2_fu_1203_p2 add_ln313_2_fu_1216_p2 tmp_fu_241_p2 empty_fu_251_p2 empty_825_fu_275_p2 add_ln34_fu_287_p2 add_ln38_fu_403_p2 p_mid168_fu_444_p2 p_mid182_fu_478_p2 add_ln42_fu_516_p2 p_mid122_fu_555_p2 p_mid136_fu_601_p2 add_ln47_fu_627_p2 tmp_mid1_fu_663_p2 p_mid1_fu_673_p2 p_mid17_fu_713_p2 add_ln56_1_fu_728_p2 add_ln56_fu_738_p2 add_ln71_3_fu_776_p2 add_ln51_fu_783_p2 add_ln47_1_fu_788_p2 add_ln42_3_fu_801_p2 add_ln38_3_fu_814_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_BatchNorm_3_fu_1143</InstName>
                            <ModuleName>BatchNorm_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1143</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_BatchNorm_3_Pipeline_VITIS_LOOP_22_4_fu_176</InstName>
                                    <ModuleName>BatchNorm_3_Pipeline_VITIS_LOOP_22_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>176</ID>
                                    <BindInstances>add_ln22_fu_208_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4824 ddiv_64ns_64ns_64_5_no_dsp_1_U4829 dmul_64ns_64ns_64_2_max_dsp_1_U4828 dadd_64ns_64ns_64_1_full_dsp_1_U4827</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>tmp3_fu_258_p2 add_ln13_fu_270_p2 add_ln16_fu_322_p2 tmp3_mid1_fu_358_p2 dadd_64ns_64ns_64_1_full_dsp_1_U4840 empty_fu_389_p2 empty_883_fu_407_p2 empty_884_fu_425_p2 empty_885_fu_430_p2 dsqrt_64ns_64ns_64_5_no_dsp_1_U4841 add_ln19_fu_455_p2 add_ln16_1_fu_461_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_SiLU1_fu_1158</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_SiLU1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1158</ID>
                            <BindInstances>add_ln11_fu_177_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4850 fmul_32ns_32ns_32_1_max_dsp_1_U4851 add_ln12_fu_203_p2 add_ln9_fu_229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_1_fu_1169</InstName>
                            <ModuleName>Compute_skip_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1169</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Compute_skip_1_Pipeline_VITIS_LOOP_23_3_fu_90</InstName>
                                    <ModuleName>Compute_skip_1_Pipeline_VITIS_LOOP_23_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>tmp2_fu_361_p2 mul_mul_10ns_6ns_16_4_1_U301 tmp1_fu_614_p2 add_ln14_fu_376_p2 add_ln17_fu_465_p2 tmp2_mid1_fu_483_p2 mul_mul_10ns_6ns_16_4_1_U302 add_ln20_fu_667_p2 tmp1_mid1_fu_677_p2 mul_mul_16ns_6ns_21_4_1_U303 add_ln20_4_fu_717_p2 add_ln20_5_fu_732_p2 add_ln20_6_fu_747_p2 fadd_32ns_32ns_32_1_full_dsp_1_U300 add_ln23_fu_517_p2 add_ln20_7_fu_554_p2 add_ln17_6_fu_568_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_6ns_6ns_12_1_1_U322 mul_mul_10ns_12ns_22_4_1_U323</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Pointwise_conv_4_fu_1189</InstName>
                            <ModuleName>Pointwise_conv_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1189</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Pointwise_conv_4_Pipeline_In_Channel_fu_136</InstName>
                                    <ModuleName>Pointwise_conv_4_Pipeline_In_Channel</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>136</ID>
                                    <BindInstances>add_ln29_fu_230_p2 add_ln32_3_fu_236_p2 add_ln32_fu_242_p2 add_ln32_1_fu_260_p2 add_ln32_2_fu_313_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4859 fadd_32ns_32ns_32_1_full_dsp_1_U4858</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>empty_fu_201_p2 empty_760_fu_211_p2 add_ln19_fu_223_p2 add_ln19_1_fu_249_p2 p_mid111_fu_271_p2 add_ln22_fu_319_p2 p_mid1_fu_343_p2 mul_mul_8ns_12ns_19_4_1_U4869 mac_muladd_8ns_6ns_7s_15_4_1_U4868 mac_muladd_8ns_6ns_7s_15_4_1_U4868 empty_764_fu_428_p2 add_ln25_fu_369_p2 add_ln22_1_fu_375_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_5_fu_1201</InstName>
                            <ModuleName>Compute_skip_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1201</ID>
                            <BindInstances>add_ln17_fu_251_p2 add_ln17_2_fu_277_p2 mac_muladd_8ns_6ns_7s_15_4_1_U4877 empty_fu_330_p2 mac_muladd_8ns_6ns_7s_15_4_1_U4877 empty_857_fu_354_p2 empty_858_fu_359_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4876 fadd_32ns_32ns_32_1_full_dsp_1_U4876 add_ln27_fu_445_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4876 add_ln27_6_fu_481_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4876 add_ln27_7_fu_516_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4876 add_ln27_8_fu_551_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4876 add_ln27_9_fu_586_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4876 add_ln27_10_fu_606_p2 add_ln20_fu_295_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_13_1_fu_1212</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_13_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1212</ID>
                            <BindInstances>add_ln13_fu_124_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_19_2_fu_1222</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_19_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1222</ID>
                            <BindInstances>add_ln19_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_55_7_fu_1229</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_55_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1229</ID>
                            <BindInstances>add_ln55_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_24_3_fu_1236</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_24_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1236</ID>
                            <BindInstances>add_ln24_fu_126_p2 add_ln27_fu_136_p2 add_ln28_fu_152_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_30_4_fu_1244</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_30_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1244</ID>
                            <BindInstances>add_ln30_fu_126_p2 add_ln33_fu_136_p2 add_ln34_fu_152_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_36_5_fu_1252</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_36_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1252</ID>
                            <BindInstances>add_ln36_fu_155_p2 add_ln39_fu_165_p2 add_ln40_fu_181_p2 add_ln41_fu_197_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_VITIS_LOOP_43_6_fu_1261</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_VITIS_LOOP_43_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1261</ID>
                            <BindInstances>add_ln43_fu_310_p2 add_ln46_fu_320_p2 add_ln47_fu_336_p2 add_ln48_fu_352_p2 add_ln49_fu_368_p2 add_ln50_fu_384_p2 add_ln51_fu_400_p2 add_ln53_fu_416_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_attention_4_2_fu_1281</InstName>
                            <ModuleName>kernel_attention_4_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1281</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_LayerNorm_clone_clone_3_fu_294</InstName>
                                    <ModuleName>LayerNorm_clone_clone_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>294</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4_fu_142</InstName>
                                            <ModuleName>LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>142</ID>
                                            <BindInstances>empty_fu_377_p2 add_ln20_fu_387_p2 add_ln18_fu_257_p2 add_ln18_1_fu_400_p2 p_mid1_fu_422_p2 add_ln19_fu_449_p2 add_ln20_1_fu_459_p2 mac_muladd_8ns_6ns_7s_14_4_1_U4917 mac_muladd_8ns_6ns_7s_14_4_1_U4917 fadd_32ns_32ns_32_1_full_dsp_1_U4913 fmul_32ns_32ns_32_1_max_dsp_1_U4915 fadd_32ns_32ns_32_1_full_dsp_1_U4913 add_ln23_fu_311_p2 add_ln29_fu_542_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4915 fsub_32ns_32ns_32_1_full_dsp_1_U4914 add_ln30_fu_567_p2 add_ln19_5_fu_326_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8_fu_154</InstName>
                                            <ModuleName>LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>154</ID>
                                            <BindInstances>add_ln39_fu_227_p2 add_ln40_2_fu_236_p2 add_ln40_fu_246_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4923 dadd_64ns_64ns_64_1_full_dsp_1_U4928 add_ln40_1_fu_297_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_792_fu_221_p2 add_ln36_fu_233_p2 add_ln36_1_fu_256_p2 p_mid134_fu_278_p2 add_ln38_fu_304_p2 empty_fu_322_p2 empty_789_fu_327_p2 dadd_64ns_64ns_64_1_full_dsp_1_U4940 add_ln37_fu_372_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2_fu_314</InstName>
                                    <ModuleName>kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>314</ID>
                                    <BindInstances>add_ln81_fu_583_p2 next_mul_fu_592_p2 empty_fu_602_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_4_1_fu_325</InstName>
                                    <ModuleName>DW_conv_4_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>325</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_4_1_Pipeline_In_Channel_fu_271</InstName>
                                            <ModuleName>DW_conv_4_1_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>271</ID>
                                            <BindInstances>add_ln341_fu_261_p2 mul_62s_7ns_62_1_1_U4645 add_ln340_fu_299_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4644 fadd_32ns_32ns_32_1_full_dsp_1_U4643 add_ln342_fu_359_p2 grp_fu_349_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_376_p2 empty_819_fu_398_p2 add_ln338_fu_408_p2 add_ln310_fu_426_p2 add_ln313_fu_526_p2 p_mid1110_fu_598_p2 add_ln316_fu_638_p2 p_mid155_fu_702_p2 p_mid1_fu_782_p2 p_mid112_fu_804_p2 add_ln338_1_fu_898_p2 mul_32s_9ns_32_1_1_U4660 mul_9ns_9ns_16_1_1_U4661 empty_821_fu_1004_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4659 add_ln347_fu_1130_p2 add_ln347_1_fu_1141_p2 add_ln348_fu_1160_p2 add_ln318_fu_1172_p2 add_ln318_1_fu_1195_p2 add_ln316_1_fu_1208_p2 add_ln313_1_fu_1221_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_get_qk_4_fu_338</InstName>
                                    <ModuleName>get_qk_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>338</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5_fu_65</InstName>
                                            <ModuleName>get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>65</ID>
                                            <BindInstances>add_ln38_fu_175_p2 add_ln38_1_fu_187_p2 add_ln42_fu_230_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_multiplication_4_fu_349</InstName>
                                    <ModuleName>compute_multiplication_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>349</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_multiplication_4_Pipeline_VITIS_LOOP_208_4_fu_191</InstName>
                                            <ModuleName>compute_multiplication_4_Pipeline_VITIS_LOOP_208_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>191</ID>
                                            <BindInstances>add_ln208_fu_212_p2 add_ln209_fu_226_p2 ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679 ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679 ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679 add_ln210_2_fu_258_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4678 fmul_32ns_32ns_32_1_max_dsp_1_U4678 fadd_32ns_32ns_32_1_full_dsp_1_U4677</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_4ns_6ns_9_1_1_U4690 mul_4ns_7ns_9_1_1_U4691 add_ln204_fu_272_p2 add_ln205_fu_323_p2 mul_4ns_6ns_9_1_1_U4692 mul_4ns_7ns_9_1_1_U4693 tmp2_fu_380_p2 mul_9ns_6ns_15_1_1_U4694 empty_439_fu_407_p2 mul_9ns_6ns_15_1_1_U4695 empty_441_fu_429_p2 add_ln207_fu_469_p2 add_ln206_fu_475_p2 add_ln205_1_fu_480_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum_fu_369</InstName>
                                    <ModuleName>kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>369</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_pow_generic_double_s_fu_848</InstName>
                                            <ModuleName>pow_generic_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>848</ID>
                                            <BindInstances>m_exp_fu_291_p2 e_frac_V_1_fu_331_p2 mul_54s_67ns_120_1_1_U4029 sub_ln1512_fu_371_p2 mac_muladd_16s_15ns_19s_31_4_1_U4034 mac_muladd_16s_15ns_19s_31_4_1_U4034 ret_V_fu_642_p2 mul_13s_71s_71_1_1_U4030 m_diff_V_fu_684_p2 ret_V_9_fu_786_p2 mul_43ns_36ns_79_1_1_U4031 add_ln813_fu_833_p2 exp_Z2P_m_1_V_fu_843_p2 mul_49ns_44ns_93_1_1_U4032 add_ln813_2_fu_911_p2 exp_Z1P_m_1_l_V_fu_921_p2 ret_V_11_fu_947_p2 mul_50ns_50ns_100_1_1_U4033 ret_V_6_fu_1011_p2 add_ln1347_1_fu_1017_p2 add_ln1347_2_fu_1023_p2 r_exp_V_fu_1037_p2 out_exp_V_fu_1122_p2 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_4ns_13ns_15_1_1_U4963 mac_muladd_6ns_6ns_15ns_15_4_1_U4965 mac_muladd_6ns_6ns_15ns_15_4_1_U4965 empty_362_fu_1144_p2 add_ln232_fu_1011_p2 add_ln232_1_fu_1036_p2 mul_4ns_13ns_15_1_1_U4964 p_mid1282_fu_1175_p2 add_ln233_fu_1076_p2 mac_muladd_6ns_6ns_15ns_15_4_1_U4966 mac_muladd_6ns_6ns_15ns_15_4_1_U4966 p_mid1159_fu_1229_p2 add_ln233_1_fu_1300_p2 add_ln233_2_fu_1316_p2 add_ln233_3_fu_1331_p2 add_ln233_4_fu_1346_p2 add_ln233_5_fu_1361_p2 add_ln233_6_fu_1376_p2 add_ln233_7_fu_1391_p2 add_ln233_8_fu_1406_p2 add_ln233_9_fu_1421_p2 add_ln233_10_fu_1436_p2 add_ln233_11_fu_1451_p2 add_ln233_12_fu_1466_p2 add_ln233_13_fu_1481_p2 add_ln233_14_fu_1496_p2 add_ln233_15_fu_1511_p2 add_ln233_16_fu_1526_p2 add_ln233_17_fu_1541_p2 add_ln233_18_fu_1556_p2 add_ln233_19_fu_1571_p2 add_ln233_20_fu_1586_p2 add_ln233_21_fu_1601_p2 add_ln233_22_fu_1616_p2 add_ln233_23_fu_1631_p2 add_ln233_24_fu_1646_p2 add_ln233_25_fu_1661_p2 add_ln233_26_fu_1676_p2 add_ln233_27_fu_1691_p2 add_ln233_28_fu_1706_p2 add_ln233_29_fu_1721_p2 add_ln233_30_fu_1736_p2 add_ln233_31_fu_1751_p2 add_ln233_32_fu_1766_p2 add_ln233_33_fu_1781_p2 add_ln233_34_fu_1796_p2 add_ln233_35_fu_1811_p2 add_ln233_36_fu_1826_p2 add_ln233_37_fu_1841_p2 add_ln233_38_fu_1856_p2 add_ln233_39_fu_1871_p2 add_ln233_40_fu_1886_p2 add_ln233_41_fu_1901_p2 add_ln233_42_fu_1916_p2 add_ln233_43_fu_1931_p2 add_ln233_44_fu_1946_p2 add_ln233_45_fu_1961_p2 add_ln233_46_fu_1976_p2 add_ln233_47_fu_1991_p2 add_ln233_48_fu_2006_p2 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 fsub_32ns_32ns_32_1_full_dsp_1_U4957 dadd_64ns_64ns_64_1_full_dsp_1_U4962 add_ln235_fu_1276_p2 add_ln233_49_fu_1094_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5_fu_384</InstName>
                                    <ModuleName>kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>384</ID>
                                    <BindInstances>empty_fu_232_p2 add_ln113_fu_244_p2 add_ln113_1_fu_475_p2 mul_4ns_12ns_15_1_1_U4971 add_ln115_fu_513_p2 add_ln117_fu_335_p2 p_mid1690_fu_377_p2 add_ln122_fu_403_p2 mac_muladd_7s_5ns_15s_15_4_1_U4972 mac_muladd_7s_5ns_15s_15_4_1_U4972 add_ln121_1_fu_530_p2 add_ln121_fu_547_p2 add_ln119_fu_413_p2 add_ln117_1_fu_419_p2 add_ln115_1_fu_433_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5_fu_393</InstName>
                                    <ModuleName>kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>393</ID>
                                    <BindInstances>empty_fu_423_p2 add_ln180_fu_219_p2 add_ln180_1_fu_243_p2 mul_4ns_6ns_8_1_1_U4976 add_ln182_fu_443_p2 p_mid1767_fu_465_p2 add_ln184_fu_504_p2 ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4977 ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4977 ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4977 add_ln186_2_fu_521_p2 add_ln186_3_fu_538_p2 add_ln185_fu_345_p2 add_ln184_1_fu_351_p2 add_ln182_1_fu_365_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_DW_conv_4_fu_402</InstName>
                                    <ModuleName>DW_conv_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>402</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_DW_conv_4_Pipeline_In_Channel_fu_277</InstName>
                                            <ModuleName>DW_conv_4_Pipeline_In_Channel</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>277</ID>
                                            <BindInstances>add_ln341_fu_261_p2 mul_62s_7ns_62_1_1_U4737 add_ln340_fu_299_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4736 fadd_32ns_32ns_32_1_full_dsp_1_U4735 add_ln342_fu_359_p2 grp_fu_349_p0</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>empty_fu_382_p2 empty_822_fu_404_p2 add_ln338_fu_414_p2 add_ln310_fu_432_p2 add_ln313_fu_529_p2 p_mid1110_fu_597_p2 add_ln316_fu_637_p2 p_mid155_fu_697_p2 p_mid1_fu_777_p2 p_mid112_fu_799_p2 add_ln338_2_fu_879_p2 mul_32s_9ns_32_1_1_U4751 mul_mul_10ns_8ns_17_4_1_U4752 empty_824_fu_1008_p2 fadd_32ns_32ns_32_1_full_dsp_1_U4750 add_ln347_fu_1125_p2 add_ln347_2_fu_1136_p2 add_ln348_fu_1155_p2 add_ln318_fu_1167_p2 add_ln318_2_fu_1190_p2 add_ln316_2_fu_1203_p2 add_ln313_2_fu_1216_p2 tmp_fu_241_p2 empty_fu_251_p2 empty_825_fu_275_p2 add_ln34_fu_287_p2 add_ln38_fu_403_p2 p_mid168_fu_444_p2 p_mid182_fu_478_p2 add_ln42_fu_516_p2 p_mid122_fu_555_p2 p_mid136_fu_601_p2 add_ln47_fu_627_p2 tmp_mid1_fu_663_p2 p_mid1_fu_673_p2 p_mid17_fu_713_p2 add_ln56_1_fu_728_p2 add_ln56_fu_738_p2 add_ln71_3_fu_776_p2 add_ln51_fu_783_p2 add_ln47_1_fu_788_p2 add_ln42_3_fu_801_p2 add_ln38_3_fu_814_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_fu_415</InstName>
                                    <ModuleName>kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>415</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_generic_erf_double_s_fu_93</InstName>
                                            <ModuleName>generic_erf_double_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>93</ID>
                                            <BindInstances>dmul_64ns_64ns_64_2_max_dsp_1_U3730 ddiv_64ns_64ns_64_5_no_dsp_1_U3769 dmul_64ns_64ns_64_2_max_dsp_1_U3747 dmul_64ns_64ns_64_2_max_dsp_1_U3756 dmul_64ns_64ns_64_2_max_dsp_1_U3757 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3758 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3755 dadd_64ns_64ns_64_1_full_dsp_1_U3717 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3765 dadd_64ns_64ns_64_1_full_dsp_1_U3726 dmul_64ns_64ns_64_2_max_dsp_1_U3748 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3749 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3750 dadd_64ns_64ns_64_1_full_dsp_1_U3712 dmul_64ns_64ns_64_2_max_dsp_1_U3751 dadd_64ns_64ns_64_1_full_dsp_1_U3713 dmul_64ns_64ns_64_2_max_dsp_1_U3752 dadd_64ns_64ns_64_1_full_dsp_1_U3714 dmul_64ns_64ns_64_2_max_dsp_1_U3753 dadd_64ns_64ns_64_1_full_dsp_1_U3715 dmul_64ns_64ns_64_2_max_dsp_1_U3754 dadd_64ns_64ns_64_1_full_dsp_1_U3716 dmul_64ns_64ns_64_2_max_dsp_1_U3759 dadd_64ns_64ns_64_1_full_dsp_1_U3720 dmul_64ns_64ns_64_2_max_dsp_1_U3760 dadd_64ns_64ns_64_1_full_dsp_1_U3722 dmul_64ns_64ns_64_2_max_dsp_1_U3761 dadd_64ns_64ns_64_1_full_dsp_1_U3724 dmul_64ns_64ns_64_2_max_dsp_1_U3762 dadd_64ns_64ns_64_1_full_dsp_1_U3721 dmul_64ns_64ns_64_2_max_dsp_1_U3763 dadd_64ns_64ns_64_1_full_dsp_1_U3723 dmul_64ns_64ns_64_2_max_dsp_1_U3764 dadd_64ns_64ns_64_1_full_dsp_1_U3725 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dexp_64ns_64ns_64_3_full_dsp_1_U3774 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dadd_64ns_64ns_64_1_full_dsp_1_U3699 dmul_64ns_64ns_64_2_max_dsp_1_U3732 ddiv_64ns_64ns_64_5_no_dsp_1_U3772 dadd_64ns_64ns_64_1_full_dsp_1_U3728 dexp_64ns_64ns_64_3_full_dsp_1_U3775 dmul_64ns_64ns_64_2_max_dsp_1_U3767 ddiv_64ns_64ns_64_5_no_dsp_1_U3773 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3729 dadddsub_64ns_64ns_64_1_full_dsp_0_U3698 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3738 dadd_64ns_64ns_64_1_full_dsp_1_U3706 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3718 dmul_64ns_64ns_64_2_max_dsp_1_U3744 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3745 dadd_64ns_64ns_64_1_full_dsp_1_U3711 dmul_64ns_64ns_64_2_max_dsp_1_U3746 dadd_64ns_64ns_64_1_full_dsp_1_U3719 ddiv_64ns_64ns_64_5_no_dsp_1_U3771 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3732 dadd_64ns_64ns_64_1_full_dsp_1_U3701 dmul_64ns_64ns_64_2_max_dsp_1_U3733 dmul_64ns_64ns_64_2_max_dsp_1_U3734 dadd_64ns_64ns_64_1_full_dsp_1_U3702 dmul_64ns_64ns_64_2_max_dsp_1_U3739 dmul_64ns_64ns_64_2_max_dsp_1_U3735 dadd_64ns_64ns_64_1_full_dsp_1_U3703 dmul_64ns_64ns_64_2_max_dsp_1_U3736 dadd_64ns_64ns_64_1_full_dsp_1_U3704 dmul_64ns_64ns_64_2_max_dsp_1_U3737 dadd_64ns_64ns_64_1_full_dsp_1_U3705 dmul_64ns_64ns_64_2_max_dsp_1_U3741 dadd_64ns_64ns_64_1_full_dsp_1_U3708 dmul_64ns_64ns_64_2_max_dsp_1_U3740 dadd_64ns_64ns_64_1_full_dsp_1_U3710 dmul_64ns_64ns_64_2_max_dsp_1_U3742 dadd_64ns_64ns_64_1_full_dsp_1_U3709 dmul_64ns_64ns_64_2_max_dsp_1_U3743 dadd_64ns_64ns_64_1_full_dsp_1_U3711 ddiv_64ns_64ns_64_5_no_dsp_1_U3770 dmul_64ns_64ns_64_2_max_dsp_1_U3766 dadddsub_64ns_64ns_64_1_full_dsp_0_U3727 dmul_64ns_64ns_64_2_max_dsp_1_U3730 dmul_64ns_64ns_64_2_max_dsp_1_U3731 dadd_64ns_64ns_64_1_full_dsp_1_U3700 dmul_64ns_64ns_64_2_max_dsp_1_U3740 ddiv_64ns_64ns_64_5_no_dsp_1_U3768 dadd_64ns_64ns_64_1_full_dsp_1_U3707 dadd_64ns_64ns_64_1_full_dsp_1_U3707</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln482_fu_152_p2 fmul_32ns_32ns_32_1_max_dsp_1_U4981 dadd_64ns_64ns_64_1_full_dsp_1_U4985</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6_fu_423</InstName>
                                    <ModuleName>kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>423</ID>
                                    <BindInstances>add_ln151_fu_107_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4_fu_431</InstName>
                                    <ModuleName>kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>431</ID>
                                    <BindInstances>add_ln269_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_stage4_1_Pipeline_SiLU2_fu_1320</InstName>
                            <ModuleName>kernel_stage4_1_Pipeline_SiLU2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1320</ID>
                            <BindInstances>add_ln11_fu_177_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5028 fmul_32ns_32ns_32_1_max_dsp_1_U5029 add_ln12_fu_203_p2 add_ln9_fu_229_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Compute_skip_6_fu_1330</InstName>
                            <ModuleName>Compute_skip_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1330</ID>
                            <BindInstances>add_ln17_fu_323_p2 add_ln17_1_fu_349_p2 mac_muladd_8ns_6ns_7s_15_4_1_U5037 empty_fu_402_p2 mac_muladd_8ns_6ns_7s_15_4_1_U5037 empty_850_fu_426_p2 empty_851_fu_431_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5036 add_ln27_fu_487_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5036 add_ln27_1_fu_508_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5036 add_ln27_2_fu_528_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5036 add_ln27_3_fu_558_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5036 add_ln27_4_fu_578_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5036 add_ln27_5_fu_598_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5036 add_ln20_fu_367_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>norm1_weight_l1_U norm1_weight_l2_U norm1_bias_l1_U norm1_bias_l2_U proj_1_weight_l1_U proj_1_weight_l2_U iRMB_out1_U kernel1_l1_U kernel1_l2_U bias1_l1_U bias1_l2_U kernel2_l1_U kernel2_l2_U bias2_l1_U bias2_l2_U dw_conv_1_filter_l1_U dw_conv_1_filter_l2_U dw_norm_1_weight_l1_U dw_norm_1_weight_l2_U dw_norm_1_bias_l1_U dw_norm_1_bias_l2_U dw_norm_1_mean_l1_U dw_norm_1_mean_l2_U dw_norm_1_var_l1_U dw_norm_1_var_l2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_LayerNorm_clone_clone_1_fu_2720</InstName>
                    <ModuleName>LayerNorm_clone_clone_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2720</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4_fu_166</InstName>
                            <ModuleName>LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>166</ID>
                            <BindInstances>empty_fu_392_p2 add_ln20_fu_402_p2 add_ln18_fu_272_p2 add_ln18_3_fu_415_p2 p_mid1_fu_437_p2 add_ln19_fu_464_p2 add_ln20_3_fu_474_p2 mac_muladd_8ns_6ns_7s_15_4_1_U5116 mac_muladd_8ns_6ns_7s_15_4_1_U5116 add_ln24_2_fu_519_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5112 fmul_32ns_32ns_32_1_max_dsp_1_U5114 fadd_32ns_32ns_32_1_full_dsp_1_U5112 add_ln23_fu_326_p2 add_ln29_fu_588_p2 fmul_32ns_32ns_32_1_max_dsp_1_U5114 fsub_32ns_32ns_32_1_full_dsp_1_U5113 add_ln30_fu_613_p2 add_ln19_7_fu_341_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8_fu_180</InstName>
                            <ModuleName>LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>add_ln39_fu_262_p2 add_ln40_8_fu_275_p2 add_ln40_fu_285_p2 add_ln40_4_fu_303_p2 fsub_32ns_32ns_32_1_full_dsp_1_U5122 add_ln40_5_fu_329_p2 add_ln40_6_fu_345_p2 dadd_64ns_64ns_64_1_full_dsp_1_U5126 add_ln40_7_fu_361_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_800_fu_268_p2 add_ln36_fu_280_p2 add_ln3682_fu_303_p2 p_mid138_fu_325_p2 add_ln38_fu_351_p2 empty_fu_369_p2 empty_797_fu_374_p2 dadd_64ns_64ns_64_1_full_dsp_1_U5140 add_ln37_fu_419_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Linear_1_fu_2736</InstName>
                    <ModuleName>Linear_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2736</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_1_Pipeline_VITIS_LOOP_14_2_fu_168</InstName>
                            <ModuleName>Linear_1_Pipeline_VITIS_LOOP_14_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>add_ln14_fu_144_p2 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154 fadd_32ns_32ns_32_1_full_dsp_1_U5154</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_1_Pipeline_VITIS_LOOP_33_7_fu_178</InstName>
                            <ModuleName>Linear_1_Pipeline_VITIS_LOOP_33_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>178</ID>
                            <BindInstances>add_ln33_fu_203_p2 fmul_32ns_32ns_32_1_max_dsp_1_U5162 fadd_32ns_32ns_32_1_full_dsp_1_U5160 fadd_32ns_32ns_32_1_full_dsp_1_U5161</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln30_1_fu_301_p2 add_ln30_fu_313_p2 add_ln35_fu_351_p2 add_ln37_fu_323_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>DW_conv_2_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>10658</Average-caseLatency>
                    <Worst-caseLatency>21206</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.060 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145 ~ 21206</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>588</max>
                            </range>
                        </TripCount>
                        <Latency>143 ~ 21203</Latency>
                        <AbsoluteTimeLatency>7.150 us ~ 1.060 ms</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3025</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2911</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_252_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_17ns_62_1_1_U3" SOURCE="DW_conv.cpp:69" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_9_fu_268_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_297_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_4_fu_341_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U1" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_390_p2" SOURCE="DW_conv.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_376_p0" SOURCE="DW_conv.cpp:73" URAM="0" VARIABLE="add_ln73_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_2</Name>
            <Loops>
                <Out_Row_Kernel_Row_Kernel_Col>
                    <Output_Channel/>
                </Out_Row_Kernel_Row_Kernel_Col>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>225793</Best-caseLatency>
                    <Average-caseLatency>10859917825</Average-caseLatency>
                    <Worst-caseLatency>57547381249</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.290 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>542.996 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.9e+03 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>225793 ~ 57547381249</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Kernel_Row_Kernel_Col>
                        <Name>Out_Row_Kernel_Row_Kernel_Col</Name>
                        <TripCount>112896</TripCount>
                        <Latency>225792 ~ 57547381248</Latency>
                        <AbsoluteTimeLatency>11.290 ms ~ 2.9e+03 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>509738</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 509738</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Output_Channel>
                            <Name>Output_Channel</Name>
                            <TripCount>24</TripCount>
                            <Latency>72 ~ 509736</Latency>
                            <AbsoluteTimeLatency>3.600 us ~ 25.487 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3</min>
                                    <max>21239</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3 ~ 21239</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_DW_conv_2_Pipeline_In_Channel_fu_340</Instance>
                            </InstanceList>
                        </Output_Channel>
                    </Out_Row_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>11</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3858</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4818</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_451_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_481_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_827_fu_491_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="empty_827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_828_fu_509_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="empty_828"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_829_fu_535_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="empty_829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_547_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_5_fu_573_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid174_fu_603_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid194_fu_653_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1114_fu_687_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid1114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_739_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid134_fu_787_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid154_fu_829_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_869_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_903_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid113_fu_929_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="p_mid113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid115_fu_967_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="p_mid115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_993_p2" SOURCE="DW_conv.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1003_p2" SOURCE="DW_conv.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_1033_p2" SOURCE="DW_conv.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_1044_p2" SOURCE="DW_conv.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_1050_p2" SOURCE="DW_conv.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_1062_p2" SOURCE="DW_conv.cpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1089_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_fu_1100_p2" SOURCE="DW_conv.cpp:66" URAM="0" VARIABLE="sub_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_830_fu_1122_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="empty_830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_1247_p2" SOURCE="DW_conv.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U19" SOURCE="DW_conv.cpp:77" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_1303_p2" SOURCE="DW_conv.cpp:78" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_1322_p2" SOURCE="DW_conv.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1148_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_3_fu_1153_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_5_fu_1166_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_1_Pipeline_VITIS_LOOP_22_4</Name>
            <Loops>
                <VITIS_LOOP_22_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>136</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31 ~ 136</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_4>
                        <Name>VITIS_LOOP_22_4</Name>
                        <TripCount>
                            <range>
                                <min>7</min>
                                <max>112</max>
                            </range>
                        </TripCount>
                        <Latency>29 ~ 134</Latency>
                        <AbsoluteTimeLatency>1.450 us ~ 6.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>864</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1271</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_224_p2" SOURCE="BatchNorm.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U27" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_22_4" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U32" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_22_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U31" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U30" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_1</Name>
            <Loops>
                <VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8743</Best-caseLatency>
                    <Average-caseLatency>1877623</Average-caseLatency>
                    <Worst-caseLatency>9847047</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>93.881 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8743 ~ 9847047</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3>
                        <Name>VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3</Name>
                        <TripCount>
                            <range>
                                <min>168</min>
                                <max>62720</max>
                            </range>
                        </TripCount>
                        <Latency>8739 ~ 9847043</Latency>
                        <AbsoluteTimeLatency>0.437 ms ~ 0.492 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>52</min>
                                <max>157</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>52 ~ 157</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_BatchNorm_1_Pipeline_VITIS_LOOP_22_4_fu_240</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2057</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3735</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_7ns_17_4_1_U53" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_399_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_893_fu_404_p2" SOURCE="" URAM="0" VARIABLE="empty_893"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_894_fu_409_p2" SOURCE="" URAM="0" VARIABLE="empty_894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_895_fu_414_p2" SOURCE="" URAM="0" VARIABLE="empty_895"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_375_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_7ns_16_4_1_U54" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_464_p2" SOURCE="BatchNorm.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_558_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid118_fu_590_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid120_fu_595_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="p_mid120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid122_fu_600_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="p_mid122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid124_fu_605_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="p_mid124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_610_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_7ns_16_4_1_U55" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U51" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add29_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_810_p2" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_7ns_23_4_1_U56" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="empty_896"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_897_fu_831_p2" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="empty_897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_898_fu_836_p2" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="empty_898"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_5_no_dsp_1_U52" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_736_p2" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_742_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_1_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>10658</Average-caseLatency>
                    <Worst-caseLatency>21206</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.060 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145 ~ 21206</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>588</max>
                            </range>
                        </TripCount>
                        <Latency>143 ~ 21203</Latency>
                        <AbsoluteTimeLatency>7.150 us ~ 1.060 ms</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3197</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3137</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_337_p2" SOURCE="DW_conv.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_62s_62_1_1_U75" SOURCE="DW_conv.cpp:69" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_366_p2" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_3ns_62_1_1_U77" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_3_fu_423_p2" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="add_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_3ns_62_1_1_U78" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="mul_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_12_fu_432_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_379_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_445_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U74" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U73" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_478_p2" SOURCE="DW_conv.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_414_p0" SOURCE="DW_conv.cpp:73" URAM="0" VARIABLE="add_ln73_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_1</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Row_Kernel_Col>
                    <Output_Channel/>
                </Batch_Out_Column_Kernel_Row_Kernel_Col>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3986</Best-caseLatency>
                    <Average-caseLatency>68402485457</Average-caseLatency>
                    <Worst-caseLatency>3730613510417</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.199 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.4e+03 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.9e+05 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3986 ~ 3730613510417</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Row_Kernel_Col>
                        <Name>Batch_Out_Column_Kernel_Row_Kernel_Col</Name>
                        <TripCount>
                            <range>
                                <min>441</min>
                                <max>313600</max>
                            </range>
                        </TripCount>
                        <Latency>3972 ~ 3730613510403</Latency>
                        <AbsoluteTimeLatency>0.199 ms ~ 1.9e+05 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>9</min>
                                <max>11896089</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>9 ~ 11896089</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Output_Channel>
                            <Name>Output_Channel</Name>
                            <TripCount>
                                <range>
                                    <min>24</min>
                                    <max>560</max>
                                </range>
                            </TripCount>
                            <Latency>504 ~ 11896080</Latency>
                            <AbsoluteTimeLatency>25.200 us ~ 0.595 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>21</min>
                                    <max>21243</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>21 ~ 21243</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_DW_conv_1_Pipeline_In_Channel_fu_337</Instance>
                            </InstanceList>
                        </Output_Channel>
                    </Batch_Out_Column_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4277</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4735</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U103" SOURCE="DW_conv.cpp:69" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_3ns_6_1_1_U101" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_6ns_13_1_1_U102" SOURCE="" URAM="0" VARIABLE="bound10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_13ns_20_4_1_U107" SOURCE="" URAM="0" VARIABLE="bound43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1116_fu_542_p2" SOURCE="DW_conv.cpp:34" URAM="0" VARIABLE="p_mid1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U108" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty_838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U108" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty_839"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U109" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="empty_840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U109" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="sub_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_841_fu_607_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="empty_841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_628_p2" SOURCE="DW_conv.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_705_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U110" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U110" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_748_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U111" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mul_sub_7ns_2ns_2ns_9_4_1_U111" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="sub_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_863_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_899_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U104" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_970_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_1012_p2" SOURCE="DW_conv.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_1023_p2" SOURCE="DW_conv.cpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1029_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_7ns_16_4_1_U112" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U113" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5ns_32_1_1_U105" SOURCE="DW_conv.cpp:66" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_842_fu_1139_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="empty_842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_1196_p2" SOURCE="DW_conv.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1048_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_4_fu_1053_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_6_fu_1066_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_6_fu_1079_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_SiLU</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>301077</Best-caseLatency>
                    <Average-caseLatency>301077</Average-caseLatency>
                    <Worst-caseLatency>301077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.054 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.054 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.054 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>301077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>301056</TripCount>
                        <Latency>301075</Latency>
                        <AbsoluteTimeLatency>15.054 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>477</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>656</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_177_p2" SOURCE="SiLU.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="SiLU" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U140" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="SiLU" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U141" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="mul8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_203_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_229_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4</Name>
            <Loops>
                <VITIS_LOOP_17_3_VITIS_LOOP_18_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12547</Best-caseLatency>
                    <Average-caseLatency>12547</Average-caseLatency>
                    <Worst-caseLatency>12547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.627 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.627 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.627 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12547</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_3_VITIS_LOOP_18_4>
                        <Name>VITIS_LOOP_17_3_VITIS_LOOP_18_4</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12545</Latency>
                        <AbsoluteTimeLatency>0.627 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_3_VITIS_LOOP_18_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>84</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_3_VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_107_p2" SOURCE="kernel_stage0.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_3_VITIS_LOOP_18_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U148" SOURCE="kernel_stage0.cpp:19" URAM="0" VARIABLE="temp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_1_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>94</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38 ~ 94</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>80</max>
                            </range>
                        </TripCount>
                        <Latency>36 ~ 92</Latency>
                        <AbsoluteTimeLatency>1.800 us ~ 4.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>312</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>551</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_230_p2" SOURCE="Pointwise_conv.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_9_fu_239_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_14ns_7ns_7ns_7ns_20_4_1_U154" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_8_fu_266_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U153" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U152" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_1</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1687</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>885104647</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.255 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1687 ~ 885104647</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>7024640</max>
                            </range>
                        </TripCount>
                        <Latency>1680 ~ 885104640</Latency>
                        <AbsoluteTimeLatency>84.000 us ~ 44.255 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>70</min>
                                <max>126</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>70 ~ 126</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Pointwise_conv_1_Pipeline_In_Channel_fu_228</Instance>
                        </InstanceList>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>821</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1647</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_10ns_17_4_1_U168" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_17ns_24_4_1_U169" SOURCE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_316_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_4_fu_438_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_496_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_7ns_16_4_1_U170" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_777_fu_466_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_7ns_16_4_1_U171" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U172" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_782_fu_529_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_375_p2" SOURCE="Pointwise_conv.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U167" SOURCE="Pointwise_conv.cpp:35" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_400_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_4_fu_406_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_SiLU3</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>24</TripCount>
                        <Latency>43</Latency>
                        <AbsoluteTimeLatency>2.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>463</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>642</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_177_p2" SOURCE="SiLU.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="SiLU" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U186" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_i4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="SiLU" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U187" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="mul8_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_203_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_229_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_VITIS_LOOP_34_2</Name>
            <Loops>
                <VITIS_LOOP_34_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_2>
                        <Name>VITIS_LOOP_34_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>29</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>541</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2578</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_135_p2" SOURCE="kernel_stage0.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_34_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_3_full_dsp_1_U198" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_34_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U196" SOURCE="kernel_stage0.cpp:39" URAM="0" VARIABLE="add33_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1_Pipeline_VITIS_LOOP_57_4</Name>
            <Loops>
                <VITIS_LOOP_56_3_VITIS_LOOP_57_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12553</Best-caseLatency>
                    <Average-caseLatency>12553</Average-caseLatency>
                    <Worst-caseLatency>12553</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.628 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.628 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.628 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12553</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_3_VITIS_LOOP_57_4>
                        <Name>VITIS_LOOP_56_3_VITIS_LOOP_57_4</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12551</Latency>
                        <AbsoluteTimeLatency>0.628 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_3_VITIS_LOOP_57_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>373</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_189_p2" SOURCE="kernel_stage0.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_213_p2" SOURCE="kernel_stage0.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U204" SOURCE="kernel_stage0.cpp:59" URAM="0" VARIABLE="mul28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_230_p2" SOURCE="kernel_stage0.cpp:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_2_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>574</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38 ~ 574</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>560</max>
                            </range>
                        </TripCount>
                        <Latency>36 ~ 572</Latency>
                        <AbsoluteTimeLatency>1.800 us ~ 28.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>317</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>557</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_232_p2" SOURCE="Pointwise_conv.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_7_fu_241_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16ns_7ns_7ns_7ns_23_4_1_U212" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_6_fu_268_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U211" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U210" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_2</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68212</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1251790852</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.411 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>62.590 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68212 ~ 1251790852</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>
                            <range>
                                <min>1176</min>
                                <max>2107392</max>
                            </range>
                        </TripCount>
                        <Latency>68208 ~ 1251790848</Latency>
                        <AbsoluteTimeLatency>3.410 ms ~ 62.590 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>58</min>
                                <max>594</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>58 ~ 594</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Pointwise_conv_2_Pipeline_In_Channel_fu_212</Instance>
                        </InstanceList>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>679</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1344</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_15_1_1_U224" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_7ns_15ns_22_4_1_U226" SOURCE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_303_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_323_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_430_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_10ns_17_4_1_U227" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_770_fu_463_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_15_1_1_U225" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_15ns_7ns_7ns_7ns_22_4_1_U228" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_775_fu_479_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_380_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_386_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage0_1</Name>
            <Loops>
                <VITIS_LOOP_15_2/>
                <VITIS_LOOP_54_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1222653</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3791203489708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.133 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.9e+05 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1222653 ~ 3791203489708</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_2>
                        <Name>VITIS_LOOP_15_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>301248</Latency>
                        <AbsoluteTimeLatency>15.062 ms</AbsoluteTimeLatency>
                        <IterationLatency>12552</IterationLatency>
                        <PipelineDepth>12552</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_516</Instance>
                        </InstanceList>
                    </VITIS_LOOP_15_2>
                    <VITIS_LOOP_54_2>
                        <Name>VITIS_LOOP_54_2</Name>
                        <TripCount>24</TripCount>
                        <Latency>301344</Latency>
                        <AbsoluteTimeLatency>15.067 ms</AbsoluteTimeLatency>
                        <IterationLatency>12556</IterationLatency>
                        <PipelineDepth>12556</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_stage0_1_Pipeline_VITIS_LOOP_57_4_fu_589</Instance>
                        </InstanceList>
                    </VITIS_LOOP_54_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>114</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>14169</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25457</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_660_p2" SOURCE="kernel_stage0.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_733_p2" SOURCE="kernel_stage0.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_745_p2" SOURCE="kernel_stage0.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_755_p2" SOURCE="kernel_stage0.cpp:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SiLU_1_Pipeline_SiLU</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>616</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1449</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_167_p2" SOURCE="SiLU.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="1" LOOP="SiLU" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_2_full_dsp_1_U284" SOURCE="/users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="SiLU" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U281" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="SiLU" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_2_no_dsp_1_U283" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="SiLU" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U282" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_192_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_217_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SiLU_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>645</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1564</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U290" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="mul_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14ns_9ns_1s_22_4_1_U291" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="mul_ln9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14ns_9ns_1s_22_4_1_U291" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_1_Pipeline_VITIS_LOOP_23_3</Name>
            <Loops>
                <Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1590</Best-caseLatency>
                    <Average-caseLatency>297932</Average-caseLatency>
                    <Worst-caseLatency>1843990</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.897 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.200 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1590 ~ 1843990</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3>
                        <Name>Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3</Name>
                        <TripCount>
                            <range>
                                <min>1568</min>
                                <max>1843968</max>
                            </range>
                        </TripCount>
                        <Latency>1588 ~ 1843988</Latency>
                        <AbsoluteTimeLatency>79.400 us ~ 92.199 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>944</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1321</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_361_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_6ns_16_4_1_U301" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_614_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_376_p2" SOURCE="ComputeSkip.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_465_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_483_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_6ns_16_4_1_U302" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_667_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_mid1_fu_677_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="tmp1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_6ns_21_4_1_U303" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="mul_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_4_fu_717_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_5_fu_732_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_6_fu_747_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U300" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_517_p2" SOURCE="ComputeSkip.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_7_fu_554_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Skip_VITIS_LOOP_20_2_VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_6_fu_568_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1595</Best-caseLatency>
                    <Average-caseLatency>297937</Average-caseLatency>
                    <Worst-caseLatency>1843995</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.897 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.200 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1595 ~ 1843995</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>988</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1466</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_6ns_12_1_1_U322" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_12ns_22_4_1_U323" SOURCE="" URAM="0" VARIABLE="bound26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3</Name>
            <Loops>
                <VITIS_LOOP_18_2_VITIS_LOOP_19_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37646</Best-caseLatency>
                    <Average-caseLatency>37646</Average-caseLatency>
                    <Worst-caseLatency>37646</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.882 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.882 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.882 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37646</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_2_VITIS_LOOP_19_3>
                        <Name>VITIS_LOOP_18_2_VITIS_LOOP_19_3</Name>
                        <TripCount>784</TripCount>
                        <Latency>37644</Latency>
                        <AbsoluteTimeLatency>1.882 ms</AbsoluteTimeLatency>
                        <PipelineII>48</PipelineII>
                        <PipelineDepth>61</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_2_VITIS_LOOP_19_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>55169</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6726</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_22822_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="sub_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_22834_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_4_fu_22857_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_1_fu_22887_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="sub_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_22921_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_3_fu_22939_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_4_fu_22971_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_5_fu_22988_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_6_fu_23034_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_7_fu_23052_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_8_fu_23077_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_9_fu_23094_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_10_fu_23119_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_11_fu_23136_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_12_fu_23164_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_13_fu_23182_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_14_fu_23207_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_15_fu_23224_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_16_fu_23249_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_17_fu_23266_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_18_fu_23291_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_19_fu_23308_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_20_fu_23339_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_21_fu_23356_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_22_fu_23390_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_23_fu_23408_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_24_fu_23439_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_25_fu_23456_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_26_fu_23487_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_27_fu_23504_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_28_fu_23535_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_29_fu_23552_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_30_fu_23583_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_31_fu_23600_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_32_fu_23631_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_33_fu_23648_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_34_fu_23679_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_35_fu_23696_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_36_fu_23727_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_37_fu_23748_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_38_fu_23779_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_39_fu_23800_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_40_fu_23831_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_41_fu_23852_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_42_fu_23886_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_43_fu_23904_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_44_fu_23935_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_45_fu_23952_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_46_fu_23983_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_47_fu_24000_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_48_fu_24031_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_49_fu_24048_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_50_fu_24079_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_51_fu_24096_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_52_fu_24127_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_53_fu_24144_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_54_fu_24175_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_55_fu_24192_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_56_fu_24223_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_57_fu_24240_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_58_fu_24271_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_59_fu_24288_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_60_fu_24319_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_61_fu_24336_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_62_fu_24367_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_63_fu_24384_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_64_fu_24415_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_65_fu_24432_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_66_fu_24463_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_67_fu_24480_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_68_fu_24511_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_69_fu_24532_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_70_fu_24563_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_71_fu_24584_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_72_fu_24615_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_73_fu_24636_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_74_fu_24667_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_75_fu_24688_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_76_fu_24719_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_77_fu_24740_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_78_fu_24771_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_79_fu_24792_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_80_fu_24823_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_81_fu_24844_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_82_fu_24875_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_83_fu_24896_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_84_fu_24930_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_85_fu_24948_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_86_fu_24979_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_87_fu_24996_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_88_fu_25027_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_89_fu_25044_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_90_fu_25075_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_91_fu_25092_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_92_fu_25123_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_93_fu_25140_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_94_fu_25165_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_95_fu_25182_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U335" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_96_fu_25207_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_97_fu_25224_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U338" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U336" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_4_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_22965_p2" SOURCE="LayerNorm.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul837"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul836"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul834"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul832"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul831"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul828"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul826"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul825"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul822"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul817"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul816"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul815"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul814"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul812"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul811"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul809"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul804"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul803"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul802"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul801"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul798"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul791"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U339" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U337" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_23013_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7</Name>
            <Loops>
                <VITIS_LOOP_36_6_VITIS_LOOP_37_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37656</Best-caseLatency>
                    <Average-caseLatency>37656</Average-caseLatency>
                    <Worst-caseLatency>37656</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.883 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.883 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.883 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37656</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                        <Name>VITIS_LOOP_36_6_VITIS_LOOP_37_7</Name>
                        <TripCount>784</TripCount>
                        <Latency>37654</Latency>
                        <AbsoluteTimeLatency>1.883 ms</AbsoluteTimeLatency>
                        <PipelineII>48</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8345</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>16796</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_fu_15019_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="sub_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_15031_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_3_fu_15054_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_1_fu_15084_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="sub_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_15110_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_8_fu_18281_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_18307_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_9_fu_18354_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_10_fu_18371_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_11_fu_18396_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_12_fu_18424_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_13_fu_18442_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_14_fu_18467_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_15_fu_18492_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_16_fu_18509_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_17_fu_18534_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_18_fu_18559_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_19_fu_18576_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_20_fu_18601_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_21_fu_18629_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_22_fu_18647_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_23_fu_18672_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_24_fu_18697_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_25_fu_18714_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_26_fu_18739_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_27_fu_18764_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_28_fu_18781_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_29_fu_18806_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_30_fu_18831_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_31_fu_18848_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_32_fu_18873_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_33_fu_18902_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_34_fu_18919_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_35_fu_18944_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_36_fu_18976_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_37_fu_18994_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_38_fu_19019_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_39_fu_19048_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_40_fu_19065_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_41_fu_19090_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_42_fu_19119_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_43_fu_19136_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_44_fu_19161_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_45_fu_19190_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_46_fu_19207_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_47_fu_19232_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_48_fu_19261_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_49_fu_19278_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_50_fu_19303_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_51_fu_19332_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_52_fu_19349_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_53_fu_19374_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_54_fu_19403_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_55_fu_19420_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_56_fu_19445_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_57_fu_19474_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_58_fu_19495_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_59_fu_19520_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_60_fu_19554_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_61_fu_19575_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_62_fu_19600_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_63_fu_19634_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_64_fu_19655_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_65_fu_19680_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_66_fu_19717_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_67_fu_19735_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_68_fu_19760_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_69_fu_19794_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_70_fu_19811_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_71_fu_19836_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_72_fu_19870_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_73_fu_19887_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_74_fu_19912_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_75_fu_19946_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_76_fu_19963_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_77_fu_19988_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_78_fu_20022_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_79_fu_20039_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_80_fu_20064_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_81_fu_20098_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_82_fu_20115_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_83_fu_20140_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_84_fu_20174_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_85_fu_20191_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_86_fu_20216_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_87_fu_20250_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_88_fu_20267_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_89_fu_20292_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_90_fu_20326_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_91_fu_20343_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_92_fu_20368_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_93_fu_20402_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_94_fu_20419_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_95_fu_20444_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_96_fu_20478_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_97_fu_20495_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_98_fu_20520_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_99_fu_20554_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_100_fu_20571_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_101_fu_20596_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_102_fu_20630_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_103_fu_20647_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_104_fu_20672_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_105_fu_20706_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_106_fu_20727_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1916" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_107_fu_20752_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_108_fu_20786_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_109_fu_20807_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_110_fu_20832_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_111_fu_20866_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_112_fu_20887_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_113_fu_20912_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_114_fu_20946_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_115_fu_20967_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_116_fu_20992_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_117_fu_21026_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_118_fu_21047_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_119_fu_21072_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_120_fu_21106_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_121_fu_21127_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_122_fu_21152_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_123_fu_21186_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_124_fu_21207_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_125_fu_21232_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_126_fu_21266_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_127_fu_21287_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_128_fu_21312_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_129_fu_21349_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_130_fu_21367_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_131_fu_21392_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_132_fu_21426_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_133_fu_21443_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_134_fu_21468_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_135_fu_21502_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_136_fu_21519_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_137_fu_21544_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_138_fu_21578_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_139_fu_21595_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_140_fu_21620_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_141_fu_21654_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_142_fu_21671_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_143_fu_21696_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_144_fu_21730_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_145_fu_21747_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_146_fu_21772_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_147_fu_21797_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_148_fu_21814_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U1911" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U1915" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add24_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_149_fu_21839_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_18333_p2" SOURCE="LayerNorm.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75407</Best-caseLatency>
                    <Average-caseLatency>75407</Average-caseLatency>
                    <Worst-caseLatency>75407</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.770 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.770 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.770 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75407</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>79104</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>31381</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_11184_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_12_fu_11203_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_13_fu_11219_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_17_fu_11234_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_18_fu_11249_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_22_fu_11264_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_23_fu_11279_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_27_fu_11294_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_28_fu_11309_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_32_fu_11324_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_33_fu_11339_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_37_fu_11354_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_38_fu_11369_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_42_fu_11384_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_43_fu_11399_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_47_fu_11414_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_48_fu_11429_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_52_fu_11444_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_53_fu_11459_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_57_fu_11474_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_58_fu_11489_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_62_fu_11504_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_63_fu_11519_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_67_fu_11534_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_68_fu_11549_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_72_fu_11564_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_73_fu_11579_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_77_fu_11594_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_78_fu_11609_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_82_fu_11624_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_83_fu_11639_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_87_fu_11654_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_88_fu_11669_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_92_fu_11684_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_93_fu_11699_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_97_fu_11714_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_98_fu_11729_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_102_fu_11744_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_103_fu_11759_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_107_fu_11774_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_108_fu_11789_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_112_fu_11804_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_113_fu_11819_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_117_fu_11834_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_118_fu_11849_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_122_fu_11864_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_123_fu_11879_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_127_fu_11894_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_128_fu_11909_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_132_fu_11924_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_133_fu_11939_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_137_fu_11954_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_138_fu_11969_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_142_fu_11984_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_143_fu_11999_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_147_fu_12014_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_148_fu_12029_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_150_fu_12044_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_151_fu_12059_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_152_fu_12074_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_153_fu_12089_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_154_fu_12104_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_155_fu_12119_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_156_fu_12134_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_157_fu_12149_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_158_fu_12164_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_159_fu_12179_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_160_fu_12194_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_161_fu_12209_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_162_fu_12224_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_163_fu_12239_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_164_fu_12254_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_165_fu_12269_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_166_fu_12284_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_167_fu_12299_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_168_fu_12314_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_169_fu_12329_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_170_fu_12344_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_171_fu_12359_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_172_fu_12374_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_173_fu_12389_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_174_fu_12404_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_175_fu_12419_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_176_fu_12434_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_177_fu_12449_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_178_fu_12464_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_179_fu_12479_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_180_fu_12494_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_181_fu_12509_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_182_fu_12524_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_183_fu_12539_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_184_fu_12569_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_185_fu_12554_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_186_fu_12584_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_186"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_erf_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>36.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>30</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>452</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>18885</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32512</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3730" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U3769" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499" URAM="0" VARIABLE="s_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3747" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508" URAM="0" VARIABLE="s2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3756" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509" URAM="0" VARIABLE="s4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3757" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510" URAM="0" VARIABLE="s6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3748" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508" URAM="0" VARIABLE="mul26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3710" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508" URAM="0" VARIABLE="R1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3749" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509" URAM="0" VARIABLE="mul27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3711" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509" URAM="0" VARIABLE="S1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3750" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3712" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510" URAM="0" VARIABLE="R2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3751" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511" URAM="0" VARIABLE="mul29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3713" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511" URAM="0" VARIABLE="S2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3758" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511" URAM="0" VARIABLE="s8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3752" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512" URAM="0" VARIABLE="mul30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3714" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512" URAM="0" VARIABLE="R3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3753" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3715" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513" URAM="0" VARIABLE="S3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3754" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514" URAM="0" VARIABLE="mul32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3716" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514" URAM="0" VARIABLE="R4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3755" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3717" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515" URAM="0" VARIABLE="S4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3759" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="mul34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3720" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="add10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3760" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="mul35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3722" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="add11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3761" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="mul36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3724" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="R"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3762" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3721" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="add12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3763" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3723" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="add13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3764" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3725" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="add14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3765" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3726" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="S"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3748" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527" URAM="0" VARIABLE="mul41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3710" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527" URAM="0" VARIABLE="R1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3749" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528" URAM="0" VARIABLE="mul42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3711" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528" URAM="0" VARIABLE="S1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3750" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529" URAM="0" VARIABLE="mul43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3712" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529" URAM="0" VARIABLE="R2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3751" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530" URAM="0" VARIABLE="mul44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3713" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530" URAM="0" VARIABLE="S2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3752" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531" URAM="0" VARIABLE="mul45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3714" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531" URAM="0" VARIABLE="R3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3753" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532" URAM="0" VARIABLE="mul46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3715" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532" URAM="0" VARIABLE="S3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3754" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533" URAM="0" VARIABLE="mul47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3716" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533" URAM="0" VARIABLE="S4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3759" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="mul48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3720" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="add15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3760" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="mul49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3722" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="add16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3761" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="mul50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3724" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="R_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3762" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="mul51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3721" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="add17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3763" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="mul52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3723" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="add18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3764" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="mul53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3725" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="S_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3731" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="mul54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3700" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_3_full_dsp_1_U3774" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:16" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_1_full_dsp_0_U3698" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="sub5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3699" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="add19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3732" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="mul55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U3772" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="div4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3728" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="x_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_3_full_dsp_1_U3775" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:16" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3767" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="r_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U3773" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547" URAM="0" VARIABLE="div5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_1_full_dsp_0_U3729" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547" URAM="0" VARIABLE="sub6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_1_full_dsp_0_U3729" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547" URAM="0" VARIABLE="sub7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_1_full_dsp_0_U3698" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477" URAM="0" VARIABLE="s_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3732" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3701" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482" URAM="0" VARIABLE="P1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3733" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482" URAM="0" VARIABLE="s2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3734" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483" URAM="0" VARIABLE="mul14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3702" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483" URAM="0" VARIABLE="Q1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3739" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483" URAM="0" VARIABLE="s4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3735" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484" URAM="0" VARIABLE="mul15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3703" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484" URAM="0" VARIABLE="P2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3740" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484" URAM="0" VARIABLE="s6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3736" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485" URAM="0" VARIABLE="mul16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3704" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485" URAM="0" VARIABLE="Q2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3737" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486" URAM="0" VARIABLE="mul17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3705" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486" URAM="0" VARIABLE="P3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3738" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3706" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487" URAM="0" VARIABLE="Q3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3741" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="mul19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3708" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="add3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3742" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="mul20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3710" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3743" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="mul21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3718" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="P"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3744" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="mul22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3709" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="add5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3745" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="mul23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3711" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="add6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3746" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="mul24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3719" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U3771" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493" URAM="0" VARIABLE="div2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_1_full_dsp_0_U3727" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_1_full_dsp_0_U3727" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3730" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:459" URAM="0" VARIABLE="z"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3732" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3701" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464" URAM="0" VARIABLE="r1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3733" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464" URAM="0" VARIABLE="z2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3734" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3702" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465" URAM="0" VARIABLE="r2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3739" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465" URAM="0" VARIABLE="z4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3735" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3703" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466" URAM="0" VARIABLE="s1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3736" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3704" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467" URAM="0" VARIABLE="s2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3737" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3705" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468" URAM="0" VARIABLE="s3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3741" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3708" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="add7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3740" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3710" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3742" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="mul10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3709" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="add9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3743" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="mul11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3711" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U3770" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3766" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473" URAM="0" VARIABLE="mul12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_1_full_dsp_0_U3727" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3730" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3731" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3700" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U3740" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U3768" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3707" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3707" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_228_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>563</Best-caseLatency>
                    <Average-caseLatency>563</Average-caseLatency>
                    <Worst-caseLatency>563</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>563</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>560</TripCount>
                        <Latency>561</Latency>
                        <AbsoluteTimeLatency>28.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>80</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_210_p2" SOURCE="Split_data_to_7.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_280_p2" SOURCE="Split_data_to_7.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_291_p2" SOURCE="Split_data_to_7.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_313_p2" SOURCE="Split_data_to_7.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_324_p2" SOURCE="Split_data_to_7.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_335_p2" SOURCE="Split_data_to_7.cpp:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_228</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>571</Best-caseLatency>
                    <Average-caseLatency>571</Average-caseLatency>
                    <Worst-caseLatency>571</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>571</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>152</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>418</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_data_to7_227_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89603</Best-caseLatency>
                    <Average-caseLatency>89603</Average-caseLatency>
                    <Worst-caseLatency>89603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.480 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.480 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.480 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>89600</TripCount>
                        <Latency>89601</Latency>
                        <AbsoluteTimeLatency>4.480 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_210_p2" SOURCE="Split_data_to_7.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_280_p2" SOURCE="Split_data_to_7.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_291_p2" SOURCE="Split_data_to_7.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_302_p2" SOURCE="Split_data_to_7.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_313_p2" SOURCE="Split_data_to_7.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_324_p2" SOURCE="Split_data_to_7.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_335_p2" SOURCE="Split_data_to_7.cpp:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_227</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89611</Best-caseLatency>
                    <Average-caseLatency>89611</Average-caseLatency>
                    <Worst-caseLatency>89611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.481 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.481 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.481 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89611</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>487</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_data_to7_226_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1123</Best-caseLatency>
                    <Average-caseLatency>1123</Average-caseLatency>
                    <Worst-caseLatency>1123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>1120</TripCount>
                        <Latency>1121</Latency>
                        <AbsoluteTimeLatency>56.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>83</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>230</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_210_p2" SOURCE="Split_data_to_7.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_280_p2" SOURCE="Split_data_to_7.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_291_p2" SOURCE="Split_data_to_7.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_313_p2" SOURCE="Split_data_to_7.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_324_p2" SOURCE="Split_data_to_7.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_335_p2" SOURCE="Split_data_to_7.cpp:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_226</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1131</Best-caseLatency>
                    <Average-caseLatency>1131</Average-caseLatency>
                    <Worst-caseLatency>1131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>155</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>425</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_data_to7_225_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134403</Best-caseLatency>
                    <Average-caseLatency>134403</Average-caseLatency>
                    <Worst-caseLatency>134403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.720 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.720 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.720 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>134403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>134400</TripCount>
                        <Latency>134401</Latency>
                        <AbsoluteTimeLatency>6.720 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>104</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>299</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_210_p2" SOURCE="Split_data_to_7.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_280_p2" SOURCE="Split_data_to_7.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_291_p2" SOURCE="Split_data_to_7.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_302_p2" SOURCE="Split_data_to_7.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_313_p2" SOURCE="Split_data_to_7.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_324_p2" SOURCE="Split_data_to_7.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_335_p2" SOURCE="Split_data_to_7.cpp:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_225</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134411</Best-caseLatency>
                    <Average-caseLatency>134411</Average-caseLatency>
                    <Worst-caseLatency>134411</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.721 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.721 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.721 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>134411</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>176</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>494</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_data_to7_1_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1683</Best-caseLatency>
                    <Average-caseLatency>1683</Average-caseLatency>
                    <Worst-caseLatency>1683</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>84.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1683</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>1680</TripCount>
                        <Latency>1681</Latency>
                        <AbsoluteTimeLatency>84.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>83</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_210_p2" SOURCE="Split_data_to_7.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_280_p2" SOURCE="Split_data_to_7.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_291_p2" SOURCE="Split_data_to_7.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_302_p2" SOURCE="Split_data_to_7.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_313_p2" SOURCE="Split_data_to_7.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_324_p2" SOURCE="Split_data_to_7.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_335_p2" SOURCE="Split_data_to_7.cpp:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1691</Best-caseLatency>
                    <Average-caseLatency>1691</Average-caseLatency>
                    <Worst-caseLatency>1691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>84.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>155</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>431</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_data_to7_224_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42003</Best-caseLatency>
                    <Average-caseLatency>42003</Average-caseLatency>
                    <Worst-caseLatency>42003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.100 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.100 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.100 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>42000</TripCount>
                        <Latency>42001</Latency>
                        <AbsoluteTimeLatency>2.100 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>98</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>285</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_210_p2" SOURCE="Split_data_to_7.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_280_p2" SOURCE="Split_data_to_7.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_291_p2" SOURCE="Split_data_to_7.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_302_p2" SOURCE="Split_data_to_7.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_313_p2" SOURCE="Split_data_to_7.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_324_p2" SOURCE="Split_data_to_7.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_335_p2" SOURCE="Split_data_to_7.cpp:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_224</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42011</Best-caseLatency>
                    <Average-caseLatency>42011</Average-caseLatency>
                    <Worst-caseLatency>42011</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.101 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.101 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.101 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42011</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>170</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>480</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_data_to7_2_Pipeline_VITIS_LOOP_7_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134403</Best-caseLatency>
                    <Average-caseLatency>134403</Average-caseLatency>
                    <Worst-caseLatency>134403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.720 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.720 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.720 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>134403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <TripCount>134400</TripCount>
                        <Latency>134401</Latency>
                        <AbsoluteTimeLatency>6.720 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>102</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_218_p2" SOURCE="Split_data_to_7.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_285_p2" SOURCE="Split_data_to_7.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_306_p2" SOURCE="Split_data_to_7.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_338_p2" SOURCE="Split_data_to_7.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_370_p2" SOURCE="Split_data_to_7.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_402_p2" SOURCE="Split_data_to_7.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_434_p2" SOURCE="Split_data_to_7.cpp:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_data_to7_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134411</Best-caseLatency>
                    <Average-caseLatency>134411</Average-caseLatency>
                    <Worst-caseLatency>134411</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.721 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.721 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.721 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>134411</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>174</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>506</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LayerNorm_Pipeline_VITIS_LOOP_378_4</Name>
            <Loops>
                <VITIS_LOOP_378_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92</Best-caseLatency>
                    <Average-caseLatency>92</Average-caseLatency>
                    <Worst-caseLatency>92</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_378_4>
                        <Name>VITIS_LOOP_378_4</Name>
                        <TripCount>80</TripCount>
                        <Latency>90</Latency>
                        <AbsoluteTimeLatency>4.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_378_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>269</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>483</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_161_p2" SOURCE="kernel_attention_3.cpp:378" URAM="0" VARIABLE="add_ln378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_2_fu_167_p2" SOURCE="kernel_attention_3.cpp:379" URAM="0" VARIABLE="add_ln379_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_173_p2" SOURCE="kernel_attention_3.cpp:379" URAM="0" VARIABLE="add_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_1_fu_191_p2" SOURCE="kernel_attention_3.cpp:379" URAM="0" VARIABLE="add_ln379_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U3904" SOURCE="kernel_attention_3.cpp:380" URAM="0" VARIABLE="sum"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_Pipeline_VITIS_LOOP_384_5</Name>
            <Loops>
                <VITIS_LOOP_384_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>94</Best-caseLatency>
                    <Average-caseLatency>94</Average-caseLatency>
                    <Worst-caseLatency>94</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>94</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_384_5>
                        <Name>VITIS_LOOP_384_5</Name>
                        <TripCount>80</TripCount>
                        <Latency>92</Latency>
                        <AbsoluteTimeLatency>4.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_384_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>401</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>818</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln384_fu_179_p2" SOURCE="kernel_attention_3.cpp:384" URAM="0" VARIABLE="add_ln384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_2_fu_185_p2" SOURCE="kernel_attention_3.cpp:385" URAM="0" VARIABLE="add_ln385_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_191_p2" SOURCE="kernel_attention_3.cpp:385" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_1_fu_209_p2" SOURCE="kernel_attention_3.cpp:385" URAM="0" VARIABLE="add_ln385_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U3910" SOURCE="kernel_attention_3.cpp:386" URAM="0" VARIABLE="diff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U3912" SOURCE="kernel_attention_3.cpp:387" URAM="0" VARIABLE="mul41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U3911" SOURCE="kernel_attention_3.cpp:387" URAM="0" VARIABLE="sum2_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_Pipeline_VITIS_LOOP_400_9</Name>
            <Loops>
                <VITIS_LOOP_400_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_400_9>
                        <Name>VITIS_LOOP_400_9</Name>
                        <TripCount>80</TripCount>
                        <Latency>102</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_400_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>626</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1312</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_251_p2" SOURCE="kernel_attention_3.cpp:400" URAM="0" VARIABLE="add_ln400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_1_fu_257_p2" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add_ln401_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_263_p2" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_2_fu_281_p2" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add_ln401_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U3919" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3924" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_3_fu_307_p2" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add_ln401_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm</Name>
            <Loops>
                <VITIS_LOOP_373_2_VITIS_LOOP_374_3/>
                <VITIS_LOOP_397_7_VITIS_LOOP_398_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>62330</Best-caseLatency>
                    <Average-caseLatency>62330</Average-caseLatency>
                    <Worst-caseLatency>62330</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.116 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.116 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.116 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>62330</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_373_2_VITIS_LOOP_374_3>
                        <Name>VITIS_LOOP_373_2_VITIS_LOOP_374_3</Name>
                        <TripCount>196</TripCount>
                        <Latency>38416</Latency>
                        <AbsoluteTimeLatency>1.921 ms</AbsoluteTimeLatency>
                        <IterationLatency>196</IterationLatency>
                        <PipelineDepth>196</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_Pipeline_VITIS_LOOP_378_4_fu_226</Instance>
                            <Instance>grp_LayerNorm_Pipeline_VITIS_LOOP_384_5_fu_235</Instance>
                        </InstanceList>
                    </VITIS_LOOP_373_2_VITIS_LOOP_374_3>
                    <VITIS_LOOP_397_7_VITIS_LOOP_398_8>
                        <Name>VITIS_LOOP_397_7_VITIS_LOOP_398_8</Name>
                        <TripCount>196</TripCount>
                        <Latency>23912</Latency>
                        <AbsoluteTimeLatency>1.196 ms</AbsoluteTimeLatency>
                        <IterationLatency>122</IterationLatency>
                        <PipelineDepth>122</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_Pipeline_VITIS_LOOP_400_9_fu_245</Instance>
                        </InstanceList>
                    </VITIS_LOOP_397_7_VITIS_LOOP_398_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2048</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4486</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_321_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_333_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37351_fu_356_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="add_ln37351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_386_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_412_p2" SOURCE="kernel_attention_3.cpp:375" URAM="0" VARIABLE="add_ln375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln390_fu_431_p2" SOURCE="kernel_attention_3.cpp:390" URAM="0" VARIABLE="add_ln390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_fu_456_p2" SOURCE="kernel_attention_3.cpp:391" URAM="0" VARIABLE="add_ln391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_481_p2" SOURCE="kernel_attention_3.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="sub" PRAGMA="" RTLNAME="empty_809_fu_590_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="empty_809"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_602_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_2_fu_625_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="add_ln397_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_655_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_681_p2" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="add_ln399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_810_fu_691_p2" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="empty_810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_812_fu_706_p2" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="empty_812"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U3937" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_721_p2" SOURCE="kernel_attention_3.cpp:398" URAM="0" VARIABLE="add_ln398"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3</Name>
            <Loops>
                <VITIS_LOOP_81_2_VITIS_LOOP_83_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15698</Best-caseLatency>
                    <Average-caseLatency>15698</Average-caseLatency>
                    <Worst-caseLatency>15698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_2_VITIS_LOOP_83_3>
                        <Name>VITIS_LOOP_81_2_VITIS_LOOP_83_3</Name>
                        <TripCount>560</TripCount>
                        <Latency>15696</Latency>
                        <AbsoluteTimeLatency>0.785 ms</AbsoluteTimeLatency>
                        <PipelineII>28</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_2_VITIS_LOOP_83_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1989</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3240</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_702_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_728_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="add_ln81_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U3951" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_7s_13_4_1_U3952" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="mul_ln81_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_792_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U3951" SOURCE="kernel_attention_3.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_412_fu_816_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="empty_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_3_fu_837_p2" SOURCE="kernel_attention_3.cpp:85" URAM="0" VARIABLE="add_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_847_p2" SOURCE="kernel_attention_3.cpp:85" URAM="0" VARIABLE="add_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_7s_13_4_1_U3952" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_56_fu_886_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_57_fu_911_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_58_fu_928_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_59_fu_953_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_60_fu_970_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_61_fu_995_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_62_fu_1012_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_63_fu_1037_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_64_fu_1054_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_65_fu_1079_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_66_fu_1096_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_67_fu_1121_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_68_fu_1138_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_69_fu_1163_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_70_fu_1180_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_71_fu_1205_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_72_fu_1222_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_73_fu_1247_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_74_fu_1264_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_75_fu_1289_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_76_fu_1306_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_77_fu_1331_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_78_fu_1348_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_79_fu_1373_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_80_fu_1390_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_81_fu_1415_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_82_fu_1432_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_83_fu_1460_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_84_fu_1478_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_85_fu_1503_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_86_fu_1520_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_87_fu_1545_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_88_fu_1562_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_89_fu_1587_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_90_fu_1604_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_91_fu_1629_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_92_fu_1646_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_93_fu_1671_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_94_fu_1688_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_95_fu_1713_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_96_fu_1730_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_97_fu_1755_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_98_fu_1772_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_99_fu_1797_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_100_fu_1814_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_101_fu_1839_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_102_fu_1856_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_103_fu_1881_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_104_fu_1898_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_105_fu_1923_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_106_fu_1940_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_107_fu_1965_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_108_fu_1982_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_109_fu_2007_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_110_fu_2024_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_746_p2" SOURCE="kernel_attention_3.cpp:83" URAM="0" VARIABLE="add_ln83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_118_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2870</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2788</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_273_p2" SOURCE="kernel_attention_3.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_7ns_62_1_1_U3961" SOURCE="kernel_attention_3.cpp:338" URAM="0" VARIABLE="mul_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_332_p2" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U3960" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U3959" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_392_p2" SOURCE="kernel_attention_3.cpp:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_382_p0" SOURCE="kernel_attention_3.cpp:342" URAM="0" VARIABLE="add_ln342_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_118</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Col_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Col_Output_Channel>
                        <Name>Batch_Out_Column_Kernel_Col_Output_Channel</Name>
                        <TripCount>31360</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DW_conv_118_Pipeline_In_Channel_fu_299</Instance>
                        </InstanceList>
                    </Batch_Out_Column_Kernel_Col_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3650</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4551</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_407_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_833_fu_429_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="empty_833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_451_p2" SOURCE="kernel_attention_3.cpp:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_1_fu_501_p2" SOURCE="kernel_attention_3.cpp:310" URAM="0" VARIABLE="add_ln310_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_13ns_14_1_1_U3978" SOURCE="kernel_attention_3.cpp:310" URAM="0" VARIABLE="mul_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_599_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1106_fu_671_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="p_mid1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_685_p2" SOURCE="kernel_attention_3.cpp:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_717_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid153_fu_781_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="p_mid153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_861_p2" SOURCE="kernel_attention_3.cpp:320" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_883_p2" SOURCE="kernel_attention_3.cpp:320" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_977_p2" SOURCE="kernel_attention_3.cpp:328" URAM="0" VARIABLE="add_ln328_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_1_fu_1013_p2" SOURCE="kernel_attention_3.cpp:333" URAM="0" VARIABLE="add_ln333_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_1023_p2" SOURCE="kernel_attention_3.cpp:333" URAM="0" VARIABLE="add_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="in_ch_fu_1087_p2" SOURCE="kernel_attention_3.cpp:336" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_834_fu_1111_p2" SOURCE="kernel_attention_3.cpp:333" URAM="0" VARIABLE="empty_834"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_7_fu_1219_p2" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="add_ln340_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U3977" SOURCE="kernel_attention_3.cpp:346" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_1261_p2" SOURCE="kernel_attention_3.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_3_fu_1272_p2" SOURCE="kernel_attention_3.cpp:347" URAM="0" VARIABLE="add_ln347_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_1291_p2" SOURCE="kernel_attention_3.cpp:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_1303_p2" SOURCE="kernel_attention_3.cpp:318" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_3_fu_1326_p2" SOURCE="kernel_attention_3.cpp:318" URAM="0" VARIABLE="add_ln318_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_3_fu_1339_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="add_ln316_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_3_fu_1352_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="add_ln313_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>get_qk</Name>
            <Loops>
                <init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>439049</Best-caseLatency>
                    <Average-caseLatency>439049</Average-caseLatency>
                    <Worst-caseLatency>439049</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.952 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.952 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.952 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>439049</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5>
                        <Name>init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5</Name>
                        <TripCount>31360</TripCount>
                        <Latency>439047</Latency>
                        <AbsoluteTimeLatency>21.952 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>502</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1367</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_13ns_14_1_1_U3985" SOURCE="kernel_attention_3.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U3989" SOURCE="" URAM="0" VARIABLE="empty_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U3989" SOURCE="kernel_attention_3.cpp:38" URAM="0" VARIABLE="empty_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U3987" SOURCE="kernel_attention_3.cpp:42" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U3991" SOURCE="kernel_attention_3.cpp:42" URAM="0" VARIABLE="empty_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U3991" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U3993" SOURCE="kernel_attention_3.cpp:44" URAM="0" VARIABLE="empty_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U3993" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="empty_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_957_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln51_fu_978_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="sub_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_383_p2" SOURCE="kernel_attention_3.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_449_p2" SOURCE="kernel_attention_3.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_13ns_14_1_1_U3986" SOURCE="kernel_attention_3.cpp:38" URAM="0" VARIABLE="p_mid1182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_488_p2" SOURCE="kernel_attention_3.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U3990" SOURCE="kernel_attention_3.cpp:40" URAM="0" VARIABLE="p_mid1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_13ns_14ns_15_4_1_U3990" SOURCE="kernel_attention_3.cpp:40" URAM="0" VARIABLE="p_mid1107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U3988" SOURCE="kernel_attention_3.cpp:42" URAM="0" VARIABLE="mul_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_749_p2" SOURCE="kernel_attention_3.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_607_p2" SOURCE="kernel_attention_3.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U3992" SOURCE="kernel_attention_3.cpp:42" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U3992" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_875_p2" SOURCE="kernel_attention_3.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U3994" SOURCE="kernel_attention_3.cpp:44" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_14ns_14_4_1_U3994" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="p_mid115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_7_fu_1041_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1066_p2" SOURCE="kernel_attention_3.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln51_1_fu_1088_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="sub_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1111_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1258_p2" SOURCE="kernel_attention_3.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_1276_p2" SOURCE="kernel_attention_3.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_5_fu_1141_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_4_fu_1151_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_1169_p2" SOURCE="kernel_attention_3.cpp:51" URAM="0" VARIABLE="add_ln51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1194_p2" SOURCE="kernel_attention_3.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1199_p2" SOURCE="kernel_attention_3.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_927_p2" SOURCE="kernel_attention_3.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_2_fu_637_p2" SOURCE="kernel_attention_3.cpp:42" URAM="0" VARIABLE="add_ln42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_419_p2" SOURCE="kernel_attention_3.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_multiplication_Pipeline_VITIS_LOOP_208_4</Name>
            <Loops>
                <VITIS_LOOP_208_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54 ~ 112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_4>
                        <Name>VITIS_LOOP_208_4</Name>
                        <TripCount>
                            <range>
                                <min>20</min>
                                <max>49</max>
                            </range>
                        </TripCount>
                        <Latency>52 ~ 110</Latency>
                        <AbsoluteTimeLatency>2.600 us ~ 5.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_208_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>382</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_212_p2" SOURCE="kernel_attention_3.cpp:208" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_226_p2" SOURCE="kernel_attention_3.cpp:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005" SOURCE="kernel_attention_3.cpp:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_208_4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005" SOURCE="kernel_attention_3.cpp:210" URAM="0" VARIABLE="mul_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U4005" SOURCE="kernel_attention_3.cpp:210" URAM="0" VARIABLE="add_ln210_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_2_fu_258_p2" SOURCE="kernel_attention_3.cpp:210" URAM="0" VARIABLE="add_ln210_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4004" SOURCE="kernel_attention_3.cpp:210" URAM="0" VARIABLE="mul40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4004" SOURCE="kernel_attention_3.cpp:210" URAM="0" VARIABLE="mul41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4003" SOURCE="kernel_attention_3.cpp:209" URAM="0" VARIABLE="sum_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_multiplication</Name>
            <Loops>
                <execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
                    <VITIS_LOOP_207_3/>
                </execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>904737</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4428817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.237 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.221 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>904737 ~ 4428817</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
                        <Name>execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2</Name>
                        <TripCount>784</TripCount>
                        <Latency>904736 ~ 4428816</Latency>
                        <AbsoluteTimeLatency>45.237 ms ~ 0.221 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1154</min>
                                <max>5649</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1154 ~ 5649</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_207_3>
                            <Name>VITIS_LOOP_207_3</Name>
                            <TripCount>
                                <range>
                                    <min>20</min>
                                    <max>49</max>
                                </range>
                            </TripCount>
                            <Latency>1140 ~ 5635</Latency>
                            <AbsoluteTimeLatency>57.000 us ~ 0.282 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>57</min>
                                    <max>115</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>57 ~ 115</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_compute_multiplication_Pipeline_VITIS_LOOP_208_4_fu_197</Instance>
                            </InstanceList>
                        </VITIS_LOOP_207_3>
                    </execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>626</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1237</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_443_fu_281_p2" SOURCE="kernel_attention_3.cpp:205" URAM="0" VARIABLE="empty_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_293_p2" SOURCE="kernel_attention_3.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_1_fu_316_p2" SOURCE="kernel_attention_3.cpp:204" URAM="0" VARIABLE="add_ln204_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_376_p2" SOURCE="kernel_attention_3.cpp:205" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_400_p2" SOURCE="kernel_attention_3.cpp:205" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_10_1_1_U4016" SOURCE="kernel_attention_3.cpp:205" URAM="0" VARIABLE="mul_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_6ns_6ns_10_4_1_U4017" SOURCE="kernel_attention_3.cpp:205" URAM="0" VARIABLE="mul_ln205_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_6ns_6ns_10_4_1_U4017" SOURCE="kernel_attention_3.cpp:206" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_6ns_16_4_1_U4018" SOURCE="kernel_attention_3.cpp:206" URAM="0" VARIABLE="empty_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_447_fu_448_p2" SOURCE="kernel_attention_3.cpp:206" URAM="0" VARIABLE="empty_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_6ns_16_4_1_U4019" SOURCE="kernel_attention_3.cpp:206" URAM="0" VARIABLE="empty_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_449_fu_464_p2" SOURCE="kernel_attention_3.cpp:206" URAM="0" VARIABLE="empty_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_504_p2" SOURCE="kernel_attention_3.cpp:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_510_p2" SOURCE="kernel_attention_3.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_2_fu_515_p2" SOURCE="kernel_attention_3.cpp:205" URAM="0" VARIABLE="add_ln205_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>20.551</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>33</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>646</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5420</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_291_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_331_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="e_frac_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="11" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_67ns_120_1_1_U4029" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_frac_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_371_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U4034" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U4034" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_642_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_1_1_U4030" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_684_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_786_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_1_1_U4031" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_833_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_843_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_1_1_U4032" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_911_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_921_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_947_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_1_1_U4033" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_1011_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_1_fu_1017_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_2_fu_1023_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_1037_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_1122_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum</Name>
            <Loops>
                <VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1920969</Best-caseLatency>
                    <Average-caseLatency>1920969</Average-caseLatency>
                    <Worst-caseLatency>1920969</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.048 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.048 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.048 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1920969</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum>
                        <Name>VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum</Name>
                        <TripCount>38416</TripCount>
                        <Latency>1920967</Latency>
                        <AbsoluteTimeLatency>96.048 ms</AbsoluteTimeLatency>
                        <PipelineII>50</PipelineII>
                        <PipelineDepth>169</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_866</Instance>
                        </InstanceList>
                    </VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7684</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6495</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_15_1_1_U4051" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="mul_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4053" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4055" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="empty_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4055" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_415_fu_1303_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="empty_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_416_fu_1321_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="empty_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_1039_p2" SOURCE="kernel_attention_3.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_2_fu_1060_p2" SOURCE="kernel_attention_3.cpp:231" URAM="0" VARIABLE="add_ln231_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_15_1_1_U4052" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="mul_ln232_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12754_fu_1363_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_1269_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4054" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12206_fu_1401_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12216_fu_1426_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_1143_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4056" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="p_mid12077"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4056" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12079_fu_1451_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12083_fu_1480_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12083"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_148_fu_1539_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_149_fu_1555_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_150_fu_1570_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_151_fu_1585_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_152_fu_1600_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_153_fu_1615_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_154_fu_1630_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_155_fu_1645_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_156_fu_1660_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_157_fu_1675_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_158_fu_1690_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_159_fu_1705_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_160_fu_1720_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_161_fu_1735_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_162_fu_1750_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_163_fu_1765_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_164_fu_1780_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_165_fu_1795_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_166_fu_1810_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_167_fu_1825_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_168_fu_1840_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_169_fu_1855_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_170_fu_1870_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_171_fu_1885_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_172_fu_1900_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_173_fu_1915_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_174_fu_1930_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_175_fu_1945_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_176_fu_1960_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_177_fu_1975_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_178_fu_1990_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_179_fu_2005_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_180_fu_2020_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_181_fu_2035_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_182_fu_2050_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_183_fu_2065_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_184_fu_2080_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_185_fu_2095_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_186_fu_2110_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_187_fu_2125_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_188_fu_2140_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_189_fu_2155_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_190_fu_2170_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_191_fu_2185_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_192_fu_2200_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_193_fu_2215_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_194_fu_2230_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_195_fu_2245_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4045" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4050" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_1181_p2" SOURCE="kernel_attention_3.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_196_fu_1187_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_4_fu_1201_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="add_ln232_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4</Name>
            <Loops>
                <VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15691</Best-caseLatency>
                    <Average-caseLatency>15691</Average-caseLatency>
                    <Worst-caseLatency>15691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                        <Name>VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15689</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>583</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>913</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U4064" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="mul_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4066" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4066" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="add_ln122_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_5_fu_428_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_fu_449_p2" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="sub_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_254_p2" SOURCE="kernel_attention_3.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_2_fu_383_p2" SOURCE="kernel_attention_3.cpp:111" URAM="0" VARIABLE="add_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U4065" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="mul_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_298_p2" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4067" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="p_mid13200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4067" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="add_ln122_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_535_p2" SOURCE="kernel_attention_3.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_7_fu_563_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_609_p2" SOURCE="kernel_attention_3.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_2_fu_650_p2" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="sub_ln122_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_676_p2" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_6_fu_706_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_716_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_734_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_759_p2" SOURCE="kernel_attention_3.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_4_fu_765_p2" SOURCE="kernel_attention_3.cpp:117" URAM="0" VARIABLE="add_ln117_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_4_fu_322_p2" SOURCE="kernel_attention_3.cpp:115" URAM="0" VARIABLE="add_ln115_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_4_fu_336_p2" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="add_ln113_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4</Name>
            <Loops>
                <VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15691</Best-caseLatency>
                    <Average-caseLatency>15691</Average-caseLatency>
                    <Worst-caseLatency>15691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                        <Name>VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15689</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>510</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>848</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4071" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_418_fu_644_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="empty_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_13_fu_654_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_270_p2" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_2_fu_660_p2" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="add_ln178_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4072" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="p_mid13353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_360_p2" SOURCE="kernel_attention_3.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_711_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid13296_fu_733_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="p_mid13296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_17_fu_743_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_590_p2" SOURCE="kernel_attention_3.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_12_fu_492_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4073" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4073" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="mul_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4073" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_16_fu_766_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_14_fu_784_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_502_p2" SOURCE="kernel_attention_3.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_4_fu_508_p2" SOURCE="kernel_attention_3.cpp:184" URAM="0" VARIABLE="add_ln184_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_4_fu_522_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="add_ln182_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_4_fu_536_p2" SOURCE="kernel_attention_3.cpp:180" URAM="0" VARIABLE="add_ln180_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2870</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2788</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_275_p2" SOURCE="kernel_attention_3.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_7ns_62_1_1_U4080" SOURCE="kernel_attention_3.cpp:338" URAM="0" VARIABLE="mul_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_334_p2" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4079" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4078" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_394_p2" SOURCE="kernel_attention_3.cpp:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_384_p0" SOURCE="kernel_attention_3.cpp:342" URAM="0" VARIABLE="add_ln342_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Col_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Col_Output_Channel>
                        <Name>Batch_Out_Column_Kernel_Col_Output_Channel</Name>
                        <TripCount>47040</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DW_conv_Pipeline_In_Channel_fu_297</Instance>
                        </InstanceList>
                    </Batch_Out_Column_Kernel_Col_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3653</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4589</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_843_fu_432_p2" SOURCE="" URAM="0" VARIABLE="empty_843"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_844_fu_442_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="empty_844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_845_fu_464_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="empty_845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_486_p2" SOURCE="kernel_attention_3.cpp:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_2_fu_533_p2" SOURCE="kernel_attention_3.cpp:310" URAM="0" VARIABLE="add_ln310_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1153_fu_567_p2" SOURCE="kernel_attention_3.cpp:310" URAM="0" VARIABLE="p_mid1153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_13ns_14_1_1_U4095" SOURCE="kernel_attention_3.cpp:310" URAM="0" VARIABLE="mul_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_649_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1106_fu_721_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="p_mid1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_735_p2" SOURCE="kernel_attention_3.cpp:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_767_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid153_fu_831_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="p_mid153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_911_p2" SOURCE="kernel_attention_3.cpp:320" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_933_p2" SOURCE="kernel_attention_3.cpp:320" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_2_fu_1027_p2" SOURCE="kernel_attention_3.cpp:328" URAM="0" VARIABLE="add_ln328_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_1067_p2" SOURCE="kernel_attention_3.cpp:333" URAM="0" VARIABLE="add_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="in_ch_fu_1131_p2" SOURCE="kernel_attention_3.cpp:336" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_847_fu_1155_p2" SOURCE="kernel_attention_3.cpp:333" URAM="0" VARIABLE="empty_847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_1267_p2" SOURCE="kernel_attention_3.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4094" SOURCE="kernel_attention_3.cpp:346" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_1309_p2" SOURCE="kernel_attention_3.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_4_fu_1320_p2" SOURCE="kernel_attention_3.cpp:347" URAM="0" VARIABLE="add_ln347_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_1339_p2" SOURCE="kernel_attention_3.cpp:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_1351_p2" SOURCE="kernel_attention_3.cpp:318" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_4_fu_1374_p2" SOURCE="kernel_attention_3.cpp:318" URAM="0" VARIABLE="add_ln318_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_4_fu_1387_p2" SOURCE="kernel_attention_3.cpp:316" URAM="0" VARIABLE="add_ln316_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_4_fu_1400_p2" SOURCE="kernel_attention_3.cpp:313" URAM="0" VARIABLE="add_ln313_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s</Name>
            <Loops>
                <VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47082</Best-caseLatency>
                    <Average-caseLatency>47082</Average-caseLatency>
                    <Worst-caseLatency>47082</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.354 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.354 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.354 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47082</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12>
                        <Name>VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47080</Latency>
                        <AbsoluteTimeLatency>2.354 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_erf_double_s_fu_95</Instance>
                        </InstanceList>
                    </VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>516</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>947</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_fu_154_p2" SOURCE="kernel_attention_3.cpp:596" URAM="0" VARIABLE="add_ln596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4101" SOURCE="kernel_attention_3.cpp:606" URAM="0" VARIABLE="div169_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4105" SOURCE="kernel_attention_3.cpp:606" URAM="0" VARIABLE="add173_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5</Name>
            <Loops>
                <VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47048</Best-caseLatency>
                    <Average-caseLatency>47048</Average-caseLatency>
                    <Worst-caseLatency>47048</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47048</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                        <Name>VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47046</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U4111" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_420_fu_290_p2" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="empty_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_fu_320_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_332_p2" SOURCE="kernel_attention_3.cpp:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_367_p2" SOURCE="kernel_attention_3.cpp:147" URAM="0" VARIABLE="add_ln147_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_4_fu_425_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_485_p2" SOURCE="kernel_attention_3.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_5_fu_549_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_599_p2" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U4112" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="p_mid13460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_693_p2" SOURCE="kernel_attention_3.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid13447_fu_727_p2" SOURCE="kernel_attention_3.cpp:153" URAM="0" VARIABLE="p_mid13447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_6_fu_757_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_791_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_3_fu_801_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="add_ln158_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_4_fu_819_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="add_ln158_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_844_p2" SOURCE="kernel_attention_3.cpp:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_2_fu_850_p2" SOURCE="kernel_attention_3.cpp:153" URAM="0" VARIABLE="add_ln153_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_2_fu_864_p2" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="add_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_2_fu_878_p2" SOURCE="kernel_attention_3.cpp:149" URAM="0" VARIABLE="add_ln149_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
            <Loops>
                <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47043</Best-caseLatency>
                    <Average-caseLatency>47043</Average-caseLatency>
                    <Worst-caseLatency>47043</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47043</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                        <Name>VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47041</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_113_p2" SOURCE="kernel_attention_3.cpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>70</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>22647</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32555</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>DW_conv_3_Pipeline_Output_Channel</Name>
            <Loops>
                <Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Output_Channel>
                        <Name>Output_Channel</Name>
                        <TripCount>240</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>12.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>505</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>858</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="groupIndex_fu_274_p2" SOURCE="DW_conv.cpp:78" URAM="0" VARIABLE="groupIndex"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_363_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_9_fu_389_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_423_p2" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_433_p2" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_459_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_8_fu_485_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_495_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4152" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4151" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_3</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Row_Kernel_Col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9801</Best-caseLatency>
                    <Average-caseLatency>641901</Average-caseLatency>
                    <Worst-caseLatency>1269101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.095 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>63.455 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9801 ~ 1269101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Row_Kernel_Col>
                        <Name>Batch_Out_Column_Kernel_Row_Kernel_Col</Name>
                        <TripCount>4900</TripCount>
                        <Latency>9800 ~ 1269100</Latency>
                        <AbsoluteTimeLatency>0.490 ms ~ 63.455 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>259</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 259</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DW_conv_3_Pipeline_Output_Channel_fu_150</Instance>
                        </InstanceList>
                    </Batch_Out_Column_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>608</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1519</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_230_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_240_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_826_fu_272_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty_826"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_284_p2" SOURCE="DW_conv.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_374_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid174_fu_411_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid194_fu_463_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_489_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid122_fu_528_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid142_fu_574_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_594_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_630_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_640_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid17_fu_688_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_2_fu_703_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_713_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_752_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_2_fu_757_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_4_fu_770_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_783_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_2_Pipeline_VITIS_LOOP_22_4</Name>
            <Loops>
                <VITIS_LOOP_22_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_4>
                        <Name>VITIS_LOOP_22_4</Name>
                        <TripCount>14</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>854</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1267</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_208_p2" SOURCE="BatchNorm.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4169" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_22_4" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U4174" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_22_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U4173" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4172" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_2</Name>
            <Loops>
                <VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>157921</Best-caseLatency>
                    <Average-caseLatency>157921</Average-caseLatency>
                    <Worst-caseLatency>157921</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.896 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.896 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.896 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>157921</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3>
                        <Name>VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3</Name>
                        <TripCount>3360</TripCount>
                        <Latency>157920</Latency>
                        <AbsoluteTimeLatency>7.896 ms</AbsoluteTimeLatency>
                        <IterationLatency>47</IterationLatency>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_BatchNorm_2_Pipeline_VITIS_LOOP_22_4_fu_182</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1321</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2517</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_fu_272_p2" SOURCE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_284_p2" SOURCE="BatchNorm.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_336_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_mid1_fu_380_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4185" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add29_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_411_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_888_fu_437_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty_888"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_889_fu_455_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty_889"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_890_fu_460_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty_890"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_5_no_dsp_1_U4186" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_485_p2" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_491_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_3_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>240</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>12.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>515</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>704</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_221_p2" SOURCE="Pointwise_conv.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_5_fu_230_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_240_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_258_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_4_fu_311_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4196" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4195" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_3</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4249281</Best-caseLatency>
                    <Average-caseLatency>4249281</Average-caseLatency>
                    <Worst-caseLatency>4249281</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.212 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.212 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.212 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4249281</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>15680</TripCount>
                        <Latency>4249280</Latency>
                        <AbsoluteTimeLatency>0.212 sec</AbsoluteTimeLatency>
                        <IterationLatency>271</IterationLatency>
                        <PipelineDepth>271</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Pointwise_conv_3_Pipeline_In_Channel_fu_146</Instance>
                        </InstanceList>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>724</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1209</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_219_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_765_fu_229_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_241_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_267_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid111_fu_297_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_345_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_369_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_766_fu_497_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4205" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4205" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_769_fu_454_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_395_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_401_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_2</Name>
            <Loops>
                <VITIS_LOOP_17_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15693</Best-caseLatency>
                    <Average-caseLatency>15693</Average-caseLatency>
                    <Worst-caseLatency>15693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_17_1_VITIS_LOOP_20_2</Name>
                        <TripCount>1120</TripCount>
                        <Latency>15691</Latency>
                        <AbsoluteTimeLatency>0.785 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>293</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1214</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_325_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_5_fu_351_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4212" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="p_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_412_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4212" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_872"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_874_fu_436_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_874"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_875_fu_441_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_875"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_552_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_33_fu_588_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_34_fu_623_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_35_fu_658_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_36_fu_693_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_37_fu_728_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_38_fu_763_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_39_fu_798_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_40_fu_833_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_41_fu_868_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_42_fu_903_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4211" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_43_fu_923_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_369_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1_Pipeline_VITIS_LOOP_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15682</Best-caseLatency>
                    <Average-caseLatency>15682</Average-caseLatency>
                    <Worst-caseLatency>15682</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.784 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.784 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.784 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15682</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15680</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_124_p2" SOURCE="Clear_data_3.cpp:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1_Pipeline_VITIS_LOOP_19_2</Name>
            <Loops>
                <VITIS_LOOP_19_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31362</Best-caseLatency>
                    <Average-caseLatency>31362</Average-caseLatency>
                    <Worst-caseLatency>31362</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.568 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.568 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.568 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31362</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_2>
                        <Name>VITIS_LOOP_19_2</Name>
                        <TripCount>31360</TripCount>
                        <Latency>31360</Latency>
                        <AbsoluteTimeLatency>1.568 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_19_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_91_p2" SOURCE="Clear_data_3.cpp:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1_Pipeline_VITIS_LOOP_24_3</Name>
            <Loops>
                <VITIS_LOOP_24_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31368</Best-caseLatency>
                    <Average-caseLatency>31368</Average-caseLatency>
                    <Worst-caseLatency>31368</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.568 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.568 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.568 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31368</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_3>
                        <Name>VITIS_LOOP_24_3</Name>
                        <TripCount>15680</TripCount>
                        <Latency>31366</Latency>
                        <AbsoluteTimeLatency>1.568 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>218</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>355</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_126_p2" SOURCE="Clear_data_3.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_136_p2" SOURCE="Clear_data_3.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_152_p2" SOURCE="Clear_data_3.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1_Pipeline_VITIS_LOOP_30_4</Name>
            <Loops>
                <VITIS_LOOP_30_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>76840</Best-caseLatency>
                    <Average-caseLatency>76840</Average-caseLatency>
                    <Worst-caseLatency>76840</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.842 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.842 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.842 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>76840</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_4>
                        <Name>VITIS_LOOP_30_4</Name>
                        <TripCount>38416</TripCount>
                        <Latency>76838</Latency>
                        <AbsoluteTimeLatency>3.842 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>220</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>358</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_126_p2" SOURCE="Clear_data_3.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_136_p2" SOURCE="Clear_data_3.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_152_p2" SOURCE="Clear_data_3.cpp:34" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1_Pipeline_VITIS_LOOP_36_5</Name>
            <Loops>
                <VITIS_LOOP_36_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47048</Best-caseLatency>
                    <Average-caseLatency>47048</Average-caseLatency>
                    <Worst-caseLatency>47048</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47048</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_5>
                        <Name>VITIS_LOOP_36_5</Name>
                        <TripCount>15680</TripCount>
                        <Latency>47046</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>218</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>400</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_155_p2" SOURCE="Clear_data_3.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_165_p2" SOURCE="Clear_data_3.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_181_p2" SOURCE="Clear_data_3.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_197_p2" SOURCE="Clear_data_3.cpp:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1_Pipeline_VITIS_LOOP_43_6</Name>
            <Loops>
                <VITIS_LOOP_43_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>141128</Best-caseLatency>
                    <Average-caseLatency>141128</Average-caseLatency>
                    <Worst-caseLatency>141128</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.056 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.056 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.056 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>141128</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_6>
                        <Name>VITIS_LOOP_43_6</Name>
                        <TripCount>47040</TripCount>
                        <Latency>141126</Latency>
                        <AbsoluteTimeLatency>7.056 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>476</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_310_p2" SOURCE="Clear_data_3.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_320_p2" SOURCE="Clear_data_3.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_336_p2" SOURCE="Clear_data_3.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_352_p2" SOURCE="Clear_data_3.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_368_p2" SOURCE="Clear_data_3.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_384_p2" SOURCE="Clear_data_3.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_400_p2" SOURCE="Clear_data_3.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_416_p2" SOURCE="Clear_data_3.cpp:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1_Pipeline_VITIS_LOOP_55_7</Name>
            <Loops>
                <VITIS_LOOP_55_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15682</Best-caseLatency>
                    <Average-caseLatency>15682</Average-caseLatency>
                    <Worst-caseLatency>15682</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.784 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.784 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.784 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15682</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_7>
                        <Name>VITIS_LOOP_55_7</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15680</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_55_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_91_p2" SOURCE="Clear_data_3.cpp:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clear_data_3_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>343455</Best-caseLatency>
                    <Average-caseLatency>343455</Average-caseLatency>
                    <Worst-caseLatency>343455</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.173 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.173 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.173 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>343455</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2397</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3589</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LayerNorm_2_Pipeline_VITIS_LOOP_378_4</Name>
            <Loops>
                <VITIS_LOOP_378_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>31.132</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>84</Best-caseLatency>
                    <Average-caseLatency>84</Average-caseLatency>
                    <Worst-caseLatency>84</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>84</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_378_4>
                        <Name>VITIS_LOOP_378_4</Name>
                        <TripCount>80</TripCount>
                        <Latency>82</Latency>
                        <AbsoluteTimeLatency>4.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_378_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>94</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>357</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_119_p2" SOURCE="kernel_attention_3.cpp:378" URAM="0" VARIABLE="add_ln378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_3_fu_128_p2" SOURCE="kernel_attention_3.cpp:379" URAM="0" VARIABLE="add_ln379_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_134_p2" SOURCE="kernel_attention_3.cpp:379" URAM="0" VARIABLE="add_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_378_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4272" SOURCE="kernel_attention_3.cpp:380" URAM="0" VARIABLE="sum"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_2_Pipeline_VITIS_LOOP_384_5</Name>
            <Loops>
                <VITIS_LOOP_384_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>31.993</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86</Best-caseLatency>
                    <Average-caseLatency>86</Average-caseLatency>
                    <Worst-caseLatency>86</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>86</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_384_5>
                        <Name>VITIS_LOOP_384_5</Name>
                        <TripCount>80</TripCount>
                        <Latency>84</Latency>
                        <AbsoluteTimeLatency>4.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_384_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>289</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln384_fu_137_p2" SOURCE="kernel_attention_3.cpp:384" URAM="0" VARIABLE="add_ln384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_3_fu_146_p2" SOURCE="kernel_attention_3.cpp:385" URAM="0" VARIABLE="add_ln385_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_152_p2" SOURCE="kernel_attention_3.cpp:385" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4277" SOURCE="kernel_attention_3.cpp:386" URAM="0" VARIABLE="diff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4279" SOURCE="kernel_attention_3.cpp:387" URAM="0" VARIABLE="mul41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_384_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4278" SOURCE="kernel_attention_3.cpp:387" URAM="0" VARIABLE="sum2_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_2_Pipeline_VITIS_LOOP_400_9</Name>
            <Loops>
                <VITIS_LOOP_400_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>96</Best-caseLatency>
                    <Average-caseLatency>96</Average-caseLatency>
                    <Worst-caseLatency>96</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>96</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_400_9>
                        <Name>VITIS_LOOP_400_9</Name>
                        <TripCount>80</TripCount>
                        <Latency>94</Latency>
                        <AbsoluteTimeLatency>4.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_400_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>529</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1223</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_236_p2" SOURCE="kernel_attention_3.cpp:400" URAM="0" VARIABLE="add_ln400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_4_fu_242_p2" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add_ln401_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_248_p2" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4285" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="sub92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4290" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_1_fu_289_p2" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="add_ln401_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_2</Name>
            <Loops>
                <VITIS_LOOP_373_2_VITIS_LOOP_374_3/>
                <VITIS_LOOP_397_7_VITIS_LOOP_398_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57626</Best-caseLatency>
                    <Average-caseLatency>57626</Average-caseLatency>
                    <Worst-caseLatency>57626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.881 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.881 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.881 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57626</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_373_2_VITIS_LOOP_374_3>
                        <Name>VITIS_LOOP_373_2_VITIS_LOOP_374_3</Name>
                        <TripCount>196</TripCount>
                        <Latency>35280</Latency>
                        <AbsoluteTimeLatency>1.764 ms</AbsoluteTimeLatency>
                        <IterationLatency>180</IterationLatency>
                        <PipelineDepth>180</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_2_Pipeline_VITIS_LOOP_378_4_fu_214</Instance>
                            <Instance>grp_LayerNorm_2_Pipeline_VITIS_LOOP_384_5_fu_222</Instance>
                        </InstanceList>
                    </VITIS_LOOP_373_2_VITIS_LOOP_374_3>
                    <VITIS_LOOP_397_7_VITIS_LOOP_398_8>
                        <Name>VITIS_LOOP_397_7_VITIS_LOOP_398_8</Name>
                        <TripCount>196</TripCount>
                        <Latency>22344</Latency>
                        <AbsoluteTimeLatency>1.117 ms</AbsoluteTimeLatency>
                        <IterationLatency>114</IterationLatency>
                        <PipelineDepth>114</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_2_Pipeline_VITIS_LOOP_400_9_fu_231</Instance>
                        </InstanceList>
                    </VITIS_LOOP_397_7_VITIS_LOOP_398_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1664</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3957</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_306_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_318_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_1_fu_341_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="add_ln373_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_371_p2" SOURCE="kernel_attention_3.cpp:373" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_397_p2" SOURCE="kernel_attention_3.cpp:375" URAM="0" VARIABLE="add_ln375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln390_fu_416_p2" SOURCE="kernel_attention_3.cpp:390" URAM="0" VARIABLE="add_ln390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_fu_441_p2" SOURCE="kernel_attention_3.cpp:391" URAM="0" VARIABLE="add_ln391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_2_VITIS_LOOP_374_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_466_p2" SOURCE="kernel_attention_3.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="sub" PRAGMA="" RTLNAME="empty_803_fu_575_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="empty_803"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_587_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_1_fu_610_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="add_ln397_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_640_p2" SOURCE="kernel_attention_3.cpp:397" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_666_p2" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="add_ln399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_804_fu_676_p2" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="empty_804"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_806_fu_691_p2" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="empty_806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4302" SOURCE="kernel_attention_3.cpp:399" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_5_no_dsp_1_U4303" SOURCE="kernel_attention_3.cpp:401" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_7_VITIS_LOOP_398_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_706_p2" SOURCE="kernel_attention_3.cpp:398" URAM="0" VARIABLE="add_ln398"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2_Pipeline_VITIS_LOOP_81_2_VITIS_LOOP_83_3</Name>
            <Loops>
                <VITIS_LOOP_81_2_VITIS_LOOP_83_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15698</Best-caseLatency>
                    <Average-caseLatency>15698</Average-caseLatency>
                    <Worst-caseLatency>15698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_2_VITIS_LOOP_83_3>
                        <Name>VITIS_LOOP_81_2_VITIS_LOOP_83_3</Name>
                        <TripCount>560</TripCount>
                        <Latency>15696</Latency>
                        <AbsoluteTimeLatency>0.785 ms</AbsoluteTimeLatency>
                        <PipelineII>28</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_2_VITIS_LOOP_83_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1989</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3240</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_702_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_728_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="add_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4315" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="mul_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_7s_13_4_1_U4316" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="mul_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_792_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4315" SOURCE="kernel_attention_3.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_393_fu_816_p2" SOURCE="kernel_attention_3.cpp:81" URAM="0" VARIABLE="empty_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_837_p2" SOURCE="kernel_attention_3.cpp:85" URAM="0" VARIABLE="add_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_847_p2" SOURCE="kernel_attention_3.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_7s_13_4_1_U4316" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_886_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_911_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_3_fu_928_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_4_fu_953_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_5_fu_970_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_6_fu_995_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_7_fu_1012_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_8_fu_1037_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_9_fu_1054_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_10_fu_1079_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_11_fu_1096_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_12_fu_1121_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_13_fu_1138_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_14_fu_1163_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_15_fu_1180_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_16_fu_1205_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_17_fu_1222_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_18_fu_1247_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_19_fu_1264_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_20_fu_1289_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_21_fu_1306_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_22_fu_1331_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_23_fu_1348_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_24_fu_1373_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_25_fu_1390_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_26_fu_1415_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_27_fu_1432_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_28_fu_1460_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_29_fu_1478_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_30_fu_1503_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_31_fu_1520_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_32_fu_1545_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_33_fu_1562_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_34_fu_1587_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_35_fu_1604_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_36_fu_1629_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_37_fu_1646_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_38_fu_1671_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_39_fu_1688_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_40_fu_1713_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_41_fu_1730_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_42_fu_1755_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_43_fu_1772_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_44_fu_1797_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_45_fu_1814_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_46_fu_1839_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_47_fu_1856_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_48_fu_1881_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_49_fu_1898_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_50_fu_1923_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_51_fu_1940_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_52_fu_1965_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_53_fu_1982_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_54_fu_2007_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_55_fu_2024_p2" SOURCE="kernel_attention_3.cpp:91" URAM="0" VARIABLE="add_ln91_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2_VITIS_LOOP_83_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_746_p2" SOURCE="kernel_attention_3.cpp:83" URAM="0" VARIABLE="add_ln83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2_Pipeline_VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum</Name>
            <Loops>
                <VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1920969</Best-caseLatency>
                    <Average-caseLatency>1920969</Average-caseLatency>
                    <Worst-caseLatency>1920969</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.048 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.048 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.048 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1920969</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum>
                        <Name>VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum</Name>
                        <TripCount>38416</TripCount>
                        <Latency>1920967</Latency>
                        <AbsoluteTimeLatency>96.048 ms</AbsoluteTimeLatency>
                        <PipelineII>50</PipelineII>
                        <PipelineDepth>169</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_866</Instance>
                        </InstanceList>
                    </VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8330</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11915</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_15_1_1_U4327" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="mul_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4329" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4331" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="empty_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4331" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_396_fu_1303_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="empty_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_397_fu_1321_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="empty_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_1039_p2" SOURCE="kernel_attention_3.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_1060_p2" SOURCE="kernel_attention_3.cpp:231" URAM="0" VARIABLE="add_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_15ns_15_1_1_U4328" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="mul_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12754_fu_1363_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_1269_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4330" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12206_fu_1401_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12216_fu_1426_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_1143_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4332" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="p_mid12077"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4332" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12079_fu_1451_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid12083_fu_1480_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="p_mid12083"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_99_fu_1539_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_100_fu_1555_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_101_fu_1570_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_102_fu_1585_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_103_fu_1600_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_104_fu_1615_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_105_fu_1630_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_106_fu_1645_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_107_fu_1660_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_108_fu_1675_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_109_fu_1690_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_110_fu_1705_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_111_fu_1720_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_112_fu_1735_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_113_fu_1750_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_114_fu_1765_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_115_fu_1780_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_116_fu_1795_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_117_fu_1810_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_118_fu_1825_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_119_fu_1840_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_120_fu_1855_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_121_fu_1870_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_122_fu_1885_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_123_fu_1900_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_124_fu_1915_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_125_fu_1930_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_126_fu_1945_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_127_fu_1960_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_128_fu_1975_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_129_fu_1990_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_130_fu_2005_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_131_fu_2020_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_132_fu_2035_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_133_fu_2050_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_134_fu_2065_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_135_fu_2080_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_136_fu_2095_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_137_fu_2110_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_138_fu_2125_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_139_fu_2140_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_140_fu_2155_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_141_fu_2170_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_142_fu_2185_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_143_fu_2200_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_144_fu_2215_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_145_fu_2230_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_146_fu_2245_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4321" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="sub_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4326" SOURCE="kernel_attention_3.cpp:239" URAM="0" VARIABLE="add40_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_1181_p2" SOURCE="kernel_attention_3.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_147_fu_1187_p2" SOURCE="kernel_attention_3.cpp:233" URAM="0" VARIABLE="add_ln233_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_3_fu_1201_p2" SOURCE="kernel_attention_3.cpp:232" URAM="0" VARIABLE="add_ln232_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4</Name>
            <Loops>
                <VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15691</Best-caseLatency>
                    <Average-caseLatency>15691</Average-caseLatency>
                    <Worst-caseLatency>15691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                        <Name>VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15689</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>583</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>913</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U4337" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="mul_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4339" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4339" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="add_ln122_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_3_fu_428_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_fu_449_p2" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="sub_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_254_p2" SOURCE="kernel_attention_3.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_383_p2" SOURCE="kernel_attention_3.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_14_1_1_U4338" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="mul_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_298_p2" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4340" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="p_mid13200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_14ns_14_4_1_U4340" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="add_ln122_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_535_p2" SOURCE="kernel_attention_3.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_5_fu_563_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_609_p2" SOURCE="kernel_attention_3.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_1_fu_650_p2" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="sub_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_676_p2" SOURCE="kernel_attention_3.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_4_fu_706_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_716_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_734_p2" SOURCE="kernel_attention_3.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_759_p2" SOURCE="kernel_attention_3.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_3_fu_765_p2" SOURCE="kernel_attention_3.cpp:117" URAM="0" VARIABLE="add_ln117_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_3_fu_322_p2" SOURCE="kernel_attention_3.cpp:115" URAM="0" VARIABLE="add_ln115_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_3_fu_336_p2" SOURCE="kernel_attention_3.cpp:113" URAM="0" VARIABLE="add_ln113_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4</Name>
            <Loops>
                <VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15691</Best-caseLatency>
                    <Average-caseLatency>15691</Average-caseLatency>
                    <Worst-caseLatency>15691</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                        <Name>VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5</Name>
                        <TripCount>15680</TripCount>
                        <Latency>15689</Latency>
                        <AbsoluteTimeLatency>0.784 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>510</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>848</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4344" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_399_fu_644_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="empty_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_8_fu_654_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_270_p2" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_1_fu_660_p2" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="add_ln178_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_13ns_15_1_1_U4345" SOURCE="kernel_attention_3.cpp:178" URAM="0" VARIABLE="p_mid13353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_360_p2" SOURCE="kernel_attention_3.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_711_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid13296_fu_733_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="p_mid13296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_12_fu_743_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_590_p2" SOURCE="kernel_attention_3.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_7_fu_492_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4346" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4346" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="mul_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U4346" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_11_fu_766_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_10_fu_784_p2" SOURCE="kernel_attention_3.cpp:186" URAM="0" VARIABLE="add_ln186_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_502_p2" SOURCE="kernel_attention_3.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_3_fu_508_p2" SOURCE="kernel_attention_3.cpp:184" URAM="0" VARIABLE="add_ln184_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_3_fu_522_p2" SOURCE="kernel_attention_3.cpp:182" URAM="0" VARIABLE="add_ln182_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_3_fu_536_p2" SOURCE="kernel_attention_3.cpp:180" URAM="0" VARIABLE="add_ln180_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2_Pipeline_VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_s</Name>
            <Loops>
                <VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47082</Best-caseLatency>
                    <Average-caseLatency>47082</Average-caseLatency>
                    <Worst-caseLatency>47082</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.354 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.354 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.354 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47082</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12>
                        <Name>VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47080</Latency>
                        <AbsoluteTimeLatency>2.354 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_erf_double_s_fu_95</Instance>
                        </InstanceList>
                    </VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>458</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>19401</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33459</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_fu_154_p2" SOURCE="kernel_attention_3.cpp:596" URAM="0" VARIABLE="add_ln596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4350" SOURCE="kernel_attention_3.cpp:606" URAM="0" VARIABLE="div169_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4354" SOURCE="kernel_attention_3.cpp:606" URAM="0" VARIABLE="add173_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2_Pipeline_VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5</Name>
            <Loops>
                <VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47048</Best-caseLatency>
                    <Average-caseLatency>47048</Average-caseLatency>
                    <Worst-caseLatency>47048</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47048</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                        <Name>VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47046</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U4360" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_401_fu_290_p2" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="empty_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_fu_320_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_332_p2" SOURCE="kernel_attention_3.cpp:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_367_p2" SOURCE="kernel_attention_3.cpp:147" URAM="0" VARIABLE="add_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_1_fu_425_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_485_p2" SOURCE="kernel_attention_3.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_2_fu_549_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_599_p2" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U4361" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="p_mid13460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_693_p2" SOURCE="kernel_attention_3.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid13447_fu_727_p2" SOURCE="kernel_attention_3.cpp:153" URAM="0" VARIABLE="p_mid13447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln158_3_fu_757_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="sub_ln158_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_791_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_1_fu_801_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="add_ln158_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_2_fu_819_p2" SOURCE="kernel_attention_3.cpp:158" URAM="0" VARIABLE="add_ln158_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_844_p2" SOURCE="kernel_attention_3.cpp:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_1_fu_850_p2" SOURCE="kernel_attention_3.cpp:153" URAM="0" VARIABLE="add_ln153_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_864_p2" SOURCE="kernel_attention_3.cpp:151" URAM="0" VARIABLE="add_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_878_p2" SOURCE="kernel_attention_3.cpp:149" URAM="0" VARIABLE="add_ln149_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
            <Loops>
                <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47043</Best-caseLatency>
                    <Average-caseLatency>47043</Average-caseLatency>
                    <Worst-caseLatency>47043</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47043</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                        <Name>VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
                        <TripCount>47040</TripCount>
                        <Latency>47041</Latency>
                        <AbsoluteTimeLatency>2.352 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_113_p2" SOURCE="kernel_attention_3.cpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_3_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>563</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>42050</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>70005</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Compute_skip_3</Name>
            <Loops>
                <VITIS_LOOP_17_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15693</Best-caseLatency>
                    <Average-caseLatency>15693</Average-caseLatency>
                    <Worst-caseLatency>15693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_17_1_VITIS_LOOP_20_2</Name>
                        <TripCount>1120</TripCount>
                        <Latency>15691</Latency>
                        <AbsoluteTimeLatency>0.785 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>762</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1209</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_418_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_4_fu_444_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4399" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="p_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_505_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4399" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_868"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_870_fu_529_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_870"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_576_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_22_fu_597_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_23_fu_618_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_24_fu_638_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_25_fu_658_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_26_fu_678_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_27_fu_698_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_28_fu_718_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_29_fu_738_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_30_fu_912_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_31_fu_947_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_32_fu_967_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4398" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_462_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_4</Name>
            <Loops>
                <VITIS_LOOP_17_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15699</Best-caseLatency>
                    <Average-caseLatency>15699</Average-caseLatency>
                    <Worst-caseLatency>15699</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.785 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.785 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.785 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15699</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_17_1_VITIS_LOOP_20_2</Name>
                        <TripCount>1120</TripCount>
                        <Latency>15697</Latency>
                        <AbsoluteTimeLatency>0.785 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>665</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1267</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_443_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_3_fu_469_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4405" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="p_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_530_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_8ns_9s_15_4_1_U4405" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_861"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_863_fu_554_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_863"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_864_fu_559_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_626_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_11_fu_647_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_12_fu_668_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_13_fu_688_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_14_fu_708_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_15_fu_728_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_16_fu_748_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_17_fu_768_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_18_fu_788_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_19_fu_957_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_20_fu_992_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_21_fu_1012_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4404" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_487_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage3_1</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.811</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>225792</TripCount>
                        <Latency>225844</Latency>
                        <AbsoluteTimeLatency>11.292 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_erf_double_s_fu_1021</Instance>
                        </InstanceList>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>591</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>773</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>162428</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>177167</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l1_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l2_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l3_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l4_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l5_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l6_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l7_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="iRMB_out1_U" SOURCE="" URAM="0" VARIABLE="iRMB_out1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="iRMB_out2_U" SOURCE="" URAM="0" VARIABLE="iRMB_out2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="iRMB_out3_U" SOURCE="" URAM="0" VARIABLE="iRMB_out3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="iRMB_out4_U" SOURCE="" URAM="0" VARIABLE="iRMB_out4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="iRMB_out5_U" SOURCE="" URAM="0" VARIABLE="iRMB_out5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="iRMB_out6_U" SOURCE="" URAM="0" VARIABLE="iRMB_out6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l1_U" SOURCE="kernel_stage3.cpp:135" URAM="0" VARIABLE="norm1_weight_l1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l2_U" SOURCE="kernel_stage3.cpp:135" URAM="0" VARIABLE="norm1_weight_l2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l3_U" SOURCE="kernel_stage3.cpp:135" URAM="0" VARIABLE="norm1_weight_l3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l4_U" SOURCE="kernel_stage3.cpp:135" URAM="0" VARIABLE="norm1_weight_l4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l5_U" SOURCE="kernel_stage3.cpp:135" URAM="0" VARIABLE="norm1_weight_l5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l6_U" SOURCE="kernel_stage3.cpp:135" URAM="0" VARIABLE="norm1_weight_l6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l7_U" SOURCE="kernel_stage3.cpp:135" URAM="0" VARIABLE="norm1_weight_l7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l1_U" SOURCE="kernel_stage3.cpp:136" URAM="0" VARIABLE="norm1_bias_l1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l2_U" SOURCE="kernel_stage3.cpp:136" URAM="0" VARIABLE="norm1_bias_l2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l3_U" SOURCE="kernel_stage3.cpp:136" URAM="0" VARIABLE="norm1_bias_l3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l4_U" SOURCE="kernel_stage3.cpp:136" URAM="0" VARIABLE="norm1_bias_l4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l5_U" SOURCE="kernel_stage3.cpp:136" URAM="0" VARIABLE="norm1_bias_l5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l6_U" SOURCE="kernel_stage3.cpp:136" URAM="0" VARIABLE="norm1_bias_l6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l7_U" SOURCE="kernel_stage3.cpp:136" URAM="0" VARIABLE="norm1_bias_l7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l1_U" SOURCE="kernel_stage3.cpp:138" URAM="0" VARIABLE="kernel1_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l2_U" SOURCE="kernel_stage3.cpp:138" URAM="0" VARIABLE="kernel1_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l3_U" SOURCE="kernel_stage3.cpp:138" URAM="0" VARIABLE="kernel1_l3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l4_U" SOURCE="kernel_stage3.cpp:138" URAM="0" VARIABLE="kernel1_l4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l5_U" SOURCE="kernel_stage3.cpp:138" URAM="0" VARIABLE="kernel1_l5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l6_U" SOURCE="kernel_stage3.cpp:138" URAM="0" VARIABLE="kernel1_l6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l7_U" SOURCE="kernel_stage3.cpp:138" URAM="0" VARIABLE="kernel1_l7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l1_U" SOURCE="kernel_stage3.cpp:139" URAM="0" VARIABLE="bias1_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l2_U" SOURCE="kernel_stage3.cpp:139" URAM="0" VARIABLE="bias1_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l3_U" SOURCE="kernel_stage3.cpp:139" URAM="0" VARIABLE="bias1_l3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l4_U" SOURCE="kernel_stage3.cpp:139" URAM="0" VARIABLE="bias1_l4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l5_U" SOURCE="kernel_stage3.cpp:139" URAM="0" VARIABLE="bias1_l5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l6_U" SOURCE="kernel_stage3.cpp:139" URAM="0" VARIABLE="bias1_l6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l7_U" SOURCE="kernel_stage3.cpp:139" URAM="0" VARIABLE="bias1_l7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l1_U" SOURCE="kernel_stage3.cpp:140" URAM="0" VARIABLE="kernel2_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l2_U" SOURCE="kernel_stage3.cpp:140" URAM="0" VARIABLE="kernel2_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l3_U" SOURCE="kernel_stage3.cpp:140" URAM="0" VARIABLE="kernel2_l3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l4_U" SOURCE="kernel_stage3.cpp:140" URAM="0" VARIABLE="kernel2_l4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l5_U" SOURCE="kernel_stage3.cpp:140" URAM="0" VARIABLE="kernel2_l5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l6_U" SOURCE="kernel_stage3.cpp:140" URAM="0" VARIABLE="kernel2_l6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l7_U" SOURCE="kernel_stage3.cpp:140" URAM="0" VARIABLE="kernel2_l7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l1_U" SOURCE="kernel_stage3.cpp:141" URAM="0" VARIABLE="bias2_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l2_U" SOURCE="kernel_stage3.cpp:141" URAM="0" VARIABLE="bias2_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l3_U" SOURCE="kernel_stage3.cpp:141" URAM="0" VARIABLE="bias2_l3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l4_U" SOURCE="kernel_stage3.cpp:141" URAM="0" VARIABLE="bias2_l4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l5_U" SOURCE="kernel_stage3.cpp:141" URAM="0" VARIABLE="bias2_l5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l6_U" SOURCE="kernel_stage3.cpp:141" URAM="0" VARIABLE="bias2_l6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l7_U" SOURCE="kernel_stage3.cpp:141" URAM="0" VARIABLE="bias2_l7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l1_U" SOURCE="kernel_stage3.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l2_U" SOURCE="kernel_stage3.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l3_U" SOURCE="kernel_stage3.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l4_U" SOURCE="kernel_stage3.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l5_U" SOURCE="kernel_stage3.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l6_U" SOURCE="kernel_stage3.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l7_U" SOURCE="kernel_stage3.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l1_U" SOURCE="kernel_stage3.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l2_U" SOURCE="kernel_stage3.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l3_U" SOURCE="kernel_stage3.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l4_U" SOURCE="kernel_stage3.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l5_U" SOURCE="kernel_stage3.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l6_U" SOURCE="kernel_stage3.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l7_U" SOURCE="kernel_stage3.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l1_U" SOURCE="kernel_stage3.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l2_U" SOURCE="kernel_stage3.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l3_U" SOURCE="kernel_stage3.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l4_U" SOURCE="kernel_stage3.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l5_U" SOURCE="kernel_stage3.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l6_U" SOURCE="kernel_stage3.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l7_U" SOURCE="kernel_stage3.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l1_U" SOURCE="kernel_stage3.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l2_U" SOURCE="kernel_stage3.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l3_U" SOURCE="kernel_stage3.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l4_U" SOURCE="kernel_stage3.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l5_U" SOURCE="kernel_stage3.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l6_U" SOURCE="kernel_stage3.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l7_U" SOURCE="kernel_stage3.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l1_U" SOURCE="kernel_stage3.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l2_U" SOURCE="kernel_stage3.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l3_U" SOURCE="kernel_stage3.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l4_U" SOURCE="kernel_stage3.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l5_U" SOURCE="kernel_stage3.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l6_U" SOURCE="kernel_stage3.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l7_U" SOURCE="kernel_stage3.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_1480_p2" SOURCE="GeLU.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4411" SOURCE="GeLU.cpp:12" URAM="0" VARIABLE="div_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4415" SOURCE="GeLU.cpp:12" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_1505_p2" SOURCE="GeLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_1530_p2" SOURCE="GeLU.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_1_Pipeline_VITIS_LOOP_23_4</Name>
            <Loops>
                <VITIS_LOOP_23_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>91</Best-caseLatency>
                    <Average-caseLatency>91</Average-caseLatency>
                    <Worst-caseLatency>91</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>91</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_4>
                        <Name>VITIS_LOOP_23_4</Name>
                        <TripCount>80</TripCount>
                        <Latency>89</Latency>
                        <AbsoluteTimeLatency>4.450 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>299</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>805</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_194_p2" SOURCE="LayerNorm.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_99_fu_200_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_7_fu_230_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4484" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_23_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4486" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4485" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_1_Pipeline_VITIS_LOOP_39_8</Name>
            <Loops>
                <VITIS_LOOP_39_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>183</Best-caseLatency>
                    <Average-caseLatency>183</Average-caseLatency>
                    <Worst-caseLatency>183</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>183</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_8>
                        <Name>VITIS_LOOP_39_8</Name>
                        <TripCount>80</TripCount>
                        <Latency>181</Latency>
                        <AbsoluteTimeLatency>9.050 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>911</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1559</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_267_p2" SOURCE="LayerNorm.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_187_fu_277_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_283_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_15_fu_301_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4493" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_16_fu_327_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_17_fu_343_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4497" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_18_fu_359_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_1</Name>
            <Loops>
                <VITIS_LOOP_18_2_VITIS_LOOP_19_3/>
                <VITIS_LOOP_36_6_VITIS_LOOP_37_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56646</Best-caseLatency>
                    <Average-caseLatency>56646</Average-caseLatency>
                    <Worst-caseLatency>56646</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.832 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.832 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.832 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56646</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_2_VITIS_LOOP_19_3>
                        <Name>VITIS_LOOP_18_2_VITIS_LOOP_19_3</Name>
                        <TripCount>196</TripCount>
                        <Latency>19208</Latency>
                        <AbsoluteTimeLatency>0.960 ms</AbsoluteTimeLatency>
                        <IterationLatency>98</IterationLatency>
                        <PipelineDepth>98</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_1_Pipeline_VITIS_LOOP_23_4_fu_2104</Instance>
                        </InstanceList>
                    </VITIS_LOOP_18_2_VITIS_LOOP_19_3>
                    <VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                        <Name>VITIS_LOOP_36_6_VITIS_LOOP_37_7</Name>
                        <TripCount>196</TripCount>
                        <Latency>37436</Latency>
                        <AbsoluteTimeLatency>1.872 ms</AbsoluteTimeLatency>
                        <IterationLatency>191</IterationLatency>
                        <PipelineDepth>191</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_1_Pipeline_VITIS_LOOP_39_8_fu_2115</Instance>
                        </InstanceList>
                    </VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>14264</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6094</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_2216_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_2228_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1824_fu_2252_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln1824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_2282_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_2353_p2" SOURCE="LayerNorm.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1029"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1028"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1026"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1025"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub817"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1024"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub816"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1023"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub815"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1022"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub814"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1021"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1020"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub812"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1019"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub811"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1018"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1017"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub809"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1016"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1015"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1014"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1013"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1012"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub804"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1011"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub803"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1010"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub802"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1009"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub801"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1008"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1007"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub799"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1006"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub798"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1005"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1004"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1003"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub795"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1002"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1001"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul1000"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul999"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub791"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul998"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub790"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul997"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul996"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul995"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub787"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul994"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul993"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub785"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul992"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub784"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul991"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul990"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul989"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul988"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul987"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul986"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul985"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul984"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul983"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul982"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul981"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul980"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul979"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul978"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul977"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul976"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul975"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul974"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul973"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul972"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul971"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul970"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul967"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul966"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul965"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul964"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul963"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul960"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul959"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul958"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul957"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul956"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul955"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul954"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul953"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul952"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul951"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul949"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul948"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul946"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul945"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul944"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul943"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul942"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul941"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul940"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul939"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul938"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul937"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul936"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul935"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul934"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul933"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul932"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul931"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul930"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul929"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul928"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul927"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul926"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul925"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul924"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul923"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul922"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul921"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul920"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul919"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul918"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul917"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul916"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul915"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul914"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul913"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul912"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul911"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul910"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul909"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul908"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul907"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul906"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul905"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul904"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul903"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul902"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul901"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul900"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul899"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul898"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul896"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul895"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul893"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul892"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul891"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul890"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul889"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul888"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul887"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul884"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul882"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul881"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul880"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul879"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul877"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul876"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul875"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul874"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul873"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul872"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul870"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul869"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul868"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul867"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul866"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul865"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul863"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul862"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul861"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul857"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul855"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul854"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul853"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul851"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul846"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul843"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul839"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4511" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4510" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_4318_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="empty_808_fu_4366_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="empty_808"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_4378_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3632_fu_5577_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln3632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid17_fu_5607_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="p_mid17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_5633_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4514" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_6440_p2" SOURCE="LayerNorm.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_8_1</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>109814</Best-caseLatency>
                    <Average-caseLatency>109814</Average-caseLatency>
                    <Worst-caseLatency>109814</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.491 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.491 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.491 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>109814</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <TripCount>109760</TripCount>
                        <Latency>109812</Latency>
                        <AbsoluteTimeLatency>5.491 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_erf_double_s_fu_126</Instance>
                        </InstanceList>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>669</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1103</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_195_p2" SOURCE="GeLU.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4528" SOURCE="GeLU.cpp:12" URAM="0" VARIABLE="div_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4532" SOURCE="GeLU.cpp:12" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_221_p2" SOURCE="GeLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_247_p2" SOURCE="GeLU.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_SiLU</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27461</Best-caseLatency>
                    <Average-caseLatency>27461</Average-caseLatency>
                    <Worst-caseLatency>27461</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.373 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.373 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.373 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27461</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>27440</TripCount>
                        <Latency>27459</Latency>
                        <AbsoluteTimeLatency>1.373 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>473</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_175_p2" SOURCE="SiLU.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="SiLU" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4539" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="SiLU" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4540" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="mul8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_201_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_227_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>1.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8234</Best-caseLatency>
                    <Average-caseLatency>8234</Average-caseLatency>
                    <Worst-caseLatency>8234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8232</TripCount>
                        <Latency>8232</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_331_fu_56_p2" SOURCE="" URAM="0" VARIABLE="empty_331"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_153_1</Name>
            <Loops>
                <VITIS_LOOP_153_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>339</Best-caseLatency>
                    <Average-caseLatency>339</Average-caseLatency>
                    <Worst-caseLatency>339</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>339</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_1>
                        <Name>VITIS_LOOP_153_1</Name>
                        <TripCount>336</TripCount>
                        <Latency>337</Latency>
                        <AbsoluteTimeLatency>16.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_125_p2" SOURCE="kernel_stage4.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_162_p2" SOURCE="kernel_stage4.cpp:156" URAM="0" VARIABLE="add_ln156"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_158_2</Name>
            <Loops>
                <VITIS_LOOP_158_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>339</Best-caseLatency>
                    <Average-caseLatency>339</Average-caseLatency>
                    <Worst-caseLatency>339</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>339</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_158_2>
                        <Name>VITIS_LOOP_158_2</Name>
                        <TripCount>336</TripCount>
                        <Latency>337</Latency>
                        <AbsoluteTimeLatency>16.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_158_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_125_p2" SOURCE="kernel_stage4.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_162_p2" SOURCE="kernel_stage4.cpp:161" URAM="0" VARIABLE="add_ln161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_163_3</Name>
            <Loops>
                <VITIS_LOOP_163_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>112899</Best-caseLatency>
                    <Average-caseLatency>112899</Average-caseLatency>
                    <Worst-caseLatency>112899</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.645 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.645 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.645 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>112899</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_3>
                        <Name>VITIS_LOOP_163_3</Name>
                        <TripCount>112896</TripCount>
                        <Latency>112897</Latency>
                        <AbsoluteTimeLatency>5.645 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_163_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>124</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_115_p2" SOURCE="kernel_stage4.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_149_p2" SOURCE="kernel_stage4.cpp:166" URAM="0" VARIABLE="add_ln166"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_168_4</Name>
            <Loops>
                <VITIS_LOOP_168_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>675</Best-caseLatency>
                    <Average-caseLatency>675</Average-caseLatency>
                    <Worst-caseLatency>675</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>675</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_168_4>
                        <Name>VITIS_LOOP_168_4</Name>
                        <TripCount>672</TripCount>
                        <Latency>673</Latency>
                        <AbsoluteTimeLatency>33.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_168_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_115_p2" SOURCE="kernel_stage4.cpp:168" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_149_p2" SOURCE="kernel_stage4.cpp:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_173_5</Name>
            <Loops>
                <VITIS_LOOP_173_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>197571</Best-caseLatency>
                    <Average-caseLatency>197571</Average-caseLatency>
                    <Worst-caseLatency>197571</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.879 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.879 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.879 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>197571</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_173_5>
                        <Name>VITIS_LOOP_173_5</Name>
                        <TripCount>197568</TripCount>
                        <Latency>197569</Latency>
                        <AbsoluteTimeLatency>9.878 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_173_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>126</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_115_p2" SOURCE="kernel_stage4.cpp:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_149_p2" SOURCE="kernel_stage4.cpp:176" URAM="0" VARIABLE="add_ln176"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_178_6</Name>
            <Loops>
                <VITIS_LOOP_178_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1179</Best-caseLatency>
                    <Average-caseLatency>1179</Average-caseLatency>
                    <Worst-caseLatency>1179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>58.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>58.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>58.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_178_6>
                        <Name>VITIS_LOOP_178_6</Name>
                        <TripCount>1176</TripCount>
                        <Latency>1177</Latency>
                        <AbsoluteTimeLatency>58.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_178_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_115_p2" SOURCE="kernel_stage4.cpp:178" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_149_p2" SOURCE="kernel_stage4.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_183_7</Name>
            <Loops>
                <VITIS_LOOP_183_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29403</Best-caseLatency>
                    <Average-caseLatency>29403</Average-caseLatency>
                    <Worst-caseLatency>29403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.470 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.470 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.470 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_7>
                        <Name>VITIS_LOOP_183_7</Name>
                        <TripCount>29400</TripCount>
                        <Latency>29401</Latency>
                        <AbsoluteTimeLatency>1.470 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_183_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>84</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_115_p2" SOURCE="kernel_stage4.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_149_p2" SOURCE="kernel_stage4.cpp:186" URAM="0" VARIABLE="add_ln186"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_188_8</Name>
            <Loops>
                <VITIS_LOOP_188_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1179</Best-caseLatency>
                    <Average-caseLatency>1179</Average-caseLatency>
                    <Worst-caseLatency>1179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>58.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>58.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>58.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_188_8>
                        <Name>VITIS_LOOP_188_8</Name>
                        <TripCount>1176</TripCount>
                        <Latency>1177</Latency>
                        <AbsoluteTimeLatency>58.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_188_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_115_p2" SOURCE="kernel_stage4.cpp:188" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_149_p2" SOURCE="kernel_stage4.cpp:191" URAM="0" VARIABLE="add_ln191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_193_9</Name>
            <Loops>
                <VITIS_LOOP_193_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1179</Best-caseLatency>
                    <Average-caseLatency>1179</Average-caseLatency>
                    <Worst-caseLatency>1179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>58.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>58.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>58.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_193_9>
                        <Name>VITIS_LOOP_193_9</Name>
                        <TripCount>1176</TripCount>
                        <Latency>1177</Latency>
                        <AbsoluteTimeLatency>58.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_193_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_115_p2" SOURCE="kernel_stage4.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_149_p2" SOURCE="kernel_stage4.cpp:196" URAM="0" VARIABLE="add_ln196"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_198_10</Name>
            <Loops>
                <VITIS_LOOP_198_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1179</Best-caseLatency>
                    <Average-caseLatency>1179</Average-caseLatency>
                    <Worst-caseLatency>1179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>58.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>58.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>58.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_198_10>
                        <Name>VITIS_LOOP_198_10</Name>
                        <TripCount>1176</TripCount>
                        <Latency>1177</Latency>
                        <AbsoluteTimeLatency>58.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_198_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_115_p2" SOURCE="kernel_stage4.cpp:198" URAM="0" VARIABLE="add_ln198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_149_p2" SOURCE="kernel_stage4.cpp:201" URAM="0" VARIABLE="add_ln201"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_203_11</Name>
            <Loops>
                <VITIS_LOOP_203_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1179</Best-caseLatency>
                    <Average-caseLatency>1179</Average-caseLatency>
                    <Worst-caseLatency>1179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>58.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>58.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>58.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_203_11>
                        <Name>VITIS_LOOP_203_11</Name>
                        <TripCount>1176</TripCount>
                        <Latency>1177</Latency>
                        <AbsoluteTimeLatency>58.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_203_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_203_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_115_p2" SOURCE="kernel_stage4.cpp:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_203_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_149_p2" SOURCE="kernel_stage4.cpp:206" URAM="0" VARIABLE="add_ln206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_208_12</Name>
            <Loops>
                <VITIS_LOOP_208_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>197571</Best-caseLatency>
                    <Average-caseLatency>197571</Average-caseLatency>
                    <Worst-caseLatency>197571</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.879 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.879 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.879 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>197571</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_12>
                        <Name>VITIS_LOOP_208_12</Name>
                        <TripCount>197568</TripCount>
                        <Latency>197569</Latency>
                        <AbsoluteTimeLatency>9.878 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_208_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>128</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_125_p2" SOURCE="kernel_stage4.cpp:208" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_162_p2" SOURCE="kernel_stage4.cpp:211" URAM="0" VARIABLE="add_ln211"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</Name>
            <Loops>
                <VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16487</Best-caseLatency>
                    <Average-caseLatency>16487</Average-caseLatency>
                    <Worst-caseLatency>16487</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16487</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4>
                        <Name>VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</Name>
                        <TripCount>8232</TripCount>
                        <Latency>16485</Latency>
                        <AbsoluteTimeLatency>0.824 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>846</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1573</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_392_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_402_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_272_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_2_fu_415_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_437_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_464_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_474_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U4600" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="mul_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U4600" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_519_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4596" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4598" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4596" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_326_p2" SOURCE="LayerNorm.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_588_p2" SOURCE="LayerNorm.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4598" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4597" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_613_p2" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_6_fu_341_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8</Name>
            <Loops>
                <VITIS_LOOP_39_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>192</Best-caseLatency>
                    <Average-caseLatency>192</Average-caseLatency>
                    <Worst-caseLatency>192</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>192</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_8>
                        <Name>VITIS_LOOP_39_8</Name>
                        <TripCount>168</TripCount>
                        <Latency>190</Latency>
                        <AbsoluteTimeLatency>9.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>629</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1314</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_242_p2" SOURCE="LayerNorm.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_251_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_261_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_279_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4607" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4612" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_305_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_2</Name>
            <Loops>
                <VITIS_LOOP_36_6_VITIS_LOOP_37_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26779</Best-caseLatency>
                    <Average-caseLatency>26779</Average-caseLatency>
                    <Worst-caseLatency>26779</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.339 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.339 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.339 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26779</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                        <Name>VITIS_LOOP_36_6_VITIS_LOOP_37_7</Name>
                        <TripCount>49</TripCount>
                        <Latency>10290</Latency>
                        <AbsoluteTimeLatency>0.514 ms</AbsoluteTimeLatency>
                        <IterationLatency>210</IterationLatency>
                        <PipelineDepth>210</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_clone_clone_2_Pipeline_VITIS_LOOP_39_8_fu_168</Instance>
                        </InstanceList>
                    </VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1932</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4267</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="empty_796_fu_236_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="empty_796"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_248_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_2_fu_271_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid134_fu_293_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="p_mid134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_319_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_337_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_793_fu_342_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="empty_793"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4625" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_387_p2" SOURCE="LayerNorm.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1_Pipeline_VITIS_LOOP_81_2</Name>
            <Loops>
                <VITIS_LOOP_81_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8240</Best-caseLatency>
                    <Average-caseLatency>8240</Average-caseLatency>
                    <Worst-caseLatency>8240</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8240</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_2>
                        <Name>VITIS_LOOP_81_2</Name>
                        <TripCount>168</TripCount>
                        <Latency>8238</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>49</PipelineII>
                        <PipelineDepth>56</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>557</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_583_p2" SOURCE="kernel_attention_4.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_592_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_602_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_4_1_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2873</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2788</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_261_p2" SOURCE="kernel_attention_4.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_7ns_62_1_1_U4645" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="mul_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_299_p2" SOURCE="kernel_attention_4.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4644" SOURCE="kernel_attention_4.cpp:340" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4643" SOURCE="kernel_attention_4.cpp:340" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_359_p2" SOURCE="kernel_attention_4.cpp:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_349_p0" SOURCE="kernel_attention_4.cpp:342" URAM="0" VARIABLE="add_ln342_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_4_1</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Col_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Col_Output_Channel>
                        <Name>Batch_Out_Column_Kernel_Col_Output_Channel</Name>
                        <TripCount>16464</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DW_conv_4_1_Pipeline_In_Channel_fu_271</Instance>
                        </InstanceList>
                    </Batch_Out_Column_Kernel_Col_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>11</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3648</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4515</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_376_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_819_fu_398_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="empty_819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_408_p2" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="add_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_426_p2" SOURCE="kernel_attention_4.cpp:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_526_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1110_fu_598_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="p_mid1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_638_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid155_fu_702_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="p_mid155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_782_p2" SOURCE="kernel_attention_4.cpp:320" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_804_p2" SOURCE="kernel_attention_4.cpp:320" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_1_fu_898_p2" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="add_ln338_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9ns_32_1_1_U4660" SOURCE="kernel_attention_4.cpp:336" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_16_1_1_U4661" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="empty_820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_821_fu_1004_p2" SOURCE="kernel_attention_4.cpp:333" URAM="0" VARIABLE="empty_821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4659" SOURCE="kernel_attention_4.cpp:346" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_1130_p2" SOURCE="kernel_attention_4.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_1_fu_1141_p2" SOURCE="kernel_attention_4.cpp:347" URAM="0" VARIABLE="add_ln347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_1160_p2" SOURCE="kernel_attention_4.cpp:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_1172_p2" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_1_fu_1195_p2" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="add_ln318_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_1_fu_1208_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="add_ln316_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_1_fu_1221_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="add_ln313_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>get_qk_4_Pipeline_init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5</Name>
            <Loops>
                <init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16472</Best-caseLatency>
                    <Average-caseLatency>16472</Average-caseLatency>
                    <Worst-caseLatency>16472</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16472</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5>
                        <Name>init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5</Name>
                        <TripCount>16464</TripCount>
                        <Latency>16470</Latency>
                        <AbsoluteTimeLatency>0.824 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>295</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_175_p2" SOURCE="kernel_attention_4.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_187_p2" SOURCE="kernel_attention_4.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_in_VITIS_LOOP_44_3_VITIS_LOOP_46_4_VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_230_p2" SOURCE="kernel_attention_4.cpp:42" URAM="0" VARIABLE="add_ln42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>get_qk_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16480</Best-caseLatency>
                    <Average-caseLatency>16480</Average-caseLatency>
                    <Worst-caseLatency>16480</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16480</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>469</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>517</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_multiplication_4_Pipeline_VITIS_LOOP_208_4</Name>
            <Loops>
                <VITIS_LOOP_208_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56 ~ 112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_4>
                        <Name>VITIS_LOOP_208_4</Name>
                        <TripCount>
                            <range>
                                <min>21</min>
                                <max>49</max>
                            </range>
                        </TripCount>
                        <Latency>54 ~ 110</Latency>
                        <AbsoluteTimeLatency>2.700 us ~ 5.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_208_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>382</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_212_p2" SOURCE="kernel_attention_4.cpp:208" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_226_p2" SOURCE="kernel_attention_4.cpp:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679" SOURCE="kernel_attention_4.cpp:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_208_4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679" SOURCE="kernel_attention_4.cpp:210" URAM="0" VARIABLE="mul_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_9ns_6ns_6ns_15_4_1_U4679" SOURCE="kernel_attention_4.cpp:210" URAM="0" VARIABLE="add_ln210_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_2_fu_258_p2" SOURCE="kernel_attention_4.cpp:210" URAM="0" VARIABLE="add_ln210_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4678" SOURCE="kernel_attention_4.cpp:210" URAM="0" VARIABLE="mul40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4678" SOURCE="kernel_attention_4.cpp:210" URAM="0" VARIABLE="mul41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_208_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4677" SOURCE="kernel_attention_4.cpp:209" URAM="0" VARIABLE="sum_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_multiplication_4</Name>
            <Loops>
                <execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
                    <VITIS_LOOP_207_3/>
                </execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>489217</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2212449</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.461 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>489217 ~ 2212449</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
                        <Name>execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2</Name>
                        <TripCount>392</TripCount>
                        <Latency>489216 ~ 2212448</Latency>
                        <AbsoluteTimeLatency>24.461 ms ~ 0.111 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1248</min>
                                <max>5644</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1248 ~ 5644</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_207_3>
                            <Name>VITIS_LOOP_207_3</Name>
                            <TripCount>
                                <range>
                                    <min>21</min>
                                    <max>49</max>
                                </range>
                            </TripCount>
                            <Latency>1239 ~ 5635</Latency>
                            <AbsoluteTimeLatency>61.950 us ~ 0.282 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>59</min>
                                    <max>115</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>59 ~ 115</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_compute_multiplication_4_Pipeline_VITIS_LOOP_208_4_fu_191</Instance>
                            </InstanceList>
                        </VITIS_LOOP_207_3>
                    </execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>634</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1402</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U4690" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_7ns_9_1_1_U4691" SOURCE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_272_p2" SOURCE="kernel_attention_4.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_323_p2" SOURCE="kernel_attention_4.cpp:205" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U4692" SOURCE="kernel_attention_4.cpp:205" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_7ns_9_1_1_U4693" SOURCE="kernel_attention_4.cpp:205" URAM="0" VARIABLE="tmp1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_380_p2" SOURCE="kernel_attention_4.cpp:206" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_6ns_15_1_1_U4694" SOURCE="kernel_attention_4.cpp:206" URAM="0" VARIABLE="empty_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_439_fu_407_p2" SOURCE="kernel_attention_4.cpp:206" URAM="0" VARIABLE="empty_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_6ns_15_1_1_U4695" SOURCE="kernel_attention_4.cpp:206" URAM="0" VARIABLE="empty_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_441_fu_429_p2" SOURCE="kernel_attention_4.cpp:206" URAM="0" VARIABLE="empty_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_469_p2" SOURCE="kernel_attention_4.cpp:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_475_p2" SOURCE="kernel_attention_4.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="execute_VITIS_LOOP_205_1_VITIS_LOOP_206_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_1_fu_480_p2" SOURCE="kernel_attention_4.cpp:205" URAM="0" VARIABLE="add_ln205_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum</Name>
            <Loops>
                <VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>960569</Best-caseLatency>
                    <Average-caseLatency>960569</Average-caseLatency>
                    <Worst-caseLatency>960569</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.028 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.028 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.028 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>960569</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum>
                        <Name>VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum</Name>
                        <TripCount>19208</TripCount>
                        <Latency>960567</Latency>
                        <AbsoluteTimeLatency>48.028 ms</AbsoluteTimeLatency>
                        <PipelineII>50</PipelineII>
                        <PipelineDepth>169</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_848</Instance>
                        </InstanceList>
                    </VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7618</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6148</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_13ns_15_1_1_U4712" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="mul_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4714" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4714" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="empty_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_379_fu_1144_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="empty_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_1011_p2" SOURCE="kernel_attention_4.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_2_fu_1036_p2" SOURCE="kernel_attention_4.cpp:232" URAM="0" VARIABLE="add_ln232_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_13ns_15_1_1_U4713" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="mul_ln233_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1282_fu_1175_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_1076_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4715" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4715" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1159_fu_1229_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_50_fu_1300_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_51_fu_1316_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_52_fu_1331_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_53_fu_1346_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_54_fu_1361_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_55_fu_1376_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_56_fu_1391_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_57_fu_1406_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_58_fu_1421_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_59_fu_1436_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_60_fu_1451_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_61_fu_1466_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_62_fu_1481_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_63_fu_1496_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_64_fu_1511_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_65_fu_1526_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_66_fu_1541_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_67_fu_1556_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_68_fu_1571_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_69_fu_1586_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_70_fu_1601_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_71_fu_1616_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_72_fu_1631_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_73_fu_1646_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_74_fu_1661_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_75_fu_1676_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_76_fu_1691_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_77_fu_1706_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_78_fu_1721_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_79_fu_1736_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_80_fu_1751_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_81_fu_1766_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_82_fu_1781_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_83_fu_1796_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_84_fu_1811_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_85_fu_1826_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_86_fu_1841_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_87_fu_1856_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_88_fu_1871_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_89_fu_1886_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_90_fu_1901_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_91_fu_1916_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_92_fu_1931_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_93_fu_1946_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_94_fu_1961_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_95_fu_1976_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_96_fu_1991_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_97_fu_2006_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4706" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4711" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_1276_p2" SOURCE="kernel_attention_4.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_98_fu_1094_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5</Name>
            <Loops>
                <VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8243</Best-caseLatency>
                    <Average-caseLatency>8243</Average-caseLatency>
                    <Worst-caseLatency>8243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                        <Name>VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5</Name>
                        <TripCount>8232</TripCount>
                        <Latency>8241</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>359</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>581</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_232_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_244_p2" SOURCE="kernel_attention_4.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_475_p2" SOURCE="kernel_attention_4.cpp:113" URAM="0" VARIABLE="add_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_12ns_15_1_1_U4721" SOURCE="kernel_attention_4.cpp:113" URAM="0" VARIABLE="mul_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_513_p2" SOURCE="kernel_attention_4.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_335_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1690_fu_377_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="p_mid1690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_403_p2" SOURCE="kernel_attention_4.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7s_5ns_15s_15_4_1_U4722" SOURCE="kernel_attention_4.cpp:122" URAM="0" VARIABLE="mul_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7s_5ns_15s_15_4_1_U4722" SOURCE="kernel_attention_4.cpp:122" URAM="0" VARIABLE="add_ln122_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_530_p2" SOURCE="kernel_attention_4.cpp:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_547_p2" SOURCE="kernel_attention_4.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_413_p2" SOURCE="kernel_attention_4.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_419_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="add_ln117_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_433_p2" SOURCE="kernel_attention_4.cpp:115" URAM="0" VARIABLE="add_ln115_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5</Name>
            <Loops>
                <VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8243</Best-caseLatency>
                    <Average-caseLatency>8243</Average-caseLatency>
                    <Worst-caseLatency>8243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                        <Name>VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5</Name>
                        <TripCount>8232</TripCount>
                        <Latency>8241</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>365</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>589</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_423_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_219_p2" SOURCE="kernel_attention_4.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_2_fu_243_p2" SOURCE="kernel_attention_4.cpp:180" URAM="0" VARIABLE="add_ln180_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_8_1_1_U4728" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="mul_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_443_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1767_fu_465_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="p_mid1767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_504_p2" SOURCE="kernel_attention_4.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4729" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4729" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="mul_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4729" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_5_fu_521_p2" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_6_fu_538_p2" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_345_p2" SOURCE="kernel_attention_4.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_2_fu_351_p2" SOURCE="kernel_attention_4.cpp:184" URAM="0" VARIABLE="add_ln184_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_2_fu_365_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="add_ln182_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_4_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2873</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2790</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_261_p2" SOURCE="kernel_attention_4.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="In_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_7ns_62_1_1_U4737" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="mul_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_299_p2" SOURCE="kernel_attention_4.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4736" SOURCE="kernel_attention_4.cpp:340" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4735" SOURCE="kernel_attention_4.cpp:340" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_359_p2" SOURCE="kernel_attention_4.cpp:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_349_p0" SOURCE="kernel_attention_4.cpp:342" URAM="0" VARIABLE="add_ln342_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_4</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Col_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Col_Output_Channel>
                        <Name>Batch_Out_Column_Kernel_Col_Output_Channel</Name>
                        <TripCount>28812</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DW_conv_4_Pipeline_In_Channel_fu_277</Instance>
                        </InstanceList>
                    </Batch_Out_Column_Kernel_Col_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3659</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4489</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_382_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_822_fu_404_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="empty_822"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_414_p2" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="add_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_432_p2" SOURCE="kernel_attention_4.cpp:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_529_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1110_fu_597_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="p_mid1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_637_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid155_fu_697_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="p_mid155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_777_p2" SOURCE="kernel_attention_4.cpp:320" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_799_p2" SOURCE="kernel_attention_4.cpp:320" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_2_fu_879_p2" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="add_ln338_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9ns_32_1_1_U4751" SOURCE="kernel_attention_4.cpp:336" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_8ns_17_4_1_U4752" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="empty_823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_824_fu_1008_p2" SOURCE="kernel_attention_4.cpp:333" URAM="0" VARIABLE="empty_824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4750" SOURCE="kernel_attention_4.cpp:346" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_1125_p2" SOURCE="kernel_attention_4.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_2_fu_1136_p2" SOURCE="kernel_attention_4.cpp:347" URAM="0" VARIABLE="add_ln347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_1155_p2" SOURCE="kernel_attention_4.cpp:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_1167_p2" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_2_fu_1190_p2" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="add_ln318_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_2_fu_1203_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="add_ln316_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_2_fu_1216_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="add_ln313_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_241_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_251_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_825_fu_275_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty_825"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_287_p2" SOURCE="DW_conv.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_403_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid168_fu_444_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid182_fu_478_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_516_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid122_fu_555_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid136_fu_601_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_627_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_663_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_673_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid17_fu_713_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_728_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_738_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_776_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_783_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_788_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_801_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_814_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486</Name>
            <Loops>
                <VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28854</Best-caseLatency>
                    <Average-caseLatency>28854</Average-caseLatency>
                    <Worst-caseLatency>28854</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.443 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.443 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.443 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28854</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12>
                        <Name>VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28852</Latency>
                        <AbsoluteTimeLatency>1.443 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_erf_double_s_fu_93</Instance>
                        </InstanceList>
                    </VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>515</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln482_fu_152_p2" SOURCE="kernel_attention_4.cpp:482" URAM="0" VARIABLE="add_ln482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4759" SOURCE="kernel_attention_4.cpp:490" URAM="0" VARIABLE="div169_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4763" SOURCE="kernel_attention_4.cpp:490" URAM="0" VARIABLE="add173_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</Name>
            <Loops>
                <VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28815</Best-caseLatency>
                    <Average-caseLatency>28815</Average-caseLatency>
                    <Worst-caseLatency>28815</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.441 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.441 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.441 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28815</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                        <Name>VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28813</Latency>
                        <AbsoluteTimeLatency>1.441 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_107_p2" SOURCE="kernel_attention_4.cpp:151" URAM="0" VARIABLE="add_ln151"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
            <Loops>
                <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28815</Best-caseLatency>
                    <Average-caseLatency>28815</Average-caseLatency>
                    <Worst-caseLatency>28815</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.441 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.441 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.441 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28815</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                        <Name>VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28813</Latency>
                        <AbsoluteTimeLatency>1.441 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_113_p2" SOURCE="kernel_attention_4.cpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>60</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>20265</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>27370</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>DW_conv_4_Pipeline_Output_Channel</Name>
            <Loops>
                <Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>605</Best-caseLatency>
                    <Average-caseLatency>605</Average-caseLatency>
                    <Worst-caseLatency>605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Output_Channel>
                        <Name>Output_Channel</Name>
                        <TripCount>588</TripCount>
                        <Latency>603</Latency>
                        <AbsoluteTimeLatency>30.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>860</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="groupIndex_fu_275_p2" SOURCE="DW_conv.cpp:78" URAM="0" VARIABLE="groupIndex"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_345_p2" SOURCE="DW_conv.cpp:63" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_371_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_397_p2" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_407_p2" SOURCE="DW_conv.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_433_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_5_fu_459_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_469_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="Output_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4807" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="mul78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4806" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DW_conv_4</Name>
            <Loops>
                <Batch_Out_Column_Kernel_Row_Kernel_Col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2451</Best-caseLatency>
                    <Average-caseLatency>373626</Average-caseLatency>
                    <Worst-caseLatency>743576</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.681 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.179 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2451 ~ 743576</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Batch_Out_Column_Kernel_Row_Kernel_Col>
                        <Name>Batch_Out_Column_Kernel_Row_Kernel_Col</Name>
                        <TripCount>1225</TripCount>
                        <Latency>2450 ~ 743575</Latency>
                        <AbsoluteTimeLatency>0.122 ms ~ 37.179 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>607</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 607</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DW_conv_4_Pipeline_Output_Channel_fu_161</Instance>
                        </InstanceList>
                    </Batch_Out_Column_Kernel_Row_Kernel_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3659</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4489</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_382_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_822_fu_404_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="empty_822"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_414_p2" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="add_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_432_p2" SOURCE="kernel_attention_4.cpp:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_529_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1110_fu_597_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="p_mid1110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_637_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid155_fu_697_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="p_mid155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_777_p2" SOURCE="kernel_attention_4.cpp:320" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_799_p2" SOURCE="kernel_attention_4.cpp:320" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_2_fu_879_p2" SOURCE="kernel_attention_4.cpp:338" URAM="0" VARIABLE="add_ln338_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9ns_32_1_1_U4751" SOURCE="kernel_attention_4.cpp:336" URAM="0" VARIABLE="in_ch"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_8ns_17_4_1_U4752" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="empty_823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_824_fu_1008_p2" SOURCE="kernel_attention_4.cpp:333" URAM="0" VARIABLE="empty_824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4750" SOURCE="kernel_attention_4.cpp:346" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_1125_p2" SOURCE="kernel_attention_4.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_2_fu_1136_p2" SOURCE="kernel_attention_4.cpp:347" URAM="0" VARIABLE="add_ln347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_1155_p2" SOURCE="kernel_attention_4.cpp:348" URAM="0" VARIABLE="add_ln348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_1167_p2" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="add_ln318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_2_fu_1190_p2" SOURCE="kernel_attention_4.cpp:318" URAM="0" VARIABLE="add_ln318_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_2_fu_1203_p2" SOURCE="kernel_attention_4.cpp:316" URAM="0" VARIABLE="add_ln316_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Col_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_2_fu_1216_p2" SOURCE="kernel_attention_4.cpp:313" URAM="0" VARIABLE="add_ln313_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_241_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_251_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="empty_825_fu_275_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="empty_825"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_287_p2" SOURCE="DW_conv.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_403_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid168_fu_444_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid182_fu_478_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="p_mid182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_516_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid122_fu_555_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid136_fu_601_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_627_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_663_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_673_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid17_fu_713_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="p_mid17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_728_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_738_p2" SOURCE="DW_conv.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_776_p2" SOURCE="DW_conv.cpp:71" URAM="0" VARIABLE="add_ln71_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_783_p2" SOURCE="DW_conv.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_788_p2" SOURCE="DW_conv.cpp:47" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_3_fu_801_p2" SOURCE="DW_conv.cpp:42" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Batch_Out_Column_Kernel_Row_Kernel_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_814_p2" SOURCE="DW_conv.cpp:38" URAM="0" VARIABLE="add_ln38_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_3_Pipeline_VITIS_LOOP_22_4</Name>
            <Loops>
                <VITIS_LOOP_22_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_4>
                        <Name>VITIS_LOOP_22_4</Name>
                        <TripCount>7</TripCount>
                        <Latency>29</Latency>
                        <AbsoluteTimeLatency>1.450 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>853</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1263</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_208_p2" SOURCE="BatchNorm.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4824" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_22_4" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_5_no_dsp_1_U4829" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_22_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U4828" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_22_4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4827" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BatchNorm_3</Name>
            <Loops>
                <VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164641</Best-caseLatency>
                    <Average-caseLatency>164641</Average-caseLatency>
                    <Worst-caseLatency>164641</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.232 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.232 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.232 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164641</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3>
                        <Name>VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3</Name>
                        <TripCount>4116</TripCount>
                        <Latency>164640</Latency>
                        <AbsoluteTimeLatency>8.232 ms</AbsoluteTimeLatency>
                        <IterationLatency>40</IterationLatency>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_BatchNorm_3_Pipeline_VITIS_LOOP_22_4_fu_176</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1325</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2523</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_fu_258_p2" SOURCE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_270_p2" SOURCE="BatchNorm.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_322_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_mid1_fu_358_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="tmp3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4840" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add28_mid2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_389_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_883_fu_407_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty_883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_884_fu_425_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty_884"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_885_fu_430_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="empty_885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_5_no_dsp_1_U4841" SOURCE="BatchNorm.cpp:25" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_455_p2" SOURCE="BatchNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_16_2_VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_461_p2" SOURCE="BatchNorm.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_SiLU1</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28833</Best-caseLatency>
                    <Average-caseLatency>28833</Average-caseLatency>
                    <Worst-caseLatency>28833</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.442 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.442 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.442 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28833</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28831</Latency>
                        <AbsoluteTimeLatency>1.442 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>473</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_177_p2" SOURCE="SiLU.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="SiLU" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4850" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="SiLU" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4851" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="mul8_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_203_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_229_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_4_Pipeline_In_Channel</Name>
            <Loops>
                <In_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>605</Best-caseLatency>
                    <Average-caseLatency>605</Average-caseLatency>
                    <Worst-caseLatency>605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <In_Channel>
                        <Name>In_Channel</Name>
                        <TripCount>588</TripCount>
                        <Latency>603</Latency>
                        <AbsoluteTimeLatency>30.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </In_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>518</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>706</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_230_p2" SOURCE="Pointwise_conv.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_236_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_242_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_260_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="In_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_313_p2" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4859" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="In_Channel" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4858" SOURCE="Pointwise_conv.cpp:32" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pointwise_conv_4</Name>
            <Loops>
                <Out_Row_Out_Column_Output_Channel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5095609</Best-caseLatency>
                    <Average-caseLatency>5095609</Average-caseLatency>
                    <Worst-caseLatency>5095609</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.255 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.255 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.255 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5095609</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Out_Row_Out_Column_Output_Channel>
                        <Name>Out_Row_Out_Column_Output_Channel</Name>
                        <TripCount>8232</TripCount>
                        <Latency>5095608</Latency>
                        <AbsoluteTimeLatency>0.255 sec</AbsoluteTimeLatency>
                        <IterationLatency>619</IterationLatency>
                        <PipelineDepth>619</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Pointwise_conv_4_Pipeline_In_Channel_fu_136</Instance>
                        </InstanceList>
                    </Out_Row_Out_Column_Output_Channel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>733</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1169</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_201_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_760_fu_211_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_223_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_249_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid111_fu_271_p2" SOURCE="Pointwise_conv.cpp:19" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_319_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_343_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_12ns_19_4_1_U4869" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="empty_761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U4868" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U4868" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="empty_764_fu_428_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="empty_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_369_p2" SOURCE="Pointwise_conv.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Out_Row_Out_Column_Output_Channel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_375_p2" SOURCE="Pointwise_conv.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_5</Name>
            <Loops>
                <VITIS_LOOP_17_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8245</Best-caseLatency>
                    <Average-caseLatency>8245</Average-caseLatency>
                    <Worst-caseLatency>8245</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8245</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_17_1_VITIS_LOOP_20_2</Name>
                        <TripCount>1176</TripCount>
                        <Latency>8243</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>317</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>955</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_251_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_277_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U4877" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="zext_ln20_mid2_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_330_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U4877" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_855"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_857_fu_354_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_857"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_858_fu_359_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4876" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4876" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_445_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4876" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_6_fu_481_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4876" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_7_fu_516_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4876" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_8_fu_551_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4876" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_9_fu_586_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4876" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_10_fu_606_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_295_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8234</Best-caseLatency>
                    <Average-caseLatency>8234</Average-caseLatency>
                    <Worst-caseLatency>8234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <TripCount>8232</TripCount>
                        <Latency>8232</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_124_p2" SOURCE="Clear_data_4.cpp:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_19_2</Name>
            <Loops>
                <VITIS_LOOP_19_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16466</Best-caseLatency>
                    <Average-caseLatency>16466</Average-caseLatency>
                    <Worst-caseLatency>16466</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.823 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.823 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.823 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16466</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_2>
                        <Name>VITIS_LOOP_19_2</Name>
                        <TripCount>16464</TripCount>
                        <Latency>16464</Latency>
                        <AbsoluteTimeLatency>0.823 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_19_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_91_p2" SOURCE="Clear_data_4.cpp:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_24_3</Name>
            <Loops>
                <VITIS_LOOP_24_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16472</Best-caseLatency>
                    <Average-caseLatency>16472</Average-caseLatency>
                    <Worst-caseLatency>16472</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16472</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_3>
                        <Name>VITIS_LOOP_24_3</Name>
                        <TripCount>8232</TripCount>
                        <Latency>16470</Latency>
                        <AbsoluteTimeLatency>0.824 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>218</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>355</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_126_p2" SOURCE="Clear_data_4.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_136_p2" SOURCE="Clear_data_4.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_152_p2" SOURCE="Clear_data_4.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_30_4</Name>
            <Loops>
                <VITIS_LOOP_30_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38424</Best-caseLatency>
                    <Average-caseLatency>38424</Average-caseLatency>
                    <Worst-caseLatency>38424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.921 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.921 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.921 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_4>
                        <Name>VITIS_LOOP_30_4</Name>
                        <TripCount>19208</TripCount>
                        <Latency>38422</Latency>
                        <AbsoluteTimeLatency>1.921 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>219</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>356</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_126_p2" SOURCE="Clear_data_4.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_136_p2" SOURCE="Clear_data_4.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_152_p2" SOURCE="Clear_data_4.cpp:34" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_36_5</Name>
            <Loops>
                <VITIS_LOOP_36_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24704</Best-caseLatency>
                    <Average-caseLatency>24704</Average-caseLatency>
                    <Worst-caseLatency>24704</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.235 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.235 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.235 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24704</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_5>
                        <Name>VITIS_LOOP_36_5</Name>
                        <TripCount>8232</TripCount>
                        <Latency>24702</Latency>
                        <AbsoluteTimeLatency>1.235 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>218</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>400</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_155_p2" SOURCE="Clear_data_4.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_165_p2" SOURCE="Clear_data_4.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_181_p2" SOURCE="Clear_data_4.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_197_p2" SOURCE="Clear_data_4.cpp:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_43_6</Name>
            <Loops>
                <VITIS_LOOP_43_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86444</Best-caseLatency>
                    <Average-caseLatency>86444</Average-caseLatency>
                    <Worst-caseLatency>86444</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.322 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.322 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.322 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>86444</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_6>
                        <Name>VITIS_LOOP_43_6</Name>
                        <TripCount>28812</TripCount>
                        <Latency>86442</Latency>
                        <AbsoluteTimeLatency>4.322 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>475</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>774</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_310_p2" SOURCE="Clear_data_4.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_320_p2" SOURCE="Clear_data_4.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_336_p2" SOURCE="Clear_data_4.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_352_p2" SOURCE="Clear_data_4.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_368_p2" SOURCE="Clear_data_4.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_384_p2" SOURCE="Clear_data_4.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_400_p2" SOURCE="Clear_data_4.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_416_p2" SOURCE="Clear_data_4.cpp:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_VITIS_LOOP_55_7</Name>
            <Loops>
                <VITIS_LOOP_55_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8234</Best-caseLatency>
                    <Average-caseLatency>8234</Average-caseLatency>
                    <Worst-caseLatency>8234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_7>
                        <Name>VITIS_LOOP_55_7</Name>
                        <TripCount>8232</TripCount>
                        <Latency>8232</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_55_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_91_p2" SOURCE="Clear_data_4.cpp:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</Name>
            <Loops>
                <VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16479</Best-caseLatency>
                    <Average-caseLatency>16479</Average-caseLatency>
                    <Worst-caseLatency>16479</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16479</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4>
                        <Name>VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</Name>
                        <TripCount>8232</TripCount>
                        <Latency>16477</Latency>
                        <AbsoluteTimeLatency>0.824 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>685</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1416</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_377_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_387_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_257_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_400_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_422_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_449_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_459_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_14_4_1_U4917" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="mul_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_14_4_1_U4917" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4913" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4915" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U4913" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_311_p2" SOURCE="LayerNorm.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_542_p2" SOURCE="LayerNorm.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4915" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4914" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_567_p2" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_5_fu_326_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8</Name>
            <Loops>
                <VITIS_LOOP_39_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>184</Best-caseLatency>
                    <Average-caseLatency>184</Average-caseLatency>
                    <Worst-caseLatency>184</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>184</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_8>
                        <Name>VITIS_LOOP_39_8</Name>
                        <TripCount>168</TripCount>
                        <Latency>182</Latency>
                        <AbsoluteTimeLatency>9.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>532</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1225</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_227_p2" SOURCE="LayerNorm.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_236_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_246_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4923" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4928" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_297_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_3</Name>
            <Loops>
                <VITIS_LOOP_36_6_VITIS_LOOP_37_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26379</Best-caseLatency>
                    <Average-caseLatency>26379</Average-caseLatency>
                    <Worst-caseLatency>26379</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.319 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.319 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.319 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26379</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                        <Name>VITIS_LOOP_36_6_VITIS_LOOP_37_7</Name>
                        <TripCount>49</TripCount>
                        <Latency>9898</Latency>
                        <AbsoluteTimeLatency>0.495 ms</AbsoluteTimeLatency>
                        <IterationLatency>202</IterationLatency>
                        <PipelineDepth>202</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_clone_clone_3_Pipeline_VITIS_LOOP_39_8_fu_154</Instance>
                        </InstanceList>
                    </VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1674</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3867</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="empty_792_fu_221_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="empty_792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_233_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_256_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid134_fu_278_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="p_mid134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_304_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_322_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_789_fu_327_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="empty_789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4940" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_372_p2" SOURCE="LayerNorm.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2_Pipeline_VITIS_LOOP_81_2</Name>
            <Loops>
                <VITIS_LOOP_81_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8240</Best-caseLatency>
                    <Average-caseLatency>8240</Average-caseLatency>
                    <Worst-caseLatency>8240</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8240</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_2>
                        <Name>VITIS_LOOP_81_2</Name>
                        <TripCount>168</TripCount>
                        <Latency>8238</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>49</PipelineII>
                        <PipelineDepth>56</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>557</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_583_p2" SOURCE="kernel_attention_4.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_592_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_602_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2_Pipeline_VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum</Name>
            <Loops>
                <VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>960569</Best-caseLatency>
                    <Average-caseLatency>960569</Average-caseLatency>
                    <Worst-caseLatency>960569</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.028 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.028 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.028 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>960569</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum>
                        <Name>VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum</Name>
                        <TripCount>19208</TripCount>
                        <Latency>960567</Latency>
                        <AbsoluteTimeLatency>48.028 ms</AbsoluteTimeLatency>
                        <PipelineII>50</PipelineII>
                        <PipelineDepth>169</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_848</Instance>
                        </InstanceList>
                    </VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7618</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6148</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_13ns_15_1_1_U4963" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="mul_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4965" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4965" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="empty_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="empty_362_fu_1144_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="empty_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_1011_p2" SOURCE="kernel_attention_4.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_1036_p2" SOURCE="kernel_attention_4.cpp:232" URAM="0" VARIABLE="add_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_13ns_15_1_1_U4964" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="mul_ln233_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1282_fu_1175_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_1076_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4966" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_15ns_15_4_1_U4966" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1159_fu_1229_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="p_mid1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_1_fu_1300_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_2_fu_1316_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_3_fu_1331_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_4_fu_1346_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_5_fu_1361_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_6_fu_1376_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_7_fu_1391_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_8_fu_1406_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_9_fu_1421_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_10_fu_1436_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_11_fu_1451_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_12_fu_1466_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_13_fu_1481_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_14_fu_1496_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_15_fu_1511_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_16_fu_1526_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_17_fu_1541_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_18_fu_1556_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_19_fu_1571_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_20_fu_1586_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_21_fu_1601_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_22_fu_1616_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_23_fu_1631_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_24_fu_1646_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_25_fu_1661_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_26_fu_1676_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_27_fu_1691_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_28_fu_1706_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_29_fu_1721_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_30_fu_1736_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_31_fu_1751_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_32_fu_1766_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_33_fu_1781_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_34_fu_1796_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_35_fu_1811_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_36_fu_1826_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_37_fu_1841_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_38_fu_1856_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_39_fu_1871_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_40_fu_1886_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_41_fu_1901_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_42_fu_1916_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_43_fu_1931_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_44_fu_1946_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_45_fu_1961_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_46_fu_1976_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_47_fu_1991_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_48_fu_2006_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U4957" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="sub_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4962" SOURCE="kernel_attention_4.cpp:239" URAM="0" VARIABLE="add40_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_1276_p2" SOURCE="kernel_attention_4.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_2_VITIS_LOOP_233_3_count_sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_49_fu_1094_p2" SOURCE="kernel_attention_4.cpp:233" URAM="0" VARIABLE="add_ln233_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2_Pipeline_VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5</Name>
            <Loops>
                <VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8243</Best-caseLatency>
                    <Average-caseLatency>8243</Average-caseLatency>
                    <Worst-caseLatency>8243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                        <Name>VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5</Name>
                        <TripCount>8232</TripCount>
                        <Latency>8241</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>359</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>581</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_232_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_244_p2" SOURCE="kernel_attention_4.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_475_p2" SOURCE="kernel_attention_4.cpp:113" URAM="0" VARIABLE="add_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_12ns_15_1_1_U4971" SOURCE="kernel_attention_4.cpp:113" URAM="0" VARIABLE="mul_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_513_p2" SOURCE="kernel_attention_4.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_335_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1690_fu_377_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="p_mid1690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_403_p2" SOURCE="kernel_attention_4.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7s_5ns_15s_15_4_1_U4972" SOURCE="kernel_attention_4.cpp:122" URAM="0" VARIABLE="mul_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7s_5ns_15s_15_4_1_U4972" SOURCE="kernel_attention_4.cpp:122" URAM="0" VARIABLE="add_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_530_p2" SOURCE="kernel_attention_4.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_547_p2" SOURCE="kernel_attention_4.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_413_p2" SOURCE="kernel_attention_4.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_419_p2" SOURCE="kernel_attention_4.cpp:117" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2_VITIS_LOOP_117_4_VITIS_LOOP_119_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_433_p2" SOURCE="kernel_attention_4.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5</Name>
            <Loops>
                <VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8243</Best-caseLatency>
                    <Average-caseLatency>8243</Average-caseLatency>
                    <Worst-caseLatency>8243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                        <Name>VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5</Name>
                        <TripCount>8232</TripCount>
                        <Latency>8241</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>365</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>589</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_423_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_219_p2" SOURCE="kernel_attention_4.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_243_p2" SOURCE="kernel_attention_4.cpp:180" URAM="0" VARIABLE="add_ln180_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_8_1_1_U4976" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="mul_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_443_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1767_fu_465_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="p_mid1767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_504_p2" SOURCE="kernel_attention_4.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4977" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4977" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="mul_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4977" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_2_fu_521_p2" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_3_fu_538_p2" SOURCE="kernel_attention_4.cpp:186" URAM="0" VARIABLE="add_ln186_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_345_p2" SOURCE="kernel_attention_4.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_1_fu_351_p2" SOURCE="kernel_attention_4.cpp:184" URAM="0" VARIABLE="add_ln184_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_365_p2" SOURCE="kernel_attention_4.cpp:182" URAM="0" VARIABLE="add_ln182_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2_Pipeline_VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486</Name>
            <Loops>
                <VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28854</Best-caseLatency>
                    <Average-caseLatency>28854</Average-caseLatency>
                    <Worst-caseLatency>28854</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.443 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.443 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.443 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28854</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12>
                        <Name>VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28852</Latency>
                        <AbsoluteTimeLatency>1.443 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_erf_double_s_fu_93</Instance>
                        </InstanceList>
                    </VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>515</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln482_fu_152_p2" SOURCE="kernel_attention_4.cpp:482" URAM="0" VARIABLE="add_ln482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U4981" SOURCE="kernel_attention_4.cpp:490" URAM="0" VARIABLE="div169_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_482_10_VITIS_LOOP_484_11_VITIS_LOOP_486_12" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U4985" SOURCE="kernel_attention_4.cpp:490" URAM="0" VARIABLE="add173_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2_Pipeline_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</Name>
            <Loops>
                <VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28815</Best-caseLatency>
                    <Average-caseLatency>28815</Average-caseLatency>
                    <Worst-caseLatency>28815</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.441 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.441 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.441 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28815</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                        <Name>VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28813</Latency>
                        <AbsoluteTimeLatency>1.441 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_107_p2" SOURCE="kernel_attention_4.cpp:151" URAM="0" VARIABLE="add_ln151"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2_Pipeline_VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
            <Loops>
                <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28815</Best-caseLatency>
                    <Average-caseLatency>28815</Average-caseLatency>
                    <Worst-caseLatency>28815</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.441 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.441 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.441 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28815</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                        <Name>VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28813</Latency>
                        <AbsoluteTimeLatency>1.441 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_113_p2" SOURCE="kernel_attention_4.cpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_attention_4_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>60</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>20007</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>26952</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_stage4_1_Pipeline_SiLU2</Name>
            <Loops>
                <SiLU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28833</Best-caseLatency>
                    <Average-caseLatency>28833</Average-caseLatency>
                    <Worst-caseLatency>28833</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.442 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.442 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.442 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28833</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SiLU>
                        <Name>SiLU</Name>
                        <TripCount>28812</TripCount>
                        <Latency>28831</Latency>
                        <AbsoluteTimeLatency>1.442 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SiLU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>473</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_177_p2" SOURCE="SiLU.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="SiLU" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5028" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="SiLU" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U5029" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="mul8_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_203_p2" SOURCE="SiLU.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SiLU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_229_p2" SOURCE="SiLU.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_skip_6</Name>
            <Loops>
                <VITIS_LOOP_17_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8251</Best-caseLatency>
                    <Average-caseLatency>8251</Average-caseLatency>
                    <Worst-caseLatency>8251</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.413 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.413 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.413 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8251</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_17_1_VITIS_LOOP_20_2</Name>
                        <TripCount>1176</TripCount>
                        <Latency>8249</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>545</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1066</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_323_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_349_p2" SOURCE="ComputeSkip.cpp:17" URAM="0" VARIABLE="add_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U5037" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="zext_ln20_mid2_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_402_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U5037" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_850_fu_426_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_851_fu_431_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="empty_851"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5036" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_487_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5036" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_508_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5036" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_528_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5036" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_558_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5036" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_4_fu_578_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5036" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_5_fu_598_p2" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add_ln27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5036" SOURCE="ComputeSkip.cpp:27" URAM="0" VARIABLE="add26_0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_367_p2" SOURCE="ComputeSkip.cpp:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_stage4_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>170</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>267</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>76276</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>99753</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l1_U" SOURCE="" URAM="0" VARIABLE="norm1_weight_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_weight_l2_U" SOURCE="" URAM="0" VARIABLE="norm1_weight_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l1_U" SOURCE="" URAM="0" VARIABLE="norm1_bias_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="norm1_bias_l2_U" SOURCE="" URAM="0" VARIABLE="norm1_bias_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l1_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="proj_1_weight_l2_U" SOURCE="" URAM="0" VARIABLE="proj_1_weight_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="iRMB_out1_U" SOURCE="" URAM="0" VARIABLE="iRMB_out1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l1_U" SOURCE="kernel_stage4.cpp:138" URAM="0" VARIABLE="kernel1_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel1_l2_U" SOURCE="kernel_stage4.cpp:138" URAM="0" VARIABLE="kernel1_l2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l1_U" SOURCE="kernel_stage4.cpp:139" URAM="0" VARIABLE="bias1_l1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias1_l2_U" SOURCE="kernel_stage4.cpp:139" URAM="0" VARIABLE="bias1_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l1_U" SOURCE="kernel_stage4.cpp:140" URAM="0" VARIABLE="kernel2_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="kernel2_l2_U" SOURCE="kernel_stage4.cpp:140" URAM="0" VARIABLE="kernel2_l2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l1_U" SOURCE="kernel_stage4.cpp:141" URAM="0" VARIABLE="bias2_l1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bias2_l2_U" SOURCE="kernel_stage4.cpp:141" URAM="0" VARIABLE="bias2_l2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l1_U" SOURCE="kernel_stage4.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_conv_1_filter_l2_U" SOURCE="kernel_stage4.cpp:143" URAM="0" VARIABLE="dw_conv_1_filter_l2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l1_U" SOURCE="kernel_stage4.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_weight_l2_U" SOURCE="kernel_stage4.cpp:144" URAM="0" VARIABLE="dw_norm_1_weight_l2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l1_U" SOURCE="kernel_stage4.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_bias_l2_U" SOURCE="kernel_stage4.cpp:145" URAM="0" VARIABLE="dw_norm_1_bias_l2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l1_U" SOURCE="kernel_stage4.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_mean_l2_U" SOURCE="kernel_stage4.cpp:146" URAM="0" VARIABLE="dw_norm_1_mean_l2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l1_U" SOURCE="kernel_stage4.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dw_norm_1_var_l2_U" SOURCE="kernel_stage4.cpp:147" URAM="0" VARIABLE="dw_norm_1_var_l2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</Name>
            <Loops>
                <VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16487</Best-caseLatency>
                    <Average-caseLatency>16487</Average-caseLatency>
                    <Worst-caseLatency>16487</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.824 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.824 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.824 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16487</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4>
                        <Name>VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4</Name>
                        <TripCount>8232</TripCount>
                        <Latency>16485</Latency>
                        <AbsoluteTimeLatency>0.824 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>846</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1573</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_392_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_402_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_272_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_3_fu_415_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="add_ln18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_437_p2" SOURCE="LayerNorm.cpp:18" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_464_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_3_fu_474_p2" SOURCE="LayerNorm.cpp:20" URAM="0" VARIABLE="add_ln20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U5116" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="mul_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_6ns_7s_15_4_1_U5116" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_519_p2" SOURCE="LayerNorm.cpp:24" URAM="0" VARIABLE="add_ln24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5112" SOURCE="LayerNorm.cpp:25" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U5114" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5112" SOURCE="LayerNorm.cpp:26" URAM="0" VARIABLE="sum2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_326_p2" SOURCE="LayerNorm.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_588_p2" SOURCE="LayerNorm.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U5114" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U5113" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_613_p2" SOURCE="LayerNorm.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_2_VITIS_LOOP_19_3_VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_7_fu_341_p2" SOURCE="LayerNorm.cpp:19" URAM="0" VARIABLE="add_ln19_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8</Name>
            <Loops>
                <VITIS_LOOP_39_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>359</Best-caseLatency>
                    <Average-caseLatency>359</Average-caseLatency>
                    <Worst-caseLatency>359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_8>
                        <Name>VITIS_LOOP_39_8</Name>
                        <TripCount>168</TripCount>
                        <Latency>357</Latency>
                        <AbsoluteTimeLatency>17.850 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>912</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1561</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_262_p2" SOURCE="LayerNorm.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_8_fu_275_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_285_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_303_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_full_dsp_1_U5122" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="sub1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_5_fu_329_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_6_fu_345_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U5126" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_7_fu_361_p2" SOURCE="LayerNorm.cpp:40" URAM="0" VARIABLE="add_ln40_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LayerNorm_clone_clone_1</Name>
            <Loops>
                <VITIS_LOOP_36_6_VITIS_LOOP_37_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34962</Best-caseLatency>
                    <Average-caseLatency>34962</Average-caseLatency>
                    <Worst-caseLatency>34962</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.748 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.748 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.748 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34962</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                        <Name>VITIS_LOOP_36_6_VITIS_LOOP_37_7</Name>
                        <TripCount>49</TripCount>
                        <Latency>18473</Latency>
                        <AbsoluteTimeLatency>0.924 ms</AbsoluteTimeLatency>
                        <IterationLatency>377</IterationLatency>
                        <PipelineDepth>377</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_LayerNorm_clone_clone_1_Pipeline_VITIS_LOOP_39_8_fu_180</Instance>
                        </InstanceList>
                    </VITIS_LOOP_36_6_VITIS_LOOP_37_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2339</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4643</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="empty_800_fu_268_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="empty_800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_280_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3682_fu_303_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="add_ln3682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid138_fu_325_p2" SOURCE="LayerNorm.cpp:36" URAM="0" VARIABLE="p_mid138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_351_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_369_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="empty_797_fu_374_p2" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="empty_797"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_1_full_dsp_1_U5140" SOURCE="LayerNorm.cpp:38" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_6_VITIS_LOOP_37_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_419_p2" SOURCE="LayerNorm.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_1_Pipeline_VITIS_LOOP_14_2</Name>
            <Loops>
                <VITIS_LOOP_14_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8238</Best-caseLatency>
                    <Average-caseLatency>8238</Average-caseLatency>
                    <Worst-caseLatency>8238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8238</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_2>
                        <Name>VITIS_LOOP_14_2</Name>
                        <TripCount>168</TripCount>
                        <Latency>8236</Latency>
                        <AbsoluteTimeLatency>0.412 ms</AbsoluteTimeLatency>
                        <PipelineII>49</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_14_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>189</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>782</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_144_p2" SOURCE="Linear.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5154" SOURCE="Linear.cpp:21" URAM="0" VARIABLE="sum_9_6_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_1_Pipeline_VITIS_LOOP_33_7</Name>
            <Loops>
                <VITIS_LOOP_33_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>180</Best-caseLatency>
                    <Average-caseLatency>180</Average-caseLatency>
                    <Worst-caseLatency>180</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>180</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_7>
                        <Name>VITIS_LOOP_33_7</Name>
                        <TripCount>168</TripCount>
                        <Latency>172</Latency>
                        <AbsoluteTimeLatency>8.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>345</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>771</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_203_p2" SOURCE="Linear.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="0" LOOP="VITIS_LOOP_33_7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_max_dsp_1_U5162" SOURCE="Linear.cpp:35" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_33_7" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5160" SOURCE="Linear.cpp:35" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="0" LOOP="VITIS_LOOP_33_7" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_full_dsp_1_U5161" SOURCE="Linear.cpp:37" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_1</Name>
            <Loops>
                <VITIS_LOOP_30_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>199257</Best-caseLatency>
                    <Average-caseLatency>199257</Average-caseLatency>
                    <Worst-caseLatency>199257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.963 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.963 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.963 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>199257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_6>
                        <Name>VITIS_LOOP_30_6</Name>
                        <TripCount>1000</TripCount>
                        <Latency>191000</Latency>
                        <AbsoluteTimeLatency>9.550 ms</AbsoluteTimeLatency>
                        <IterationLatency>191</IterationLatency>
                        <PipelineDepth>191</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_1_Pipeline_VITIS_LOOP_33_7_fu_178</Instance>
                        </InstanceList>
                    </VITIS_LOOP_30_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1241</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2687</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_301_p2" SOURCE="Linear.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_313_p2" SOURCE="Linear.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_351_p2" SOURCE="Linear.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_323_p2" SOURCE="Linear.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_EMO</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.811</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>766</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>14</UTIL_BRAM>
                    <DSP>1757</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>319217</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>402792</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_data" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="X_data_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_weight" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_conv_bias" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_conv_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_weight" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_bias" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_mean" index="5" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="msp_norm_running_var" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="msp_norm_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_weight" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_gamma" index="8" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_beta" index="9" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_mean" index="10" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_var" index="11" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_weight" index="12" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_reduce_bias" index="13" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_reduce_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_weight" index="14" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="se_conv_expand_bias" index="15" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="se_conv_expand_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_conv_weight" index="16" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_conv_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_weight" index="17" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_bias" index="18" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_running_mean" index="19" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_1_running_var" index="20" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_1_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_1_weight" index="21" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_1_bias" index="22" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_1_1_filter" index="23" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_1_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_1_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_gamma" index="24" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_beta" index="25" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_mean" index="26" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_1_var" index="27" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_1_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_1_1_weight" index="28" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_weight" index="29" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_bias" index="30" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_running_mean" index="31" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_1_2_running_var" index="32" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_1_2_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_2_weight" index="33" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_1_2_bias" index="34" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_1_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_1_2_filter" index="35" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_2_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_2_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_gamma" index="36" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_beta" index="37" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_mean" index="38" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_2_var" index="39" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_2_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_1_2_weight" index="40" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_weight" index="41" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_bias" index="42" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_running_mean" index="43" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_1_running_var" index="44" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_1_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_1_weight" index="45" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_1_bias" index="46" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_2_1_filter" index="47" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_1_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_1_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_gamma" index="48" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_beta" index="49" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_mean" index="50" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_1_var" index="51" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_1_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_2_1_weight" index="52" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_1_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_1_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_weight" index="53" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_bias" index="54" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_running_mean" index="55" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_2_2_running_var" index="56" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_2_2_running_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_2_weight" index="57" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_2_2_bias" index="58" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_2_2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_2_2_filter" index="59" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_2_filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_2_2_filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_gamma" index="60" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_gamma_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_gamma_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_beta" index="61" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_beta_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_beta_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_mean" index="62" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_2_2_var" index="63" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_2_2_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_2_2_weight" index="64" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_2_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_2_2_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_conv" index="65" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_msp_norm" index="66" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_msp_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv" index="67" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm" index="68" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act" index="69" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_mean" index="70" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_reduce" index="71" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_reduce_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_reduce_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_act" index="72" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_act_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_act_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_expand" index="73" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_expand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_expand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se_sigmoid" index="74" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_sigmoid_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_sigmoid_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_se" index="75" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_se_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj" index="76" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_1_1" index="77" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_1_1" index="78" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_1_1" index="79" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_1_1" index="80" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_1_1" index="81" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_1_1" index="82" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_1_1" index="83" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_1_2" index="84" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_1_2" index="85" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_1_2" index="86" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_1_2" index="87" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_1_2" index="88" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_1_2" index="89" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_1_2" index="90" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_skip_1_2" index="91" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_skip_1_2" index="92" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_2_1" index="93" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_2_1" index="94" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_2_1" index="95" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_2_1" index="96" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_2_1" index="97" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_2_1" index="98" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_2_1" index="99" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_2_2" index="100" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_2_2" index="101" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_2_2" index="102" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_2_2" index="103" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_2_2" index="104" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_2_2" index="105" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_2_2" index="106" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_skip_2_2" index="107" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_skip_2_2" index="108" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_2_2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_2_2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_0_weight_3" index="109" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_weight_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_weight_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_0_bias_3" index="110" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_bias_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_bias_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_0_weight_3" index="111" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_weight_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_weight_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_0_bias_3" index="112" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_bias_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_bias_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_0_filter_3" index="113" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_0_filter_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_0_filter_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_weight_3" index="114" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_weight_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_weight_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_bias_3" index="115" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_bias_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_bias_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_mean_3" index="116" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_mean_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_mean_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_var_3" index="117" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_var_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_var_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_0_weight_3" index="118" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_0_weight_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_0_weight_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_0_3" index="119" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_0_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_0_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_0_3" index="120" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_0_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_0_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_0_3" index="121" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_0_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_0_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_0_3" index="122" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_0_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_0_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_0_3" index="123" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_0_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_0_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_0_3" index="124" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_0_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_0_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="result_30" index="125" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="result_30_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="result_30_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterNorm_3" index="126" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterNorm_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterNorm_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_mean_3" index="127" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_mean_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_mean_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_var_3" index="128" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_var_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_var_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_weight_3" index="129" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_weight_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_weight_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_bias_3" index="130" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_bias_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_bias_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeX_3" index="131" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterConv1_3" index="132" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel1_3" index="133" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="kernel1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="kernel1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias1_3" index="134" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_q_3" index="135" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in_q_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_q_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_k_3" index="136" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in_k_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_k_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterQKMultiplication_3" index="137" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKMultiplication_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKMultiplication_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterSoftmax_3" index="138" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterSoftmax_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterSoftmax_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeX2_3" index="139" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX2_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX2_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterQKXMultiplication_3" index="140" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKXMultiplication_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKXMultiplication_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeQKX_3" index="141" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeQKX_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeQKX_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterConv2_3" index="142" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv2_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv2_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel2_3" index="143" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="kernel2_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="kernel2_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias2_3" index="144" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias2_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias2_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterAct2_3" index="145" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterAct2_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterAct2_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_out_3" index="146" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_out_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_out_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_result_3" index="147" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_result_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_result_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_1_filter_3" index="148" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_filter_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_filter_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_weight_3" index="149" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_weight_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_weight_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_bias_3" index="150" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_bias_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_bias_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_mean_3" index="151" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_mean_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_mean_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_var_3" index="152" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_var_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_var_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_1_weight_3" index="153" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_weight_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_weight_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_1_3" index="154" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_1_3" index="155" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_1_3" index="156" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_1_3" index="157" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_skip_1_3" index="158" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_skip_1_3" index="159" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_0_weight_4" index="160" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_weight_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_weight_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_0_bias_4" index="161" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_bias_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm_0_bias_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_0_weight_4" index="162" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_weight_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_weight_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v_conv_0_bias_4" index="163" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_bias_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v_conv_0_bias_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_0_filter_4" index="164" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_0_filter_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_0_filter_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_weight_4" index="165" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_weight_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_weight_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_bias_4" index="166" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_bias_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_bias_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_mean_4" index="167" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_mean_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_mean_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_0_var_4" index="168" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_var_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_0_var_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_0_weight_4" index="169" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_0_weight_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_0_weight_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_norm_0_4" index="170" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_0_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_norm_0_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_conv_0_4" index="171" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_0_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_conv_0_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_v_act_0_4" index="172" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_0_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_v_act_0_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_0_4" index="173" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_0_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_0_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_0_4" index="174" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_0_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_0_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_0_4" index="175" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_0_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_0_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="result_40" index="176" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="result_40_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="result_40_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterNorm_4" index="177" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterNorm_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterNorm_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_mean_4" index="178" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_mean_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_mean_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_var_4" index="179" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_var_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_var_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_weight_4" index="180" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_weight_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_weight_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm1_bias_4" index="181" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_bias_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="norm1_bias_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeX_4" index="182" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterConv1_4" index="183" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel1_4" index="184" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="kernel1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="kernel1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias1_4" index="185" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_q_4" index="186" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in_q_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_q_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_k_4" index="187" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="in_k_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_k_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterQKMultiplication_4" index="188" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKMultiplication_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKMultiplication_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterSoftmax_4" index="189" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterSoftmax_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterSoftmax_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeX2_4" index="190" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX2_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeX2_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterQKXMultiplication_4" index="191" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKXMultiplication_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterQKXMultiplication_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterRearrangeQKX_4" index="192" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeQKX_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterRearrangeQKX_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterConv2_4" index="193" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv2_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterConv2_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel2_4" index="194" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="kernel2_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="kernel2_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias2_4" index="195" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias2_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias2_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="afterAct2_4" index="196" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="afterAct2_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="afterAct2_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_out_4" index="197" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_out_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_out_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer_result_4" index="198" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_result_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="buffer_result_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_conv_1_filter_4" index="199" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_filter_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_conv_1_filter_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_weight_4" index="200" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_weight_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_weight_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_bias_4" index="201" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_bias_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_bias_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_mean_4" index="202" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_mean_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_mean_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw_norm_1_var_4" index="203" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_var_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dw_norm_1_var_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="proj_1_weight_4" index="204" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_weight_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="proj_1_weight_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_conv_1_4" index="205" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_conv_1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_norm_1_4" index="206" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_norm_1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_act_1_4" index="207" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_act_1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_proj_1_4" index="208" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_proj_1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_dw_skip_1_4" index="209" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_dw_skip_1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_skip_1_4" index="210" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_skip_1_4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_linear_norm" index="211" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_linear_norm_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_linear_norm_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_norm_mean" index="212" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_mean_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_mean_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_norm_var" index="213" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_var_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_var_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_norm_weight" index="214" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_norm_bias" index="215" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="linear_norm_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_linear_reduce" index="216" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_linear_reduce_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_linear_reduce_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_weight" index="217" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="linear_weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="linear_weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_bias" index="218" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="linear_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="linear_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y_out" index="219" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Y_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Y_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="12" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="X_data_1" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 31 to 0 of X_data"/>
                    </fields>
                </register>
                <register offset="0x14" name="X_data_2" access="W" description="Data signal of X_data" range="32">
                    <fields>
                        <field offset="0" width="32" name="X_data" access="W" description="Bit 63 to 32 of X_data"/>
                    </fields>
                </register>
                <register offset="0x1c" name="msp_conv_weight_1" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 31 to 0 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x20" name="msp_conv_weight_2" access="W" description="Data signal of msp_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_weight" access="W" description="Bit 63 to 32 of msp_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x28" name="msp_conv_bias_1" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 31 to 0 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="msp_conv_bias_2" access="W" description="Data signal of msp_conv_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_conv_bias" access="W" description="Bit 63 to 32 of msp_conv_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="msp_norm_weight_1" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 31 to 0 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x38" name="msp_norm_weight_2" access="W" description="Data signal of msp_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_weight" access="W" description="Bit 63 to 32 of msp_norm_weight"/>
                    </fields>
                </register>
                <register offset="0x40" name="msp_norm_bias_1" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 31 to 0 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x44" name="msp_norm_bias_2" access="W" description="Data signal of msp_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_bias" access="W" description="Bit 63 to 32 of msp_norm_bias"/>
                    </fields>
                </register>
                <register offset="0x4c" name="msp_norm_running_mean_1" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 31 to 0 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x50" name="msp_norm_running_mean_2" access="W" description="Data signal of msp_norm_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_mean" access="W" description="Bit 63 to 32 of msp_norm_running_mean"/>
                    </fields>
                </register>
                <register offset="0x58" name="msp_norm_running_var_1" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 31 to 0 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x5c" name="msp_norm_running_var_2" access="W" description="Data signal of msp_norm_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="msp_norm_running_var" access="W" description="Bit 63 to 32 of msp_norm_running_var"/>
                    </fields>
                </register>
                <register offset="0x64" name="dw_conv_weight_1" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 31 to 0 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x68" name="dw_conv_weight_2" access="W" description="Data signal of dw_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_weight" access="W" description="Bit 63 to 32 of dw_conv_weight"/>
                    </fields>
                </register>
                <register offset="0x70" name="dw_norm_gamma_1" access="W" description="Data signal of dw_norm_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_gamma" access="W" description="Bit 31 to 0 of dw_norm_gamma"/>
                    </fields>
                </register>
                <register offset="0x74" name="dw_norm_gamma_2" access="W" description="Data signal of dw_norm_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_gamma" access="W" description="Bit 63 to 32 of dw_norm_gamma"/>
                    </fields>
                </register>
                <register offset="0x7c" name="dw_norm_beta_1" access="W" description="Data signal of dw_norm_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_beta" access="W" description="Bit 31 to 0 of dw_norm_beta"/>
                    </fields>
                </register>
                <register offset="0x80" name="dw_norm_beta_2" access="W" description="Data signal of dw_norm_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_beta" access="W" description="Bit 63 to 32 of dw_norm_beta"/>
                    </fields>
                </register>
                <register offset="0x88" name="dw_norm_mean_1" access="W" description="Data signal of dw_norm_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_mean" access="W" description="Bit 31 to 0 of dw_norm_mean"/>
                    </fields>
                </register>
                <register offset="0x8c" name="dw_norm_mean_2" access="W" description="Data signal of dw_norm_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_mean" access="W" description="Bit 63 to 32 of dw_norm_mean"/>
                    </fields>
                </register>
                <register offset="0x94" name="dw_norm_var_1" access="W" description="Data signal of dw_norm_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_var" access="W" description="Bit 31 to 0 of dw_norm_var"/>
                    </fields>
                </register>
                <register offset="0x98" name="dw_norm_var_2" access="W" description="Data signal of dw_norm_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_var" access="W" description="Bit 63 to 32 of dw_norm_var"/>
                    </fields>
                </register>
                <register offset="0xa0" name="se_conv_reduce_weight_1" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 31 to 0 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xa4" name="se_conv_reduce_weight_2" access="W" description="Data signal of se_conv_reduce_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_weight" access="W" description="Bit 63 to 32 of se_conv_reduce_weight"/>
                    </fields>
                </register>
                <register offset="0xac" name="se_conv_reduce_bias_1" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 31 to 0 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb0" name="se_conv_reduce_bias_2" access="W" description="Data signal of se_conv_reduce_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_reduce_bias" access="W" description="Bit 63 to 32 of se_conv_reduce_bias"/>
                    </fields>
                </register>
                <register offset="0xb8" name="se_conv_expand_weight_1" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 31 to 0 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xbc" name="se_conv_expand_weight_2" access="W" description="Data signal of se_conv_expand_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_weight" access="W" description="Bit 63 to 32 of se_conv_expand_weight"/>
                    </fields>
                </register>
                <register offset="0xc4" name="se_conv_expand_bias_1" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 31 to 0 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xc8" name="se_conv_expand_bias_2" access="W" description="Data signal of se_conv_expand_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="se_conv_expand_bias" access="W" description="Bit 63 to 32 of se_conv_expand_bias"/>
                    </fields>
                </register>
                <register offset="0xd0" name="proj_conv_weight_1" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 31 to 0 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xd4" name="proj_conv_weight_2" access="W" description="Data signal of proj_conv_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_conv_weight" access="W" description="Bit 63 to 32 of proj_conv_weight"/>
                    </fields>
                </register>
                <register offset="0xdc" name="norm_1_1_weight_1" access="W" description="Data signal of norm_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_weight" access="W" description="Bit 31 to 0 of norm_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0xe0" name="norm_1_1_weight_2" access="W" description="Data signal of norm_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_weight" access="W" description="Bit 63 to 32 of norm_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0xe8" name="norm_1_1_bias_1" access="W" description="Data signal of norm_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_bias" access="W" description="Bit 31 to 0 of norm_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0xec" name="norm_1_1_bias_2" access="W" description="Data signal of norm_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_bias" access="W" description="Bit 63 to 32 of norm_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0xf4" name="norm_1_1_running_mean_1" access="W" description="Data signal of norm_1_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_mean" access="W" description="Bit 31 to 0 of norm_1_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0xf8" name="norm_1_1_running_mean_2" access="W" description="Data signal of norm_1_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_mean" access="W" description="Bit 63 to 32 of norm_1_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x100" name="norm_1_1_running_var_1" access="W" description="Data signal of norm_1_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_var" access="W" description="Bit 31 to 0 of norm_1_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x104" name="norm_1_1_running_var_2" access="W" description="Data signal of norm_1_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_1_running_var" access="W" description="Bit 63 to 32 of norm_1_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x10c" name="v_conv_1_1_weight_1" access="W" description="Data signal of v_conv_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_weight" access="W" description="Bit 31 to 0 of v_conv_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x110" name="v_conv_1_1_weight_2" access="W" description="Data signal of v_conv_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_weight" access="W" description="Bit 63 to 32 of v_conv_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x118" name="v_conv_1_1_bias_1" access="W" description="Data signal of v_conv_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_bias" access="W" description="Bit 31 to 0 of v_conv_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0x11c" name="v_conv_1_1_bias_2" access="W" description="Data signal of v_conv_1_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_1_bias" access="W" description="Bit 63 to 32 of v_conv_1_1_bias"/>
                    </fields>
                </register>
                <register offset="0x124" name="dw_conv_1_1_filter_1" access="W" description="Data signal of dw_conv_1_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_1_filter" access="W" description="Bit 31 to 0 of dw_conv_1_1_filter"/>
                    </fields>
                </register>
                <register offset="0x128" name="dw_conv_1_1_filter_2" access="W" description="Data signal of dw_conv_1_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_1_filter" access="W" description="Bit 63 to 32 of dw_conv_1_1_filter"/>
                    </fields>
                </register>
                <register offset="0x130" name="dw_norm_1_1_gamma_1" access="W" description="Data signal of dw_norm_1_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_gamma" access="W" description="Bit 31 to 0 of dw_norm_1_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x134" name="dw_norm_1_1_gamma_2" access="W" description="Data signal of dw_norm_1_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_gamma" access="W" description="Bit 63 to 32 of dw_norm_1_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x13c" name="dw_norm_1_1_beta_1" access="W" description="Data signal of dw_norm_1_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_beta" access="W" description="Bit 31 to 0 of dw_norm_1_1_beta"/>
                    </fields>
                </register>
                <register offset="0x140" name="dw_norm_1_1_beta_2" access="W" description="Data signal of dw_norm_1_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_beta" access="W" description="Bit 63 to 32 of dw_norm_1_1_beta"/>
                    </fields>
                </register>
                <register offset="0x148" name="dw_norm_1_1_mean_1" access="W" description="Data signal of dw_norm_1_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_mean" access="W" description="Bit 31 to 0 of dw_norm_1_1_mean"/>
                    </fields>
                </register>
                <register offset="0x14c" name="dw_norm_1_1_mean_2" access="W" description="Data signal of dw_norm_1_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_mean" access="W" description="Bit 63 to 32 of dw_norm_1_1_mean"/>
                    </fields>
                </register>
                <register offset="0x154" name="dw_norm_1_1_var_1" access="W" description="Data signal of dw_norm_1_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_var" access="W" description="Bit 31 to 0 of dw_norm_1_1_var"/>
                    </fields>
                </register>
                <register offset="0x158" name="dw_norm_1_1_var_2" access="W" description="Data signal of dw_norm_1_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_1_var" access="W" description="Bit 63 to 32 of dw_norm_1_1_var"/>
                    </fields>
                </register>
                <register offset="0x160" name="proj_1_1_weight_1" access="W" description="Data signal of proj_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_1_weight" access="W" description="Bit 31 to 0 of proj_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x164" name="proj_1_1_weight_2" access="W" description="Data signal of proj_1_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_1_weight" access="W" description="Bit 63 to 32 of proj_1_1_weight"/>
                    </fields>
                </register>
                <register offset="0x16c" name="norm_1_2_weight_1" access="W" description="Data signal of norm_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_weight" access="W" description="Bit 31 to 0 of norm_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x170" name="norm_1_2_weight_2" access="W" description="Data signal of norm_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_weight" access="W" description="Bit 63 to 32 of norm_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x178" name="norm_1_2_bias_1" access="W" description="Data signal of norm_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_bias" access="W" description="Bit 31 to 0 of norm_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x17c" name="norm_1_2_bias_2" access="W" description="Data signal of norm_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_bias" access="W" description="Bit 63 to 32 of norm_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x184" name="norm_1_2_running_mean_1" access="W" description="Data signal of norm_1_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_mean" access="W" description="Bit 31 to 0 of norm_1_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x188" name="norm_1_2_running_mean_2" access="W" description="Data signal of norm_1_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_mean" access="W" description="Bit 63 to 32 of norm_1_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x190" name="norm_1_2_running_var_1" access="W" description="Data signal of norm_1_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_var" access="W" description="Bit 31 to 0 of norm_1_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x194" name="norm_1_2_running_var_2" access="W" description="Data signal of norm_1_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_1_2_running_var" access="W" description="Bit 63 to 32 of norm_1_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x19c" name="v_conv_1_2_weight_1" access="W" description="Data signal of v_conv_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_weight" access="W" description="Bit 31 to 0 of v_conv_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1a0" name="v_conv_1_2_weight_2" access="W" description="Data signal of v_conv_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_weight" access="W" description="Bit 63 to 32 of v_conv_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1a8" name="v_conv_1_2_bias_1" access="W" description="Data signal of v_conv_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_bias" access="W" description="Bit 31 to 0 of v_conv_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x1ac" name="v_conv_1_2_bias_2" access="W" description="Data signal of v_conv_1_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_1_2_bias" access="W" description="Bit 63 to 32 of v_conv_1_2_bias"/>
                    </fields>
                </register>
                <register offset="0x1b4" name="dw_conv_1_2_filter_1" access="W" description="Data signal of dw_conv_1_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_2_filter" access="W" description="Bit 31 to 0 of dw_conv_1_2_filter"/>
                    </fields>
                </register>
                <register offset="0x1b8" name="dw_conv_1_2_filter_2" access="W" description="Data signal of dw_conv_1_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_2_filter" access="W" description="Bit 63 to 32 of dw_conv_1_2_filter"/>
                    </fields>
                </register>
                <register offset="0x1c0" name="dw_norm_1_2_gamma_1" access="W" description="Data signal of dw_norm_1_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_gamma" access="W" description="Bit 31 to 0 of dw_norm_1_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x1c4" name="dw_norm_1_2_gamma_2" access="W" description="Data signal of dw_norm_1_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_gamma" access="W" description="Bit 63 to 32 of dw_norm_1_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x1cc" name="dw_norm_1_2_beta_1" access="W" description="Data signal of dw_norm_1_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_beta" access="W" description="Bit 31 to 0 of dw_norm_1_2_beta"/>
                    </fields>
                </register>
                <register offset="0x1d0" name="dw_norm_1_2_beta_2" access="W" description="Data signal of dw_norm_1_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_beta" access="W" description="Bit 63 to 32 of dw_norm_1_2_beta"/>
                    </fields>
                </register>
                <register offset="0x1d8" name="dw_norm_1_2_mean_1" access="W" description="Data signal of dw_norm_1_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_mean" access="W" description="Bit 31 to 0 of dw_norm_1_2_mean"/>
                    </fields>
                </register>
                <register offset="0x1dc" name="dw_norm_1_2_mean_2" access="W" description="Data signal of dw_norm_1_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_mean" access="W" description="Bit 63 to 32 of dw_norm_1_2_mean"/>
                    </fields>
                </register>
                <register offset="0x1e4" name="dw_norm_1_2_var_1" access="W" description="Data signal of dw_norm_1_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_var" access="W" description="Bit 31 to 0 of dw_norm_1_2_var"/>
                    </fields>
                </register>
                <register offset="0x1e8" name="dw_norm_1_2_var_2" access="W" description="Data signal of dw_norm_1_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_2_var" access="W" description="Bit 63 to 32 of dw_norm_1_2_var"/>
                    </fields>
                </register>
                <register offset="0x1f0" name="proj_1_2_weight_1" access="W" description="Data signal of proj_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_2_weight" access="W" description="Bit 31 to 0 of proj_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1f4" name="proj_1_2_weight_2" access="W" description="Data signal of proj_1_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_2_weight" access="W" description="Bit 63 to 32 of proj_1_2_weight"/>
                    </fields>
                </register>
                <register offset="0x1fc" name="norm_2_1_weight_1" access="W" description="Data signal of norm_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_weight" access="W" description="Bit 31 to 0 of norm_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x200" name="norm_2_1_weight_2" access="W" description="Data signal of norm_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_weight" access="W" description="Bit 63 to 32 of norm_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x208" name="norm_2_1_bias_1" access="W" description="Data signal of norm_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_bias" access="W" description="Bit 31 to 0 of norm_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x20c" name="norm_2_1_bias_2" access="W" description="Data signal of norm_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_bias" access="W" description="Bit 63 to 32 of norm_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x214" name="norm_2_1_running_mean_1" access="W" description="Data signal of norm_2_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_mean" access="W" description="Bit 31 to 0 of norm_2_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x218" name="norm_2_1_running_mean_2" access="W" description="Data signal of norm_2_1_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_mean" access="W" description="Bit 63 to 32 of norm_2_1_running_mean"/>
                    </fields>
                </register>
                <register offset="0x220" name="norm_2_1_running_var_1" access="W" description="Data signal of norm_2_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_var" access="W" description="Bit 31 to 0 of norm_2_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x224" name="norm_2_1_running_var_2" access="W" description="Data signal of norm_2_1_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_1_running_var" access="W" description="Bit 63 to 32 of norm_2_1_running_var"/>
                    </fields>
                </register>
                <register offset="0x22c" name="v_conv_2_1_weight_1" access="W" description="Data signal of v_conv_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_weight" access="W" description="Bit 31 to 0 of v_conv_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x230" name="v_conv_2_1_weight_2" access="W" description="Data signal of v_conv_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_weight" access="W" description="Bit 63 to 32 of v_conv_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x238" name="v_conv_2_1_bias_1" access="W" description="Data signal of v_conv_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_bias" access="W" description="Bit 31 to 0 of v_conv_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x23c" name="v_conv_2_1_bias_2" access="W" description="Data signal of v_conv_2_1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_1_bias" access="W" description="Bit 63 to 32 of v_conv_2_1_bias"/>
                    </fields>
                </register>
                <register offset="0x244" name="dw_conv_2_1_filter_1" access="W" description="Data signal of dw_conv_2_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_1_filter" access="W" description="Bit 31 to 0 of dw_conv_2_1_filter"/>
                    </fields>
                </register>
                <register offset="0x248" name="dw_conv_2_1_filter_2" access="W" description="Data signal of dw_conv_2_1_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_1_filter" access="W" description="Bit 63 to 32 of dw_conv_2_1_filter"/>
                    </fields>
                </register>
                <register offset="0x250" name="dw_norm_2_1_gamma_1" access="W" description="Data signal of dw_norm_2_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_gamma" access="W" description="Bit 31 to 0 of dw_norm_2_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x254" name="dw_norm_2_1_gamma_2" access="W" description="Data signal of dw_norm_2_1_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_gamma" access="W" description="Bit 63 to 32 of dw_norm_2_1_gamma"/>
                    </fields>
                </register>
                <register offset="0x25c" name="dw_norm_2_1_beta_1" access="W" description="Data signal of dw_norm_2_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_beta" access="W" description="Bit 31 to 0 of dw_norm_2_1_beta"/>
                    </fields>
                </register>
                <register offset="0x260" name="dw_norm_2_1_beta_2" access="W" description="Data signal of dw_norm_2_1_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_beta" access="W" description="Bit 63 to 32 of dw_norm_2_1_beta"/>
                    </fields>
                </register>
                <register offset="0x268" name="dw_norm_2_1_mean_1" access="W" description="Data signal of dw_norm_2_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_mean" access="W" description="Bit 31 to 0 of dw_norm_2_1_mean"/>
                    </fields>
                </register>
                <register offset="0x26c" name="dw_norm_2_1_mean_2" access="W" description="Data signal of dw_norm_2_1_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_mean" access="W" description="Bit 63 to 32 of dw_norm_2_1_mean"/>
                    </fields>
                </register>
                <register offset="0x274" name="dw_norm_2_1_var_1" access="W" description="Data signal of dw_norm_2_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_var" access="W" description="Bit 31 to 0 of dw_norm_2_1_var"/>
                    </fields>
                </register>
                <register offset="0x278" name="dw_norm_2_1_var_2" access="W" description="Data signal of dw_norm_2_1_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_1_var" access="W" description="Bit 63 to 32 of dw_norm_2_1_var"/>
                    </fields>
                </register>
                <register offset="0x280" name="proj_2_1_weight_1" access="W" description="Data signal of proj_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_1_weight" access="W" description="Bit 31 to 0 of proj_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x284" name="proj_2_1_weight_2" access="W" description="Data signal of proj_2_1_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_1_weight" access="W" description="Bit 63 to 32 of proj_2_1_weight"/>
                    </fields>
                </register>
                <register offset="0x28c" name="norm_2_2_weight_1" access="W" description="Data signal of norm_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_weight" access="W" description="Bit 31 to 0 of norm_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x290" name="norm_2_2_weight_2" access="W" description="Data signal of norm_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_weight" access="W" description="Bit 63 to 32 of norm_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x298" name="norm_2_2_bias_1" access="W" description="Data signal of norm_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_bias" access="W" description="Bit 31 to 0 of norm_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x29c" name="norm_2_2_bias_2" access="W" description="Data signal of norm_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_bias" access="W" description="Bit 63 to 32 of norm_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x2a4" name="norm_2_2_running_mean_1" access="W" description="Data signal of norm_2_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_mean" access="W" description="Bit 31 to 0 of norm_2_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x2a8" name="norm_2_2_running_mean_2" access="W" description="Data signal of norm_2_2_running_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_mean" access="W" description="Bit 63 to 32 of norm_2_2_running_mean"/>
                    </fields>
                </register>
                <register offset="0x2b0" name="norm_2_2_running_var_1" access="W" description="Data signal of norm_2_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_var" access="W" description="Bit 31 to 0 of norm_2_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x2b4" name="norm_2_2_running_var_2" access="W" description="Data signal of norm_2_2_running_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_2_2_running_var" access="W" description="Bit 63 to 32 of norm_2_2_running_var"/>
                    </fields>
                </register>
                <register offset="0x2bc" name="v_conv_2_2_weight_1" access="W" description="Data signal of v_conv_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_weight" access="W" description="Bit 31 to 0 of v_conv_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x2c0" name="v_conv_2_2_weight_2" access="W" description="Data signal of v_conv_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_weight" access="W" description="Bit 63 to 32 of v_conv_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x2c8" name="v_conv_2_2_bias_1" access="W" description="Data signal of v_conv_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_bias" access="W" description="Bit 31 to 0 of v_conv_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x2cc" name="v_conv_2_2_bias_2" access="W" description="Data signal of v_conv_2_2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_2_2_bias" access="W" description="Bit 63 to 32 of v_conv_2_2_bias"/>
                    </fields>
                </register>
                <register offset="0x2d4" name="dw_conv_2_2_filter_1" access="W" description="Data signal of dw_conv_2_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_2_filter" access="W" description="Bit 31 to 0 of dw_conv_2_2_filter"/>
                    </fields>
                </register>
                <register offset="0x2d8" name="dw_conv_2_2_filter_2" access="W" description="Data signal of dw_conv_2_2_filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_2_2_filter" access="W" description="Bit 63 to 32 of dw_conv_2_2_filter"/>
                    </fields>
                </register>
                <register offset="0x2e0" name="dw_norm_2_2_gamma_1" access="W" description="Data signal of dw_norm_2_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_gamma" access="W" description="Bit 31 to 0 of dw_norm_2_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x2e4" name="dw_norm_2_2_gamma_2" access="W" description="Data signal of dw_norm_2_2_gamma" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_gamma" access="W" description="Bit 63 to 32 of dw_norm_2_2_gamma"/>
                    </fields>
                </register>
                <register offset="0x2ec" name="dw_norm_2_2_beta_1" access="W" description="Data signal of dw_norm_2_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_beta" access="W" description="Bit 31 to 0 of dw_norm_2_2_beta"/>
                    </fields>
                </register>
                <register offset="0x2f0" name="dw_norm_2_2_beta_2" access="W" description="Data signal of dw_norm_2_2_beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_beta" access="W" description="Bit 63 to 32 of dw_norm_2_2_beta"/>
                    </fields>
                </register>
                <register offset="0x2f8" name="dw_norm_2_2_mean_1" access="W" description="Data signal of dw_norm_2_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_mean" access="W" description="Bit 31 to 0 of dw_norm_2_2_mean"/>
                    </fields>
                </register>
                <register offset="0x2fc" name="dw_norm_2_2_mean_2" access="W" description="Data signal of dw_norm_2_2_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_mean" access="W" description="Bit 63 to 32 of dw_norm_2_2_mean"/>
                    </fields>
                </register>
                <register offset="0x304" name="dw_norm_2_2_var_1" access="W" description="Data signal of dw_norm_2_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_var" access="W" description="Bit 31 to 0 of dw_norm_2_2_var"/>
                    </fields>
                </register>
                <register offset="0x308" name="dw_norm_2_2_var_2" access="W" description="Data signal of dw_norm_2_2_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_2_2_var" access="W" description="Bit 63 to 32 of dw_norm_2_2_var"/>
                    </fields>
                </register>
                <register offset="0x310" name="proj_2_2_weight_1" access="W" description="Data signal of proj_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_2_weight" access="W" description="Bit 31 to 0 of proj_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x314" name="proj_2_2_weight_2" access="W" description="Data signal of proj_2_2_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_2_2_weight" access="W" description="Bit 63 to 32 of proj_2_2_weight"/>
                    </fields>
                </register>
                <register offset="0x31c" name="Y_msp_conv_1" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 31 to 0 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0x320" name="Y_msp_conv_2" access="W" description="Data signal of Y_msp_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_conv" access="W" description="Bit 63 to 32 of Y_msp_conv"/>
                    </fields>
                </register>
                <register offset="0x328" name="Y_msp_norm_1" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 31 to 0 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0x32c" name="Y_msp_norm_2" access="W" description="Data signal of Y_msp_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_msp_norm" access="W" description="Bit 63 to 32 of Y_msp_norm"/>
                    </fields>
                </register>
                <register offset="0x334" name="Y_dw_conv_1" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 31 to 0 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0x338" name="Y_dw_conv_2" access="W" description="Data signal of Y_dw_conv" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv" access="W" description="Bit 63 to 32 of Y_dw_conv"/>
                    </fields>
                </register>
                <register offset="0x340" name="Y_dw_norm_1" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 31 to 0 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x344" name="Y_dw_norm_2" access="W" description="Data signal of Y_dw_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm" access="W" description="Bit 63 to 32 of Y_dw_norm"/>
                    </fields>
                </register>
                <register offset="0x34c" name="Y_dw_act_1" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 31 to 0 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x350" name="Y_dw_act_2" access="W" description="Data signal of Y_dw_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act" access="W" description="Bit 63 to 32 of Y_dw_act"/>
                    </fields>
                </register>
                <register offset="0x358" name="Y_se_mean_1" access="W" description="Data signal of Y_se_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_mean" access="W" description="Bit 31 to 0 of Y_se_mean"/>
                    </fields>
                </register>
                <register offset="0x35c" name="Y_se_mean_2" access="W" description="Data signal of Y_se_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_mean" access="W" description="Bit 63 to 32 of Y_se_mean"/>
                    </fields>
                </register>
                <register offset="0x364" name="Y_se_reduce_1" access="W" description="Data signal of Y_se_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_reduce" access="W" description="Bit 31 to 0 of Y_se_reduce"/>
                    </fields>
                </register>
                <register offset="0x368" name="Y_se_reduce_2" access="W" description="Data signal of Y_se_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_reduce" access="W" description="Bit 63 to 32 of Y_se_reduce"/>
                    </fields>
                </register>
                <register offset="0x370" name="Y_se_act_1" access="W" description="Data signal of Y_se_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_act" access="W" description="Bit 31 to 0 of Y_se_act"/>
                    </fields>
                </register>
                <register offset="0x374" name="Y_se_act_2" access="W" description="Data signal of Y_se_act" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_act" access="W" description="Bit 63 to 32 of Y_se_act"/>
                    </fields>
                </register>
                <register offset="0x37c" name="Y_se_expand_1" access="W" description="Data signal of Y_se_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_expand" access="W" description="Bit 31 to 0 of Y_se_expand"/>
                    </fields>
                </register>
                <register offset="0x380" name="Y_se_expand_2" access="W" description="Data signal of Y_se_expand" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_expand" access="W" description="Bit 63 to 32 of Y_se_expand"/>
                    </fields>
                </register>
                <register offset="0x388" name="Y_se_sigmoid_1" access="W" description="Data signal of Y_se_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_sigmoid" access="W" description="Bit 31 to 0 of Y_se_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x38c" name="Y_se_sigmoid_2" access="W" description="Data signal of Y_se_sigmoid" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se_sigmoid" access="W" description="Bit 63 to 32 of Y_se_sigmoid"/>
                    </fields>
                </register>
                <register offset="0x394" name="Y_se_1" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 31 to 0 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x398" name="Y_se_2" access="W" description="Data signal of Y_se" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_se" access="W" description="Bit 63 to 32 of Y_se"/>
                    </fields>
                </register>
                <register offset="0x3a0" name="Y_proj_1" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 31 to 0 of Y_proj"/>
                    </fields>
                </register>
                <register offset="0x3a4" name="Y_proj_2" access="W" description="Data signal of Y_proj" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj" access="W" description="Bit 63 to 32 of Y_proj"/>
                    </fields>
                </register>
                <register offset="0x3ac" name="Y_norm_1_1_1" access="W" description="Data signal of Y_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_1" access="W" description="Bit 31 to 0 of Y_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3b0" name="Y_norm_1_1_2" access="W" description="Data signal of Y_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_1" access="W" description="Bit 63 to 32 of Y_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3b8" name="Y_v_conv_1_1_1" access="W" description="Data signal of Y_v_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_1" access="W" description="Bit 31 to 0 of Y_v_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3bc" name="Y_v_conv_1_1_2" access="W" description="Data signal of Y_v_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_1" access="W" description="Bit 63 to 32 of Y_v_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3c4" name="Y_v_act_1_1_1" access="W" description="Data signal of Y_v_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_1" access="W" description="Bit 31 to 0 of Y_v_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3c8" name="Y_v_act_1_1_2" access="W" description="Data signal of Y_v_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_1" access="W" description="Bit 63 to 32 of Y_v_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3d0" name="Y_dw_conv_1_1_1" access="W" description="Data signal of Y_dw_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_1" access="W" description="Bit 31 to 0 of Y_dw_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3d4" name="Y_dw_conv_1_1_2" access="W" description="Data signal of Y_dw_conv_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_1" access="W" description="Bit 63 to 32 of Y_dw_conv_1_1"/>
                    </fields>
                </register>
                <register offset="0x3dc" name="Y_dw_norm_1_1_1" access="W" description="Data signal of Y_dw_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_1" access="W" description="Bit 31 to 0 of Y_dw_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3e0" name="Y_dw_norm_1_1_2" access="W" description="Data signal of Y_dw_norm_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_1" access="W" description="Bit 63 to 32 of Y_dw_norm_1_1"/>
                    </fields>
                </register>
                <register offset="0x3e8" name="Y_dw_act_1_1_1" access="W" description="Data signal of Y_dw_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_1" access="W" description="Bit 31 to 0 of Y_dw_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3ec" name="Y_dw_act_1_1_2" access="W" description="Data signal of Y_dw_act_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_1" access="W" description="Bit 63 to 32 of Y_dw_act_1_1"/>
                    </fields>
                </register>
                <register offset="0x3f4" name="Y_proj_1_1_1" access="W" description="Data signal of Y_proj_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_1" access="W" description="Bit 31 to 0 of Y_proj_1_1"/>
                    </fields>
                </register>
                <register offset="0x3f8" name="Y_proj_1_1_2" access="W" description="Data signal of Y_proj_1_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_1" access="W" description="Bit 63 to 32 of Y_proj_1_1"/>
                    </fields>
                </register>
                <register offset="0x400" name="Y_norm_1_2_1" access="W" description="Data signal of Y_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_2" access="W" description="Bit 31 to 0 of Y_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x404" name="Y_norm_1_2_2" access="W" description="Data signal of Y_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_1_2" access="W" description="Bit 63 to 32 of Y_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x40c" name="Y_v_conv_1_2_1" access="W" description="Data signal of Y_v_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_2" access="W" description="Bit 31 to 0 of Y_v_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x410" name="Y_v_conv_1_2_2" access="W" description="Data signal of Y_v_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_1_2" access="W" description="Bit 63 to 32 of Y_v_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x418" name="Y_v_act_1_2_1" access="W" description="Data signal of Y_v_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_2" access="W" description="Bit 31 to 0 of Y_v_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x41c" name="Y_v_act_1_2_2" access="W" description="Data signal of Y_v_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_1_2" access="W" description="Bit 63 to 32 of Y_v_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x424" name="Y_dw_conv_1_2_1" access="W" description="Data signal of Y_dw_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_2" access="W" description="Bit 31 to 0 of Y_dw_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x428" name="Y_dw_conv_1_2_2" access="W" description="Data signal of Y_dw_conv_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_2" access="W" description="Bit 63 to 32 of Y_dw_conv_1_2"/>
                    </fields>
                </register>
                <register offset="0x430" name="Y_dw_norm_1_2_1" access="W" description="Data signal of Y_dw_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_2" access="W" description="Bit 31 to 0 of Y_dw_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x434" name="Y_dw_norm_1_2_2" access="W" description="Data signal of Y_dw_norm_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_2" access="W" description="Bit 63 to 32 of Y_dw_norm_1_2"/>
                    </fields>
                </register>
                <register offset="0x43c" name="Y_dw_act_1_2_1" access="W" description="Data signal of Y_dw_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_2" access="W" description="Bit 31 to 0 of Y_dw_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x440" name="Y_dw_act_1_2_2" access="W" description="Data signal of Y_dw_act_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_2" access="W" description="Bit 63 to 32 of Y_dw_act_1_2"/>
                    </fields>
                </register>
                <register offset="0x448" name="Y_proj_1_2_1" access="W" description="Data signal of Y_proj_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_2" access="W" description="Bit 31 to 0 of Y_proj_1_2"/>
                    </fields>
                </register>
                <register offset="0x44c" name="Y_proj_1_2_2" access="W" description="Data signal of Y_proj_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_2" access="W" description="Bit 63 to 32 of Y_proj_1_2"/>
                    </fields>
                </register>
                <register offset="0x454" name="Y_dw_skip_1_2_1" access="W" description="Data signal of Y_dw_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_2" access="W" description="Bit 31 to 0 of Y_dw_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x458" name="Y_dw_skip_1_2_2" access="W" description="Data signal of Y_dw_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_2" access="W" description="Bit 63 to 32 of Y_dw_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x460" name="Y_skip_1_2_1" access="W" description="Data signal of Y_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_2" access="W" description="Bit 31 to 0 of Y_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x464" name="Y_skip_1_2_2" access="W" description="Data signal of Y_skip_1_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_2" access="W" description="Bit 63 to 32 of Y_skip_1_2"/>
                    </fields>
                </register>
                <register offset="0x46c" name="Y_norm_2_1_1" access="W" description="Data signal of Y_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_1" access="W" description="Bit 31 to 0 of Y_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x470" name="Y_norm_2_1_2" access="W" description="Data signal of Y_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_1" access="W" description="Bit 63 to 32 of Y_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x478" name="Y_v_conv_2_1_1" access="W" description="Data signal of Y_v_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_1" access="W" description="Bit 31 to 0 of Y_v_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x47c" name="Y_v_conv_2_1_2" access="W" description="Data signal of Y_v_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_1" access="W" description="Bit 63 to 32 of Y_v_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x484" name="Y_v_act_2_1_1" access="W" description="Data signal of Y_v_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_1" access="W" description="Bit 31 to 0 of Y_v_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x488" name="Y_v_act_2_1_2" access="W" description="Data signal of Y_v_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_1" access="W" description="Bit 63 to 32 of Y_v_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x490" name="Y_dw_conv_2_1_1" access="W" description="Data signal of Y_dw_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_1" access="W" description="Bit 31 to 0 of Y_dw_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x494" name="Y_dw_conv_2_1_2" access="W" description="Data signal of Y_dw_conv_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_1" access="W" description="Bit 63 to 32 of Y_dw_conv_2_1"/>
                    </fields>
                </register>
                <register offset="0x49c" name="Y_dw_norm_2_1_1" access="W" description="Data signal of Y_dw_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_1" access="W" description="Bit 31 to 0 of Y_dw_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x4a0" name="Y_dw_norm_2_1_2" access="W" description="Data signal of Y_dw_norm_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_1" access="W" description="Bit 63 to 32 of Y_dw_norm_2_1"/>
                    </fields>
                </register>
                <register offset="0x4a8" name="Y_dw_act_2_1_1" access="W" description="Data signal of Y_dw_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_1" access="W" description="Bit 31 to 0 of Y_dw_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x4ac" name="Y_dw_act_2_1_2" access="W" description="Data signal of Y_dw_act_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_1" access="W" description="Bit 63 to 32 of Y_dw_act_2_1"/>
                    </fields>
                </register>
                <register offset="0x4b4" name="Y_proj_2_1_1" access="W" description="Data signal of Y_proj_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_1" access="W" description="Bit 31 to 0 of Y_proj_2_1"/>
                    </fields>
                </register>
                <register offset="0x4b8" name="Y_proj_2_1_2" access="W" description="Data signal of Y_proj_2_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_1" access="W" description="Bit 63 to 32 of Y_proj_2_1"/>
                    </fields>
                </register>
                <register offset="0x4c0" name="Y_norm_2_2_1" access="W" description="Data signal of Y_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_2" access="W" description="Bit 31 to 0 of Y_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4c4" name="Y_norm_2_2_2" access="W" description="Data signal of Y_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_2_2" access="W" description="Bit 63 to 32 of Y_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4cc" name="Y_v_conv_2_2_1" access="W" description="Data signal of Y_v_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_2" access="W" description="Bit 31 to 0 of Y_v_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4d0" name="Y_v_conv_2_2_2" access="W" description="Data signal of Y_v_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_2_2" access="W" description="Bit 63 to 32 of Y_v_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4d8" name="Y_v_act_2_2_1" access="W" description="Data signal of Y_v_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_2" access="W" description="Bit 31 to 0 of Y_v_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x4dc" name="Y_v_act_2_2_2" access="W" description="Data signal of Y_v_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_2_2" access="W" description="Bit 63 to 32 of Y_v_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x4e4" name="Y_dw_conv_2_2_1" access="W" description="Data signal of Y_dw_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_2" access="W" description="Bit 31 to 0 of Y_dw_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4e8" name="Y_dw_conv_2_2_2" access="W" description="Data signal of Y_dw_conv_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_2_2" access="W" description="Bit 63 to 32 of Y_dw_conv_2_2"/>
                    </fields>
                </register>
                <register offset="0x4f0" name="Y_dw_norm_2_2_1" access="W" description="Data signal of Y_dw_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_2" access="W" description="Bit 31 to 0 of Y_dw_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4f4" name="Y_dw_norm_2_2_2" access="W" description="Data signal of Y_dw_norm_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_2_2" access="W" description="Bit 63 to 32 of Y_dw_norm_2_2"/>
                    </fields>
                </register>
                <register offset="0x4fc" name="Y_dw_act_2_2_1" access="W" description="Data signal of Y_dw_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_2" access="W" description="Bit 31 to 0 of Y_dw_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x500" name="Y_dw_act_2_2_2" access="W" description="Data signal of Y_dw_act_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_2_2" access="W" description="Bit 63 to 32 of Y_dw_act_2_2"/>
                    </fields>
                </register>
                <register offset="0x508" name="Y_proj_2_2_1" access="W" description="Data signal of Y_proj_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_2" access="W" description="Bit 31 to 0 of Y_proj_2_2"/>
                    </fields>
                </register>
                <register offset="0x50c" name="Y_proj_2_2_2" access="W" description="Data signal of Y_proj_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_2_2" access="W" description="Bit 63 to 32 of Y_proj_2_2"/>
                    </fields>
                </register>
                <register offset="0x514" name="Y_dw_skip_2_2_1" access="W" description="Data signal of Y_dw_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_2_2" access="W" description="Bit 31 to 0 of Y_dw_skip_2_2"/>
                    </fields>
                </register>
                <register offset="0x518" name="Y_dw_skip_2_2_2" access="W" description="Data signal of Y_dw_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_2_2" access="W" description="Bit 63 to 32 of Y_dw_skip_2_2"/>
                    </fields>
                </register>
                <register offset="0x520" name="Y_skip_2_2_1" access="W" description="Data signal of Y_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_2_2" access="W" description="Bit 31 to 0 of Y_skip_2_2"/>
                    </fields>
                </register>
                <register offset="0x524" name="Y_skip_2_2_2" access="W" description="Data signal of Y_skip_2_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_2_2" access="W" description="Bit 63 to 32 of Y_skip_2_2"/>
                    </fields>
                </register>
                <register offset="0x52c" name="norm_0_weight_3_1" access="W" description="Data signal of norm_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_weight_3" access="W" description="Bit 31 to 0 of norm_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x530" name="norm_0_weight_3_2" access="W" description="Data signal of norm_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_weight_3" access="W" description="Bit 63 to 32 of norm_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x538" name="norm_0_bias_3_1" access="W" description="Data signal of norm_0_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_bias_3" access="W" description="Bit 31 to 0 of norm_0_bias_3"/>
                    </fields>
                </register>
                <register offset="0x53c" name="norm_0_bias_3_2" access="W" description="Data signal of norm_0_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_bias_3" access="W" description="Bit 63 to 32 of norm_0_bias_3"/>
                    </fields>
                </register>
                <register offset="0x544" name="v_conv_0_weight_3_1" access="W" description="Data signal of v_conv_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_weight_3" access="W" description="Bit 31 to 0 of v_conv_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x548" name="v_conv_0_weight_3_2" access="W" description="Data signal of v_conv_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_weight_3" access="W" description="Bit 63 to 32 of v_conv_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x550" name="v_conv_0_bias_3_1" access="W" description="Data signal of v_conv_0_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_bias_3" access="W" description="Bit 31 to 0 of v_conv_0_bias_3"/>
                    </fields>
                </register>
                <register offset="0x554" name="v_conv_0_bias_3_2" access="W" description="Data signal of v_conv_0_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_bias_3" access="W" description="Bit 63 to 32 of v_conv_0_bias_3"/>
                    </fields>
                </register>
                <register offset="0x55c" name="dw_conv_0_filter_3_1" access="W" description="Data signal of dw_conv_0_filter_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_0_filter_3" access="W" description="Bit 31 to 0 of dw_conv_0_filter_3"/>
                    </fields>
                </register>
                <register offset="0x560" name="dw_conv_0_filter_3_2" access="W" description="Data signal of dw_conv_0_filter_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_0_filter_3" access="W" description="Bit 63 to 32 of dw_conv_0_filter_3"/>
                    </fields>
                </register>
                <register offset="0x568" name="dw_norm_0_weight_3_1" access="W" description="Data signal of dw_norm_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_weight_3" access="W" description="Bit 31 to 0 of dw_norm_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x56c" name="dw_norm_0_weight_3_2" access="W" description="Data signal of dw_norm_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_weight_3" access="W" description="Bit 63 to 32 of dw_norm_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x574" name="dw_norm_0_bias_3_1" access="W" description="Data signal of dw_norm_0_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_bias_3" access="W" description="Bit 31 to 0 of dw_norm_0_bias_3"/>
                    </fields>
                </register>
                <register offset="0x578" name="dw_norm_0_bias_3_2" access="W" description="Data signal of dw_norm_0_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_bias_3" access="W" description="Bit 63 to 32 of dw_norm_0_bias_3"/>
                    </fields>
                </register>
                <register offset="0x580" name="dw_norm_0_mean_3_1" access="W" description="Data signal of dw_norm_0_mean_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_mean_3" access="W" description="Bit 31 to 0 of dw_norm_0_mean_3"/>
                    </fields>
                </register>
                <register offset="0x584" name="dw_norm_0_mean_3_2" access="W" description="Data signal of dw_norm_0_mean_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_mean_3" access="W" description="Bit 63 to 32 of dw_norm_0_mean_3"/>
                    </fields>
                </register>
                <register offset="0x58c" name="dw_norm_0_var_3_1" access="W" description="Data signal of dw_norm_0_var_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_var_3" access="W" description="Bit 31 to 0 of dw_norm_0_var_3"/>
                    </fields>
                </register>
                <register offset="0x590" name="dw_norm_0_var_3_2" access="W" description="Data signal of dw_norm_0_var_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_var_3" access="W" description="Bit 63 to 32 of dw_norm_0_var_3"/>
                    </fields>
                </register>
                <register offset="0x598" name="proj_0_weight_3_1" access="W" description="Data signal of proj_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_0_weight_3" access="W" description="Bit 31 to 0 of proj_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x59c" name="proj_0_weight_3_2" access="W" description="Data signal of proj_0_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_0_weight_3" access="W" description="Bit 63 to 32 of proj_0_weight_3"/>
                    </fields>
                </register>
                <register offset="0x5a4" name="Y_norm_0_3_1" access="W" description="Data signal of Y_norm_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_0_3" access="W" description="Bit 31 to 0 of Y_norm_0_3"/>
                    </fields>
                </register>
                <register offset="0x5a8" name="Y_norm_0_3_2" access="W" description="Data signal of Y_norm_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_0_3" access="W" description="Bit 63 to 32 of Y_norm_0_3"/>
                    </fields>
                </register>
                <register offset="0x5b0" name="Y_v_conv_0_3_1" access="W" description="Data signal of Y_v_conv_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_0_3" access="W" description="Bit 31 to 0 of Y_v_conv_0_3"/>
                    </fields>
                </register>
                <register offset="0x5b4" name="Y_v_conv_0_3_2" access="W" description="Data signal of Y_v_conv_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_0_3" access="W" description="Bit 63 to 32 of Y_v_conv_0_3"/>
                    </fields>
                </register>
                <register offset="0x5bc" name="Y_v_act_0_3_1" access="W" description="Data signal of Y_v_act_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_0_3" access="W" description="Bit 31 to 0 of Y_v_act_0_3"/>
                    </fields>
                </register>
                <register offset="0x5c0" name="Y_v_act_0_3_2" access="W" description="Data signal of Y_v_act_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_0_3" access="W" description="Bit 63 to 32 of Y_v_act_0_3"/>
                    </fields>
                </register>
                <register offset="0x5c8" name="Y_dw_conv_0_3_1" access="W" description="Data signal of Y_dw_conv_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_0_3" access="W" description="Bit 31 to 0 of Y_dw_conv_0_3"/>
                    </fields>
                </register>
                <register offset="0x5cc" name="Y_dw_conv_0_3_2" access="W" description="Data signal of Y_dw_conv_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_0_3" access="W" description="Bit 63 to 32 of Y_dw_conv_0_3"/>
                    </fields>
                </register>
                <register offset="0x5d4" name="Y_dw_norm_0_3_1" access="W" description="Data signal of Y_dw_norm_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_0_3" access="W" description="Bit 31 to 0 of Y_dw_norm_0_3"/>
                    </fields>
                </register>
                <register offset="0x5d8" name="Y_dw_norm_0_3_2" access="W" description="Data signal of Y_dw_norm_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_0_3" access="W" description="Bit 63 to 32 of Y_dw_norm_0_3"/>
                    </fields>
                </register>
                <register offset="0x5e0" name="Y_dw_act_0_3_1" access="W" description="Data signal of Y_dw_act_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_0_3" access="W" description="Bit 31 to 0 of Y_dw_act_0_3"/>
                    </fields>
                </register>
                <register offset="0x5e4" name="Y_dw_act_0_3_2" access="W" description="Data signal of Y_dw_act_0_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_0_3" access="W" description="Bit 63 to 32 of Y_dw_act_0_3"/>
                    </fields>
                </register>
                <register offset="0x5ec" name="result_30_1" access="W" description="Data signal of result_30" range="32">
                    <fields>
                        <field offset="0" width="32" name="result_30" access="W" description="Bit 31 to 0 of result_30"/>
                    </fields>
                </register>
                <register offset="0x5f0" name="result_30_2" access="W" description="Data signal of result_30" range="32">
                    <fields>
                        <field offset="0" width="32" name="result_30" access="W" description="Bit 63 to 32 of result_30"/>
                    </fields>
                </register>
                <register offset="0x5f8" name="afterNorm_3_1" access="W" description="Data signal of afterNorm_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterNorm_3" access="W" description="Bit 31 to 0 of afterNorm_3"/>
                    </fields>
                </register>
                <register offset="0x5fc" name="afterNorm_3_2" access="W" description="Data signal of afterNorm_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterNorm_3" access="W" description="Bit 63 to 32 of afterNorm_3"/>
                    </fields>
                </register>
                <register offset="0x604" name="norm1_mean_3_1" access="W" description="Data signal of norm1_mean_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_mean_3" access="W" description="Bit 31 to 0 of norm1_mean_3"/>
                    </fields>
                </register>
                <register offset="0x608" name="norm1_mean_3_2" access="W" description="Data signal of norm1_mean_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_mean_3" access="W" description="Bit 63 to 32 of norm1_mean_3"/>
                    </fields>
                </register>
                <register offset="0x610" name="norm1_var_3_1" access="W" description="Data signal of norm1_var_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_var_3" access="W" description="Bit 31 to 0 of norm1_var_3"/>
                    </fields>
                </register>
                <register offset="0x614" name="norm1_var_3_2" access="W" description="Data signal of norm1_var_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_var_3" access="W" description="Bit 63 to 32 of norm1_var_3"/>
                    </fields>
                </register>
                <register offset="0x61c" name="norm1_weight_3_1" access="W" description="Data signal of norm1_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_weight_3" access="W" description="Bit 31 to 0 of norm1_weight_3"/>
                    </fields>
                </register>
                <register offset="0x620" name="norm1_weight_3_2" access="W" description="Data signal of norm1_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_weight_3" access="W" description="Bit 63 to 32 of norm1_weight_3"/>
                    </fields>
                </register>
                <register offset="0x628" name="norm1_bias_3_1" access="W" description="Data signal of norm1_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_bias_3" access="W" description="Bit 31 to 0 of norm1_bias_3"/>
                    </fields>
                </register>
                <register offset="0x62c" name="norm1_bias_3_2" access="W" description="Data signal of norm1_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_bias_3" access="W" description="Bit 63 to 32 of norm1_bias_3"/>
                    </fields>
                </register>
                <register offset="0x634" name="afterRearrangeX_3_1" access="W" description="Data signal of afterRearrangeX_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX_3" access="W" description="Bit 31 to 0 of afterRearrangeX_3"/>
                    </fields>
                </register>
                <register offset="0x638" name="afterRearrangeX_3_2" access="W" description="Data signal of afterRearrangeX_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX_3" access="W" description="Bit 63 to 32 of afterRearrangeX_3"/>
                    </fields>
                </register>
                <register offset="0x640" name="afterConv1_3_1" access="W" description="Data signal of afterConv1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv1_3" access="W" description="Bit 31 to 0 of afterConv1_3"/>
                    </fields>
                </register>
                <register offset="0x644" name="afterConv1_3_2" access="W" description="Data signal of afterConv1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv1_3" access="W" description="Bit 63 to 32 of afterConv1_3"/>
                    </fields>
                </register>
                <register offset="0x64c" name="kernel1_3_1" access="W" description="Data signal of kernel1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel1_3" access="W" description="Bit 31 to 0 of kernel1_3"/>
                    </fields>
                </register>
                <register offset="0x650" name="kernel1_3_2" access="W" description="Data signal of kernel1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel1_3" access="W" description="Bit 63 to 32 of kernel1_3"/>
                    </fields>
                </register>
                <register offset="0x658" name="bias1_3_1" access="W" description="Data signal of bias1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias1_3" access="W" description="Bit 31 to 0 of bias1_3"/>
                    </fields>
                </register>
                <register offset="0x65c" name="bias1_3_2" access="W" description="Data signal of bias1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias1_3" access="W" description="Bit 63 to 32 of bias1_3"/>
                    </fields>
                </register>
                <register offset="0x664" name="in_q_3_1" access="W" description="Data signal of in_q_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_q_3" access="W" description="Bit 31 to 0 of in_q_3"/>
                    </fields>
                </register>
                <register offset="0x668" name="in_q_3_2" access="W" description="Data signal of in_q_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_q_3" access="W" description="Bit 63 to 32 of in_q_3"/>
                    </fields>
                </register>
                <register offset="0x670" name="in_k_3_1" access="W" description="Data signal of in_k_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_k_3" access="W" description="Bit 31 to 0 of in_k_3"/>
                    </fields>
                </register>
                <register offset="0x674" name="in_k_3_2" access="W" description="Data signal of in_k_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_k_3" access="W" description="Bit 63 to 32 of in_k_3"/>
                    </fields>
                </register>
                <register offset="0x67c" name="afterQKMultiplication_3_1" access="W" description="Data signal of afterQKMultiplication_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKMultiplication_3" access="W" description="Bit 31 to 0 of afterQKMultiplication_3"/>
                    </fields>
                </register>
                <register offset="0x680" name="afterQKMultiplication_3_2" access="W" description="Data signal of afterQKMultiplication_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKMultiplication_3" access="W" description="Bit 63 to 32 of afterQKMultiplication_3"/>
                    </fields>
                </register>
                <register offset="0x688" name="afterSoftmax_3_1" access="W" description="Data signal of afterSoftmax_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterSoftmax_3" access="W" description="Bit 31 to 0 of afterSoftmax_3"/>
                    </fields>
                </register>
                <register offset="0x68c" name="afterSoftmax_3_2" access="W" description="Data signal of afterSoftmax_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterSoftmax_3" access="W" description="Bit 63 to 32 of afterSoftmax_3"/>
                    </fields>
                </register>
                <register offset="0x694" name="afterRearrangeX2_3_1" access="W" description="Data signal of afterRearrangeX2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX2_3" access="W" description="Bit 31 to 0 of afterRearrangeX2_3"/>
                    </fields>
                </register>
                <register offset="0x698" name="afterRearrangeX2_3_2" access="W" description="Data signal of afterRearrangeX2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX2_3" access="W" description="Bit 63 to 32 of afterRearrangeX2_3"/>
                    </fields>
                </register>
                <register offset="0x6a0" name="afterQKXMultiplication_3_1" access="W" description="Data signal of afterQKXMultiplication_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKXMultiplication_3" access="W" description="Bit 31 to 0 of afterQKXMultiplication_3"/>
                    </fields>
                </register>
                <register offset="0x6a4" name="afterQKXMultiplication_3_2" access="W" description="Data signal of afterQKXMultiplication_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKXMultiplication_3" access="W" description="Bit 63 to 32 of afterQKXMultiplication_3"/>
                    </fields>
                </register>
                <register offset="0x6ac" name="afterRearrangeQKX_3_1" access="W" description="Data signal of afterRearrangeQKX_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeQKX_3" access="W" description="Bit 31 to 0 of afterRearrangeQKX_3"/>
                    </fields>
                </register>
                <register offset="0x6b0" name="afterRearrangeQKX_3_2" access="W" description="Data signal of afterRearrangeQKX_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeQKX_3" access="W" description="Bit 63 to 32 of afterRearrangeQKX_3"/>
                    </fields>
                </register>
                <register offset="0x6b8" name="afterConv2_3_1" access="W" description="Data signal of afterConv2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv2_3" access="W" description="Bit 31 to 0 of afterConv2_3"/>
                    </fields>
                </register>
                <register offset="0x6bc" name="afterConv2_3_2" access="W" description="Data signal of afterConv2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv2_3" access="W" description="Bit 63 to 32 of afterConv2_3"/>
                    </fields>
                </register>
                <register offset="0x6c4" name="kernel2_3_1" access="W" description="Data signal of kernel2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel2_3" access="W" description="Bit 31 to 0 of kernel2_3"/>
                    </fields>
                </register>
                <register offset="0x6c8" name="kernel2_3_2" access="W" description="Data signal of kernel2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel2_3" access="W" description="Bit 63 to 32 of kernel2_3"/>
                    </fields>
                </register>
                <register offset="0x6d0" name="bias2_3_1" access="W" description="Data signal of bias2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias2_3" access="W" description="Bit 31 to 0 of bias2_3"/>
                    </fields>
                </register>
                <register offset="0x6d4" name="bias2_3_2" access="W" description="Data signal of bias2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias2_3" access="W" description="Bit 63 to 32 of bias2_3"/>
                    </fields>
                </register>
                <register offset="0x6dc" name="afterAct2_3_1" access="W" description="Data signal of afterAct2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterAct2_3" access="W" description="Bit 31 to 0 of afterAct2_3"/>
                    </fields>
                </register>
                <register offset="0x6e0" name="afterAct2_3_2" access="W" description="Data signal of afterAct2_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterAct2_3" access="W" description="Bit 63 to 32 of afterAct2_3"/>
                    </fields>
                </register>
                <register offset="0x6e8" name="buffer_out_3_1" access="W" description="Data signal of buffer_out_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_out_3" access="W" description="Bit 31 to 0 of buffer_out_3"/>
                    </fields>
                </register>
                <register offset="0x6ec" name="buffer_out_3_2" access="W" description="Data signal of buffer_out_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_out_3" access="W" description="Bit 63 to 32 of buffer_out_3"/>
                    </fields>
                </register>
                <register offset="0x6f4" name="buffer_result_3_1" access="W" description="Data signal of buffer_result_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_result_3" access="W" description="Bit 31 to 0 of buffer_result_3"/>
                    </fields>
                </register>
                <register offset="0x6f8" name="buffer_result_3_2" access="W" description="Data signal of buffer_result_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_result_3" access="W" description="Bit 63 to 32 of buffer_result_3"/>
                    </fields>
                </register>
                <register offset="0x700" name="dw_conv_1_filter_3_1" access="W" description="Data signal of dw_conv_1_filter_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_filter_3" access="W" description="Bit 31 to 0 of dw_conv_1_filter_3"/>
                    </fields>
                </register>
                <register offset="0x704" name="dw_conv_1_filter_3_2" access="W" description="Data signal of dw_conv_1_filter_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_filter_3" access="W" description="Bit 63 to 32 of dw_conv_1_filter_3"/>
                    </fields>
                </register>
                <register offset="0x70c" name="dw_norm_1_weight_3_1" access="W" description="Data signal of dw_norm_1_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_weight_3" access="W" description="Bit 31 to 0 of dw_norm_1_weight_3"/>
                    </fields>
                </register>
                <register offset="0x710" name="dw_norm_1_weight_3_2" access="W" description="Data signal of dw_norm_1_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_weight_3" access="W" description="Bit 63 to 32 of dw_norm_1_weight_3"/>
                    </fields>
                </register>
                <register offset="0x718" name="dw_norm_1_bias_3_1" access="W" description="Data signal of dw_norm_1_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_bias_3" access="W" description="Bit 31 to 0 of dw_norm_1_bias_3"/>
                    </fields>
                </register>
                <register offset="0x71c" name="dw_norm_1_bias_3_2" access="W" description="Data signal of dw_norm_1_bias_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_bias_3" access="W" description="Bit 63 to 32 of dw_norm_1_bias_3"/>
                    </fields>
                </register>
                <register offset="0x724" name="dw_norm_1_mean_3_1" access="W" description="Data signal of dw_norm_1_mean_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_mean_3" access="W" description="Bit 31 to 0 of dw_norm_1_mean_3"/>
                    </fields>
                </register>
                <register offset="0x728" name="dw_norm_1_mean_3_2" access="W" description="Data signal of dw_norm_1_mean_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_mean_3" access="W" description="Bit 63 to 32 of dw_norm_1_mean_3"/>
                    </fields>
                </register>
                <register offset="0x730" name="dw_norm_1_var_3_1" access="W" description="Data signal of dw_norm_1_var_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_var_3" access="W" description="Bit 31 to 0 of dw_norm_1_var_3"/>
                    </fields>
                </register>
                <register offset="0x734" name="dw_norm_1_var_3_2" access="W" description="Data signal of dw_norm_1_var_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_var_3" access="W" description="Bit 63 to 32 of dw_norm_1_var_3"/>
                    </fields>
                </register>
                <register offset="0x73c" name="proj_1_weight_3_1" access="W" description="Data signal of proj_1_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_weight_3" access="W" description="Bit 31 to 0 of proj_1_weight_3"/>
                    </fields>
                </register>
                <register offset="0x740" name="proj_1_weight_3_2" access="W" description="Data signal of proj_1_weight_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_weight_3" access="W" description="Bit 63 to 32 of proj_1_weight_3"/>
                    </fields>
                </register>
                <register offset="0x748" name="Y_dw_conv_1_3_1" access="W" description="Data signal of Y_dw_conv_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_3" access="W" description="Bit 31 to 0 of Y_dw_conv_1_3"/>
                    </fields>
                </register>
                <register offset="0x74c" name="Y_dw_conv_1_3_2" access="W" description="Data signal of Y_dw_conv_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_3" access="W" description="Bit 63 to 32 of Y_dw_conv_1_3"/>
                    </fields>
                </register>
                <register offset="0x754" name="Y_dw_norm_1_3_1" access="W" description="Data signal of Y_dw_norm_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_3" access="W" description="Bit 31 to 0 of Y_dw_norm_1_3"/>
                    </fields>
                </register>
                <register offset="0x758" name="Y_dw_norm_1_3_2" access="W" description="Data signal of Y_dw_norm_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_3" access="W" description="Bit 63 to 32 of Y_dw_norm_1_3"/>
                    </fields>
                </register>
                <register offset="0x760" name="Y_dw_act_1_3_1" access="W" description="Data signal of Y_dw_act_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_3" access="W" description="Bit 31 to 0 of Y_dw_act_1_3"/>
                    </fields>
                </register>
                <register offset="0x764" name="Y_dw_act_1_3_2" access="W" description="Data signal of Y_dw_act_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_3" access="W" description="Bit 63 to 32 of Y_dw_act_1_3"/>
                    </fields>
                </register>
                <register offset="0x76c" name="Y_proj_1_3_1" access="W" description="Data signal of Y_proj_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_3" access="W" description="Bit 31 to 0 of Y_proj_1_3"/>
                    </fields>
                </register>
                <register offset="0x770" name="Y_proj_1_3_2" access="W" description="Data signal of Y_proj_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_3" access="W" description="Bit 63 to 32 of Y_proj_1_3"/>
                    </fields>
                </register>
                <register offset="0x778" name="Y_dw_skip_1_3_1" access="W" description="Data signal of Y_dw_skip_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_3" access="W" description="Bit 31 to 0 of Y_dw_skip_1_3"/>
                    </fields>
                </register>
                <register offset="0x77c" name="Y_dw_skip_1_3_2" access="W" description="Data signal of Y_dw_skip_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_3" access="W" description="Bit 63 to 32 of Y_dw_skip_1_3"/>
                    </fields>
                </register>
                <register offset="0x784" name="Y_skip_1_3_1" access="W" description="Data signal of Y_skip_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_3" access="W" description="Bit 31 to 0 of Y_skip_1_3"/>
                    </fields>
                </register>
                <register offset="0x788" name="Y_skip_1_3_2" access="W" description="Data signal of Y_skip_1_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_3" access="W" description="Bit 63 to 32 of Y_skip_1_3"/>
                    </fields>
                </register>
                <register offset="0x790" name="norm_0_weight_4_1" access="W" description="Data signal of norm_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_weight_4" access="W" description="Bit 31 to 0 of norm_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x794" name="norm_0_weight_4_2" access="W" description="Data signal of norm_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_weight_4" access="W" description="Bit 63 to 32 of norm_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x79c" name="norm_0_bias_4_1" access="W" description="Data signal of norm_0_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_bias_4" access="W" description="Bit 31 to 0 of norm_0_bias_4"/>
                    </fields>
                </register>
                <register offset="0x7a0" name="norm_0_bias_4_2" access="W" description="Data signal of norm_0_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm_0_bias_4" access="W" description="Bit 63 to 32 of norm_0_bias_4"/>
                    </fields>
                </register>
                <register offset="0x7a8" name="v_conv_0_weight_4_1" access="W" description="Data signal of v_conv_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_weight_4" access="W" description="Bit 31 to 0 of v_conv_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x7ac" name="v_conv_0_weight_4_2" access="W" description="Data signal of v_conv_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_weight_4" access="W" description="Bit 63 to 32 of v_conv_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x7b4" name="v_conv_0_bias_4_1" access="W" description="Data signal of v_conv_0_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_bias_4" access="W" description="Bit 31 to 0 of v_conv_0_bias_4"/>
                    </fields>
                </register>
                <register offset="0x7b8" name="v_conv_0_bias_4_2" access="W" description="Data signal of v_conv_0_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="v_conv_0_bias_4" access="W" description="Bit 63 to 32 of v_conv_0_bias_4"/>
                    </fields>
                </register>
                <register offset="0x7c0" name="dw_conv_0_filter_4_1" access="W" description="Data signal of dw_conv_0_filter_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_0_filter_4" access="W" description="Bit 31 to 0 of dw_conv_0_filter_4"/>
                    </fields>
                </register>
                <register offset="0x7c4" name="dw_conv_0_filter_4_2" access="W" description="Data signal of dw_conv_0_filter_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_0_filter_4" access="W" description="Bit 63 to 32 of dw_conv_0_filter_4"/>
                    </fields>
                </register>
                <register offset="0x7cc" name="dw_norm_0_weight_4_1" access="W" description="Data signal of dw_norm_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_weight_4" access="W" description="Bit 31 to 0 of dw_norm_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x7d0" name="dw_norm_0_weight_4_2" access="W" description="Data signal of dw_norm_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_weight_4" access="W" description="Bit 63 to 32 of dw_norm_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x7d8" name="dw_norm_0_bias_4_1" access="W" description="Data signal of dw_norm_0_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_bias_4" access="W" description="Bit 31 to 0 of dw_norm_0_bias_4"/>
                    </fields>
                </register>
                <register offset="0x7dc" name="dw_norm_0_bias_4_2" access="W" description="Data signal of dw_norm_0_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_bias_4" access="W" description="Bit 63 to 32 of dw_norm_0_bias_4"/>
                    </fields>
                </register>
                <register offset="0x7e4" name="dw_norm_0_mean_4_1" access="W" description="Data signal of dw_norm_0_mean_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_mean_4" access="W" description="Bit 31 to 0 of dw_norm_0_mean_4"/>
                    </fields>
                </register>
                <register offset="0x7e8" name="dw_norm_0_mean_4_2" access="W" description="Data signal of dw_norm_0_mean_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_mean_4" access="W" description="Bit 63 to 32 of dw_norm_0_mean_4"/>
                    </fields>
                </register>
                <register offset="0x7f0" name="dw_norm_0_var_4_1" access="W" description="Data signal of dw_norm_0_var_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_var_4" access="W" description="Bit 31 to 0 of dw_norm_0_var_4"/>
                    </fields>
                </register>
                <register offset="0x7f4" name="dw_norm_0_var_4_2" access="W" description="Data signal of dw_norm_0_var_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_0_var_4" access="W" description="Bit 63 to 32 of dw_norm_0_var_4"/>
                    </fields>
                </register>
                <register offset="0x7fc" name="proj_0_weight_4_1" access="W" description="Data signal of proj_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_0_weight_4" access="W" description="Bit 31 to 0 of proj_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x800" name="proj_0_weight_4_2" access="W" description="Data signal of proj_0_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_0_weight_4" access="W" description="Bit 63 to 32 of proj_0_weight_4"/>
                    </fields>
                </register>
                <register offset="0x808" name="Y_norm_0_4_1" access="W" description="Data signal of Y_norm_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_0_4" access="W" description="Bit 31 to 0 of Y_norm_0_4"/>
                    </fields>
                </register>
                <register offset="0x80c" name="Y_norm_0_4_2" access="W" description="Data signal of Y_norm_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_norm_0_4" access="W" description="Bit 63 to 32 of Y_norm_0_4"/>
                    </fields>
                </register>
                <register offset="0x814" name="Y_v_conv_0_4_1" access="W" description="Data signal of Y_v_conv_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_0_4" access="W" description="Bit 31 to 0 of Y_v_conv_0_4"/>
                    </fields>
                </register>
                <register offset="0x818" name="Y_v_conv_0_4_2" access="W" description="Data signal of Y_v_conv_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_conv_0_4" access="W" description="Bit 63 to 32 of Y_v_conv_0_4"/>
                    </fields>
                </register>
                <register offset="0x820" name="Y_v_act_0_4_1" access="W" description="Data signal of Y_v_act_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_0_4" access="W" description="Bit 31 to 0 of Y_v_act_0_4"/>
                    </fields>
                </register>
                <register offset="0x824" name="Y_v_act_0_4_2" access="W" description="Data signal of Y_v_act_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_v_act_0_4" access="W" description="Bit 63 to 32 of Y_v_act_0_4"/>
                    </fields>
                </register>
                <register offset="0x82c" name="Y_dw_conv_0_4_1" access="W" description="Data signal of Y_dw_conv_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_0_4" access="W" description="Bit 31 to 0 of Y_dw_conv_0_4"/>
                    </fields>
                </register>
                <register offset="0x830" name="Y_dw_conv_0_4_2" access="W" description="Data signal of Y_dw_conv_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_0_4" access="W" description="Bit 63 to 32 of Y_dw_conv_0_4"/>
                    </fields>
                </register>
                <register offset="0x838" name="Y_dw_norm_0_4_1" access="W" description="Data signal of Y_dw_norm_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_0_4" access="W" description="Bit 31 to 0 of Y_dw_norm_0_4"/>
                    </fields>
                </register>
                <register offset="0x83c" name="Y_dw_norm_0_4_2" access="W" description="Data signal of Y_dw_norm_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_0_4" access="W" description="Bit 63 to 32 of Y_dw_norm_0_4"/>
                    </fields>
                </register>
                <register offset="0x844" name="Y_dw_act_0_4_1" access="W" description="Data signal of Y_dw_act_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_0_4" access="W" description="Bit 31 to 0 of Y_dw_act_0_4"/>
                    </fields>
                </register>
                <register offset="0x848" name="Y_dw_act_0_4_2" access="W" description="Data signal of Y_dw_act_0_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_0_4" access="W" description="Bit 63 to 32 of Y_dw_act_0_4"/>
                    </fields>
                </register>
                <register offset="0x850" name="result_40_1" access="W" description="Data signal of result_40" range="32">
                    <fields>
                        <field offset="0" width="32" name="result_40" access="W" description="Bit 31 to 0 of result_40"/>
                    </fields>
                </register>
                <register offset="0x854" name="result_40_2" access="W" description="Data signal of result_40" range="32">
                    <fields>
                        <field offset="0" width="32" name="result_40" access="W" description="Bit 63 to 32 of result_40"/>
                    </fields>
                </register>
                <register offset="0x85c" name="afterNorm_4_1" access="W" description="Data signal of afterNorm_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterNorm_4" access="W" description="Bit 31 to 0 of afterNorm_4"/>
                    </fields>
                </register>
                <register offset="0x860" name="afterNorm_4_2" access="W" description="Data signal of afterNorm_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterNorm_4" access="W" description="Bit 63 to 32 of afterNorm_4"/>
                    </fields>
                </register>
                <register offset="0x868" name="norm1_mean_4_1" access="W" description="Data signal of norm1_mean_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_mean_4" access="W" description="Bit 31 to 0 of norm1_mean_4"/>
                    </fields>
                </register>
                <register offset="0x86c" name="norm1_mean_4_2" access="W" description="Data signal of norm1_mean_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_mean_4" access="W" description="Bit 63 to 32 of norm1_mean_4"/>
                    </fields>
                </register>
                <register offset="0x874" name="norm1_var_4_1" access="W" description="Data signal of norm1_var_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_var_4" access="W" description="Bit 31 to 0 of norm1_var_4"/>
                    </fields>
                </register>
                <register offset="0x878" name="norm1_var_4_2" access="W" description="Data signal of norm1_var_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_var_4" access="W" description="Bit 63 to 32 of norm1_var_4"/>
                    </fields>
                </register>
                <register offset="0x880" name="norm1_weight_4_1" access="W" description="Data signal of norm1_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_weight_4" access="W" description="Bit 31 to 0 of norm1_weight_4"/>
                    </fields>
                </register>
                <register offset="0x884" name="norm1_weight_4_2" access="W" description="Data signal of norm1_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_weight_4" access="W" description="Bit 63 to 32 of norm1_weight_4"/>
                    </fields>
                </register>
                <register offset="0x88c" name="norm1_bias_4_1" access="W" description="Data signal of norm1_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_bias_4" access="W" description="Bit 31 to 0 of norm1_bias_4"/>
                    </fields>
                </register>
                <register offset="0x890" name="norm1_bias_4_2" access="W" description="Data signal of norm1_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="norm1_bias_4" access="W" description="Bit 63 to 32 of norm1_bias_4"/>
                    </fields>
                </register>
                <register offset="0x898" name="afterRearrangeX_4_1" access="W" description="Data signal of afterRearrangeX_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX_4" access="W" description="Bit 31 to 0 of afterRearrangeX_4"/>
                    </fields>
                </register>
                <register offset="0x89c" name="afterRearrangeX_4_2" access="W" description="Data signal of afterRearrangeX_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX_4" access="W" description="Bit 63 to 32 of afterRearrangeX_4"/>
                    </fields>
                </register>
                <register offset="0x8a4" name="afterConv1_4_1" access="W" description="Data signal of afterConv1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv1_4" access="W" description="Bit 31 to 0 of afterConv1_4"/>
                    </fields>
                </register>
                <register offset="0x8a8" name="afterConv1_4_2" access="W" description="Data signal of afterConv1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv1_4" access="W" description="Bit 63 to 32 of afterConv1_4"/>
                    </fields>
                </register>
                <register offset="0x8b0" name="kernel1_4_1" access="W" description="Data signal of kernel1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel1_4" access="W" description="Bit 31 to 0 of kernel1_4"/>
                    </fields>
                </register>
                <register offset="0x8b4" name="kernel1_4_2" access="W" description="Data signal of kernel1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel1_4" access="W" description="Bit 63 to 32 of kernel1_4"/>
                    </fields>
                </register>
                <register offset="0x8bc" name="bias1_4_1" access="W" description="Data signal of bias1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias1_4" access="W" description="Bit 31 to 0 of bias1_4"/>
                    </fields>
                </register>
                <register offset="0x8c0" name="bias1_4_2" access="W" description="Data signal of bias1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias1_4" access="W" description="Bit 63 to 32 of bias1_4"/>
                    </fields>
                </register>
                <register offset="0x8c8" name="in_q_4_1" access="W" description="Data signal of in_q_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_q_4" access="W" description="Bit 31 to 0 of in_q_4"/>
                    </fields>
                </register>
                <register offset="0x8cc" name="in_q_4_2" access="W" description="Data signal of in_q_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_q_4" access="W" description="Bit 63 to 32 of in_q_4"/>
                    </fields>
                </register>
                <register offset="0x8d4" name="in_k_4_1" access="W" description="Data signal of in_k_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_k_4" access="W" description="Bit 31 to 0 of in_k_4"/>
                    </fields>
                </register>
                <register offset="0x8d8" name="in_k_4_2" access="W" description="Data signal of in_k_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_k_4" access="W" description="Bit 63 to 32 of in_k_4"/>
                    </fields>
                </register>
                <register offset="0x8e0" name="afterQKMultiplication_4_1" access="W" description="Data signal of afterQKMultiplication_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKMultiplication_4" access="W" description="Bit 31 to 0 of afterQKMultiplication_4"/>
                    </fields>
                </register>
                <register offset="0x8e4" name="afterQKMultiplication_4_2" access="W" description="Data signal of afterQKMultiplication_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKMultiplication_4" access="W" description="Bit 63 to 32 of afterQKMultiplication_4"/>
                    </fields>
                </register>
                <register offset="0x8ec" name="afterSoftmax_4_1" access="W" description="Data signal of afterSoftmax_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterSoftmax_4" access="W" description="Bit 31 to 0 of afterSoftmax_4"/>
                    </fields>
                </register>
                <register offset="0x8f0" name="afterSoftmax_4_2" access="W" description="Data signal of afterSoftmax_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterSoftmax_4" access="W" description="Bit 63 to 32 of afterSoftmax_4"/>
                    </fields>
                </register>
                <register offset="0x8f8" name="afterRearrangeX2_4_1" access="W" description="Data signal of afterRearrangeX2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX2_4" access="W" description="Bit 31 to 0 of afterRearrangeX2_4"/>
                    </fields>
                </register>
                <register offset="0x8fc" name="afterRearrangeX2_4_2" access="W" description="Data signal of afterRearrangeX2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeX2_4" access="W" description="Bit 63 to 32 of afterRearrangeX2_4"/>
                    </fields>
                </register>
                <register offset="0x904" name="afterQKXMultiplication_4_1" access="W" description="Data signal of afterQKXMultiplication_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKXMultiplication_4" access="W" description="Bit 31 to 0 of afterQKXMultiplication_4"/>
                    </fields>
                </register>
                <register offset="0x908" name="afterQKXMultiplication_4_2" access="W" description="Data signal of afterQKXMultiplication_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterQKXMultiplication_4" access="W" description="Bit 63 to 32 of afterQKXMultiplication_4"/>
                    </fields>
                </register>
                <register offset="0x910" name="afterRearrangeQKX_4_1" access="W" description="Data signal of afterRearrangeQKX_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeQKX_4" access="W" description="Bit 31 to 0 of afterRearrangeQKX_4"/>
                    </fields>
                </register>
                <register offset="0x914" name="afterRearrangeQKX_4_2" access="W" description="Data signal of afterRearrangeQKX_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterRearrangeQKX_4" access="W" description="Bit 63 to 32 of afterRearrangeQKX_4"/>
                    </fields>
                </register>
                <register offset="0x91c" name="afterConv2_4_1" access="W" description="Data signal of afterConv2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv2_4" access="W" description="Bit 31 to 0 of afterConv2_4"/>
                    </fields>
                </register>
                <register offset="0x920" name="afterConv2_4_2" access="W" description="Data signal of afterConv2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterConv2_4" access="W" description="Bit 63 to 32 of afterConv2_4"/>
                    </fields>
                </register>
                <register offset="0x928" name="kernel2_4_1" access="W" description="Data signal of kernel2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel2_4" access="W" description="Bit 31 to 0 of kernel2_4"/>
                    </fields>
                </register>
                <register offset="0x92c" name="kernel2_4_2" access="W" description="Data signal of kernel2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel2_4" access="W" description="Bit 63 to 32 of kernel2_4"/>
                    </fields>
                </register>
                <register offset="0x934" name="bias2_4_1" access="W" description="Data signal of bias2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias2_4" access="W" description="Bit 31 to 0 of bias2_4"/>
                    </fields>
                </register>
                <register offset="0x938" name="bias2_4_2" access="W" description="Data signal of bias2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias2_4" access="W" description="Bit 63 to 32 of bias2_4"/>
                    </fields>
                </register>
                <register offset="0x940" name="afterAct2_4_1" access="W" description="Data signal of afterAct2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterAct2_4" access="W" description="Bit 31 to 0 of afterAct2_4"/>
                    </fields>
                </register>
                <register offset="0x944" name="afterAct2_4_2" access="W" description="Data signal of afterAct2_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="afterAct2_4" access="W" description="Bit 63 to 32 of afterAct2_4"/>
                    </fields>
                </register>
                <register offset="0x94c" name="buffer_out_4_1" access="W" description="Data signal of buffer_out_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_out_4" access="W" description="Bit 31 to 0 of buffer_out_4"/>
                    </fields>
                </register>
                <register offset="0x950" name="buffer_out_4_2" access="W" description="Data signal of buffer_out_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_out_4" access="W" description="Bit 63 to 32 of buffer_out_4"/>
                    </fields>
                </register>
                <register offset="0x958" name="buffer_result_4_1" access="W" description="Data signal of buffer_result_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_result_4" access="W" description="Bit 31 to 0 of buffer_result_4"/>
                    </fields>
                </register>
                <register offset="0x95c" name="buffer_result_4_2" access="W" description="Data signal of buffer_result_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="buffer_result_4" access="W" description="Bit 63 to 32 of buffer_result_4"/>
                    </fields>
                </register>
                <register offset="0x964" name="dw_conv_1_filter_4_1" access="W" description="Data signal of dw_conv_1_filter_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_filter_4" access="W" description="Bit 31 to 0 of dw_conv_1_filter_4"/>
                    </fields>
                </register>
                <register offset="0x968" name="dw_conv_1_filter_4_2" access="W" description="Data signal of dw_conv_1_filter_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_conv_1_filter_4" access="W" description="Bit 63 to 32 of dw_conv_1_filter_4"/>
                    </fields>
                </register>
                <register offset="0x970" name="dw_norm_1_weight_4_1" access="W" description="Data signal of dw_norm_1_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_weight_4" access="W" description="Bit 31 to 0 of dw_norm_1_weight_4"/>
                    </fields>
                </register>
                <register offset="0x974" name="dw_norm_1_weight_4_2" access="W" description="Data signal of dw_norm_1_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_weight_4" access="W" description="Bit 63 to 32 of dw_norm_1_weight_4"/>
                    </fields>
                </register>
                <register offset="0x97c" name="dw_norm_1_bias_4_1" access="W" description="Data signal of dw_norm_1_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_bias_4" access="W" description="Bit 31 to 0 of dw_norm_1_bias_4"/>
                    </fields>
                </register>
                <register offset="0x980" name="dw_norm_1_bias_4_2" access="W" description="Data signal of dw_norm_1_bias_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_bias_4" access="W" description="Bit 63 to 32 of dw_norm_1_bias_4"/>
                    </fields>
                </register>
                <register offset="0x988" name="dw_norm_1_mean_4_1" access="W" description="Data signal of dw_norm_1_mean_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_mean_4" access="W" description="Bit 31 to 0 of dw_norm_1_mean_4"/>
                    </fields>
                </register>
                <register offset="0x98c" name="dw_norm_1_mean_4_2" access="W" description="Data signal of dw_norm_1_mean_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_mean_4" access="W" description="Bit 63 to 32 of dw_norm_1_mean_4"/>
                    </fields>
                </register>
                <register offset="0x994" name="dw_norm_1_var_4_1" access="W" description="Data signal of dw_norm_1_var_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_var_4" access="W" description="Bit 31 to 0 of dw_norm_1_var_4"/>
                    </fields>
                </register>
                <register offset="0x998" name="dw_norm_1_var_4_2" access="W" description="Data signal of dw_norm_1_var_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw_norm_1_var_4" access="W" description="Bit 63 to 32 of dw_norm_1_var_4"/>
                    </fields>
                </register>
                <register offset="0x9a0" name="proj_1_weight_4_1" access="W" description="Data signal of proj_1_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_weight_4" access="W" description="Bit 31 to 0 of proj_1_weight_4"/>
                    </fields>
                </register>
                <register offset="0x9a4" name="proj_1_weight_4_2" access="W" description="Data signal of proj_1_weight_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="proj_1_weight_4" access="W" description="Bit 63 to 32 of proj_1_weight_4"/>
                    </fields>
                </register>
                <register offset="0x9ac" name="Y_dw_conv_1_4_1" access="W" description="Data signal of Y_dw_conv_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_4" access="W" description="Bit 31 to 0 of Y_dw_conv_1_4"/>
                    </fields>
                </register>
                <register offset="0x9b0" name="Y_dw_conv_1_4_2" access="W" description="Data signal of Y_dw_conv_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_conv_1_4" access="W" description="Bit 63 to 32 of Y_dw_conv_1_4"/>
                    </fields>
                </register>
                <register offset="0x9b8" name="Y_dw_norm_1_4_1" access="W" description="Data signal of Y_dw_norm_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_4" access="W" description="Bit 31 to 0 of Y_dw_norm_1_4"/>
                    </fields>
                </register>
                <register offset="0x9bc" name="Y_dw_norm_1_4_2" access="W" description="Data signal of Y_dw_norm_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_norm_1_4" access="W" description="Bit 63 to 32 of Y_dw_norm_1_4"/>
                    </fields>
                </register>
                <register offset="0x9c4" name="Y_dw_act_1_4_1" access="W" description="Data signal of Y_dw_act_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_4" access="W" description="Bit 31 to 0 of Y_dw_act_1_4"/>
                    </fields>
                </register>
                <register offset="0x9c8" name="Y_dw_act_1_4_2" access="W" description="Data signal of Y_dw_act_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_act_1_4" access="W" description="Bit 63 to 32 of Y_dw_act_1_4"/>
                    </fields>
                </register>
                <register offset="0x9d0" name="Y_proj_1_4_1" access="W" description="Data signal of Y_proj_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_4" access="W" description="Bit 31 to 0 of Y_proj_1_4"/>
                    </fields>
                </register>
                <register offset="0x9d4" name="Y_proj_1_4_2" access="W" description="Data signal of Y_proj_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_proj_1_4" access="W" description="Bit 63 to 32 of Y_proj_1_4"/>
                    </fields>
                </register>
                <register offset="0x9dc" name="Y_dw_skip_1_4_1" access="W" description="Data signal of Y_dw_skip_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_4" access="W" description="Bit 31 to 0 of Y_dw_skip_1_4"/>
                    </fields>
                </register>
                <register offset="0x9e0" name="Y_dw_skip_1_4_2" access="W" description="Data signal of Y_dw_skip_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_dw_skip_1_4" access="W" description="Bit 63 to 32 of Y_dw_skip_1_4"/>
                    </fields>
                </register>
                <register offset="0x9e8" name="Y_skip_1_4_1" access="W" description="Data signal of Y_skip_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_4" access="W" description="Bit 31 to 0 of Y_skip_1_4"/>
                    </fields>
                </register>
                <register offset="0x9ec" name="Y_skip_1_4_2" access="W" description="Data signal of Y_skip_1_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_skip_1_4" access="W" description="Bit 63 to 32 of Y_skip_1_4"/>
                    </fields>
                </register>
                <register offset="0x9f4" name="Y_linear_norm_1" access="W" description="Data signal of Y_linear_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_linear_norm" access="W" description="Bit 31 to 0 of Y_linear_norm"/>
                    </fields>
                </register>
                <register offset="0x9f8" name="Y_linear_norm_2" access="W" description="Data signal of Y_linear_norm" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_linear_norm" access="W" description="Bit 63 to 32 of Y_linear_norm"/>
                    </fields>
                </register>
                <register offset="0xa00" name="linear_norm_mean_1" access="W" description="Data signal of linear_norm_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_mean" access="W" description="Bit 31 to 0 of linear_norm_mean"/>
                    </fields>
                </register>
                <register offset="0xa04" name="linear_norm_mean_2" access="W" description="Data signal of linear_norm_mean" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_mean" access="W" description="Bit 63 to 32 of linear_norm_mean"/>
                    </fields>
                </register>
                <register offset="0xa0c" name="linear_norm_var_1" access="W" description="Data signal of linear_norm_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_var" access="W" description="Bit 31 to 0 of linear_norm_var"/>
                    </fields>
                </register>
                <register offset="0xa10" name="linear_norm_var_2" access="W" description="Data signal of linear_norm_var" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_var" access="W" description="Bit 63 to 32 of linear_norm_var"/>
                    </fields>
                </register>
                <register offset="0xa18" name="linear_norm_weight_1" access="W" description="Data signal of linear_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_weight" access="W" description="Bit 31 to 0 of linear_norm_weight"/>
                    </fields>
                </register>
                <register offset="0xa1c" name="linear_norm_weight_2" access="W" description="Data signal of linear_norm_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_weight" access="W" description="Bit 63 to 32 of linear_norm_weight"/>
                    </fields>
                </register>
                <register offset="0xa24" name="linear_norm_bias_1" access="W" description="Data signal of linear_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_bias" access="W" description="Bit 31 to 0 of linear_norm_bias"/>
                    </fields>
                </register>
                <register offset="0xa28" name="linear_norm_bias_2" access="W" description="Data signal of linear_norm_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_norm_bias" access="W" description="Bit 63 to 32 of linear_norm_bias"/>
                    </fields>
                </register>
                <register offset="0xa30" name="Y_linear_reduce_1" access="W" description="Data signal of Y_linear_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_linear_reduce" access="W" description="Bit 31 to 0 of Y_linear_reduce"/>
                    </fields>
                </register>
                <register offset="0xa34" name="Y_linear_reduce_2" access="W" description="Data signal of Y_linear_reduce" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_linear_reduce" access="W" description="Bit 63 to 32 of Y_linear_reduce"/>
                    </fields>
                </register>
                <register offset="0xa3c" name="linear_weight_1" access="W" description="Data signal of linear_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_weight" access="W" description="Bit 31 to 0 of linear_weight"/>
                    </fields>
                </register>
                <register offset="0xa40" name="linear_weight_2" access="W" description="Data signal of linear_weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_weight" access="W" description="Bit 63 to 32 of linear_weight"/>
                    </fields>
                </register>
                <register offset="0xa48" name="linear_bias_1" access="W" description="Data signal of linear_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_bias" access="W" description="Bit 31 to 0 of linear_bias"/>
                    </fields>
                </register>
                <register offset="0xa4c" name="linear_bias_2" access="W" description="Data signal of linear_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="linear_bias" access="W" description="Bit 63 to 32 of linear_bias"/>
                    </fields>
                </register>
                <register offset="0xa54" name="Y_out_1" access="W" description="Data signal of Y_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_out" access="W" description="Bit 31 to 0 of Y_out"/>
                    </fields>
                </register>
                <register offset="0xa58" name="Y_out_2" access="W" description="Data signal of Y_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="Y_out" access="W" description="Bit 63 to 32 of Y_out"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="dw_norm_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="dw_norm_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="dw_norm_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="dw_norm_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="proj_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="norm_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="norm_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="244" argName="norm_1_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="norm_1_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="268" argName="v_conv_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="v_conv_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="292" argName="dw_conv_1_1_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="dw_norm_1_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="316" argName="dw_norm_1_1_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="dw_norm_1_1_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="340" argName="dw_norm_1_1_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="proj_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="364" argName="norm_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="376" argName="norm_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="388" argName="norm_1_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="400" argName="norm_1_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="412" argName="v_conv_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="424" argName="v_conv_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="436" argName="dw_conv_1_2_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="448" argName="dw_norm_1_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="460" argName="dw_norm_1_2_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="472" argName="dw_norm_1_2_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="484" argName="dw_norm_1_2_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="496" argName="proj_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="508" argName="norm_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="520" argName="norm_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="532" argName="norm_2_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="544" argName="norm_2_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="556" argName="v_conv_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="568" argName="v_conv_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="580" argName="dw_conv_2_1_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="592" argName="dw_norm_2_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="604" argName="dw_norm_2_1_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="616" argName="dw_norm_2_1_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="628" argName="dw_norm_2_1_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="640" argName="proj_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="652" argName="norm_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="664" argName="norm_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="676" argName="norm_2_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="688" argName="norm_2_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="700" argName="v_conv_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="712" argName="v_conv_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="724" argName="dw_conv_2_2_filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="736" argName="dw_norm_2_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="748" argName="dw_norm_2_2_beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="760" argName="dw_norm_2_2_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="772" argName="dw_norm_2_2_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="784" argName="proj_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="796" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="808" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="820" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="832" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="844" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="856" argName="Y_se_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="868" argName="Y_se_reduce"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="880" argName="Y_se_act"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="892" argName="Y_se_expand"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="904" argName="Y_se_sigmoid"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="916" argName="Y_se"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="928" argName="Y_proj"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="940" argName="Y_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="952" argName="Y_v_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="964" argName="Y_v_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="976" argName="Y_dw_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="988" argName="Y_dw_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1000" argName="Y_dw_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1012" argName="Y_proj_1_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="Y_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1036" argName="Y_v_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1048" argName="Y_v_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1060" argName="Y_dw_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1072" argName="Y_dw_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1084" argName="Y_dw_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1096" argName="Y_proj_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1108" argName="Y_dw_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1120" argName="Y_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1132" argName="Y_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1144" argName="Y_v_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1156" argName="Y_v_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1168" argName="Y_dw_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1180" argName="Y_dw_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1192" argName="Y_dw_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1204" argName="Y_proj_2_1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1216" argName="Y_norm_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1228" argName="Y_v_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1240" argName="Y_v_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1252" argName="Y_dw_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1264" argName="Y_dw_norm_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1276" argName="Y_dw_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1288" argName="Y_proj_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1300" argName="Y_dw_skip_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1312" argName="Y_skip_2_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1324" argName="norm_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1336" argName="norm_0_bias_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1348" argName="v_conv_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1360" argName="v_conv_0_bias_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1372" argName="dw_conv_0_filter_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1384" argName="dw_norm_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1396" argName="dw_norm_0_bias_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1408" argName="dw_norm_0_mean_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1420" argName="dw_norm_0_var_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1432" argName="proj_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1444" argName="Y_norm_0_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1456" argName="Y_v_conv_0_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1468" argName="Y_v_act_0_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1480" argName="Y_dw_conv_0_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1492" argName="Y_dw_norm_0_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1504" argName="Y_dw_act_0_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1516" argName="result_30"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1528" argName="afterNorm_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1540" argName="norm1_mean_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1552" argName="norm1_var_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1564" argName="norm1_weight_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1576" argName="norm1_bias_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1588" argName="afterRearrangeX_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1600" argName="afterConv1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1612" argName="kernel1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1624" argName="bias1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1636" argName="in_q_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1648" argName="in_k_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1660" argName="afterQKMultiplication_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1672" argName="afterSoftmax_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1684" argName="afterRearrangeX2_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1696" argName="afterQKXMultiplication_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1708" argName="afterRearrangeQKX_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1720" argName="afterConv2_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1732" argName="kernel2_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1744" argName="bias2_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1756" argName="afterAct2_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1768" argName="buffer_out_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1780" argName="buffer_result_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1792" argName="dw_conv_1_filter_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1804" argName="dw_norm_1_weight_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1816" argName="dw_norm_1_bias_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1828" argName="dw_norm_1_mean_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1840" argName="dw_norm_1_var_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1852" argName="proj_1_weight_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1864" argName="Y_dw_conv_1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1876" argName="Y_dw_norm_1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1888" argName="Y_dw_act_1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1900" argName="Y_proj_1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1912" argName="Y_dw_skip_1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1924" argName="Y_skip_1_3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1936" argName="norm_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1948" argName="norm_0_bias_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1960" argName="v_conv_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1972" argName="v_conv_0_bias_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1984" argName="dw_conv_0_filter_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1996" argName="dw_norm_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2008" argName="dw_norm_0_bias_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2020" argName="dw_norm_0_mean_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2032" argName="dw_norm_0_var_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2044" argName="proj_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2056" argName="Y_norm_0_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2068" argName="Y_v_conv_0_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2080" argName="Y_v_act_0_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2092" argName="Y_dw_conv_0_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2104" argName="Y_dw_norm_0_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2116" argName="Y_dw_act_0_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2128" argName="result_40"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2140" argName="afterNorm_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2152" argName="norm1_mean_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2164" argName="norm1_var_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2176" argName="norm1_weight_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2188" argName="norm1_bias_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2200" argName="afterRearrangeX_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2212" argName="afterConv1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2224" argName="kernel1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2236" argName="bias1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2248" argName="in_q_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2260" argName="in_k_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2272" argName="afterQKMultiplication_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2284" argName="afterSoftmax_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2296" argName="afterRearrangeX2_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2308" argName="afterQKXMultiplication_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2320" argName="afterRearrangeQKX_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2332" argName="afterConv2_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2344" argName="kernel2_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2356" argName="bias2_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2368" argName="afterAct2_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2380" argName="buffer_out_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2392" argName="buffer_result_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2404" argName="dw_conv_1_filter_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2416" argName="dw_norm_1_weight_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2428" argName="dw_norm_1_bias_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2440" argName="dw_norm_1_mean_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2452" argName="dw_norm_1_var_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2464" argName="proj_1_weight_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2476" argName="Y_dw_conv_1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2488" argName="Y_dw_norm_1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2500" argName="Y_dw_act_1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2512" argName="Y_proj_1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2524" argName="Y_dw_skip_1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2536" argName="Y_skip_1_4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2548" argName="Y_linear_norm"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2560" argName="linear_norm_mean"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2572" argName="linear_norm_var"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2584" argName="linear_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2596" argName="linear_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2608" argName="Y_linear_reduce"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2620" argName="linear_weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2632" argName="linear_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2644" argName="Y_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="X_data"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="X_data"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_act"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_act"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_0_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_0_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="result_30"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="result_30"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="buffer_result_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="buffer_result_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_0_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_0_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="result_40"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="result_40"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="buffer_result_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="buffer_result_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_linear_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_linear_norm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_conv_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_conv_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="msp_norm_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="msp_norm_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_reduce_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="se_conv_expand_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="se_conv_expand_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_conv_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_conv_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_1_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_1_1_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_1_1_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_1_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_1_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_1_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_1_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_1_2_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_1_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_1_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_1_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_1_2_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_1_2_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_2_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_2_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_1_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_1_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_1_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_1_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_2_1_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_2_1_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_1_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_1_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_2_1_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_2_1_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_running_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_running_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_2_2_running_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_2_2_running_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_2_2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_2_2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_2_2_filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_2_2_filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_gamma"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_gamma"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_beta"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_beta"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_2_2_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_2_2_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_2_2_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_2_2_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_0_weight_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_0_bias_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_0_bias_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_0_weight_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_0_bias_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_0_bias_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_0_filter_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_0_filter_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_weight_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_bias_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_bias_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_mean_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_mean_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_var_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_var_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_0_weight_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_0_weight_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_mean_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_mean_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_var_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_var_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_weight_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_weight_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_bias_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_bias_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeX_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeX_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterConv1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterConv1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="kernel1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="kernel1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="bias1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_q_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in_q_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_k_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in_k_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterQKMultiplication_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterQKMultiplication_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterSoftmax_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterSoftmax_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeX2_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeX2_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterQKXMultiplication_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterQKXMultiplication_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeQKX_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeQKX_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterConv2_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterConv2_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="kernel2_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="kernel2_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="bias2_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias2_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterAct2_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterAct2_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="buffer_out_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="buffer_out_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_1_filter_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_1_filter_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_weight_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_weight_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_bias_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_bias_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_mean_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_mean_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_var_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_var_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_1_weight_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_1_weight_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_0_weight_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm_0_bias_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm_0_bias_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_0_weight_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="v_conv_0_bias_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="v_conv_0_bias_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_0_filter_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_0_filter_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_weight_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_bias_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_bias_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_mean_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_mean_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_0_var_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_0_var_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_0_weight_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_0_weight_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_mean_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_mean_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_var_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_var_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_weight_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_weight_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="norm1_bias_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="norm1_bias_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeX_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeX_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterConv1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterConv1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="kernel1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="kernel1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="bias1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_q_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in_q_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in_k_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="in_k_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterQKMultiplication_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterQKMultiplication_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterSoftmax_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterSoftmax_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeX2_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeX2_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterQKXMultiplication_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterQKXMultiplication_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterRearrangeQKX_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterRearrangeQKX_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterConv2_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterConv2_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="kernel2_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="kernel2_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="bias2_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias2_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterAct2_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterAct2_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="buffer_out_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="buffer_out_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_conv_1_filter_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_conv_1_filter_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_weight_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_weight_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_bias_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_bias_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_mean_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_mean_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dw_norm_1_var_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dw_norm_1_var_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="proj_1_weight_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="proj_1_weight_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="linear_norm_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="linear_norm_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="linear_norm_var"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="linear_norm_var"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="linear_norm_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="linear_norm_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="linear_norm_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="linear_norm_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="linear_weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="linear_weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="linear_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="linear_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_expand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_expand"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_0_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_0_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_0_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_0_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterNorm_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterNorm_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_0_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_0_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_norm_0_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_norm_0_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="afterNorm_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="afterNorm_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_proj_1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_proj_1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_linear_reduce"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_linear_reduce"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_msp_norm"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_msp_norm"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_mean"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_mean"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_sigmoid"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_sigmoid"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_skip_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_norm_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_norm_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_skip_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_skip_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_0_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_0_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_skip_1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_skip_1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_conv_0_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_conv_0_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_skip_1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_skip_1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se_reduce"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se_reduce"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_se"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_se"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_1_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_1_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_skip_1_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_skip_1_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_2_1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_2_1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_skip_2_2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_skip_2_2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_0_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_0_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_0_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_0_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_skip_1_3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_skip_1_3"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_v_act_0_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_v_act_0_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_act_0_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_act_0_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_conv_1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_conv_1_4"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Y_dw_skip_1_4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Y_dw_skip_1_4"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 12, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">X_data_1, 0x10, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">X_data_2, 0x14, 32, W, Data signal of X_data, </column>
                    <column name="s_axi_control">msp_conv_weight_1, 0x1c, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_weight_2, 0x20, 32, W, Data signal of msp_conv_weight, </column>
                    <column name="s_axi_control">msp_conv_bias_1, 0x28, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_conv_bias_2, 0x2c, 32, W, Data signal of msp_conv_bias, </column>
                    <column name="s_axi_control">msp_norm_weight_1, 0x34, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_weight_2, 0x38, 32, W, Data signal of msp_norm_weight, </column>
                    <column name="s_axi_control">msp_norm_bias_1, 0x40, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_bias_2, 0x44, 32, W, Data signal of msp_norm_bias, </column>
                    <column name="s_axi_control">msp_norm_running_mean_1, 0x4c, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_mean_2, 0x50, 32, W, Data signal of msp_norm_running_mean, </column>
                    <column name="s_axi_control">msp_norm_running_var_1, 0x58, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">msp_norm_running_var_2, 0x5c, 32, W, Data signal of msp_norm_running_var, </column>
                    <column name="s_axi_control">dw_conv_weight_1, 0x64, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">dw_conv_weight_2, 0x68, 32, W, Data signal of dw_conv_weight, </column>
                    <column name="s_axi_control">dw_norm_gamma_1, 0x70, 32, W, Data signal of dw_norm_gamma, </column>
                    <column name="s_axi_control">dw_norm_gamma_2, 0x74, 32, W, Data signal of dw_norm_gamma, </column>
                    <column name="s_axi_control">dw_norm_beta_1, 0x7c, 32, W, Data signal of dw_norm_beta, </column>
                    <column name="s_axi_control">dw_norm_beta_2, 0x80, 32, W, Data signal of dw_norm_beta, </column>
                    <column name="s_axi_control">dw_norm_mean_1, 0x88, 32, W, Data signal of dw_norm_mean, </column>
                    <column name="s_axi_control">dw_norm_mean_2, 0x8c, 32, W, Data signal of dw_norm_mean, </column>
                    <column name="s_axi_control">dw_norm_var_1, 0x94, 32, W, Data signal of dw_norm_var, </column>
                    <column name="s_axi_control">dw_norm_var_2, 0x98, 32, W, Data signal of dw_norm_var, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_1, 0xa0, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_weight_2, 0xa4, 32, W, Data signal of se_conv_reduce_weight, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_1, 0xac, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_reduce_bias_2, 0xb0, 32, W, Data signal of se_conv_reduce_bias, </column>
                    <column name="s_axi_control">se_conv_expand_weight_1, 0xb8, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_weight_2, 0xbc, 32, W, Data signal of se_conv_expand_weight, </column>
                    <column name="s_axi_control">se_conv_expand_bias_1, 0xc4, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">se_conv_expand_bias_2, 0xc8, 32, W, Data signal of se_conv_expand_bias, </column>
                    <column name="s_axi_control">proj_conv_weight_1, 0xd0, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">proj_conv_weight_2, 0xd4, 32, W, Data signal of proj_conv_weight, </column>
                    <column name="s_axi_control">norm_1_1_weight_1, 0xdc, 32, W, Data signal of norm_1_1_weight, </column>
                    <column name="s_axi_control">norm_1_1_weight_2, 0xe0, 32, W, Data signal of norm_1_1_weight, </column>
                    <column name="s_axi_control">norm_1_1_bias_1, 0xe8, 32, W, Data signal of norm_1_1_bias, </column>
                    <column name="s_axi_control">norm_1_1_bias_2, 0xec, 32, W, Data signal of norm_1_1_bias, </column>
                    <column name="s_axi_control">norm_1_1_running_mean_1, 0xf4, 32, W, Data signal of norm_1_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_1_running_mean_2, 0xf8, 32, W, Data signal of norm_1_1_running_mean, </column>
                    <column name="s_axi_control">norm_1_1_running_var_1, 0x100, 32, W, Data signal of norm_1_1_running_var, </column>
                    <column name="s_axi_control">norm_1_1_running_var_2, 0x104, 32, W, Data signal of norm_1_1_running_var, </column>
                    <column name="s_axi_control">v_conv_1_1_weight_1, 0x10c, 32, W, Data signal of v_conv_1_1_weight, </column>
                    <column name="s_axi_control">v_conv_1_1_weight_2, 0x110, 32, W, Data signal of v_conv_1_1_weight, </column>
                    <column name="s_axi_control">v_conv_1_1_bias_1, 0x118, 32, W, Data signal of v_conv_1_1_bias, </column>
                    <column name="s_axi_control">v_conv_1_1_bias_2, 0x11c, 32, W, Data signal of v_conv_1_1_bias, </column>
                    <column name="s_axi_control">dw_conv_1_1_filter_1, 0x124, 32, W, Data signal of dw_conv_1_1_filter, </column>
                    <column name="s_axi_control">dw_conv_1_1_filter_2, 0x128, 32, W, Data signal of dw_conv_1_1_filter, </column>
                    <column name="s_axi_control">dw_norm_1_1_gamma_1, 0x130, 32, W, Data signal of dw_norm_1_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_1_gamma_2, 0x134, 32, W, Data signal of dw_norm_1_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_1_beta_1, 0x13c, 32, W, Data signal of dw_norm_1_1_beta, </column>
                    <column name="s_axi_control">dw_norm_1_1_beta_2, 0x140, 32, W, Data signal of dw_norm_1_1_beta, </column>
                    <column name="s_axi_control">dw_norm_1_1_mean_1, 0x148, 32, W, Data signal of dw_norm_1_1_mean, </column>
                    <column name="s_axi_control">dw_norm_1_1_mean_2, 0x14c, 32, W, Data signal of dw_norm_1_1_mean, </column>
                    <column name="s_axi_control">dw_norm_1_1_var_1, 0x154, 32, W, Data signal of dw_norm_1_1_var, </column>
                    <column name="s_axi_control">dw_norm_1_1_var_2, 0x158, 32, W, Data signal of dw_norm_1_1_var, </column>
                    <column name="s_axi_control">proj_1_1_weight_1, 0x160, 32, W, Data signal of proj_1_1_weight, </column>
                    <column name="s_axi_control">proj_1_1_weight_2, 0x164, 32, W, Data signal of proj_1_1_weight, </column>
                    <column name="s_axi_control">norm_1_2_weight_1, 0x16c, 32, W, Data signal of norm_1_2_weight, </column>
                    <column name="s_axi_control">norm_1_2_weight_2, 0x170, 32, W, Data signal of norm_1_2_weight, </column>
                    <column name="s_axi_control">norm_1_2_bias_1, 0x178, 32, W, Data signal of norm_1_2_bias, </column>
                    <column name="s_axi_control">norm_1_2_bias_2, 0x17c, 32, W, Data signal of norm_1_2_bias, </column>
                    <column name="s_axi_control">norm_1_2_running_mean_1, 0x184, 32, W, Data signal of norm_1_2_running_mean, </column>
                    <column name="s_axi_control">norm_1_2_running_mean_2, 0x188, 32, W, Data signal of norm_1_2_running_mean, </column>
                    <column name="s_axi_control">norm_1_2_running_var_1, 0x190, 32, W, Data signal of norm_1_2_running_var, </column>
                    <column name="s_axi_control">norm_1_2_running_var_2, 0x194, 32, W, Data signal of norm_1_2_running_var, </column>
                    <column name="s_axi_control">v_conv_1_2_weight_1, 0x19c, 32, W, Data signal of v_conv_1_2_weight, </column>
                    <column name="s_axi_control">v_conv_1_2_weight_2, 0x1a0, 32, W, Data signal of v_conv_1_2_weight, </column>
                    <column name="s_axi_control">v_conv_1_2_bias_1, 0x1a8, 32, W, Data signal of v_conv_1_2_bias, </column>
                    <column name="s_axi_control">v_conv_1_2_bias_2, 0x1ac, 32, W, Data signal of v_conv_1_2_bias, </column>
                    <column name="s_axi_control">dw_conv_1_2_filter_1, 0x1b4, 32, W, Data signal of dw_conv_1_2_filter, </column>
                    <column name="s_axi_control">dw_conv_1_2_filter_2, 0x1b8, 32, W, Data signal of dw_conv_1_2_filter, </column>
                    <column name="s_axi_control">dw_norm_1_2_gamma_1, 0x1c0, 32, W, Data signal of dw_norm_1_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_2_gamma_2, 0x1c4, 32, W, Data signal of dw_norm_1_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_1_2_beta_1, 0x1cc, 32, W, Data signal of dw_norm_1_2_beta, </column>
                    <column name="s_axi_control">dw_norm_1_2_beta_2, 0x1d0, 32, W, Data signal of dw_norm_1_2_beta, </column>
                    <column name="s_axi_control">dw_norm_1_2_mean_1, 0x1d8, 32, W, Data signal of dw_norm_1_2_mean, </column>
                    <column name="s_axi_control">dw_norm_1_2_mean_2, 0x1dc, 32, W, Data signal of dw_norm_1_2_mean, </column>
                    <column name="s_axi_control">dw_norm_1_2_var_1, 0x1e4, 32, W, Data signal of dw_norm_1_2_var, </column>
                    <column name="s_axi_control">dw_norm_1_2_var_2, 0x1e8, 32, W, Data signal of dw_norm_1_2_var, </column>
                    <column name="s_axi_control">proj_1_2_weight_1, 0x1f0, 32, W, Data signal of proj_1_2_weight, </column>
                    <column name="s_axi_control">proj_1_2_weight_2, 0x1f4, 32, W, Data signal of proj_1_2_weight, </column>
                    <column name="s_axi_control">norm_2_1_weight_1, 0x1fc, 32, W, Data signal of norm_2_1_weight, </column>
                    <column name="s_axi_control">norm_2_1_weight_2, 0x200, 32, W, Data signal of norm_2_1_weight, </column>
                    <column name="s_axi_control">norm_2_1_bias_1, 0x208, 32, W, Data signal of norm_2_1_bias, </column>
                    <column name="s_axi_control">norm_2_1_bias_2, 0x20c, 32, W, Data signal of norm_2_1_bias, </column>
                    <column name="s_axi_control">norm_2_1_running_mean_1, 0x214, 32, W, Data signal of norm_2_1_running_mean, </column>
                    <column name="s_axi_control">norm_2_1_running_mean_2, 0x218, 32, W, Data signal of norm_2_1_running_mean, </column>
                    <column name="s_axi_control">norm_2_1_running_var_1, 0x220, 32, W, Data signal of norm_2_1_running_var, </column>
                    <column name="s_axi_control">norm_2_1_running_var_2, 0x224, 32, W, Data signal of norm_2_1_running_var, </column>
                    <column name="s_axi_control">v_conv_2_1_weight_1, 0x22c, 32, W, Data signal of v_conv_2_1_weight, </column>
                    <column name="s_axi_control">v_conv_2_1_weight_2, 0x230, 32, W, Data signal of v_conv_2_1_weight, </column>
                    <column name="s_axi_control">v_conv_2_1_bias_1, 0x238, 32, W, Data signal of v_conv_2_1_bias, </column>
                    <column name="s_axi_control">v_conv_2_1_bias_2, 0x23c, 32, W, Data signal of v_conv_2_1_bias, </column>
                    <column name="s_axi_control">dw_conv_2_1_filter_1, 0x244, 32, W, Data signal of dw_conv_2_1_filter, </column>
                    <column name="s_axi_control">dw_conv_2_1_filter_2, 0x248, 32, W, Data signal of dw_conv_2_1_filter, </column>
                    <column name="s_axi_control">dw_norm_2_1_gamma_1, 0x250, 32, W, Data signal of dw_norm_2_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_1_gamma_2, 0x254, 32, W, Data signal of dw_norm_2_1_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_1_beta_1, 0x25c, 32, W, Data signal of dw_norm_2_1_beta, </column>
                    <column name="s_axi_control">dw_norm_2_1_beta_2, 0x260, 32, W, Data signal of dw_norm_2_1_beta, </column>
                    <column name="s_axi_control">dw_norm_2_1_mean_1, 0x268, 32, W, Data signal of dw_norm_2_1_mean, </column>
                    <column name="s_axi_control">dw_norm_2_1_mean_2, 0x26c, 32, W, Data signal of dw_norm_2_1_mean, </column>
                    <column name="s_axi_control">dw_norm_2_1_var_1, 0x274, 32, W, Data signal of dw_norm_2_1_var, </column>
                    <column name="s_axi_control">dw_norm_2_1_var_2, 0x278, 32, W, Data signal of dw_norm_2_1_var, </column>
                    <column name="s_axi_control">proj_2_1_weight_1, 0x280, 32, W, Data signal of proj_2_1_weight, </column>
                    <column name="s_axi_control">proj_2_1_weight_2, 0x284, 32, W, Data signal of proj_2_1_weight, </column>
                    <column name="s_axi_control">norm_2_2_weight_1, 0x28c, 32, W, Data signal of norm_2_2_weight, </column>
                    <column name="s_axi_control">norm_2_2_weight_2, 0x290, 32, W, Data signal of norm_2_2_weight, </column>
                    <column name="s_axi_control">norm_2_2_bias_1, 0x298, 32, W, Data signal of norm_2_2_bias, </column>
                    <column name="s_axi_control">norm_2_2_bias_2, 0x29c, 32, W, Data signal of norm_2_2_bias, </column>
                    <column name="s_axi_control">norm_2_2_running_mean_1, 0x2a4, 32, W, Data signal of norm_2_2_running_mean, </column>
                    <column name="s_axi_control">norm_2_2_running_mean_2, 0x2a8, 32, W, Data signal of norm_2_2_running_mean, </column>
                    <column name="s_axi_control">norm_2_2_running_var_1, 0x2b0, 32, W, Data signal of norm_2_2_running_var, </column>
                    <column name="s_axi_control">norm_2_2_running_var_2, 0x2b4, 32, W, Data signal of norm_2_2_running_var, </column>
                    <column name="s_axi_control">v_conv_2_2_weight_1, 0x2bc, 32, W, Data signal of v_conv_2_2_weight, </column>
                    <column name="s_axi_control">v_conv_2_2_weight_2, 0x2c0, 32, W, Data signal of v_conv_2_2_weight, </column>
                    <column name="s_axi_control">v_conv_2_2_bias_1, 0x2c8, 32, W, Data signal of v_conv_2_2_bias, </column>
                    <column name="s_axi_control">v_conv_2_2_bias_2, 0x2cc, 32, W, Data signal of v_conv_2_2_bias, </column>
                    <column name="s_axi_control">dw_conv_2_2_filter_1, 0x2d4, 32, W, Data signal of dw_conv_2_2_filter, </column>
                    <column name="s_axi_control">dw_conv_2_2_filter_2, 0x2d8, 32, W, Data signal of dw_conv_2_2_filter, </column>
                    <column name="s_axi_control">dw_norm_2_2_gamma_1, 0x2e0, 32, W, Data signal of dw_norm_2_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_2_gamma_2, 0x2e4, 32, W, Data signal of dw_norm_2_2_gamma, </column>
                    <column name="s_axi_control">dw_norm_2_2_beta_1, 0x2ec, 32, W, Data signal of dw_norm_2_2_beta, </column>
                    <column name="s_axi_control">dw_norm_2_2_beta_2, 0x2f0, 32, W, Data signal of dw_norm_2_2_beta, </column>
                    <column name="s_axi_control">dw_norm_2_2_mean_1, 0x2f8, 32, W, Data signal of dw_norm_2_2_mean, </column>
                    <column name="s_axi_control">dw_norm_2_2_mean_2, 0x2fc, 32, W, Data signal of dw_norm_2_2_mean, </column>
                    <column name="s_axi_control">dw_norm_2_2_var_1, 0x304, 32, W, Data signal of dw_norm_2_2_var, </column>
                    <column name="s_axi_control">dw_norm_2_2_var_2, 0x308, 32, W, Data signal of dw_norm_2_2_var, </column>
                    <column name="s_axi_control">proj_2_2_weight_1, 0x310, 32, W, Data signal of proj_2_2_weight, </column>
                    <column name="s_axi_control">proj_2_2_weight_2, 0x314, 32, W, Data signal of proj_2_2_weight, </column>
                    <column name="s_axi_control">Y_msp_conv_1, 0x31c, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_conv_2, 0x320, 32, W, Data signal of Y_msp_conv, </column>
                    <column name="s_axi_control">Y_msp_norm_1, 0x328, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_msp_norm_2, 0x32c, 32, W, Data signal of Y_msp_norm, </column>
                    <column name="s_axi_control">Y_dw_conv_1, 0x334, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_conv_2, 0x338, 32, W, Data signal of Y_dw_conv, </column>
                    <column name="s_axi_control">Y_dw_norm_1, 0x340, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_norm_2, 0x344, 32, W, Data signal of Y_dw_norm, </column>
                    <column name="s_axi_control">Y_dw_act_1, 0x34c, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_dw_act_2, 0x350, 32, W, Data signal of Y_dw_act, </column>
                    <column name="s_axi_control">Y_se_mean_1, 0x358, 32, W, Data signal of Y_se_mean, </column>
                    <column name="s_axi_control">Y_se_mean_2, 0x35c, 32, W, Data signal of Y_se_mean, </column>
                    <column name="s_axi_control">Y_se_reduce_1, 0x364, 32, W, Data signal of Y_se_reduce, </column>
                    <column name="s_axi_control">Y_se_reduce_2, 0x368, 32, W, Data signal of Y_se_reduce, </column>
                    <column name="s_axi_control">Y_se_act_1, 0x370, 32, W, Data signal of Y_se_act, </column>
                    <column name="s_axi_control">Y_se_act_2, 0x374, 32, W, Data signal of Y_se_act, </column>
                    <column name="s_axi_control">Y_se_expand_1, 0x37c, 32, W, Data signal of Y_se_expand, </column>
                    <column name="s_axi_control">Y_se_expand_2, 0x380, 32, W, Data signal of Y_se_expand, </column>
                    <column name="s_axi_control">Y_se_sigmoid_1, 0x388, 32, W, Data signal of Y_se_sigmoid, </column>
                    <column name="s_axi_control">Y_se_sigmoid_2, 0x38c, 32, W, Data signal of Y_se_sigmoid, </column>
                    <column name="s_axi_control">Y_se_1, 0x394, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_se_2, 0x398, 32, W, Data signal of Y_se, </column>
                    <column name="s_axi_control">Y_proj_1, 0x3a0, 32, W, Data signal of Y_proj, </column>
                    <column name="s_axi_control">Y_proj_2, 0x3a4, 32, W, Data signal of Y_proj, </column>
                    <column name="s_axi_control">Y_norm_1_1_1, 0x3ac, 32, W, Data signal of Y_norm_1_1, </column>
                    <column name="s_axi_control">Y_norm_1_1_2, 0x3b0, 32, W, Data signal of Y_norm_1_1, </column>
                    <column name="s_axi_control">Y_v_conv_1_1_1, 0x3b8, 32, W, Data signal of Y_v_conv_1_1, </column>
                    <column name="s_axi_control">Y_v_conv_1_1_2, 0x3bc, 32, W, Data signal of Y_v_conv_1_1, </column>
                    <column name="s_axi_control">Y_v_act_1_1_1, 0x3c4, 32, W, Data signal of Y_v_act_1_1, </column>
                    <column name="s_axi_control">Y_v_act_1_1_2, 0x3c8, 32, W, Data signal of Y_v_act_1_1, </column>
                    <column name="s_axi_control">Y_dw_conv_1_1_1, 0x3d0, 32, W, Data signal of Y_dw_conv_1_1, </column>
                    <column name="s_axi_control">Y_dw_conv_1_1_2, 0x3d4, 32, W, Data signal of Y_dw_conv_1_1, </column>
                    <column name="s_axi_control">Y_dw_norm_1_1_1, 0x3dc, 32, W, Data signal of Y_dw_norm_1_1, </column>
                    <column name="s_axi_control">Y_dw_norm_1_1_2, 0x3e0, 32, W, Data signal of Y_dw_norm_1_1, </column>
                    <column name="s_axi_control">Y_dw_act_1_1_1, 0x3e8, 32, W, Data signal of Y_dw_act_1_1, </column>
                    <column name="s_axi_control">Y_dw_act_1_1_2, 0x3ec, 32, W, Data signal of Y_dw_act_1_1, </column>
                    <column name="s_axi_control">Y_proj_1_1_1, 0x3f4, 32, W, Data signal of Y_proj_1_1, </column>
                    <column name="s_axi_control">Y_proj_1_1_2, 0x3f8, 32, W, Data signal of Y_proj_1_1, </column>
                    <column name="s_axi_control">Y_norm_1_2_1, 0x400, 32, W, Data signal of Y_norm_1_2, </column>
                    <column name="s_axi_control">Y_norm_1_2_2, 0x404, 32, W, Data signal of Y_norm_1_2, </column>
                    <column name="s_axi_control">Y_v_conv_1_2_1, 0x40c, 32, W, Data signal of Y_v_conv_1_2, </column>
                    <column name="s_axi_control">Y_v_conv_1_2_2, 0x410, 32, W, Data signal of Y_v_conv_1_2, </column>
                    <column name="s_axi_control">Y_v_act_1_2_1, 0x418, 32, W, Data signal of Y_v_act_1_2, </column>
                    <column name="s_axi_control">Y_v_act_1_2_2, 0x41c, 32, W, Data signal of Y_v_act_1_2, </column>
                    <column name="s_axi_control">Y_dw_conv_1_2_1, 0x424, 32, W, Data signal of Y_dw_conv_1_2, </column>
                    <column name="s_axi_control">Y_dw_conv_1_2_2, 0x428, 32, W, Data signal of Y_dw_conv_1_2, </column>
                    <column name="s_axi_control">Y_dw_norm_1_2_1, 0x430, 32, W, Data signal of Y_dw_norm_1_2, </column>
                    <column name="s_axi_control">Y_dw_norm_1_2_2, 0x434, 32, W, Data signal of Y_dw_norm_1_2, </column>
                    <column name="s_axi_control">Y_dw_act_1_2_1, 0x43c, 32, W, Data signal of Y_dw_act_1_2, </column>
                    <column name="s_axi_control">Y_dw_act_1_2_2, 0x440, 32, W, Data signal of Y_dw_act_1_2, </column>
                    <column name="s_axi_control">Y_proj_1_2_1, 0x448, 32, W, Data signal of Y_proj_1_2, </column>
                    <column name="s_axi_control">Y_proj_1_2_2, 0x44c, 32, W, Data signal of Y_proj_1_2, </column>
                    <column name="s_axi_control">Y_dw_skip_1_2_1, 0x454, 32, W, Data signal of Y_dw_skip_1_2, </column>
                    <column name="s_axi_control">Y_dw_skip_1_2_2, 0x458, 32, W, Data signal of Y_dw_skip_1_2, </column>
                    <column name="s_axi_control">Y_skip_1_2_1, 0x460, 32, W, Data signal of Y_skip_1_2, </column>
                    <column name="s_axi_control">Y_skip_1_2_2, 0x464, 32, W, Data signal of Y_skip_1_2, </column>
                    <column name="s_axi_control">Y_norm_2_1_1, 0x46c, 32, W, Data signal of Y_norm_2_1, </column>
                    <column name="s_axi_control">Y_norm_2_1_2, 0x470, 32, W, Data signal of Y_norm_2_1, </column>
                    <column name="s_axi_control">Y_v_conv_2_1_1, 0x478, 32, W, Data signal of Y_v_conv_2_1, </column>
                    <column name="s_axi_control">Y_v_conv_2_1_2, 0x47c, 32, W, Data signal of Y_v_conv_2_1, </column>
                    <column name="s_axi_control">Y_v_act_2_1_1, 0x484, 32, W, Data signal of Y_v_act_2_1, </column>
                    <column name="s_axi_control">Y_v_act_2_1_2, 0x488, 32, W, Data signal of Y_v_act_2_1, </column>
                    <column name="s_axi_control">Y_dw_conv_2_1_1, 0x490, 32, W, Data signal of Y_dw_conv_2_1, </column>
                    <column name="s_axi_control">Y_dw_conv_2_1_2, 0x494, 32, W, Data signal of Y_dw_conv_2_1, </column>
                    <column name="s_axi_control">Y_dw_norm_2_1_1, 0x49c, 32, W, Data signal of Y_dw_norm_2_1, </column>
                    <column name="s_axi_control">Y_dw_norm_2_1_2, 0x4a0, 32, W, Data signal of Y_dw_norm_2_1, </column>
                    <column name="s_axi_control">Y_dw_act_2_1_1, 0x4a8, 32, W, Data signal of Y_dw_act_2_1, </column>
                    <column name="s_axi_control">Y_dw_act_2_1_2, 0x4ac, 32, W, Data signal of Y_dw_act_2_1, </column>
                    <column name="s_axi_control">Y_proj_2_1_1, 0x4b4, 32, W, Data signal of Y_proj_2_1, </column>
                    <column name="s_axi_control">Y_proj_2_1_2, 0x4b8, 32, W, Data signal of Y_proj_2_1, </column>
                    <column name="s_axi_control">Y_norm_2_2_1, 0x4c0, 32, W, Data signal of Y_norm_2_2, </column>
                    <column name="s_axi_control">Y_norm_2_2_2, 0x4c4, 32, W, Data signal of Y_norm_2_2, </column>
                    <column name="s_axi_control">Y_v_conv_2_2_1, 0x4cc, 32, W, Data signal of Y_v_conv_2_2, </column>
                    <column name="s_axi_control">Y_v_conv_2_2_2, 0x4d0, 32, W, Data signal of Y_v_conv_2_2, </column>
                    <column name="s_axi_control">Y_v_act_2_2_1, 0x4d8, 32, W, Data signal of Y_v_act_2_2, </column>
                    <column name="s_axi_control">Y_v_act_2_2_2, 0x4dc, 32, W, Data signal of Y_v_act_2_2, </column>
                    <column name="s_axi_control">Y_dw_conv_2_2_1, 0x4e4, 32, W, Data signal of Y_dw_conv_2_2, </column>
                    <column name="s_axi_control">Y_dw_conv_2_2_2, 0x4e8, 32, W, Data signal of Y_dw_conv_2_2, </column>
                    <column name="s_axi_control">Y_dw_norm_2_2_1, 0x4f0, 32, W, Data signal of Y_dw_norm_2_2, </column>
                    <column name="s_axi_control">Y_dw_norm_2_2_2, 0x4f4, 32, W, Data signal of Y_dw_norm_2_2, </column>
                    <column name="s_axi_control">Y_dw_act_2_2_1, 0x4fc, 32, W, Data signal of Y_dw_act_2_2, </column>
                    <column name="s_axi_control">Y_dw_act_2_2_2, 0x500, 32, W, Data signal of Y_dw_act_2_2, </column>
                    <column name="s_axi_control">Y_proj_2_2_1, 0x508, 32, W, Data signal of Y_proj_2_2, </column>
                    <column name="s_axi_control">Y_proj_2_2_2, 0x50c, 32, W, Data signal of Y_proj_2_2, </column>
                    <column name="s_axi_control">Y_dw_skip_2_2_1, 0x514, 32, W, Data signal of Y_dw_skip_2_2, </column>
                    <column name="s_axi_control">Y_dw_skip_2_2_2, 0x518, 32, W, Data signal of Y_dw_skip_2_2, </column>
                    <column name="s_axi_control">Y_skip_2_2_1, 0x520, 32, W, Data signal of Y_skip_2_2, </column>
                    <column name="s_axi_control">Y_skip_2_2_2, 0x524, 32, W, Data signal of Y_skip_2_2, </column>
                    <column name="s_axi_control">norm_0_weight_3_1, 0x52c, 32, W, Data signal of norm_0_weight_3, </column>
                    <column name="s_axi_control">norm_0_weight_3_2, 0x530, 32, W, Data signal of norm_0_weight_3, </column>
                    <column name="s_axi_control">norm_0_bias_3_1, 0x538, 32, W, Data signal of norm_0_bias_3, </column>
                    <column name="s_axi_control">norm_0_bias_3_2, 0x53c, 32, W, Data signal of norm_0_bias_3, </column>
                    <column name="s_axi_control">v_conv_0_weight_3_1, 0x544, 32, W, Data signal of v_conv_0_weight_3, </column>
                    <column name="s_axi_control">v_conv_0_weight_3_2, 0x548, 32, W, Data signal of v_conv_0_weight_3, </column>
                    <column name="s_axi_control">v_conv_0_bias_3_1, 0x550, 32, W, Data signal of v_conv_0_bias_3, </column>
                    <column name="s_axi_control">v_conv_0_bias_3_2, 0x554, 32, W, Data signal of v_conv_0_bias_3, </column>
                    <column name="s_axi_control">dw_conv_0_filter_3_1, 0x55c, 32, W, Data signal of dw_conv_0_filter_3, </column>
                    <column name="s_axi_control">dw_conv_0_filter_3_2, 0x560, 32, W, Data signal of dw_conv_0_filter_3, </column>
                    <column name="s_axi_control">dw_norm_0_weight_3_1, 0x568, 32, W, Data signal of dw_norm_0_weight_3, </column>
                    <column name="s_axi_control">dw_norm_0_weight_3_2, 0x56c, 32, W, Data signal of dw_norm_0_weight_3, </column>
                    <column name="s_axi_control">dw_norm_0_bias_3_1, 0x574, 32, W, Data signal of dw_norm_0_bias_3, </column>
                    <column name="s_axi_control">dw_norm_0_bias_3_2, 0x578, 32, W, Data signal of dw_norm_0_bias_3, </column>
                    <column name="s_axi_control">dw_norm_0_mean_3_1, 0x580, 32, W, Data signal of dw_norm_0_mean_3, </column>
                    <column name="s_axi_control">dw_norm_0_mean_3_2, 0x584, 32, W, Data signal of dw_norm_0_mean_3, </column>
                    <column name="s_axi_control">dw_norm_0_var_3_1, 0x58c, 32, W, Data signal of dw_norm_0_var_3, </column>
                    <column name="s_axi_control">dw_norm_0_var_3_2, 0x590, 32, W, Data signal of dw_norm_0_var_3, </column>
                    <column name="s_axi_control">proj_0_weight_3_1, 0x598, 32, W, Data signal of proj_0_weight_3, </column>
                    <column name="s_axi_control">proj_0_weight_3_2, 0x59c, 32, W, Data signal of proj_0_weight_3, </column>
                    <column name="s_axi_control">Y_norm_0_3_1, 0x5a4, 32, W, Data signal of Y_norm_0_3, </column>
                    <column name="s_axi_control">Y_norm_0_3_2, 0x5a8, 32, W, Data signal of Y_norm_0_3, </column>
                    <column name="s_axi_control">Y_v_conv_0_3_1, 0x5b0, 32, W, Data signal of Y_v_conv_0_3, </column>
                    <column name="s_axi_control">Y_v_conv_0_3_2, 0x5b4, 32, W, Data signal of Y_v_conv_0_3, </column>
                    <column name="s_axi_control">Y_v_act_0_3_1, 0x5bc, 32, W, Data signal of Y_v_act_0_3, </column>
                    <column name="s_axi_control">Y_v_act_0_3_2, 0x5c0, 32, W, Data signal of Y_v_act_0_3, </column>
                    <column name="s_axi_control">Y_dw_conv_0_3_1, 0x5c8, 32, W, Data signal of Y_dw_conv_0_3, </column>
                    <column name="s_axi_control">Y_dw_conv_0_3_2, 0x5cc, 32, W, Data signal of Y_dw_conv_0_3, </column>
                    <column name="s_axi_control">Y_dw_norm_0_3_1, 0x5d4, 32, W, Data signal of Y_dw_norm_0_3, </column>
                    <column name="s_axi_control">Y_dw_norm_0_3_2, 0x5d8, 32, W, Data signal of Y_dw_norm_0_3, </column>
                    <column name="s_axi_control">Y_dw_act_0_3_1, 0x5e0, 32, W, Data signal of Y_dw_act_0_3, </column>
                    <column name="s_axi_control">Y_dw_act_0_3_2, 0x5e4, 32, W, Data signal of Y_dw_act_0_3, </column>
                    <column name="s_axi_control">result_30_1, 0x5ec, 32, W, Data signal of result_30, </column>
                    <column name="s_axi_control">result_30_2, 0x5f0, 32, W, Data signal of result_30, </column>
                    <column name="s_axi_control">afterNorm_3_1, 0x5f8, 32, W, Data signal of afterNorm_3, </column>
                    <column name="s_axi_control">afterNorm_3_2, 0x5fc, 32, W, Data signal of afterNorm_3, </column>
                    <column name="s_axi_control">norm1_mean_3_1, 0x604, 32, W, Data signal of norm1_mean_3, </column>
                    <column name="s_axi_control">norm1_mean_3_2, 0x608, 32, W, Data signal of norm1_mean_3, </column>
                    <column name="s_axi_control">norm1_var_3_1, 0x610, 32, W, Data signal of norm1_var_3, </column>
                    <column name="s_axi_control">norm1_var_3_2, 0x614, 32, W, Data signal of norm1_var_3, </column>
                    <column name="s_axi_control">norm1_weight_3_1, 0x61c, 32, W, Data signal of norm1_weight_3, </column>
                    <column name="s_axi_control">norm1_weight_3_2, 0x620, 32, W, Data signal of norm1_weight_3, </column>
                    <column name="s_axi_control">norm1_bias_3_1, 0x628, 32, W, Data signal of norm1_bias_3, </column>
                    <column name="s_axi_control">norm1_bias_3_2, 0x62c, 32, W, Data signal of norm1_bias_3, </column>
                    <column name="s_axi_control">afterRearrangeX_3_1, 0x634, 32, W, Data signal of afterRearrangeX_3, </column>
                    <column name="s_axi_control">afterRearrangeX_3_2, 0x638, 32, W, Data signal of afterRearrangeX_3, </column>
                    <column name="s_axi_control">afterConv1_3_1, 0x640, 32, W, Data signal of afterConv1_3, </column>
                    <column name="s_axi_control">afterConv1_3_2, 0x644, 32, W, Data signal of afterConv1_3, </column>
                    <column name="s_axi_control">kernel1_3_1, 0x64c, 32, W, Data signal of kernel1_3, </column>
                    <column name="s_axi_control">kernel1_3_2, 0x650, 32, W, Data signal of kernel1_3, </column>
                    <column name="s_axi_control">bias1_3_1, 0x658, 32, W, Data signal of bias1_3, </column>
                    <column name="s_axi_control">bias1_3_2, 0x65c, 32, W, Data signal of bias1_3, </column>
                    <column name="s_axi_control">in_q_3_1, 0x664, 32, W, Data signal of in_q_3, </column>
                    <column name="s_axi_control">in_q_3_2, 0x668, 32, W, Data signal of in_q_3, </column>
                    <column name="s_axi_control">in_k_3_1, 0x670, 32, W, Data signal of in_k_3, </column>
                    <column name="s_axi_control">in_k_3_2, 0x674, 32, W, Data signal of in_k_3, </column>
                    <column name="s_axi_control">afterQKMultiplication_3_1, 0x67c, 32, W, Data signal of afterQKMultiplication_3, </column>
                    <column name="s_axi_control">afterQKMultiplication_3_2, 0x680, 32, W, Data signal of afterQKMultiplication_3, </column>
                    <column name="s_axi_control">afterSoftmax_3_1, 0x688, 32, W, Data signal of afterSoftmax_3, </column>
                    <column name="s_axi_control">afterSoftmax_3_2, 0x68c, 32, W, Data signal of afterSoftmax_3, </column>
                    <column name="s_axi_control">afterRearrangeX2_3_1, 0x694, 32, W, Data signal of afterRearrangeX2_3, </column>
                    <column name="s_axi_control">afterRearrangeX2_3_2, 0x698, 32, W, Data signal of afterRearrangeX2_3, </column>
                    <column name="s_axi_control">afterQKXMultiplication_3_1, 0x6a0, 32, W, Data signal of afterQKXMultiplication_3, </column>
                    <column name="s_axi_control">afterQKXMultiplication_3_2, 0x6a4, 32, W, Data signal of afterQKXMultiplication_3, </column>
                    <column name="s_axi_control">afterRearrangeQKX_3_1, 0x6ac, 32, W, Data signal of afterRearrangeQKX_3, </column>
                    <column name="s_axi_control">afterRearrangeQKX_3_2, 0x6b0, 32, W, Data signal of afterRearrangeQKX_3, </column>
                    <column name="s_axi_control">afterConv2_3_1, 0x6b8, 32, W, Data signal of afterConv2_3, </column>
                    <column name="s_axi_control">afterConv2_3_2, 0x6bc, 32, W, Data signal of afterConv2_3, </column>
                    <column name="s_axi_control">kernel2_3_1, 0x6c4, 32, W, Data signal of kernel2_3, </column>
                    <column name="s_axi_control">kernel2_3_2, 0x6c8, 32, W, Data signal of kernel2_3, </column>
                    <column name="s_axi_control">bias2_3_1, 0x6d0, 32, W, Data signal of bias2_3, </column>
                    <column name="s_axi_control">bias2_3_2, 0x6d4, 32, W, Data signal of bias2_3, </column>
                    <column name="s_axi_control">afterAct2_3_1, 0x6dc, 32, W, Data signal of afterAct2_3, </column>
                    <column name="s_axi_control">afterAct2_3_2, 0x6e0, 32, W, Data signal of afterAct2_3, </column>
                    <column name="s_axi_control">buffer_out_3_1, 0x6e8, 32, W, Data signal of buffer_out_3, </column>
                    <column name="s_axi_control">buffer_out_3_2, 0x6ec, 32, W, Data signal of buffer_out_3, </column>
                    <column name="s_axi_control">buffer_result_3_1, 0x6f4, 32, W, Data signal of buffer_result_3, </column>
                    <column name="s_axi_control">buffer_result_3_2, 0x6f8, 32, W, Data signal of buffer_result_3, </column>
                    <column name="s_axi_control">dw_conv_1_filter_3_1, 0x700, 32, W, Data signal of dw_conv_1_filter_3, </column>
                    <column name="s_axi_control">dw_conv_1_filter_3_2, 0x704, 32, W, Data signal of dw_conv_1_filter_3, </column>
                    <column name="s_axi_control">dw_norm_1_weight_3_1, 0x70c, 32, W, Data signal of dw_norm_1_weight_3, </column>
                    <column name="s_axi_control">dw_norm_1_weight_3_2, 0x710, 32, W, Data signal of dw_norm_1_weight_3, </column>
                    <column name="s_axi_control">dw_norm_1_bias_3_1, 0x718, 32, W, Data signal of dw_norm_1_bias_3, </column>
                    <column name="s_axi_control">dw_norm_1_bias_3_2, 0x71c, 32, W, Data signal of dw_norm_1_bias_3, </column>
                    <column name="s_axi_control">dw_norm_1_mean_3_1, 0x724, 32, W, Data signal of dw_norm_1_mean_3, </column>
                    <column name="s_axi_control">dw_norm_1_mean_3_2, 0x728, 32, W, Data signal of dw_norm_1_mean_3, </column>
                    <column name="s_axi_control">dw_norm_1_var_3_1, 0x730, 32, W, Data signal of dw_norm_1_var_3, </column>
                    <column name="s_axi_control">dw_norm_1_var_3_2, 0x734, 32, W, Data signal of dw_norm_1_var_3, </column>
                    <column name="s_axi_control">proj_1_weight_3_1, 0x73c, 32, W, Data signal of proj_1_weight_3, </column>
                    <column name="s_axi_control">proj_1_weight_3_2, 0x740, 32, W, Data signal of proj_1_weight_3, </column>
                    <column name="s_axi_control">Y_dw_conv_1_3_1, 0x748, 32, W, Data signal of Y_dw_conv_1_3, </column>
                    <column name="s_axi_control">Y_dw_conv_1_3_2, 0x74c, 32, W, Data signal of Y_dw_conv_1_3, </column>
                    <column name="s_axi_control">Y_dw_norm_1_3_1, 0x754, 32, W, Data signal of Y_dw_norm_1_3, </column>
                    <column name="s_axi_control">Y_dw_norm_1_3_2, 0x758, 32, W, Data signal of Y_dw_norm_1_3, </column>
                    <column name="s_axi_control">Y_dw_act_1_3_1, 0x760, 32, W, Data signal of Y_dw_act_1_3, </column>
                    <column name="s_axi_control">Y_dw_act_1_3_2, 0x764, 32, W, Data signal of Y_dw_act_1_3, </column>
                    <column name="s_axi_control">Y_proj_1_3_1, 0x76c, 32, W, Data signal of Y_proj_1_3, </column>
                    <column name="s_axi_control">Y_proj_1_3_2, 0x770, 32, W, Data signal of Y_proj_1_3, </column>
                    <column name="s_axi_control">Y_dw_skip_1_3_1, 0x778, 32, W, Data signal of Y_dw_skip_1_3, </column>
                    <column name="s_axi_control">Y_dw_skip_1_3_2, 0x77c, 32, W, Data signal of Y_dw_skip_1_3, </column>
                    <column name="s_axi_control">Y_skip_1_3_1, 0x784, 32, W, Data signal of Y_skip_1_3, </column>
                    <column name="s_axi_control">Y_skip_1_3_2, 0x788, 32, W, Data signal of Y_skip_1_3, </column>
                    <column name="s_axi_control">norm_0_weight_4_1, 0x790, 32, W, Data signal of norm_0_weight_4, </column>
                    <column name="s_axi_control">norm_0_weight_4_2, 0x794, 32, W, Data signal of norm_0_weight_4, </column>
                    <column name="s_axi_control">norm_0_bias_4_1, 0x79c, 32, W, Data signal of norm_0_bias_4, </column>
                    <column name="s_axi_control">norm_0_bias_4_2, 0x7a0, 32, W, Data signal of norm_0_bias_4, </column>
                    <column name="s_axi_control">v_conv_0_weight_4_1, 0x7a8, 32, W, Data signal of v_conv_0_weight_4, </column>
                    <column name="s_axi_control">v_conv_0_weight_4_2, 0x7ac, 32, W, Data signal of v_conv_0_weight_4, </column>
                    <column name="s_axi_control">v_conv_0_bias_4_1, 0x7b4, 32, W, Data signal of v_conv_0_bias_4, </column>
                    <column name="s_axi_control">v_conv_0_bias_4_2, 0x7b8, 32, W, Data signal of v_conv_0_bias_4, </column>
                    <column name="s_axi_control">dw_conv_0_filter_4_1, 0x7c0, 32, W, Data signal of dw_conv_0_filter_4, </column>
                    <column name="s_axi_control">dw_conv_0_filter_4_2, 0x7c4, 32, W, Data signal of dw_conv_0_filter_4, </column>
                    <column name="s_axi_control">dw_norm_0_weight_4_1, 0x7cc, 32, W, Data signal of dw_norm_0_weight_4, </column>
                    <column name="s_axi_control">dw_norm_0_weight_4_2, 0x7d0, 32, W, Data signal of dw_norm_0_weight_4, </column>
                    <column name="s_axi_control">dw_norm_0_bias_4_1, 0x7d8, 32, W, Data signal of dw_norm_0_bias_4, </column>
                    <column name="s_axi_control">dw_norm_0_bias_4_2, 0x7dc, 32, W, Data signal of dw_norm_0_bias_4, </column>
                    <column name="s_axi_control">dw_norm_0_mean_4_1, 0x7e4, 32, W, Data signal of dw_norm_0_mean_4, </column>
                    <column name="s_axi_control">dw_norm_0_mean_4_2, 0x7e8, 32, W, Data signal of dw_norm_0_mean_4, </column>
                    <column name="s_axi_control">dw_norm_0_var_4_1, 0x7f0, 32, W, Data signal of dw_norm_0_var_4, </column>
                    <column name="s_axi_control">dw_norm_0_var_4_2, 0x7f4, 32, W, Data signal of dw_norm_0_var_4, </column>
                    <column name="s_axi_control">proj_0_weight_4_1, 0x7fc, 32, W, Data signal of proj_0_weight_4, </column>
                    <column name="s_axi_control">proj_0_weight_4_2, 0x800, 32, W, Data signal of proj_0_weight_4, </column>
                    <column name="s_axi_control">Y_norm_0_4_1, 0x808, 32, W, Data signal of Y_norm_0_4, </column>
                    <column name="s_axi_control">Y_norm_0_4_2, 0x80c, 32, W, Data signal of Y_norm_0_4, </column>
                    <column name="s_axi_control">Y_v_conv_0_4_1, 0x814, 32, W, Data signal of Y_v_conv_0_4, </column>
                    <column name="s_axi_control">Y_v_conv_0_4_2, 0x818, 32, W, Data signal of Y_v_conv_0_4, </column>
                    <column name="s_axi_control">Y_v_act_0_4_1, 0x820, 32, W, Data signal of Y_v_act_0_4, </column>
                    <column name="s_axi_control">Y_v_act_0_4_2, 0x824, 32, W, Data signal of Y_v_act_0_4, </column>
                    <column name="s_axi_control">Y_dw_conv_0_4_1, 0x82c, 32, W, Data signal of Y_dw_conv_0_4, </column>
                    <column name="s_axi_control">Y_dw_conv_0_4_2, 0x830, 32, W, Data signal of Y_dw_conv_0_4, </column>
                    <column name="s_axi_control">Y_dw_norm_0_4_1, 0x838, 32, W, Data signal of Y_dw_norm_0_4, </column>
                    <column name="s_axi_control">Y_dw_norm_0_4_2, 0x83c, 32, W, Data signal of Y_dw_norm_0_4, </column>
                    <column name="s_axi_control">Y_dw_act_0_4_1, 0x844, 32, W, Data signal of Y_dw_act_0_4, </column>
                    <column name="s_axi_control">Y_dw_act_0_4_2, 0x848, 32, W, Data signal of Y_dw_act_0_4, </column>
                    <column name="s_axi_control">result_40_1, 0x850, 32, W, Data signal of result_40, </column>
                    <column name="s_axi_control">result_40_2, 0x854, 32, W, Data signal of result_40, </column>
                    <column name="s_axi_control">afterNorm_4_1, 0x85c, 32, W, Data signal of afterNorm_4, </column>
                    <column name="s_axi_control">afterNorm_4_2, 0x860, 32, W, Data signal of afterNorm_4, </column>
                    <column name="s_axi_control">norm1_mean_4_1, 0x868, 32, W, Data signal of norm1_mean_4, </column>
                    <column name="s_axi_control">norm1_mean_4_2, 0x86c, 32, W, Data signal of norm1_mean_4, </column>
                    <column name="s_axi_control">norm1_var_4_1, 0x874, 32, W, Data signal of norm1_var_4, </column>
                    <column name="s_axi_control">norm1_var_4_2, 0x878, 32, W, Data signal of norm1_var_4, </column>
                    <column name="s_axi_control">norm1_weight_4_1, 0x880, 32, W, Data signal of norm1_weight_4, </column>
                    <column name="s_axi_control">norm1_weight_4_2, 0x884, 32, W, Data signal of norm1_weight_4, </column>
                    <column name="s_axi_control">norm1_bias_4_1, 0x88c, 32, W, Data signal of norm1_bias_4, </column>
                    <column name="s_axi_control">norm1_bias_4_2, 0x890, 32, W, Data signal of norm1_bias_4, </column>
                    <column name="s_axi_control">afterRearrangeX_4_1, 0x898, 32, W, Data signal of afterRearrangeX_4, </column>
                    <column name="s_axi_control">afterRearrangeX_4_2, 0x89c, 32, W, Data signal of afterRearrangeX_4, </column>
                    <column name="s_axi_control">afterConv1_4_1, 0x8a4, 32, W, Data signal of afterConv1_4, </column>
                    <column name="s_axi_control">afterConv1_4_2, 0x8a8, 32, W, Data signal of afterConv1_4, </column>
                    <column name="s_axi_control">kernel1_4_1, 0x8b0, 32, W, Data signal of kernel1_4, </column>
                    <column name="s_axi_control">kernel1_4_2, 0x8b4, 32, W, Data signal of kernel1_4, </column>
                    <column name="s_axi_control">bias1_4_1, 0x8bc, 32, W, Data signal of bias1_4, </column>
                    <column name="s_axi_control">bias1_4_2, 0x8c0, 32, W, Data signal of bias1_4, </column>
                    <column name="s_axi_control">in_q_4_1, 0x8c8, 32, W, Data signal of in_q_4, </column>
                    <column name="s_axi_control">in_q_4_2, 0x8cc, 32, W, Data signal of in_q_4, </column>
                    <column name="s_axi_control">in_k_4_1, 0x8d4, 32, W, Data signal of in_k_4, </column>
                    <column name="s_axi_control">in_k_4_2, 0x8d8, 32, W, Data signal of in_k_4, </column>
                    <column name="s_axi_control">afterQKMultiplication_4_1, 0x8e0, 32, W, Data signal of afterQKMultiplication_4, </column>
                    <column name="s_axi_control">afterQKMultiplication_4_2, 0x8e4, 32, W, Data signal of afterQKMultiplication_4, </column>
                    <column name="s_axi_control">afterSoftmax_4_1, 0x8ec, 32, W, Data signal of afterSoftmax_4, </column>
                    <column name="s_axi_control">afterSoftmax_4_2, 0x8f0, 32, W, Data signal of afterSoftmax_4, </column>
                    <column name="s_axi_control">afterRearrangeX2_4_1, 0x8f8, 32, W, Data signal of afterRearrangeX2_4, </column>
                    <column name="s_axi_control">afterRearrangeX2_4_2, 0x8fc, 32, W, Data signal of afterRearrangeX2_4, </column>
                    <column name="s_axi_control">afterQKXMultiplication_4_1, 0x904, 32, W, Data signal of afterQKXMultiplication_4, </column>
                    <column name="s_axi_control">afterQKXMultiplication_4_2, 0x908, 32, W, Data signal of afterQKXMultiplication_4, </column>
                    <column name="s_axi_control">afterRearrangeQKX_4_1, 0x910, 32, W, Data signal of afterRearrangeQKX_4, </column>
                    <column name="s_axi_control">afterRearrangeQKX_4_2, 0x914, 32, W, Data signal of afterRearrangeQKX_4, </column>
                    <column name="s_axi_control">afterConv2_4_1, 0x91c, 32, W, Data signal of afterConv2_4, </column>
                    <column name="s_axi_control">afterConv2_4_2, 0x920, 32, W, Data signal of afterConv2_4, </column>
                    <column name="s_axi_control">kernel2_4_1, 0x928, 32, W, Data signal of kernel2_4, </column>
                    <column name="s_axi_control">kernel2_4_2, 0x92c, 32, W, Data signal of kernel2_4, </column>
                    <column name="s_axi_control">bias2_4_1, 0x934, 32, W, Data signal of bias2_4, </column>
                    <column name="s_axi_control">bias2_4_2, 0x938, 32, W, Data signal of bias2_4, </column>
                    <column name="s_axi_control">afterAct2_4_1, 0x940, 32, W, Data signal of afterAct2_4, </column>
                    <column name="s_axi_control">afterAct2_4_2, 0x944, 32, W, Data signal of afterAct2_4, </column>
                    <column name="s_axi_control">buffer_out_4_1, 0x94c, 32, W, Data signal of buffer_out_4, </column>
                    <column name="s_axi_control">buffer_out_4_2, 0x950, 32, W, Data signal of buffer_out_4, </column>
                    <column name="s_axi_control">buffer_result_4_1, 0x958, 32, W, Data signal of buffer_result_4, </column>
                    <column name="s_axi_control">buffer_result_4_2, 0x95c, 32, W, Data signal of buffer_result_4, </column>
                    <column name="s_axi_control">dw_conv_1_filter_4_1, 0x964, 32, W, Data signal of dw_conv_1_filter_4, </column>
                    <column name="s_axi_control">dw_conv_1_filter_4_2, 0x968, 32, W, Data signal of dw_conv_1_filter_4, </column>
                    <column name="s_axi_control">dw_norm_1_weight_4_1, 0x970, 32, W, Data signal of dw_norm_1_weight_4, </column>
                    <column name="s_axi_control">dw_norm_1_weight_4_2, 0x974, 32, W, Data signal of dw_norm_1_weight_4, </column>
                    <column name="s_axi_control">dw_norm_1_bias_4_1, 0x97c, 32, W, Data signal of dw_norm_1_bias_4, </column>
                    <column name="s_axi_control">dw_norm_1_bias_4_2, 0x980, 32, W, Data signal of dw_norm_1_bias_4, </column>
                    <column name="s_axi_control">dw_norm_1_mean_4_1, 0x988, 32, W, Data signal of dw_norm_1_mean_4, </column>
                    <column name="s_axi_control">dw_norm_1_mean_4_2, 0x98c, 32, W, Data signal of dw_norm_1_mean_4, </column>
                    <column name="s_axi_control">dw_norm_1_var_4_1, 0x994, 32, W, Data signal of dw_norm_1_var_4, </column>
                    <column name="s_axi_control">dw_norm_1_var_4_2, 0x998, 32, W, Data signal of dw_norm_1_var_4, </column>
                    <column name="s_axi_control">proj_1_weight_4_1, 0x9a0, 32, W, Data signal of proj_1_weight_4, </column>
                    <column name="s_axi_control">proj_1_weight_4_2, 0x9a4, 32, W, Data signal of proj_1_weight_4, </column>
                    <column name="s_axi_control">Y_dw_conv_1_4_1, 0x9ac, 32, W, Data signal of Y_dw_conv_1_4, </column>
                    <column name="s_axi_control">Y_dw_conv_1_4_2, 0x9b0, 32, W, Data signal of Y_dw_conv_1_4, </column>
                    <column name="s_axi_control">Y_dw_norm_1_4_1, 0x9b8, 32, W, Data signal of Y_dw_norm_1_4, </column>
                    <column name="s_axi_control">Y_dw_norm_1_4_2, 0x9bc, 32, W, Data signal of Y_dw_norm_1_4, </column>
                    <column name="s_axi_control">Y_dw_act_1_4_1, 0x9c4, 32, W, Data signal of Y_dw_act_1_4, </column>
                    <column name="s_axi_control">Y_dw_act_1_4_2, 0x9c8, 32, W, Data signal of Y_dw_act_1_4, </column>
                    <column name="s_axi_control">Y_proj_1_4_1, 0x9d0, 32, W, Data signal of Y_proj_1_4, </column>
                    <column name="s_axi_control">Y_proj_1_4_2, 0x9d4, 32, W, Data signal of Y_proj_1_4, </column>
                    <column name="s_axi_control">Y_dw_skip_1_4_1, 0x9dc, 32, W, Data signal of Y_dw_skip_1_4, </column>
                    <column name="s_axi_control">Y_dw_skip_1_4_2, 0x9e0, 32, W, Data signal of Y_dw_skip_1_4, </column>
                    <column name="s_axi_control">Y_skip_1_4_1, 0x9e8, 32, W, Data signal of Y_skip_1_4, </column>
                    <column name="s_axi_control">Y_skip_1_4_2, 0x9ec, 32, W, Data signal of Y_skip_1_4, </column>
                    <column name="s_axi_control">Y_linear_norm_1, 0x9f4, 32, W, Data signal of Y_linear_norm, </column>
                    <column name="s_axi_control">Y_linear_norm_2, 0x9f8, 32, W, Data signal of Y_linear_norm, </column>
                    <column name="s_axi_control">linear_norm_mean_1, 0xa00, 32, W, Data signal of linear_norm_mean, </column>
                    <column name="s_axi_control">linear_norm_mean_2, 0xa04, 32, W, Data signal of linear_norm_mean, </column>
                    <column name="s_axi_control">linear_norm_var_1, 0xa0c, 32, W, Data signal of linear_norm_var, </column>
                    <column name="s_axi_control">linear_norm_var_2, 0xa10, 32, W, Data signal of linear_norm_var, </column>
                    <column name="s_axi_control">linear_norm_weight_1, 0xa18, 32, W, Data signal of linear_norm_weight, </column>
                    <column name="s_axi_control">linear_norm_weight_2, 0xa1c, 32, W, Data signal of linear_norm_weight, </column>
                    <column name="s_axi_control">linear_norm_bias_1, 0xa24, 32, W, Data signal of linear_norm_bias, </column>
                    <column name="s_axi_control">linear_norm_bias_2, 0xa28, 32, W, Data signal of linear_norm_bias, </column>
                    <column name="s_axi_control">Y_linear_reduce_1, 0xa30, 32, W, Data signal of Y_linear_reduce, </column>
                    <column name="s_axi_control">Y_linear_reduce_2, 0xa34, 32, W, Data signal of Y_linear_reduce, </column>
                    <column name="s_axi_control">linear_weight_1, 0xa3c, 32, W, Data signal of linear_weight, </column>
                    <column name="s_axi_control">linear_weight_2, 0xa40, 32, W, Data signal of linear_weight, </column>
                    <column name="s_axi_control">linear_bias_1, 0xa48, 32, W, Data signal of linear_bias, </column>
                    <column name="s_axi_control">linear_bias_2, 0xa4c, 32, W, Data signal of linear_bias, </column>
                    <column name="s_axi_control">Y_out_1, 0xa54, 32, W, Data signal of Y_out, </column>
                    <column name="s_axi_control">Y_out_2, 0xa58, 32, W, Data signal of Y_out, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_data">inout, float*</column>
                    <column name="msp_conv_weight">inout, float*</column>
                    <column name="msp_conv_bias">inout, float*</column>
                    <column name="msp_norm_weight">inout, float*</column>
                    <column name="msp_norm_bias">inout, float*</column>
                    <column name="msp_norm_running_mean">inout, float*</column>
                    <column name="msp_norm_running_var">inout, float*</column>
                    <column name="dw_conv_weight">inout, float*</column>
                    <column name="dw_norm_gamma">inout, float*</column>
                    <column name="dw_norm_beta">inout, float*</column>
                    <column name="dw_norm_mean">inout, float*</column>
                    <column name="dw_norm_var">inout, float*</column>
                    <column name="se_conv_reduce_weight">inout, float*</column>
                    <column name="se_conv_reduce_bias">inout, float*</column>
                    <column name="se_conv_expand_weight">inout, float*</column>
                    <column name="se_conv_expand_bias">inout, float*</column>
                    <column name="proj_conv_weight">inout, float*</column>
                    <column name="norm_1_1_weight">inout, float*</column>
                    <column name="norm_1_1_bias">inout, float*</column>
                    <column name="norm_1_1_running_mean">inout, float*</column>
                    <column name="norm_1_1_running_var">inout, float*</column>
                    <column name="v_conv_1_1_weight">inout, float*</column>
                    <column name="v_conv_1_1_bias">inout, float*</column>
                    <column name="dw_conv_1_1_filter">inout, float*</column>
                    <column name="dw_norm_1_1_gamma">inout, float*</column>
                    <column name="dw_norm_1_1_beta">inout, float*</column>
                    <column name="dw_norm_1_1_mean">inout, float*</column>
                    <column name="dw_norm_1_1_var">inout, float*</column>
                    <column name="proj_1_1_weight">inout, float*</column>
                    <column name="norm_1_2_weight">inout, float*</column>
                    <column name="norm_1_2_bias">inout, float*</column>
                    <column name="norm_1_2_running_mean">inout, float*</column>
                    <column name="norm_1_2_running_var">inout, float*</column>
                    <column name="v_conv_1_2_weight">inout, float*</column>
                    <column name="v_conv_1_2_bias">inout, float*</column>
                    <column name="dw_conv_1_2_filter">inout, float*</column>
                    <column name="dw_norm_1_2_gamma">inout, float*</column>
                    <column name="dw_norm_1_2_beta">inout, float*</column>
                    <column name="dw_norm_1_2_mean">inout, float*</column>
                    <column name="dw_norm_1_2_var">inout, float*</column>
                    <column name="proj_1_2_weight">inout, float*</column>
                    <column name="norm_2_1_weight">inout, float*</column>
                    <column name="norm_2_1_bias">inout, float*</column>
                    <column name="norm_2_1_running_mean">inout, float*</column>
                    <column name="norm_2_1_running_var">inout, float*</column>
                    <column name="v_conv_2_1_weight">inout, float*</column>
                    <column name="v_conv_2_1_bias">inout, float*</column>
                    <column name="dw_conv_2_1_filter">inout, float*</column>
                    <column name="dw_norm_2_1_gamma">inout, float*</column>
                    <column name="dw_norm_2_1_beta">inout, float*</column>
                    <column name="dw_norm_2_1_mean">inout, float*</column>
                    <column name="dw_norm_2_1_var">inout, float*</column>
                    <column name="proj_2_1_weight">inout, float*</column>
                    <column name="norm_2_2_weight">inout, float*</column>
                    <column name="norm_2_2_bias">inout, float*</column>
                    <column name="norm_2_2_running_mean">inout, float*</column>
                    <column name="norm_2_2_running_var">inout, float*</column>
                    <column name="v_conv_2_2_weight">inout, float*</column>
                    <column name="v_conv_2_2_bias">inout, float*</column>
                    <column name="dw_conv_2_2_filter">inout, float*</column>
                    <column name="dw_norm_2_2_gamma">inout, float*</column>
                    <column name="dw_norm_2_2_beta">inout, float*</column>
                    <column name="dw_norm_2_2_mean">inout, float*</column>
                    <column name="dw_norm_2_2_var">inout, float*</column>
                    <column name="proj_2_2_weight">inout, float*</column>
                    <column name="Y_msp_conv">inout, float*</column>
                    <column name="Y_msp_norm">inout, float*</column>
                    <column name="Y_dw_conv">inout, float*</column>
                    <column name="Y_dw_norm">inout, float*</column>
                    <column name="Y_dw_act">inout, float*</column>
                    <column name="Y_se_mean">inout, float*</column>
                    <column name="Y_se_reduce">inout, float*</column>
                    <column name="Y_se_act">inout, float*</column>
                    <column name="Y_se_expand">inout, float*</column>
                    <column name="Y_se_sigmoid">inout, float*</column>
                    <column name="Y_se">inout, float*</column>
                    <column name="Y_proj">inout, float*</column>
                    <column name="Y_norm_1_1">inout, float*</column>
                    <column name="Y_v_conv_1_1">inout, float*</column>
                    <column name="Y_v_act_1_1">inout, float*</column>
                    <column name="Y_dw_conv_1_1">inout, float*</column>
                    <column name="Y_dw_norm_1_1">inout, float*</column>
                    <column name="Y_dw_act_1_1">inout, float*</column>
                    <column name="Y_proj_1_1">inout, float*</column>
                    <column name="Y_norm_1_2">inout, float*</column>
                    <column name="Y_v_conv_1_2">inout, float*</column>
                    <column name="Y_v_act_1_2">inout, float*</column>
                    <column name="Y_dw_conv_1_2">inout, float*</column>
                    <column name="Y_dw_norm_1_2">inout, float*</column>
                    <column name="Y_dw_act_1_2">inout, float*</column>
                    <column name="Y_proj_1_2">inout, float*</column>
                    <column name="Y_dw_skip_1_2">inout, float*</column>
                    <column name="Y_skip_1_2">inout, float*</column>
                    <column name="Y_norm_2_1">inout, float*</column>
                    <column name="Y_v_conv_2_1">inout, float*</column>
                    <column name="Y_v_act_2_1">inout, float*</column>
                    <column name="Y_dw_conv_2_1">inout, float*</column>
                    <column name="Y_dw_norm_2_1">inout, float*</column>
                    <column name="Y_dw_act_2_1">inout, float*</column>
                    <column name="Y_proj_2_1">inout, float*</column>
                    <column name="Y_norm_2_2">inout, float*</column>
                    <column name="Y_v_conv_2_2">inout, float*</column>
                    <column name="Y_v_act_2_2">inout, float*</column>
                    <column name="Y_dw_conv_2_2">inout, float*</column>
                    <column name="Y_dw_norm_2_2">inout, float*</column>
                    <column name="Y_dw_act_2_2">inout, float*</column>
                    <column name="Y_proj_2_2">inout, float*</column>
                    <column name="Y_dw_skip_2_2">inout, float*</column>
                    <column name="Y_skip_2_2">inout, float*</column>
                    <column name="norm_0_weight_3">inout, float*</column>
                    <column name="norm_0_bias_3">inout, float*</column>
                    <column name="v_conv_0_weight_3">inout, float*</column>
                    <column name="v_conv_0_bias_3">inout, float*</column>
                    <column name="dw_conv_0_filter_3">inout, float*</column>
                    <column name="dw_norm_0_weight_3">inout, float*</column>
                    <column name="dw_norm_0_bias_3">inout, float*</column>
                    <column name="dw_norm_0_mean_3">inout, float*</column>
                    <column name="dw_norm_0_var_3">inout, float*</column>
                    <column name="proj_0_weight_3">inout, float*</column>
                    <column name="Y_norm_0_3">inout, float*</column>
                    <column name="Y_v_conv_0_3">inout, float*</column>
                    <column name="Y_v_act_0_3">inout, float*</column>
                    <column name="Y_dw_conv_0_3">inout, float*</column>
                    <column name="Y_dw_norm_0_3">inout, float*</column>
                    <column name="Y_dw_act_0_3">inout, float*</column>
                    <column name="result_30">inout, float*</column>
                    <column name="afterNorm_3">inout, float*</column>
                    <column name="norm1_mean_3">inout, float*</column>
                    <column name="norm1_var_3">inout, float*</column>
                    <column name="norm1_weight_3">inout, float*</column>
                    <column name="norm1_bias_3">inout, float*</column>
                    <column name="afterRearrangeX_3">inout, float*</column>
                    <column name="afterConv1_3">inout, float*</column>
                    <column name="kernel1_3">inout, float*</column>
                    <column name="bias1_3">inout, float*</column>
                    <column name="in_q_3">inout, float*</column>
                    <column name="in_k_3">inout, float*</column>
                    <column name="afterQKMultiplication_3">inout, float*</column>
                    <column name="afterSoftmax_3">inout, float*</column>
                    <column name="afterRearrangeX2_3">inout, float*</column>
                    <column name="afterQKXMultiplication_3">inout, float*</column>
                    <column name="afterRearrangeQKX_3">inout, float*</column>
                    <column name="afterConv2_3">inout, float*</column>
                    <column name="kernel2_3">inout, float*</column>
                    <column name="bias2_3">inout, float*</column>
                    <column name="afterAct2_3">inout, float*</column>
                    <column name="buffer_out_3">inout, float*</column>
                    <column name="buffer_result_3">inout, float*</column>
                    <column name="dw_conv_1_filter_3">inout, float*</column>
                    <column name="dw_norm_1_weight_3">inout, float*</column>
                    <column name="dw_norm_1_bias_3">inout, float*</column>
                    <column name="dw_norm_1_mean_3">inout, float*</column>
                    <column name="dw_norm_1_var_3">inout, float*</column>
                    <column name="proj_1_weight_3">inout, float*</column>
                    <column name="Y_dw_conv_1_3">inout, float*</column>
                    <column name="Y_dw_norm_1_3">inout, float*</column>
                    <column name="Y_dw_act_1_3">inout, float*</column>
                    <column name="Y_proj_1_3">inout, float*</column>
                    <column name="Y_dw_skip_1_3">inout, float*</column>
                    <column name="Y_skip_1_3">inout, float*</column>
                    <column name="norm_0_weight_4">inout, float*</column>
                    <column name="norm_0_bias_4">inout, float*</column>
                    <column name="v_conv_0_weight_4">inout, float*</column>
                    <column name="v_conv_0_bias_4">inout, float*</column>
                    <column name="dw_conv_0_filter_4">inout, float*</column>
                    <column name="dw_norm_0_weight_4">inout, float*</column>
                    <column name="dw_norm_0_bias_4">inout, float*</column>
                    <column name="dw_norm_0_mean_4">inout, float*</column>
                    <column name="dw_norm_0_var_4">inout, float*</column>
                    <column name="proj_0_weight_4">inout, float*</column>
                    <column name="Y_norm_0_4">inout, float*</column>
                    <column name="Y_v_conv_0_4">inout, float*</column>
                    <column name="Y_v_act_0_4">inout, float*</column>
                    <column name="Y_dw_conv_0_4">inout, float*</column>
                    <column name="Y_dw_norm_0_4">inout, float*</column>
                    <column name="Y_dw_act_0_4">inout, float*</column>
                    <column name="result_40">inout, float*</column>
                    <column name="afterNorm_4">inout, float*</column>
                    <column name="norm1_mean_4">inout, float*</column>
                    <column name="norm1_var_4">inout, float*</column>
                    <column name="norm1_weight_4">inout, float*</column>
                    <column name="norm1_bias_4">inout, float*</column>
                    <column name="afterRearrangeX_4">inout, float*</column>
                    <column name="afterConv1_4">inout, float*</column>
                    <column name="kernel1_4">inout, float*</column>
                    <column name="bias1_4">inout, float*</column>
                    <column name="in_q_4">inout, float*</column>
                    <column name="in_k_4">inout, float*</column>
                    <column name="afterQKMultiplication_4">inout, float*</column>
                    <column name="afterSoftmax_4">inout, float*</column>
                    <column name="afterRearrangeX2_4">inout, float*</column>
                    <column name="afterQKXMultiplication_4">inout, float*</column>
                    <column name="afterRearrangeQKX_4">inout, float*</column>
                    <column name="afterConv2_4">inout, float*</column>
                    <column name="kernel2_4">inout, float*</column>
                    <column name="bias2_4">inout, float*</column>
                    <column name="afterAct2_4">inout, float*</column>
                    <column name="buffer_out_4">inout, float*</column>
                    <column name="buffer_result_4">inout, float*</column>
                    <column name="dw_conv_1_filter_4">inout, float*</column>
                    <column name="dw_norm_1_weight_4">inout, float*</column>
                    <column name="dw_norm_1_bias_4">inout, float*</column>
                    <column name="dw_norm_1_mean_4">inout, float*</column>
                    <column name="dw_norm_1_var_4">inout, float*</column>
                    <column name="proj_1_weight_4">inout, float*</column>
                    <column name="Y_dw_conv_1_4">inout, float*</column>
                    <column name="Y_dw_norm_1_4">inout, float*</column>
                    <column name="Y_dw_act_1_4">inout, float*</column>
                    <column name="Y_proj_1_4">inout, float*</column>
                    <column name="Y_dw_skip_1_4">inout, float*</column>
                    <column name="Y_skip_1_4">inout, float*</column>
                    <column name="Y_linear_norm">inout, float*</column>
                    <column name="linear_norm_mean">inout, float*</column>
                    <column name="linear_norm_var">inout, float*</column>
                    <column name="linear_norm_weight">inout, float*</column>
                    <column name="linear_norm_bias">inout, float*</column>
                    <column name="Y_linear_reduce">inout, float*</column>
                    <column name="linear_weight">inout, float*</column>
                    <column name="linear_bias">inout, float*</column>
                    <column name="Y_out">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="X_data">m_axi_gmem0, interface, , </column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_1 offset=0x10 range=32</column>
                    <column name="X_data">s_axi_control, register, offset, name=X_data_2 offset=0x14 range=32</column>
                    <column name="msp_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_1 offset=0x1c range=32</column>
                    <column name="msp_conv_weight">s_axi_control, register, offset, name=msp_conv_weight_2 offset=0x20 range=32</column>
                    <column name="msp_conv_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_1 offset=0x28 range=32</column>
                    <column name="msp_conv_bias">s_axi_control, register, offset, name=msp_conv_bias_2 offset=0x2c range=32</column>
                    <column name="msp_norm_weight">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_1 offset=0x34 range=32</column>
                    <column name="msp_norm_weight">s_axi_control, register, offset, name=msp_norm_weight_2 offset=0x38 range=32</column>
                    <column name="msp_norm_bias">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_1 offset=0x40 range=32</column>
                    <column name="msp_norm_bias">s_axi_control, register, offset, name=msp_norm_bias_2 offset=0x44 range=32</column>
                    <column name="msp_norm_running_mean">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_1 offset=0x4c range=32</column>
                    <column name="msp_norm_running_mean">s_axi_control, register, offset, name=msp_norm_running_mean_2 offset=0x50 range=32</column>
                    <column name="msp_norm_running_var">m_axi_gmem, interface, , </column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_1 offset=0x58 range=32</column>
                    <column name="msp_norm_running_var">s_axi_control, register, offset, name=msp_norm_running_var_2 offset=0x5c range=32</column>
                    <column name="dw_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_1 offset=0x64 range=32</column>
                    <column name="dw_conv_weight">s_axi_control, register, offset, name=dw_conv_weight_2 offset=0x68 range=32</column>
                    <column name="dw_norm_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_gamma">s_axi_control, register, offset, name=dw_norm_gamma_1 offset=0x70 range=32</column>
                    <column name="dw_norm_gamma">s_axi_control, register, offset, name=dw_norm_gamma_2 offset=0x74 range=32</column>
                    <column name="dw_norm_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_beta">s_axi_control, register, offset, name=dw_norm_beta_1 offset=0x7c range=32</column>
                    <column name="dw_norm_beta">s_axi_control, register, offset, name=dw_norm_beta_2 offset=0x80 range=32</column>
                    <column name="dw_norm_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_mean">s_axi_control, register, offset, name=dw_norm_mean_1 offset=0x88 range=32</column>
                    <column name="dw_norm_mean">s_axi_control, register, offset, name=dw_norm_mean_2 offset=0x8c range=32</column>
                    <column name="dw_norm_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_var">s_axi_control, register, offset, name=dw_norm_var_1 offset=0x94 range=32</column>
                    <column name="dw_norm_var">s_axi_control, register, offset, name=dw_norm_var_2 offset=0x98 range=32</column>
                    <column name="se_conv_reduce_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_1 offset=0xa0 range=32</column>
                    <column name="se_conv_reduce_weight">s_axi_control, register, offset, name=se_conv_reduce_weight_2 offset=0xa4 range=32</column>
                    <column name="se_conv_reduce_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_1 offset=0xac range=32</column>
                    <column name="se_conv_reduce_bias">s_axi_control, register, offset, name=se_conv_reduce_bias_2 offset=0xb0 range=32</column>
                    <column name="se_conv_expand_weight">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_1 offset=0xb8 range=32</column>
                    <column name="se_conv_expand_weight">s_axi_control, register, offset, name=se_conv_expand_weight_2 offset=0xbc range=32</column>
                    <column name="se_conv_expand_bias">m_axi_gmem, interface, , </column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_1 offset=0xc4 range=32</column>
                    <column name="se_conv_expand_bias">s_axi_control, register, offset, name=se_conv_expand_bias_2 offset=0xc8 range=32</column>
                    <column name="proj_conv_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_1 offset=0xd0 range=32</column>
                    <column name="proj_conv_weight">s_axi_control, register, offset, name=proj_conv_weight_2 offset=0xd4 range=32</column>
                    <column name="norm_1_1_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_weight">s_axi_control, register, offset, name=norm_1_1_weight_1 offset=0xdc range=32</column>
                    <column name="norm_1_1_weight">s_axi_control, register, offset, name=norm_1_1_weight_2 offset=0xe0 range=32</column>
                    <column name="norm_1_1_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_bias">s_axi_control, register, offset, name=norm_1_1_bias_1 offset=0xe8 range=32</column>
                    <column name="norm_1_1_bias">s_axi_control, register, offset, name=norm_1_1_bias_2 offset=0xec range=32</column>
                    <column name="norm_1_1_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_running_mean">s_axi_control, register, offset, name=norm_1_1_running_mean_1 offset=0xf4 range=32</column>
                    <column name="norm_1_1_running_mean">s_axi_control, register, offset, name=norm_1_1_running_mean_2 offset=0xf8 range=32</column>
                    <column name="norm_1_1_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_1_1_running_var">s_axi_control, register, offset, name=norm_1_1_running_var_1 offset=0x100 range=32</column>
                    <column name="norm_1_1_running_var">s_axi_control, register, offset, name=norm_1_1_running_var_2 offset=0x104 range=32</column>
                    <column name="v_conv_1_1_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_1_weight">s_axi_control, register, offset, name=v_conv_1_1_weight_1 offset=0x10c range=32</column>
                    <column name="v_conv_1_1_weight">s_axi_control, register, offset, name=v_conv_1_1_weight_2 offset=0x110 range=32</column>
                    <column name="v_conv_1_1_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_1_bias">s_axi_control, register, offset, name=v_conv_1_1_bias_1 offset=0x118 range=32</column>
                    <column name="v_conv_1_1_bias">s_axi_control, register, offset, name=v_conv_1_1_bias_2 offset=0x11c range=32</column>
                    <column name="dw_conv_1_1_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_1_1_filter">s_axi_control, register, offset, name=dw_conv_1_1_filter_1 offset=0x124 range=32</column>
                    <column name="dw_conv_1_1_filter">s_axi_control, register, offset, name=dw_conv_1_1_filter_2 offset=0x128 range=32</column>
                    <column name="dw_norm_1_1_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_gamma">s_axi_control, register, offset, name=dw_norm_1_1_gamma_1 offset=0x130 range=32</column>
                    <column name="dw_norm_1_1_gamma">s_axi_control, register, offset, name=dw_norm_1_1_gamma_2 offset=0x134 range=32</column>
                    <column name="dw_norm_1_1_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_beta">s_axi_control, register, offset, name=dw_norm_1_1_beta_1 offset=0x13c range=32</column>
                    <column name="dw_norm_1_1_beta">s_axi_control, register, offset, name=dw_norm_1_1_beta_2 offset=0x140 range=32</column>
                    <column name="dw_norm_1_1_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_mean">s_axi_control, register, offset, name=dw_norm_1_1_mean_1 offset=0x148 range=32</column>
                    <column name="dw_norm_1_1_mean">s_axi_control, register, offset, name=dw_norm_1_1_mean_2 offset=0x14c range=32</column>
                    <column name="dw_norm_1_1_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_1_var">s_axi_control, register, offset, name=dw_norm_1_1_var_1 offset=0x154 range=32</column>
                    <column name="dw_norm_1_1_var">s_axi_control, register, offset, name=dw_norm_1_1_var_2 offset=0x158 range=32</column>
                    <column name="proj_1_1_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_1_1_weight">s_axi_control, register, offset, name=proj_1_1_weight_1 offset=0x160 range=32</column>
                    <column name="proj_1_1_weight">s_axi_control, register, offset, name=proj_1_1_weight_2 offset=0x164 range=32</column>
                    <column name="norm_1_2_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_weight">s_axi_control, register, offset, name=norm_1_2_weight_1 offset=0x16c range=32</column>
                    <column name="norm_1_2_weight">s_axi_control, register, offset, name=norm_1_2_weight_2 offset=0x170 range=32</column>
                    <column name="norm_1_2_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_bias">s_axi_control, register, offset, name=norm_1_2_bias_1 offset=0x178 range=32</column>
                    <column name="norm_1_2_bias">s_axi_control, register, offset, name=norm_1_2_bias_2 offset=0x17c range=32</column>
                    <column name="norm_1_2_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_running_mean">s_axi_control, register, offset, name=norm_1_2_running_mean_1 offset=0x184 range=32</column>
                    <column name="norm_1_2_running_mean">s_axi_control, register, offset, name=norm_1_2_running_mean_2 offset=0x188 range=32</column>
                    <column name="norm_1_2_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_1_2_running_var">s_axi_control, register, offset, name=norm_1_2_running_var_1 offset=0x190 range=32</column>
                    <column name="norm_1_2_running_var">s_axi_control, register, offset, name=norm_1_2_running_var_2 offset=0x194 range=32</column>
                    <column name="v_conv_1_2_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_2_weight">s_axi_control, register, offset, name=v_conv_1_2_weight_1 offset=0x19c range=32</column>
                    <column name="v_conv_1_2_weight">s_axi_control, register, offset, name=v_conv_1_2_weight_2 offset=0x1a0 range=32</column>
                    <column name="v_conv_1_2_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_1_2_bias">s_axi_control, register, offset, name=v_conv_1_2_bias_1 offset=0x1a8 range=32</column>
                    <column name="v_conv_1_2_bias">s_axi_control, register, offset, name=v_conv_1_2_bias_2 offset=0x1ac range=32</column>
                    <column name="dw_conv_1_2_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_1_2_filter">s_axi_control, register, offset, name=dw_conv_1_2_filter_1 offset=0x1b4 range=32</column>
                    <column name="dw_conv_1_2_filter">s_axi_control, register, offset, name=dw_conv_1_2_filter_2 offset=0x1b8 range=32</column>
                    <column name="dw_norm_1_2_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_gamma">s_axi_control, register, offset, name=dw_norm_1_2_gamma_1 offset=0x1c0 range=32</column>
                    <column name="dw_norm_1_2_gamma">s_axi_control, register, offset, name=dw_norm_1_2_gamma_2 offset=0x1c4 range=32</column>
                    <column name="dw_norm_1_2_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_beta">s_axi_control, register, offset, name=dw_norm_1_2_beta_1 offset=0x1cc range=32</column>
                    <column name="dw_norm_1_2_beta">s_axi_control, register, offset, name=dw_norm_1_2_beta_2 offset=0x1d0 range=32</column>
                    <column name="dw_norm_1_2_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_mean">s_axi_control, register, offset, name=dw_norm_1_2_mean_1 offset=0x1d8 range=32</column>
                    <column name="dw_norm_1_2_mean">s_axi_control, register, offset, name=dw_norm_1_2_mean_2 offset=0x1dc range=32</column>
                    <column name="dw_norm_1_2_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_2_var">s_axi_control, register, offset, name=dw_norm_1_2_var_1 offset=0x1e4 range=32</column>
                    <column name="dw_norm_1_2_var">s_axi_control, register, offset, name=dw_norm_1_2_var_2 offset=0x1e8 range=32</column>
                    <column name="proj_1_2_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_1_2_weight">s_axi_control, register, offset, name=proj_1_2_weight_1 offset=0x1f0 range=32</column>
                    <column name="proj_1_2_weight">s_axi_control, register, offset, name=proj_1_2_weight_2 offset=0x1f4 range=32</column>
                    <column name="norm_2_1_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_weight">s_axi_control, register, offset, name=norm_2_1_weight_1 offset=0x1fc range=32</column>
                    <column name="norm_2_1_weight">s_axi_control, register, offset, name=norm_2_1_weight_2 offset=0x200 range=32</column>
                    <column name="norm_2_1_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_bias">s_axi_control, register, offset, name=norm_2_1_bias_1 offset=0x208 range=32</column>
                    <column name="norm_2_1_bias">s_axi_control, register, offset, name=norm_2_1_bias_2 offset=0x20c range=32</column>
                    <column name="norm_2_1_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_running_mean">s_axi_control, register, offset, name=norm_2_1_running_mean_1 offset=0x214 range=32</column>
                    <column name="norm_2_1_running_mean">s_axi_control, register, offset, name=norm_2_1_running_mean_2 offset=0x218 range=32</column>
                    <column name="norm_2_1_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_2_1_running_var">s_axi_control, register, offset, name=norm_2_1_running_var_1 offset=0x220 range=32</column>
                    <column name="norm_2_1_running_var">s_axi_control, register, offset, name=norm_2_1_running_var_2 offset=0x224 range=32</column>
                    <column name="v_conv_2_1_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_1_weight">s_axi_control, register, offset, name=v_conv_2_1_weight_1 offset=0x22c range=32</column>
                    <column name="v_conv_2_1_weight">s_axi_control, register, offset, name=v_conv_2_1_weight_2 offset=0x230 range=32</column>
                    <column name="v_conv_2_1_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_1_bias">s_axi_control, register, offset, name=v_conv_2_1_bias_1 offset=0x238 range=32</column>
                    <column name="v_conv_2_1_bias">s_axi_control, register, offset, name=v_conv_2_1_bias_2 offset=0x23c range=32</column>
                    <column name="dw_conv_2_1_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_2_1_filter">s_axi_control, register, offset, name=dw_conv_2_1_filter_1 offset=0x244 range=32</column>
                    <column name="dw_conv_2_1_filter">s_axi_control, register, offset, name=dw_conv_2_1_filter_2 offset=0x248 range=32</column>
                    <column name="dw_norm_2_1_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_gamma">s_axi_control, register, offset, name=dw_norm_2_1_gamma_1 offset=0x250 range=32</column>
                    <column name="dw_norm_2_1_gamma">s_axi_control, register, offset, name=dw_norm_2_1_gamma_2 offset=0x254 range=32</column>
                    <column name="dw_norm_2_1_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_beta">s_axi_control, register, offset, name=dw_norm_2_1_beta_1 offset=0x25c range=32</column>
                    <column name="dw_norm_2_1_beta">s_axi_control, register, offset, name=dw_norm_2_1_beta_2 offset=0x260 range=32</column>
                    <column name="dw_norm_2_1_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_mean">s_axi_control, register, offset, name=dw_norm_2_1_mean_1 offset=0x268 range=32</column>
                    <column name="dw_norm_2_1_mean">s_axi_control, register, offset, name=dw_norm_2_1_mean_2 offset=0x26c range=32</column>
                    <column name="dw_norm_2_1_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_1_var">s_axi_control, register, offset, name=dw_norm_2_1_var_1 offset=0x274 range=32</column>
                    <column name="dw_norm_2_1_var">s_axi_control, register, offset, name=dw_norm_2_1_var_2 offset=0x278 range=32</column>
                    <column name="proj_2_1_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_2_1_weight">s_axi_control, register, offset, name=proj_2_1_weight_1 offset=0x280 range=32</column>
                    <column name="proj_2_1_weight">s_axi_control, register, offset, name=proj_2_1_weight_2 offset=0x284 range=32</column>
                    <column name="norm_2_2_weight">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_weight">s_axi_control, register, offset, name=norm_2_2_weight_1 offset=0x28c range=32</column>
                    <column name="norm_2_2_weight">s_axi_control, register, offset, name=norm_2_2_weight_2 offset=0x290 range=32</column>
                    <column name="norm_2_2_bias">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_bias">s_axi_control, register, offset, name=norm_2_2_bias_1 offset=0x298 range=32</column>
                    <column name="norm_2_2_bias">s_axi_control, register, offset, name=norm_2_2_bias_2 offset=0x29c range=32</column>
                    <column name="norm_2_2_running_mean">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_running_mean">s_axi_control, register, offset, name=norm_2_2_running_mean_1 offset=0x2a4 range=32</column>
                    <column name="norm_2_2_running_mean">s_axi_control, register, offset, name=norm_2_2_running_mean_2 offset=0x2a8 range=32</column>
                    <column name="norm_2_2_running_var">m_axi_gmem, interface, , </column>
                    <column name="norm_2_2_running_var">s_axi_control, register, offset, name=norm_2_2_running_var_1 offset=0x2b0 range=32</column>
                    <column name="norm_2_2_running_var">s_axi_control, register, offset, name=norm_2_2_running_var_2 offset=0x2b4 range=32</column>
                    <column name="v_conv_2_2_weight">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_2_weight">s_axi_control, register, offset, name=v_conv_2_2_weight_1 offset=0x2bc range=32</column>
                    <column name="v_conv_2_2_weight">s_axi_control, register, offset, name=v_conv_2_2_weight_2 offset=0x2c0 range=32</column>
                    <column name="v_conv_2_2_bias">m_axi_gmem, interface, , </column>
                    <column name="v_conv_2_2_bias">s_axi_control, register, offset, name=v_conv_2_2_bias_1 offset=0x2c8 range=32</column>
                    <column name="v_conv_2_2_bias">s_axi_control, register, offset, name=v_conv_2_2_bias_2 offset=0x2cc range=32</column>
                    <column name="dw_conv_2_2_filter">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_2_2_filter">s_axi_control, register, offset, name=dw_conv_2_2_filter_1 offset=0x2d4 range=32</column>
                    <column name="dw_conv_2_2_filter">s_axi_control, register, offset, name=dw_conv_2_2_filter_2 offset=0x2d8 range=32</column>
                    <column name="dw_norm_2_2_gamma">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_gamma">s_axi_control, register, offset, name=dw_norm_2_2_gamma_1 offset=0x2e0 range=32</column>
                    <column name="dw_norm_2_2_gamma">s_axi_control, register, offset, name=dw_norm_2_2_gamma_2 offset=0x2e4 range=32</column>
                    <column name="dw_norm_2_2_beta">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_beta">s_axi_control, register, offset, name=dw_norm_2_2_beta_1 offset=0x2ec range=32</column>
                    <column name="dw_norm_2_2_beta">s_axi_control, register, offset, name=dw_norm_2_2_beta_2 offset=0x2f0 range=32</column>
                    <column name="dw_norm_2_2_mean">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_mean">s_axi_control, register, offset, name=dw_norm_2_2_mean_1 offset=0x2f8 range=32</column>
                    <column name="dw_norm_2_2_mean">s_axi_control, register, offset, name=dw_norm_2_2_mean_2 offset=0x2fc range=32</column>
                    <column name="dw_norm_2_2_var">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_2_2_var">s_axi_control, register, offset, name=dw_norm_2_2_var_1 offset=0x304 range=32</column>
                    <column name="dw_norm_2_2_var">s_axi_control, register, offset, name=dw_norm_2_2_var_2 offset=0x308 range=32</column>
                    <column name="proj_2_2_weight">m_axi_gmem, interface, , </column>
                    <column name="proj_2_2_weight">s_axi_control, register, offset, name=proj_2_2_weight_1 offset=0x310 range=32</column>
                    <column name="proj_2_2_weight">s_axi_control, register, offset, name=proj_2_2_weight_2 offset=0x314 range=32</column>
                    <column name="Y_msp_conv">m_axi_gmem1, interface, , </column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_1 offset=0x31c range=32</column>
                    <column name="Y_msp_conv">s_axi_control, register, offset, name=Y_msp_conv_2 offset=0x320 range=32</column>
                    <column name="Y_msp_norm">m_axi_gmem2, interface, , </column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_1 offset=0x328 range=32</column>
                    <column name="Y_msp_norm">s_axi_control, register, offset, name=Y_msp_norm_2 offset=0x32c range=32</column>
                    <column name="Y_dw_conv">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_1 offset=0x334 range=32</column>
                    <column name="Y_dw_conv">s_axi_control, register, offset, name=Y_dw_conv_2 offset=0x338 range=32</column>
                    <column name="Y_dw_norm">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_1 offset=0x340 range=32</column>
                    <column name="Y_dw_norm">s_axi_control, register, offset, name=Y_dw_norm_2 offset=0x344 range=32</column>
                    <column name="Y_dw_act">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_1 offset=0x34c range=32</column>
                    <column name="Y_dw_act">s_axi_control, register, offset, name=Y_dw_act_2 offset=0x350 range=32</column>
                    <column name="Y_se_mean">m_axi_gmem2, interface, , </column>
                    <column name="Y_se_mean">s_axi_control, register, offset, name=Y_se_mean_1 offset=0x358 range=32</column>
                    <column name="Y_se_mean">s_axi_control, register, offset, name=Y_se_mean_2 offset=0x35c range=32</column>
                    <column name="Y_se_reduce">m_axi_gmem3, interface, , </column>
                    <column name="Y_se_reduce">s_axi_control, register, offset, name=Y_se_reduce_1 offset=0x364 range=32</column>
                    <column name="Y_se_reduce">s_axi_control, register, offset, name=Y_se_reduce_2 offset=0x368 range=32</column>
                    <column name="Y_se_act">m_axi_gmem0, interface, , </column>
                    <column name="Y_se_act">s_axi_control, register, offset, name=Y_se_act_1 offset=0x370 range=32</column>
                    <column name="Y_se_act">s_axi_control, register, offset, name=Y_se_act_2 offset=0x374 range=32</column>
                    <column name="Y_se_expand">m_axi_gmem1, interface, , </column>
                    <column name="Y_se_expand">s_axi_control, register, offset, name=Y_se_expand_1 offset=0x37c range=32</column>
                    <column name="Y_se_expand">s_axi_control, register, offset, name=Y_se_expand_2 offset=0x380 range=32</column>
                    <column name="Y_se_sigmoid">m_axi_gmem2, interface, , </column>
                    <column name="Y_se_sigmoid">s_axi_control, register, offset, name=Y_se_sigmoid_1 offset=0x388 range=32</column>
                    <column name="Y_se_sigmoid">s_axi_control, register, offset, name=Y_se_sigmoid_2 offset=0x38c range=32</column>
                    <column name="Y_se">m_axi_gmem3, interface, , </column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_1 offset=0x394 range=32</column>
                    <column name="Y_se">s_axi_control, register, offset, name=Y_se_2 offset=0x398 range=32</column>
                    <column name="Y_proj">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_1 offset=0x3a0 range=32</column>
                    <column name="Y_proj">s_axi_control, register, offset, name=Y_proj_2 offset=0x3a4 range=32</column>
                    <column name="Y_norm_1_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_norm_1_1">s_axi_control, register, offset, name=Y_norm_1_1_1 offset=0x3ac range=32</column>
                    <column name="Y_norm_1_1">s_axi_control, register, offset, name=Y_norm_1_1_2 offset=0x3b0 range=32</column>
                    <column name="Y_v_conv_1_1">m_axi_gmem2, interface, , </column>
                    <column name="Y_v_conv_1_1">s_axi_control, register, offset, name=Y_v_conv_1_1_1 offset=0x3b8 range=32</column>
                    <column name="Y_v_conv_1_1">s_axi_control, register, offset, name=Y_v_conv_1_1_2 offset=0x3bc range=32</column>
                    <column name="Y_v_act_1_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_v_act_1_1">s_axi_control, register, offset, name=Y_v_act_1_1_1 offset=0x3c4 range=32</column>
                    <column name="Y_v_act_1_1">s_axi_control, register, offset, name=Y_v_act_1_1_2 offset=0x3c8 range=32</column>
                    <column name="Y_dw_conv_1_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_conv_1_1">s_axi_control, register, offset, name=Y_dw_conv_1_1_1 offset=0x3d0 range=32</column>
                    <column name="Y_dw_conv_1_1">s_axi_control, register, offset, name=Y_dw_conv_1_1_2 offset=0x3d4 range=32</column>
                    <column name="Y_dw_norm_1_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_norm_1_1">s_axi_control, register, offset, name=Y_dw_norm_1_1_1 offset=0x3dc range=32</column>
                    <column name="Y_dw_norm_1_1">s_axi_control, register, offset, name=Y_dw_norm_1_1_2 offset=0x3e0 range=32</column>
                    <column name="Y_dw_act_1_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_act_1_1">s_axi_control, register, offset, name=Y_dw_act_1_1_1 offset=0x3e8 range=32</column>
                    <column name="Y_dw_act_1_1">s_axi_control, register, offset, name=Y_dw_act_1_1_2 offset=0x3ec range=32</column>
                    <column name="Y_proj_1_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj_1_1">s_axi_control, register, offset, name=Y_proj_1_1_1 offset=0x3f4 range=32</column>
                    <column name="Y_proj_1_1">s_axi_control, register, offset, name=Y_proj_1_1_2 offset=0x3f8 range=32</column>
                    <column name="Y_norm_1_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_norm_1_2">s_axi_control, register, offset, name=Y_norm_1_2_1 offset=0x400 range=32</column>
                    <column name="Y_norm_1_2">s_axi_control, register, offset, name=Y_norm_1_2_2 offset=0x404 range=32</column>
                    <column name="Y_v_conv_1_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_v_conv_1_2">s_axi_control, register, offset, name=Y_v_conv_1_2_1 offset=0x40c range=32</column>
                    <column name="Y_v_conv_1_2">s_axi_control, register, offset, name=Y_v_conv_1_2_2 offset=0x410 range=32</column>
                    <column name="Y_v_act_1_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_v_act_1_2">s_axi_control, register, offset, name=Y_v_act_1_2_1 offset=0x418 range=32</column>
                    <column name="Y_v_act_1_2">s_axi_control, register, offset, name=Y_v_act_1_2_2 offset=0x41c range=32</column>
                    <column name="Y_dw_conv_1_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv_1_2">s_axi_control, register, offset, name=Y_dw_conv_1_2_1 offset=0x424 range=32</column>
                    <column name="Y_dw_conv_1_2">s_axi_control, register, offset, name=Y_dw_conv_1_2_2 offset=0x428 range=32</column>
                    <column name="Y_dw_norm_1_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm_1_2">s_axi_control, register, offset, name=Y_dw_norm_1_2_1 offset=0x430 range=32</column>
                    <column name="Y_dw_norm_1_2">s_axi_control, register, offset, name=Y_dw_norm_1_2_2 offset=0x434 range=32</column>
                    <column name="Y_dw_act_1_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_dw_act_1_2">s_axi_control, register, offset, name=Y_dw_act_1_2_1 offset=0x43c range=32</column>
                    <column name="Y_dw_act_1_2">s_axi_control, register, offset, name=Y_dw_act_1_2_2 offset=0x440 range=32</column>
                    <column name="Y_proj_1_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_proj_1_2">s_axi_control, register, offset, name=Y_proj_1_2_1 offset=0x448 range=32</column>
                    <column name="Y_proj_1_2">s_axi_control, register, offset, name=Y_proj_1_2_2 offset=0x44c range=32</column>
                    <column name="Y_dw_skip_1_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_skip_1_2">s_axi_control, register, offset, name=Y_dw_skip_1_2_1 offset=0x454 range=32</column>
                    <column name="Y_dw_skip_1_2">s_axi_control, register, offset, name=Y_dw_skip_1_2_2 offset=0x458 range=32</column>
                    <column name="Y_skip_1_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_skip_1_2">s_axi_control, register, offset, name=Y_skip_1_2_1 offset=0x460 range=32</column>
                    <column name="Y_skip_1_2">s_axi_control, register, offset, name=Y_skip_1_2_2 offset=0x464 range=32</column>
                    <column name="Y_norm_2_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_norm_2_1">s_axi_control, register, offset, name=Y_norm_2_1_1 offset=0x46c range=32</column>
                    <column name="Y_norm_2_1">s_axi_control, register, offset, name=Y_norm_2_1_2 offset=0x470 range=32</column>
                    <column name="Y_v_conv_2_1">m_axi_gmem2, interface, , </column>
                    <column name="Y_v_conv_2_1">s_axi_control, register, offset, name=Y_v_conv_2_1_1 offset=0x478 range=32</column>
                    <column name="Y_v_conv_2_1">s_axi_control, register, offset, name=Y_v_conv_2_1_2 offset=0x47c range=32</column>
                    <column name="Y_v_act_2_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_v_act_2_1">s_axi_control, register, offset, name=Y_v_act_2_1_1 offset=0x484 range=32</column>
                    <column name="Y_v_act_2_1">s_axi_control, register, offset, name=Y_v_act_2_1_2 offset=0x488 range=32</column>
                    <column name="Y_dw_conv_2_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_conv_2_1">s_axi_control, register, offset, name=Y_dw_conv_2_1_1 offset=0x490 range=32</column>
                    <column name="Y_dw_conv_2_1">s_axi_control, register, offset, name=Y_dw_conv_2_1_2 offset=0x494 range=32</column>
                    <column name="Y_dw_norm_2_1">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_norm_2_1">s_axi_control, register, offset, name=Y_dw_norm_2_1_1 offset=0x49c range=32</column>
                    <column name="Y_dw_norm_2_1">s_axi_control, register, offset, name=Y_dw_norm_2_1_2 offset=0x4a0 range=32</column>
                    <column name="Y_dw_act_2_1">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_act_2_1">s_axi_control, register, offset, name=Y_dw_act_2_1_1 offset=0x4a8 range=32</column>
                    <column name="Y_dw_act_2_1">s_axi_control, register, offset, name=Y_dw_act_2_1_2 offset=0x4ac range=32</column>
                    <column name="Y_proj_2_1">m_axi_gmem0, interface, , </column>
                    <column name="Y_proj_2_1">s_axi_control, register, offset, name=Y_proj_2_1_1 offset=0x4b4 range=32</column>
                    <column name="Y_proj_2_1">s_axi_control, register, offset, name=Y_proj_2_1_2 offset=0x4b8 range=32</column>
                    <column name="Y_norm_2_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_norm_2_2">s_axi_control, register, offset, name=Y_norm_2_2_1 offset=0x4c0 range=32</column>
                    <column name="Y_norm_2_2">s_axi_control, register, offset, name=Y_norm_2_2_2 offset=0x4c4 range=32</column>
                    <column name="Y_v_conv_2_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_v_conv_2_2">s_axi_control, register, offset, name=Y_v_conv_2_2_1 offset=0x4cc range=32</column>
                    <column name="Y_v_conv_2_2">s_axi_control, register, offset, name=Y_v_conv_2_2_2 offset=0x4d0 range=32</column>
                    <column name="Y_v_act_2_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_v_act_2_2">s_axi_control, register, offset, name=Y_v_act_2_2_1 offset=0x4d8 range=32</column>
                    <column name="Y_v_act_2_2">s_axi_control, register, offset, name=Y_v_act_2_2_2 offset=0x4dc range=32</column>
                    <column name="Y_dw_conv_2_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv_2_2">s_axi_control, register, offset, name=Y_dw_conv_2_2_1 offset=0x4e4 range=32</column>
                    <column name="Y_dw_conv_2_2">s_axi_control, register, offset, name=Y_dw_conv_2_2_2 offset=0x4e8 range=32</column>
                    <column name="Y_dw_norm_2_2">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm_2_2">s_axi_control, register, offset, name=Y_dw_norm_2_2_1 offset=0x4f0 range=32</column>
                    <column name="Y_dw_norm_2_2">s_axi_control, register, offset, name=Y_dw_norm_2_2_2 offset=0x4f4 range=32</column>
                    <column name="Y_dw_act_2_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_dw_act_2_2">s_axi_control, register, offset, name=Y_dw_act_2_2_1 offset=0x4fc range=32</column>
                    <column name="Y_dw_act_2_2">s_axi_control, register, offset, name=Y_dw_act_2_2_2 offset=0x500 range=32</column>
                    <column name="Y_proj_2_2">m_axi_gmem1, interface, , </column>
                    <column name="Y_proj_2_2">s_axi_control, register, offset, name=Y_proj_2_2_1 offset=0x508 range=32</column>
                    <column name="Y_proj_2_2">s_axi_control, register, offset, name=Y_proj_2_2_2 offset=0x50c range=32</column>
                    <column name="Y_dw_skip_2_2">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_skip_2_2">s_axi_control, register, offset, name=Y_dw_skip_2_2_1 offset=0x514 range=32</column>
                    <column name="Y_dw_skip_2_2">s_axi_control, register, offset, name=Y_dw_skip_2_2_2 offset=0x518 range=32</column>
                    <column name="Y_skip_2_2">m_axi_gmem2, interface, , </column>
                    <column name="Y_skip_2_2">s_axi_control, register, offset, name=Y_skip_2_2_1 offset=0x520 range=32</column>
                    <column name="Y_skip_2_2">s_axi_control, register, offset, name=Y_skip_2_2_2 offset=0x524 range=32</column>
                    <column name="norm_0_weight_3">m_axi_gmem, interface, , </column>
                    <column name="norm_0_weight_3">s_axi_control, register, offset, name=norm_0_weight_3_1 offset=0x52c range=32</column>
                    <column name="norm_0_weight_3">s_axi_control, register, offset, name=norm_0_weight_3_2 offset=0x530 range=32</column>
                    <column name="norm_0_bias_3">m_axi_gmem, interface, , </column>
                    <column name="norm_0_bias_3">s_axi_control, register, offset, name=norm_0_bias_3_1 offset=0x538 range=32</column>
                    <column name="norm_0_bias_3">s_axi_control, register, offset, name=norm_0_bias_3_2 offset=0x53c range=32</column>
                    <column name="v_conv_0_weight_3">m_axi_gmem, interface, , </column>
                    <column name="v_conv_0_weight_3">s_axi_control, register, offset, name=v_conv_0_weight_3_1 offset=0x544 range=32</column>
                    <column name="v_conv_0_weight_3">s_axi_control, register, offset, name=v_conv_0_weight_3_2 offset=0x548 range=32</column>
                    <column name="v_conv_0_bias_3">m_axi_gmem, interface, , </column>
                    <column name="v_conv_0_bias_3">s_axi_control, register, offset, name=v_conv_0_bias_3_1 offset=0x550 range=32</column>
                    <column name="v_conv_0_bias_3">s_axi_control, register, offset, name=v_conv_0_bias_3_2 offset=0x554 range=32</column>
                    <column name="dw_conv_0_filter_3">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_0_filter_3">s_axi_control, register, offset, name=dw_conv_0_filter_3_1 offset=0x55c range=32</column>
                    <column name="dw_conv_0_filter_3">s_axi_control, register, offset, name=dw_conv_0_filter_3_2 offset=0x560 range=32</column>
                    <column name="dw_norm_0_weight_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_weight_3">s_axi_control, register, offset, name=dw_norm_0_weight_3_1 offset=0x568 range=32</column>
                    <column name="dw_norm_0_weight_3">s_axi_control, register, offset, name=dw_norm_0_weight_3_2 offset=0x56c range=32</column>
                    <column name="dw_norm_0_bias_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_bias_3">s_axi_control, register, offset, name=dw_norm_0_bias_3_1 offset=0x574 range=32</column>
                    <column name="dw_norm_0_bias_3">s_axi_control, register, offset, name=dw_norm_0_bias_3_2 offset=0x578 range=32</column>
                    <column name="dw_norm_0_mean_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_mean_3">s_axi_control, register, offset, name=dw_norm_0_mean_3_1 offset=0x580 range=32</column>
                    <column name="dw_norm_0_mean_3">s_axi_control, register, offset, name=dw_norm_0_mean_3_2 offset=0x584 range=32</column>
                    <column name="dw_norm_0_var_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_var_3">s_axi_control, register, offset, name=dw_norm_0_var_3_1 offset=0x58c range=32</column>
                    <column name="dw_norm_0_var_3">s_axi_control, register, offset, name=dw_norm_0_var_3_2 offset=0x590 range=32</column>
                    <column name="proj_0_weight_3">m_axi_gmem, interface, , </column>
                    <column name="proj_0_weight_3">s_axi_control, register, offset, name=proj_0_weight_3_1 offset=0x598 range=32</column>
                    <column name="proj_0_weight_3">s_axi_control, register, offset, name=proj_0_weight_3_2 offset=0x59c range=32</column>
                    <column name="Y_norm_0_3">m_axi_gmem1, interface, , </column>
                    <column name="Y_norm_0_3">s_axi_control, register, offset, name=Y_norm_0_3_1 offset=0x5a4 range=32</column>
                    <column name="Y_norm_0_3">s_axi_control, register, offset, name=Y_norm_0_3_2 offset=0x5a8 range=32</column>
                    <column name="Y_v_conv_0_3">m_axi_gmem2, interface, , </column>
                    <column name="Y_v_conv_0_3">s_axi_control, register, offset, name=Y_v_conv_0_3_1 offset=0x5b0 range=32</column>
                    <column name="Y_v_conv_0_3">s_axi_control, register, offset, name=Y_v_conv_0_3_2 offset=0x5b4 range=32</column>
                    <column name="Y_v_act_0_3">m_axi_gmem3, interface, , </column>
                    <column name="Y_v_act_0_3">s_axi_control, register, offset, name=Y_v_act_0_3_1 offset=0x5bc range=32</column>
                    <column name="Y_v_act_0_3">s_axi_control, register, offset, name=Y_v_act_0_3_2 offset=0x5c0 range=32</column>
                    <column name="Y_dw_conv_0_3">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_conv_0_3">s_axi_control, register, offset, name=Y_dw_conv_0_3_1 offset=0x5c8 range=32</column>
                    <column name="Y_dw_conv_0_3">s_axi_control, register, offset, name=Y_dw_conv_0_3_2 offset=0x5cc range=32</column>
                    <column name="Y_dw_norm_0_3">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_norm_0_3">s_axi_control, register, offset, name=Y_dw_norm_0_3_1 offset=0x5d4 range=32</column>
                    <column name="Y_dw_norm_0_3">s_axi_control, register, offset, name=Y_dw_norm_0_3_2 offset=0x5d8 range=32</column>
                    <column name="Y_dw_act_0_3">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_act_0_3">s_axi_control, register, offset, name=Y_dw_act_0_3_1 offset=0x5e0 range=32</column>
                    <column name="Y_dw_act_0_3">s_axi_control, register, offset, name=Y_dw_act_0_3_2 offset=0x5e4 range=32</column>
                    <column name="result_30">m_axi_gmem0, interface, , </column>
                    <column name="result_30">s_axi_control, register, offset, name=result_30_1 offset=0x5ec range=32</column>
                    <column name="result_30">s_axi_control, register, offset, name=result_30_2 offset=0x5f0 range=32</column>
                    <column name="afterNorm_3">m_axi_gmem1, interface, , </column>
                    <column name="afterNorm_3">s_axi_control, register, offset, name=afterNorm_3_1 offset=0x5f8 range=32</column>
                    <column name="afterNorm_3">s_axi_control, register, offset, name=afterNorm_3_2 offset=0x5fc range=32</column>
                    <column name="norm1_mean_3">m_axi_gmem, interface, , </column>
                    <column name="norm1_mean_3">s_axi_control, register, offset, name=norm1_mean_3_1 offset=0x604 range=32</column>
                    <column name="norm1_mean_3">s_axi_control, register, offset, name=norm1_mean_3_2 offset=0x608 range=32</column>
                    <column name="norm1_var_3">m_axi_gmem, interface, , </column>
                    <column name="norm1_var_3">s_axi_control, register, offset, name=norm1_var_3_1 offset=0x610 range=32</column>
                    <column name="norm1_var_3">s_axi_control, register, offset, name=norm1_var_3_2 offset=0x614 range=32</column>
                    <column name="norm1_weight_3">m_axi_gmem, interface, , </column>
                    <column name="norm1_weight_3">s_axi_control, register, offset, name=norm1_weight_3_1 offset=0x61c range=32</column>
                    <column name="norm1_weight_3">s_axi_control, register, offset, name=norm1_weight_3_2 offset=0x620 range=32</column>
                    <column name="norm1_bias_3">m_axi_gmem, interface, , </column>
                    <column name="norm1_bias_3">s_axi_control, register, offset, name=norm1_bias_3_1 offset=0x628 range=32</column>
                    <column name="norm1_bias_3">s_axi_control, register, offset, name=norm1_bias_3_2 offset=0x62c range=32</column>
                    <column name="afterRearrangeX_3">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeX_3">s_axi_control, register, offset, name=afterRearrangeX_3_1 offset=0x634 range=32</column>
                    <column name="afterRearrangeX_3">s_axi_control, register, offset, name=afterRearrangeX_3_2 offset=0x638 range=32</column>
                    <column name="afterConv1_3">m_axi_gmem, interface, , </column>
                    <column name="afterConv1_3">s_axi_control, register, offset, name=afterConv1_3_1 offset=0x640 range=32</column>
                    <column name="afterConv1_3">s_axi_control, register, offset, name=afterConv1_3_2 offset=0x644 range=32</column>
                    <column name="kernel1_3">m_axi_gmem, interface, , </column>
                    <column name="kernel1_3">s_axi_control, register, offset, name=kernel1_3_1 offset=0x64c range=32</column>
                    <column name="kernel1_3">s_axi_control, register, offset, name=kernel1_3_2 offset=0x650 range=32</column>
                    <column name="bias1_3">m_axi_gmem, interface, , </column>
                    <column name="bias1_3">s_axi_control, register, offset, name=bias1_3_1 offset=0x658 range=32</column>
                    <column name="bias1_3">s_axi_control, register, offset, name=bias1_3_2 offset=0x65c range=32</column>
                    <column name="in_q_3">m_axi_gmem, interface, , </column>
                    <column name="in_q_3">s_axi_control, register, offset, name=in_q_3_1 offset=0x664 range=32</column>
                    <column name="in_q_3">s_axi_control, register, offset, name=in_q_3_2 offset=0x668 range=32</column>
                    <column name="in_k_3">m_axi_gmem, interface, , </column>
                    <column name="in_k_3">s_axi_control, register, offset, name=in_k_3_1 offset=0x670 range=32</column>
                    <column name="in_k_3">s_axi_control, register, offset, name=in_k_3_2 offset=0x674 range=32</column>
                    <column name="afterQKMultiplication_3">m_axi_gmem, interface, , </column>
                    <column name="afterQKMultiplication_3">s_axi_control, register, offset, name=afterQKMultiplication_3_1 offset=0x67c range=32</column>
                    <column name="afterQKMultiplication_3">s_axi_control, register, offset, name=afterQKMultiplication_3_2 offset=0x680 range=32</column>
                    <column name="afterSoftmax_3">m_axi_gmem, interface, , </column>
                    <column name="afterSoftmax_3">s_axi_control, register, offset, name=afterSoftmax_3_1 offset=0x688 range=32</column>
                    <column name="afterSoftmax_3">s_axi_control, register, offset, name=afterSoftmax_3_2 offset=0x68c range=32</column>
                    <column name="afterRearrangeX2_3">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeX2_3">s_axi_control, register, offset, name=afterRearrangeX2_3_1 offset=0x694 range=32</column>
                    <column name="afterRearrangeX2_3">s_axi_control, register, offset, name=afterRearrangeX2_3_2 offset=0x698 range=32</column>
                    <column name="afterQKXMultiplication_3">m_axi_gmem, interface, , </column>
                    <column name="afterQKXMultiplication_3">s_axi_control, register, offset, name=afterQKXMultiplication_3_1 offset=0x6a0 range=32</column>
                    <column name="afterQKXMultiplication_3">s_axi_control, register, offset, name=afterQKXMultiplication_3_2 offset=0x6a4 range=32</column>
                    <column name="afterRearrangeQKX_3">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeQKX_3">s_axi_control, register, offset, name=afterRearrangeQKX_3_1 offset=0x6ac range=32</column>
                    <column name="afterRearrangeQKX_3">s_axi_control, register, offset, name=afterRearrangeQKX_3_2 offset=0x6b0 range=32</column>
                    <column name="afterConv2_3">m_axi_gmem, interface, , </column>
                    <column name="afterConv2_3">s_axi_control, register, offset, name=afterConv2_3_1 offset=0x6b8 range=32</column>
                    <column name="afterConv2_3">s_axi_control, register, offset, name=afterConv2_3_2 offset=0x6bc range=32</column>
                    <column name="kernel2_3">m_axi_gmem, interface, , </column>
                    <column name="kernel2_3">s_axi_control, register, offset, name=kernel2_3_1 offset=0x6c4 range=32</column>
                    <column name="kernel2_3">s_axi_control, register, offset, name=kernel2_3_2 offset=0x6c8 range=32</column>
                    <column name="bias2_3">m_axi_gmem, interface, , </column>
                    <column name="bias2_3">s_axi_control, register, offset, name=bias2_3_1 offset=0x6d0 range=32</column>
                    <column name="bias2_3">s_axi_control, register, offset, name=bias2_3_2 offset=0x6d4 range=32</column>
                    <column name="afterAct2_3">m_axi_gmem, interface, , </column>
                    <column name="afterAct2_3">s_axi_control, register, offset, name=afterAct2_3_1 offset=0x6dc range=32</column>
                    <column name="afterAct2_3">s_axi_control, register, offset, name=afterAct2_3_2 offset=0x6e0 range=32</column>
                    <column name="buffer_out_3">m_axi_gmem, interface, , </column>
                    <column name="buffer_out_3">s_axi_control, register, offset, name=buffer_out_3_1 offset=0x6e8 range=32</column>
                    <column name="buffer_out_3">s_axi_control, register, offset, name=buffer_out_3_2 offset=0x6ec range=32</column>
                    <column name="buffer_result_3">m_axi_gmem0, interface, , </column>
                    <column name="buffer_result_3">s_axi_control, register, offset, name=buffer_result_3_1 offset=0x6f4 range=32</column>
                    <column name="buffer_result_3">s_axi_control, register, offset, name=buffer_result_3_2 offset=0x6f8 range=32</column>
                    <column name="dw_conv_1_filter_3">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_1_filter_3">s_axi_control, register, offset, name=dw_conv_1_filter_3_1 offset=0x700 range=32</column>
                    <column name="dw_conv_1_filter_3">s_axi_control, register, offset, name=dw_conv_1_filter_3_2 offset=0x704 range=32</column>
                    <column name="dw_norm_1_weight_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_weight_3">s_axi_control, register, offset, name=dw_norm_1_weight_3_1 offset=0x70c range=32</column>
                    <column name="dw_norm_1_weight_3">s_axi_control, register, offset, name=dw_norm_1_weight_3_2 offset=0x710 range=32</column>
                    <column name="dw_norm_1_bias_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_bias_3">s_axi_control, register, offset, name=dw_norm_1_bias_3_1 offset=0x718 range=32</column>
                    <column name="dw_norm_1_bias_3">s_axi_control, register, offset, name=dw_norm_1_bias_3_2 offset=0x71c range=32</column>
                    <column name="dw_norm_1_mean_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_mean_3">s_axi_control, register, offset, name=dw_norm_1_mean_3_1 offset=0x724 range=32</column>
                    <column name="dw_norm_1_mean_3">s_axi_control, register, offset, name=dw_norm_1_mean_3_2 offset=0x728 range=32</column>
                    <column name="dw_norm_1_var_3">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_var_3">s_axi_control, register, offset, name=dw_norm_1_var_3_1 offset=0x730 range=32</column>
                    <column name="dw_norm_1_var_3">s_axi_control, register, offset, name=dw_norm_1_var_3_2 offset=0x734 range=32</column>
                    <column name="proj_1_weight_3">m_axi_gmem, interface, , </column>
                    <column name="proj_1_weight_3">s_axi_control, register, offset, name=proj_1_weight_3_1 offset=0x73c range=32</column>
                    <column name="proj_1_weight_3">s_axi_control, register, offset, name=proj_1_weight_3_2 offset=0x740 range=32</column>
                    <column name="Y_dw_conv_1_3">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv_1_3">s_axi_control, register, offset, name=Y_dw_conv_1_3_1 offset=0x748 range=32</column>
                    <column name="Y_dw_conv_1_3">s_axi_control, register, offset, name=Y_dw_conv_1_3_2 offset=0x74c range=32</column>
                    <column name="Y_dw_norm_1_3">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm_1_3">s_axi_control, register, offset, name=Y_dw_norm_1_3_1 offset=0x754 range=32</column>
                    <column name="Y_dw_norm_1_3">s_axi_control, register, offset, name=Y_dw_norm_1_3_2 offset=0x758 range=32</column>
                    <column name="Y_dw_act_1_3">m_axi_gmem2, interface, , </column>
                    <column name="Y_dw_act_1_3">s_axi_control, register, offset, name=Y_dw_act_1_3_1 offset=0x760 range=32</column>
                    <column name="Y_dw_act_1_3">s_axi_control, register, offset, name=Y_dw_act_1_3_2 offset=0x764 range=32</column>
                    <column name="Y_proj_1_3">m_axi_gmem1, interface, , </column>
                    <column name="Y_proj_1_3">s_axi_control, register, offset, name=Y_proj_1_3_1 offset=0x76c range=32</column>
                    <column name="Y_proj_1_3">s_axi_control, register, offset, name=Y_proj_1_3_2 offset=0x770 range=32</column>
                    <column name="Y_dw_skip_1_3">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_skip_1_3">s_axi_control, register, offset, name=Y_dw_skip_1_3_1 offset=0x778 range=32</column>
                    <column name="Y_dw_skip_1_3">s_axi_control, register, offset, name=Y_dw_skip_1_3_2 offset=0x77c range=32</column>
                    <column name="Y_skip_1_3">m_axi_gmem2, interface, , </column>
                    <column name="Y_skip_1_3">s_axi_control, register, offset, name=Y_skip_1_3_1 offset=0x784 range=32</column>
                    <column name="Y_skip_1_3">s_axi_control, register, offset, name=Y_skip_1_3_2 offset=0x788 range=32</column>
                    <column name="norm_0_weight_4">m_axi_gmem, interface, , </column>
                    <column name="norm_0_weight_4">s_axi_control, register, offset, name=norm_0_weight_4_1 offset=0x790 range=32</column>
                    <column name="norm_0_weight_4">s_axi_control, register, offset, name=norm_0_weight_4_2 offset=0x794 range=32</column>
                    <column name="norm_0_bias_4">m_axi_gmem, interface, , </column>
                    <column name="norm_0_bias_4">s_axi_control, register, offset, name=norm_0_bias_4_1 offset=0x79c range=32</column>
                    <column name="norm_0_bias_4">s_axi_control, register, offset, name=norm_0_bias_4_2 offset=0x7a0 range=32</column>
                    <column name="v_conv_0_weight_4">m_axi_gmem, interface, , </column>
                    <column name="v_conv_0_weight_4">s_axi_control, register, offset, name=v_conv_0_weight_4_1 offset=0x7a8 range=32</column>
                    <column name="v_conv_0_weight_4">s_axi_control, register, offset, name=v_conv_0_weight_4_2 offset=0x7ac range=32</column>
                    <column name="v_conv_0_bias_4">m_axi_gmem, interface, , </column>
                    <column name="v_conv_0_bias_4">s_axi_control, register, offset, name=v_conv_0_bias_4_1 offset=0x7b4 range=32</column>
                    <column name="v_conv_0_bias_4">s_axi_control, register, offset, name=v_conv_0_bias_4_2 offset=0x7b8 range=32</column>
                    <column name="dw_conv_0_filter_4">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_0_filter_4">s_axi_control, register, offset, name=dw_conv_0_filter_4_1 offset=0x7c0 range=32</column>
                    <column name="dw_conv_0_filter_4">s_axi_control, register, offset, name=dw_conv_0_filter_4_2 offset=0x7c4 range=32</column>
                    <column name="dw_norm_0_weight_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_weight_4">s_axi_control, register, offset, name=dw_norm_0_weight_4_1 offset=0x7cc range=32</column>
                    <column name="dw_norm_0_weight_4">s_axi_control, register, offset, name=dw_norm_0_weight_4_2 offset=0x7d0 range=32</column>
                    <column name="dw_norm_0_bias_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_bias_4">s_axi_control, register, offset, name=dw_norm_0_bias_4_1 offset=0x7d8 range=32</column>
                    <column name="dw_norm_0_bias_4">s_axi_control, register, offset, name=dw_norm_0_bias_4_2 offset=0x7dc range=32</column>
                    <column name="dw_norm_0_mean_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_mean_4">s_axi_control, register, offset, name=dw_norm_0_mean_4_1 offset=0x7e4 range=32</column>
                    <column name="dw_norm_0_mean_4">s_axi_control, register, offset, name=dw_norm_0_mean_4_2 offset=0x7e8 range=32</column>
                    <column name="dw_norm_0_var_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_0_var_4">s_axi_control, register, offset, name=dw_norm_0_var_4_1 offset=0x7f0 range=32</column>
                    <column name="dw_norm_0_var_4">s_axi_control, register, offset, name=dw_norm_0_var_4_2 offset=0x7f4 range=32</column>
                    <column name="proj_0_weight_4">m_axi_gmem, interface, , </column>
                    <column name="proj_0_weight_4">s_axi_control, register, offset, name=proj_0_weight_4_1 offset=0x7fc range=32</column>
                    <column name="proj_0_weight_4">s_axi_control, register, offset, name=proj_0_weight_4_2 offset=0x800 range=32</column>
                    <column name="Y_norm_0_4">m_axi_gmem1, interface, , </column>
                    <column name="Y_norm_0_4">s_axi_control, register, offset, name=Y_norm_0_4_1 offset=0x808 range=32</column>
                    <column name="Y_norm_0_4">s_axi_control, register, offset, name=Y_norm_0_4_2 offset=0x80c range=32</column>
                    <column name="Y_v_conv_0_4">m_axi_gmem2, interface, , </column>
                    <column name="Y_v_conv_0_4">s_axi_control, register, offset, name=Y_v_conv_0_4_1 offset=0x814 range=32</column>
                    <column name="Y_v_conv_0_4">s_axi_control, register, offset, name=Y_v_conv_0_4_2 offset=0x818 range=32</column>
                    <column name="Y_v_act_0_4">m_axi_gmem3, interface, , </column>
                    <column name="Y_v_act_0_4">s_axi_control, register, offset, name=Y_v_act_0_4_1 offset=0x820 range=32</column>
                    <column name="Y_v_act_0_4">s_axi_control, register, offset, name=Y_v_act_0_4_2 offset=0x824 range=32</column>
                    <column name="Y_dw_conv_0_4">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_conv_0_4">s_axi_control, register, offset, name=Y_dw_conv_0_4_1 offset=0x82c range=32</column>
                    <column name="Y_dw_conv_0_4">s_axi_control, register, offset, name=Y_dw_conv_0_4_2 offset=0x830 range=32</column>
                    <column name="Y_dw_norm_0_4">m_axi_gmem1, interface, , </column>
                    <column name="Y_dw_norm_0_4">s_axi_control, register, offset, name=Y_dw_norm_0_4_1 offset=0x838 range=32</column>
                    <column name="Y_dw_norm_0_4">s_axi_control, register, offset, name=Y_dw_norm_0_4_2 offset=0x83c range=32</column>
                    <column name="Y_dw_act_0_4">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_act_0_4">s_axi_control, register, offset, name=Y_dw_act_0_4_1 offset=0x844 range=32</column>
                    <column name="Y_dw_act_0_4">s_axi_control, register, offset, name=Y_dw_act_0_4_2 offset=0x848 range=32</column>
                    <column name="result_40">m_axi_gmem0, interface, , </column>
                    <column name="result_40">s_axi_control, register, offset, name=result_40_1 offset=0x850 range=32</column>
                    <column name="result_40">s_axi_control, register, offset, name=result_40_2 offset=0x854 range=32</column>
                    <column name="afterNorm_4">m_axi_gmem1, interface, , </column>
                    <column name="afterNorm_4">s_axi_control, register, offset, name=afterNorm_4_1 offset=0x85c range=32</column>
                    <column name="afterNorm_4">s_axi_control, register, offset, name=afterNorm_4_2 offset=0x860 range=32</column>
                    <column name="norm1_mean_4">m_axi_gmem, interface, , </column>
                    <column name="norm1_mean_4">s_axi_control, register, offset, name=norm1_mean_4_1 offset=0x868 range=32</column>
                    <column name="norm1_mean_4">s_axi_control, register, offset, name=norm1_mean_4_2 offset=0x86c range=32</column>
                    <column name="norm1_var_4">m_axi_gmem, interface, , </column>
                    <column name="norm1_var_4">s_axi_control, register, offset, name=norm1_var_4_1 offset=0x874 range=32</column>
                    <column name="norm1_var_4">s_axi_control, register, offset, name=norm1_var_4_2 offset=0x878 range=32</column>
                    <column name="norm1_weight_4">m_axi_gmem, interface, , </column>
                    <column name="norm1_weight_4">s_axi_control, register, offset, name=norm1_weight_4_1 offset=0x880 range=32</column>
                    <column name="norm1_weight_4">s_axi_control, register, offset, name=norm1_weight_4_2 offset=0x884 range=32</column>
                    <column name="norm1_bias_4">m_axi_gmem, interface, , </column>
                    <column name="norm1_bias_4">s_axi_control, register, offset, name=norm1_bias_4_1 offset=0x88c range=32</column>
                    <column name="norm1_bias_4">s_axi_control, register, offset, name=norm1_bias_4_2 offset=0x890 range=32</column>
                    <column name="afterRearrangeX_4">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeX_4">s_axi_control, register, offset, name=afterRearrangeX_4_1 offset=0x898 range=32</column>
                    <column name="afterRearrangeX_4">s_axi_control, register, offset, name=afterRearrangeX_4_2 offset=0x89c range=32</column>
                    <column name="afterConv1_4">m_axi_gmem, interface, , </column>
                    <column name="afterConv1_4">s_axi_control, register, offset, name=afterConv1_4_1 offset=0x8a4 range=32</column>
                    <column name="afterConv1_4">s_axi_control, register, offset, name=afterConv1_4_2 offset=0x8a8 range=32</column>
                    <column name="kernel1_4">m_axi_gmem, interface, , </column>
                    <column name="kernel1_4">s_axi_control, register, offset, name=kernel1_4_1 offset=0x8b0 range=32</column>
                    <column name="kernel1_4">s_axi_control, register, offset, name=kernel1_4_2 offset=0x8b4 range=32</column>
                    <column name="bias1_4">m_axi_gmem, interface, , </column>
                    <column name="bias1_4">s_axi_control, register, offset, name=bias1_4_1 offset=0x8bc range=32</column>
                    <column name="bias1_4">s_axi_control, register, offset, name=bias1_4_2 offset=0x8c0 range=32</column>
                    <column name="in_q_4">m_axi_gmem, interface, , </column>
                    <column name="in_q_4">s_axi_control, register, offset, name=in_q_4_1 offset=0x8c8 range=32</column>
                    <column name="in_q_4">s_axi_control, register, offset, name=in_q_4_2 offset=0x8cc range=32</column>
                    <column name="in_k_4">m_axi_gmem, interface, , </column>
                    <column name="in_k_4">s_axi_control, register, offset, name=in_k_4_1 offset=0x8d4 range=32</column>
                    <column name="in_k_4">s_axi_control, register, offset, name=in_k_4_2 offset=0x8d8 range=32</column>
                    <column name="afterQKMultiplication_4">m_axi_gmem, interface, , </column>
                    <column name="afterQKMultiplication_4">s_axi_control, register, offset, name=afterQKMultiplication_4_1 offset=0x8e0 range=32</column>
                    <column name="afterQKMultiplication_4">s_axi_control, register, offset, name=afterQKMultiplication_4_2 offset=0x8e4 range=32</column>
                    <column name="afterSoftmax_4">m_axi_gmem, interface, , </column>
                    <column name="afterSoftmax_4">s_axi_control, register, offset, name=afterSoftmax_4_1 offset=0x8ec range=32</column>
                    <column name="afterSoftmax_4">s_axi_control, register, offset, name=afterSoftmax_4_2 offset=0x8f0 range=32</column>
                    <column name="afterRearrangeX2_4">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeX2_4">s_axi_control, register, offset, name=afterRearrangeX2_4_1 offset=0x8f8 range=32</column>
                    <column name="afterRearrangeX2_4">s_axi_control, register, offset, name=afterRearrangeX2_4_2 offset=0x8fc range=32</column>
                    <column name="afterQKXMultiplication_4">m_axi_gmem, interface, , </column>
                    <column name="afterQKXMultiplication_4">s_axi_control, register, offset, name=afterQKXMultiplication_4_1 offset=0x904 range=32</column>
                    <column name="afterQKXMultiplication_4">s_axi_control, register, offset, name=afterQKXMultiplication_4_2 offset=0x908 range=32</column>
                    <column name="afterRearrangeQKX_4">m_axi_gmem, interface, , </column>
                    <column name="afterRearrangeQKX_4">s_axi_control, register, offset, name=afterRearrangeQKX_4_1 offset=0x910 range=32</column>
                    <column name="afterRearrangeQKX_4">s_axi_control, register, offset, name=afterRearrangeQKX_4_2 offset=0x914 range=32</column>
                    <column name="afterConv2_4">m_axi_gmem, interface, , </column>
                    <column name="afterConv2_4">s_axi_control, register, offset, name=afterConv2_4_1 offset=0x91c range=32</column>
                    <column name="afterConv2_4">s_axi_control, register, offset, name=afterConv2_4_2 offset=0x920 range=32</column>
                    <column name="kernel2_4">m_axi_gmem, interface, , </column>
                    <column name="kernel2_4">s_axi_control, register, offset, name=kernel2_4_1 offset=0x928 range=32</column>
                    <column name="kernel2_4">s_axi_control, register, offset, name=kernel2_4_2 offset=0x92c range=32</column>
                    <column name="bias2_4">m_axi_gmem, interface, , </column>
                    <column name="bias2_4">s_axi_control, register, offset, name=bias2_4_1 offset=0x934 range=32</column>
                    <column name="bias2_4">s_axi_control, register, offset, name=bias2_4_2 offset=0x938 range=32</column>
                    <column name="afterAct2_4">m_axi_gmem, interface, , </column>
                    <column name="afterAct2_4">s_axi_control, register, offset, name=afterAct2_4_1 offset=0x940 range=32</column>
                    <column name="afterAct2_4">s_axi_control, register, offset, name=afterAct2_4_2 offset=0x944 range=32</column>
                    <column name="buffer_out_4">m_axi_gmem, interface, , </column>
                    <column name="buffer_out_4">s_axi_control, register, offset, name=buffer_out_4_1 offset=0x94c range=32</column>
                    <column name="buffer_out_4">s_axi_control, register, offset, name=buffer_out_4_2 offset=0x950 range=32</column>
                    <column name="buffer_result_4">m_axi_gmem0, interface, , </column>
                    <column name="buffer_result_4">s_axi_control, register, offset, name=buffer_result_4_1 offset=0x958 range=32</column>
                    <column name="buffer_result_4">s_axi_control, register, offset, name=buffer_result_4_2 offset=0x95c range=32</column>
                    <column name="dw_conv_1_filter_4">m_axi_gmem, interface, , </column>
                    <column name="dw_conv_1_filter_4">s_axi_control, register, offset, name=dw_conv_1_filter_4_1 offset=0x964 range=32</column>
                    <column name="dw_conv_1_filter_4">s_axi_control, register, offset, name=dw_conv_1_filter_4_2 offset=0x968 range=32</column>
                    <column name="dw_norm_1_weight_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_weight_4">s_axi_control, register, offset, name=dw_norm_1_weight_4_1 offset=0x970 range=32</column>
                    <column name="dw_norm_1_weight_4">s_axi_control, register, offset, name=dw_norm_1_weight_4_2 offset=0x974 range=32</column>
                    <column name="dw_norm_1_bias_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_bias_4">s_axi_control, register, offset, name=dw_norm_1_bias_4_1 offset=0x97c range=32</column>
                    <column name="dw_norm_1_bias_4">s_axi_control, register, offset, name=dw_norm_1_bias_4_2 offset=0x980 range=32</column>
                    <column name="dw_norm_1_mean_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_mean_4">s_axi_control, register, offset, name=dw_norm_1_mean_4_1 offset=0x988 range=32</column>
                    <column name="dw_norm_1_mean_4">s_axi_control, register, offset, name=dw_norm_1_mean_4_2 offset=0x98c range=32</column>
                    <column name="dw_norm_1_var_4">m_axi_gmem, interface, , </column>
                    <column name="dw_norm_1_var_4">s_axi_control, register, offset, name=dw_norm_1_var_4_1 offset=0x994 range=32</column>
                    <column name="dw_norm_1_var_4">s_axi_control, register, offset, name=dw_norm_1_var_4_2 offset=0x998 range=32</column>
                    <column name="proj_1_weight_4">m_axi_gmem, interface, , </column>
                    <column name="proj_1_weight_4">s_axi_control, register, offset, name=proj_1_weight_4_1 offset=0x9a0 range=32</column>
                    <column name="proj_1_weight_4">s_axi_control, register, offset, name=proj_1_weight_4_2 offset=0x9a4 range=32</column>
                    <column name="Y_dw_conv_1_4">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_conv_1_4">s_axi_control, register, offset, name=Y_dw_conv_1_4_1 offset=0x9ac range=32</column>
                    <column name="Y_dw_conv_1_4">s_axi_control, register, offset, name=Y_dw_conv_1_4_2 offset=0x9b0 range=32</column>
                    <column name="Y_dw_norm_1_4">m_axi_gmem0, interface, , </column>
                    <column name="Y_dw_norm_1_4">s_axi_control, register, offset, name=Y_dw_norm_1_4_1 offset=0x9b8 range=32</column>
                    <column name="Y_dw_norm_1_4">s_axi_control, register, offset, name=Y_dw_norm_1_4_2 offset=0x9bc range=32</column>
                    <column name="Y_dw_act_1_4">m_axi_gmem2, interface, , </column>
                    <column name="Y_dw_act_1_4">s_axi_control, register, offset, name=Y_dw_act_1_4_1 offset=0x9c4 range=32</column>
                    <column name="Y_dw_act_1_4">s_axi_control, register, offset, name=Y_dw_act_1_4_2 offset=0x9c8 range=32</column>
                    <column name="Y_proj_1_4">m_axi_gmem1, interface, , </column>
                    <column name="Y_proj_1_4">s_axi_control, register, offset, name=Y_proj_1_4_1 offset=0x9d0 range=32</column>
                    <column name="Y_proj_1_4">s_axi_control, register, offset, name=Y_proj_1_4_2 offset=0x9d4 range=32</column>
                    <column name="Y_dw_skip_1_4">m_axi_gmem3, interface, , </column>
                    <column name="Y_dw_skip_1_4">s_axi_control, register, offset, name=Y_dw_skip_1_4_1 offset=0x9dc range=32</column>
                    <column name="Y_dw_skip_1_4">s_axi_control, register, offset, name=Y_dw_skip_1_4_2 offset=0x9e0 range=32</column>
                    <column name="Y_skip_1_4">m_axi_gmem2, interface, , </column>
                    <column name="Y_skip_1_4">s_axi_control, register, offset, name=Y_skip_1_4_1 offset=0x9e8 range=32</column>
                    <column name="Y_skip_1_4">s_axi_control, register, offset, name=Y_skip_1_4_2 offset=0x9ec range=32</column>
                    <column name="Y_linear_norm">m_axi_gmem0, interface, , </column>
                    <column name="Y_linear_norm">s_axi_control, register, offset, name=Y_linear_norm_1 offset=0x9f4 range=32</column>
                    <column name="Y_linear_norm">s_axi_control, register, offset, name=Y_linear_norm_2 offset=0x9f8 range=32</column>
                    <column name="linear_norm_mean">m_axi_gmem, interface, , </column>
                    <column name="linear_norm_mean">s_axi_control, register, offset, name=linear_norm_mean_1 offset=0xa00 range=32</column>
                    <column name="linear_norm_mean">s_axi_control, register, offset, name=linear_norm_mean_2 offset=0xa04 range=32</column>
                    <column name="linear_norm_var">m_axi_gmem, interface, , </column>
                    <column name="linear_norm_var">s_axi_control, register, offset, name=linear_norm_var_1 offset=0xa0c range=32</column>
                    <column name="linear_norm_var">s_axi_control, register, offset, name=linear_norm_var_2 offset=0xa10 range=32</column>
                    <column name="linear_norm_weight">m_axi_gmem, interface, , </column>
                    <column name="linear_norm_weight">s_axi_control, register, offset, name=linear_norm_weight_1 offset=0xa18 range=32</column>
                    <column name="linear_norm_weight">s_axi_control, register, offset, name=linear_norm_weight_2 offset=0xa1c range=32</column>
                    <column name="linear_norm_bias">m_axi_gmem, interface, , </column>
                    <column name="linear_norm_bias">s_axi_control, register, offset, name=linear_norm_bias_1 offset=0xa24 range=32</column>
                    <column name="linear_norm_bias">s_axi_control, register, offset, name=linear_norm_bias_2 offset=0xa28 range=32</column>
                    <column name="Y_linear_reduce">m_axi_gmem1, interface, , </column>
                    <column name="Y_linear_reduce">s_axi_control, register, offset, name=Y_linear_reduce_1 offset=0xa30 range=32</column>
                    <column name="Y_linear_reduce">s_axi_control, register, offset, name=Y_linear_reduce_2 offset=0xa34 range=32</column>
                    <column name="linear_weight">m_axi_gmem, interface, , </column>
                    <column name="linear_weight">s_axi_control, register, offset, name=linear_weight_1 offset=0xa3c range=32</column>
                    <column name="linear_weight">s_axi_control, register, offset, name=linear_weight_2 offset=0xa40 range=32</column>
                    <column name="linear_bias">m_axi_gmem, interface, , </column>
                    <column name="linear_bias">s_axi_control, register, offset, name=linear_bias_1 offset=0xa48 range=32</column>
                    <column name="linear_bias">s_axi_control, register, offset, name=linear_bias_2 offset=0xa4c range=32</column>
                    <column name="Y_out">m_axi_gmem2, interface, , </column>
                    <column name="Y_out">s_axi_control, register, offset, name=Y_out_1 offset=0xa54 range=32</column>
                    <column name="Y_out">s_axi_control, register, offset, name=Y_out_2 offset=0xa58 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem11">VITIS_LOOP_22_4, read, variable, 32, BatchNorm.cpp:22:19</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_22_4, write, variable, 32, BatchNorm.cpp:22:19</column>
                    <column name="m_axi_gmem">In_Channel, read, variable, 32, Pointwise_conv.cpp:29:21</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_15_2, read, 301056, 32, kernel_stage0.cpp:15:26</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_34_2, read, 24, 32, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_34_2, write, 24, 32, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_54_2, read, 301056, 32, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_54_2, read, 24, 32, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem3">VITIS_LOOP_56_3, write, 12544, 32, kernel_stage0.cpp:56:30</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_23_3, read, variable, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_23_3, read, variable, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem3">VITIS_LOOP_23_3, write, variable, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem">VITIS_LOOP_7_1, read, variable, 32, Split_data_to_7.cpp:7:21</column>
                    <column name="m_axi_gmem">VITIS_LOOP_7_1, read, 134400, 32, Split_data_to_7.cpp:7:21</column>
                    <column name="m_axi_gmem">VITIS_LOOP_42_2, read, 3920, 32, kernel_attention_3.cpp:42:30</column>
                    <column name="m_axi_gmem">VITIS_LOOP_207_3, write, variable, 32, kernel_attention_3.cpp:207:35</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_85_4, read, 28, 32, kernel_attention_3.cpp:85:34</column>
                    <column name="m_axi_gmem">VITIS_LOOP_231_1, write, 38416, 32, kernel_attention_3.cpp:231:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_111_1, read, 15680, 32, kernel_attention_3.cpp:111:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_178_1, read, 15680, 32, kernel_attention_3.cpp:178:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_596_9, read, 47040, 32, kernel_attention_3.cpp:596:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_596_9, write, 47040, 32, kernel_attention_3.cpp:596:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_147_2, read, 47040, 32, kernel_attention_3.cpp:147:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_269_2, read, 47040, 32, kernel_attention_3.cpp:269:27</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_269_2, write, 47040, 32, kernel_attention_3.cpp:269:27</column>
                    <column name="m_axi_gmem3">VITIS_LOOP_22_4, read, variable, 32, BatchNorm.cpp:22:19</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_22_4, write, variable, 32, BatchNorm.cpp:22:19</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_23_3, read, 14, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_23_3, read, 14, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_13_1, write, 15680, 32, Clear_data_3.cpp:13:22</column>
                    <column name="m_axi_gmem">VITIS_LOOP_13_1, write, 15680, 32, Clear_data_3.cpp:13:22</column>
                    <column name="m_axi_gmem">VITIS_LOOP_19_2, write, 31360, 32, Clear_data_3.cpp:19:22</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_43_6, write, 47040, 32, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_55_7, write, 15680, 32, Clear_data_3.cpp:55:22</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_23_3, write, 14, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem">init_in, read, 16464, 32, kernel_attention_4.cpp:38:2</column>
                    <column name="m_axi_gmem">VITIS_LOOP_207_3, write, variable, 32, kernel_attention_4.cpp:207:35</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_81_2, read, 8232, 32, kernel_attention_4.cpp:81:26</column>
                    <column name="m_axi_gmem">VITIS_LOOP_83_3, write, 49, 32, kernel_attention_4.cpp:83:30</column>
                    <column name="m_axi_gmem">VITIS_LOOP_232_2, write, 19208, 32, kernel_attention_4.cpp:232:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_113_2, read, 8232, 32, kernel_attention_4.cpp:113:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_180_2, read, 8232, 32, kernel_attention_4.cpp:180:27</column>
                    <column name="m_axi_gmem">VITIS_LOOP_482_10, read, 28812, 32, kernel_attention_4.cpp:482:32</column>
                    <column name="m_axi_gmem">VITIS_LOOP_482_10, write, 28812, 32, kernel_attention_4.cpp:482:32</column>
                    <column name="m_axi_gmem">VITIS_LOOP_151_4, read, 28812, 32, kernel_attention_4.cpp:151:35</column>
                    <column name="m_axi_gmem">VITIS_LOOP_151_4, write, 28812, 32, kernel_attention_4.cpp:151:35</column>
                    <column name="m_axi_gmem">VITIS_LOOP_269_2, read, 28812, 32, kernel_attention_4.cpp:269:27</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_269_2, write, 28812, 32, kernel_attention_4.cpp:269:27</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_23_3, read, 7, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_23_3, read, 7, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_23_3, write, 7, 32, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem">VITIS_LOOP_153_1, read, 336, 32, kernel_stage4.cpp:153:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_158_2, read, 336, 32, kernel_stage4.cpp:158:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_163_3, read, 112896, 32, kernel_stage4.cpp:163:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_168_4, read, 672, 32, kernel_stage4.cpp:168:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_173_5, read, 197568, 32, kernel_stage4.cpp:173:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_178_6, read, 1176, 32, kernel_stage4.cpp:178:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_183_7, read, 29400, 32, kernel_stage4.cpp:183:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_188_8, read, 1176, 32, kernel_stage4.cpp:188:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_193_9, read, 1176, 32, kernel_stage4.cpp:193:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_198_10, read, 1176, 32, kernel_stage4.cpp:198:24</column>
                    <column name="m_axi_gmem">VITIS_LOOP_203_11, read, 1176, 32, kernel_stage4.cpp:203:24</column>
                    <column name="m_axi_gmem">VITIS_LOOP_208_12, read, 197568, 32, kernel_stage4.cpp:208:24</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_13_1, write, 8232, 32, Clear_data_4.cpp:13:22</column>
                    <column name="m_axi_gmem">VITIS_LOOP_13_1, write, 8232, 32, Clear_data_4.cpp:13:22</column>
                    <column name="m_axi_gmem">VITIS_LOOP_19_2, write, 16464, 32, Clear_data_4.cpp:19:22</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_43_6, write, 28812, 32, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_55_7, write, 8232, 32, Clear_data_4.cpp:55:22</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_14_2, read, 8232, 32, Linear.cpp:14:26</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_14_2, write, 168, 32, Linear.cpp:14:26</column>
                    <column name="m_axi_gmem2">VITIS_LOOP_30_6, write, 1000, 32, Linear.cpp:30:26</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_33_7, read, 168, 32, Linear.cpp:33:30</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem2gmem1gmem1gmem0gmem2gmem1gmem1gmem0gmem1gmem0gmem0gmem0gmem0gmem0gmem0gmem0">X_data, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem3gmem3gmem0gmem2gmem3gmem3gmem0gmem2gmem3gmem2gmem2gmem2gmem2gmem2gmem2gmem2">Y_data, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem1gmem3gmem2gmem3gmem1gmem3gmem2gmem3gmem1gmem3gmem3gmem3gmem1gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem2gmem0gmem3">buffer_DataIn_1, In_Channel, Stride is incompatible, 214-230, Pointwise_conv.cpp:29:21</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem1gmem1gmem1gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access load is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem1gmem1gmem1gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access load is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">buffer_kernel, Output_Channel, Access call is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem1gmem1gmem1gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access store is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem1gmem1gmem1gmem1gmem1gmem1gmem3gmem1gmem0">out, Output_Channel, Access store is in the conditional branch, 214-232, Pointwise_conv.cpp:25:17</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem0gmem3gmem3gmem0gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem1gmem3">out, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:60:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem0gmem3gmem3gmem0gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem1gmem3">out, Output_Channel, Access load is in the conditional branch, 214-232, DW_conv.cpp:60:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem0gmem3gmem3gmem0gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem1gmem3">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:60:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem0gmem3gmem3gmem0gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem1gmem3">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:60:25</column>
                    <column name="m_axi_gmem0gmem3gmem0gmem3gmem0gmem3gmem3gmem0gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem1gmem3">out, Output_Channel, Access store is in the conditional branch, 214-232, DW_conv.cpp:60:25</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0">in1, VITIS_LOOP_20_2, Access call is in the conditional branch, 214-232, ComputeSkip.cpp:20:19</column>
                    <column name="m_axi_gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1">in2, VITIS_LOOP_20_2, Access call is in the conditional branch, 214-232, ComputeSkip.cpp:20:19</column>
                    <column name="m_axi_gmem3gmem2gmem3gmem2gmem3gmem3gmem2gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem2">out, VITIS_LOOP_20_2, Access call is in the conditional branch, 214-232, ComputeSkip.cpp:20:19</column>
                    <column name="m_axi_gmem2gmem2gmem0gmem2">X_data, VITIS_LOOP_23_4, Stride is incompatible, 214-230, LayerNorm.cpp:23:34</column>
                    <column name="m_axi_gmem2gmem2gmem0gmem2">X_data, VITIS_LOOP_39_8, Stride is incompatible, 214-230, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem0gmem1gmem1gmem1gmem1">Y_data, VITIS_LOOP_39_8, Stride is incompatible, 214-230, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmemgmemgmem">weight, VITIS_LOOP_37_7, Access call is in the conditional branch, 214-232, LayerNorm.cpp:37:30</column>
                    <column name="m_axi_gmemgmemgmem">bias, VITIS_LOOP_37_7, Access call is in the conditional branch, 214-232, LayerNorm.cpp:37:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">running_mean, VITIS_LOOP_19_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:19:19</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">running_var, VITIS_LOOP_19_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:19:19</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">gamma, VITIS_LOOP_19_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:19:19</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">beta, VITIS_LOOP_19_3, Access load is in the conditional branch, 214-232, BatchNorm.cpp:19:19</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem3gmem2gmem0gmem0gmem3gmem0gmem3gmem3gmem0gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem1gmem3">X_data, VITIS_LOOP_19_3, Access call is in the conditional branch, 214-232, BatchNorm.cpp:19:19</column>
                    <column name="m_axi_gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem0gmem0gmem1gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem2gmem0">Y_data, VITIS_LOOP_19_3, Access call is in the conditional branch, 214-232, BatchNorm.cpp:19:19</column>
                    <column name="m_axi_gmem1">x_reduce, VITIS_LOOP_30_6, Could not analyze pattern, 214-229, Linear.cpp:30:26</column>
                    <column name="m_axi_gmemgmem">in_k, VITIS_LOOP_48_5, Access store is in the conditional branch, 214-232, kernel_attention_4.cpp:48:42</column>
                    <column name="m_axi_gmemgmem">in_q, VITIS_LOOP_48_5, Access store is in the conditional branch, 214-232, kernel_attention_4.cpp:48:42</column>
                    <column name="m_axi_gmemgmemgmemgmem">in_k, VITIS_LOOP_208_4, Stride is incompatible, 214-230, kernel_attention_4.cpp:208:39</column>
                    <column name="m_axi_gmemgmemgmemgmem">in_q, VITIS_LOOP_207_3, Access call is in the conditional branch, 214-232, kernel_attention_4.cpp:207:35</column>
                    <column name="m_axi_gmemgmemgmemgmem">afterQKMultiplication, VITIS_LOOP_206_2, Access call is in the conditional branch, 214-232, kernel_attention_4.cpp:206:31</column>
                    <column name="m_axi_gmemgmemgmemgmem">out, Output_Channel, Access load is in the conditional branch, 214-232, kernel_attention_4.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmem">out, Output_Channel, Access load is in the conditional branch, 214-232, kernel_attention_4.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention_4.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention_4.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention_4.cpp:331:25</column>
                    <column name="m_axi_gmemgmem">afterRearrangeX, , Access is clobbered by call, 214-231, kernel_attention_4.cpp:83:30</column>
                    <column name="m_axi_gmemgmem">afterQKMultiplication, count_sum, Stride is incompatible, 214-230, kernel_attention_4.cpp:235:17</column>
                    <column name="m_axi_gmemgmem">afterRearrangeX2, VITIS_LOOP_119_5, Stride is incompatible, 214-230, kernel_attention_4.cpp:119:39</column>
                    <column name="m_axi_gmemgmem">afterRearrangeQKX, VITIS_LOOP_185_5, Stride is incompatible, 214-230, kernel_attention_4.cpp:185:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">in_k, VITIS_LOOP_48_5, Access store is in the conditional branch, 214-232, kernel_attention_3.cpp:48:42</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">in_q, VITIS_LOOP_48_5, Access store is in the conditional branch, 214-232, kernel_attention_3.cpp:48:42</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">in_qk, VITIS_LOOP_40_1, Stride is incompatible, 214-230, kernel_attention_3.cpp:40:23</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">in_k, VITIS_LOOP_208_4, Stride is incompatible, 214-230, kernel_attention_3.cpp:208:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">in_q, VITIS_LOOP_207_3, Access call is in the conditional branch, 214-232, kernel_attention_3.cpp:207:35</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">afterQKMultiplication, VITIS_LOOP_206_2, Access call is in the conditional branch, 214-232, kernel_attention_3.cpp:206:31</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">out, Output_Channel, Access load is in the conditional branch, 214-232, kernel_attention_3.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">out, Output_Channel, Access load is in the conditional branch, 214-232, kernel_attention_3.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention_3.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention_3.cpp:331:25</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">out, Output_Channel, Access store is in the conditional branch, 214-232, kernel_attention_3.cpp:331:25</column>
                    <column name="m_axi_gmem0">X_data, VITIS_LOOP_378_4, Stride is incompatible, 214-230, kernel_attention_3.cpp:378:35</column>
                    <column name="m_axi_gmem0">X_data, VITIS_LOOP_384_5, Stride is incompatible, 214-230, kernel_attention_3.cpp:384:35</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">mean_buf, , Access is clobbered by store, 214-231, kernel_attention_3.cpp:390:31</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">var_buf, , Access is clobbered by store, 214-231, kernel_attention_3.cpp:391:30</column>
                    <column name="m_axi_gmem0">X_data, VITIS_LOOP_400_9, Stride is incompatible, 214-230, kernel_attention_3.cpp:400:35</column>
                    <column name="m_axi_gmem1gmem1gmem1gmem1gmem1gmem1gmem1">Y_data, VITIS_LOOP_400_9, Stride is incompatible, 214-230, kernel_attention_3.cpp:400:35</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterRearrangeX, VITIS_LOOP_89_6, Stride is incompatible, 214-230, kernel_attention_3.cpp:89:42</column>
                    <column name="m_axi_gmem1gmem1gmem1gmem1gmem1gmem1gmem1">afterNorm, VITIS_LOOP_83_3, Stride is incompatible, 214-230, kernel_attention_3.cpp:83:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterQKMultiplication, count_sum, Stride is incompatible, 214-230, kernel_attention_3.cpp:235:17</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterRearrangeX2, VITIS_LOOP_119_5, Stride is incompatible, 214-230, kernel_attention_3.cpp:119:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterRearrangeQKX, VITIS_LOOP_185_5, Stride is incompatible, 214-230, kernel_attention_3.cpp:185:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">buffer_out, VITIS_LOOP_155_6, Stride is incompatible, 214-230, kernel_attention_3.cpp:155:43</column>
                    <column name="m_axi_gmem2">Y_v_conv_0_4, VITIS_LOOP_8_1, Stride is incompatible, 214-230, GeLU.cpp:8:18</column>
                    <column name="m_axi_gmem3">Y_v_act_0_4, VITIS_LOOP_8_1, Stride is incompatible, 214-230, GeLU.cpp:8:18</column>
                    <column name="m_axi_gmem1">Y_dw_norm_0_4, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem3">Y_dw_act_0_4, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem0">Y_dw_norm_1_4, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem2">Y_dw_act_1_4, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem0">Y_dw_norm_1_4, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem2">Y_dw_act_1_4, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem2">Y_v_conv_0_3, VITIS_LOOP_8_1, Stride is incompatible, 214-230, GeLU.cpp:8:18</column>
                    <column name="m_axi_gmem3">Y_v_act_0_3, VITIS_LOOP_8_1, Stride is incompatible, 214-230, GeLU.cpp:8:18</column>
                    <column name="m_axi_gmem0">Y_dw_norm, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem1">Y_dw_act, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem2">Y_se_mean, , Access is clobbered by call, 214-231, kernel_stage0.cpp:22:30</column>
                    <column name="m_axi_gmem3">Y_se_reduce, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem0">Y_se_act, SiLU, Stride is incompatible, 214-230, SiLU.cpp:9:2</column>
                    <column name="m_axi_gmem3">Y_se, , Access is clobbered by call, 214-231, kernel_stage0.cpp:56:30</column>
                    <column name="m_axi_gmem2gmem2gmem0gmem2">X_data, VITIS_LOOP_23_4, Stride is incompatible, 214-230, LayerNorm.cpp:23:34</column>
                    <column name="m_axi_gmem2gmem2gmem0gmem2">X_data, VITIS_LOOP_39_8, Stride is incompatible, 214-230, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem0gmem1gmem1gmem1gmem1">Y_data, VITIS_LOOP_39_8, Stride is incompatible, 214-230, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmemgmemgmem">weight, VITIS_LOOP_37_7, Could not analyze pattern, 214-229, LayerNorm.cpp:37:30</column>
                    <column name="m_axi_gmemgmemgmem">bias, VITIS_LOOP_37_7, Could not analyze pattern, 214-229, LayerNorm.cpp:37:30</column>
                    <column name="m_axi_gmem2gmem2gmem0gmem2">X_data, VITIS_LOOP_23_4, Stride is incompatible, 214-230, LayerNorm.cpp:23:34</column>
                    <column name="m_axi_gmem2gmem2gmem0gmem2">X_data, VITIS_LOOP_39_8, Stride is incompatible, 214-230, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem0gmem1gmem1gmem1gmem1">Y_data, VITIS_LOOP_39_8, Stride is incompatible, 214-230, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmemgmemgmem">weight, VITIS_LOOP_37_7, Could not analyze pattern, 214-229, LayerNorm.cpp:37:30</column>
                    <column name="m_axi_gmemgmemgmem">bias, VITIS_LOOP_37_7, Could not analyze pattern, 214-229, LayerNorm.cpp:37:30</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">origin, VITIS_LOOP_7_1, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Split_data_to_7.cpp:7:21</column>
                    <column name="m_axi_gmem1gmem1gmem1gmem1gmem1gmem1">Y_proj_1, VITIS_LOOP_55_7, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:55:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterConv2, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterAct2, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">buffer_out, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem0gmem0gmem0">buffer_result, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem3gmem3gmem3gmem3gmem3gmem3">Y_dw_conv_1, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem0gmem0gmem0">Y_dw_norm_1, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem2gmem2gmem2gmem2gmem2gmem2">Y_dw_act_1, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem3gmem3gmem3gmem3gmem3gmem3">Y_dw_skip_1, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterRearrangeX2, VITIS_LOOP_36_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:36:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterQKXMultiplication, VITIS_LOOP_36_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:36:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterRearrangeQKX, VITIS_LOOP_36_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:36:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterQKMultiplication, VITIS_LOOP_30_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:30:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterSoftmax, VITIS_LOOP_30_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:30:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">in_q, VITIS_LOOP_24_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:24:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">in_k, VITIS_LOOP_24_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:24:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterConv1, VITIS_LOOP_19_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:19:22</column>
                    <column name="m_axi_gmem1gmem1gmem1gmem1gmem1gmem1">afterNorm, VITIS_LOOP_13_1, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:13:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmem">afterRearrangeX, VITIS_LOOP_13_1, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_3.cpp:13:22</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">buffer_kernel, In_Channel, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Pointwise_conv.cpp:29:21</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem0">in1, VITIS_LOOP_23_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1gmem2gmem1">in2, VITIS_LOOP_23_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmem3gmem2gmem3gmem2gmem3gmem3gmem2gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem2">out, VITIS_LOOP_23_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, ComputeSkip.cpp:23:19</column>
                    <column name="m_axi_gmemgmemgmem">weight, VITIS_LOOP_39_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmemgmemgmem">bias, VITIS_LOOP_39_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem3gmem2gmem0gmem0gmem3gmem0gmem3gmem3gmem0gmem3gmem3gmem3gmem3gmem3gmem3gmem3gmem1gmem3">X_data, VITIS_LOOP_22_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, BatchNorm.cpp:22:19</column>
                    <column name="m_axi_gmem1gmem1gmem2gmem0gmem1gmem1gmem2gmem0gmem1gmem0gmem0gmem1gmem0gmem0gmem0gmem0gmem0gmem0gmem0gmem2gmem0">Y_data, VITIS_LOOP_22_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, BatchNorm.cpp:22:19</column>
                    <column name="m_axi_gmem">bias, VITIS_LOOP_30_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Linear.cpp:30:26</column>
                    <column name="m_axi_gmem2">y, VITIS_LOOP_30_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Linear.cpp:30:26</column>
                    <column name="m_axi_gmem1">x_reduce, VITIS_LOOP_33_7, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Linear.cpp:33:30</column>
                    <column name="m_axi_gmem">weight, VITIS_LOOP_33_7, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Linear.cpp:33:30</column>
                    <column name="m_axi_gmem1">x_reduce, VITIS_LOOP_14_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Linear.cpp:14:26</column>
                    <column name="m_axi_gmem0">x, VITIS_LOOP_19_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Linear.cpp:19:34</column>
                    <column name="m_axi_gmemgmem">in_qk, VITIS_LOOP_48_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:48:42</column>
                    <column name="m_axi_gmemgmemgmemgmem">afterQKMultiplication, VITIS_LOOP_207_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:207:35</column>
                    <column name="m_axi_gmemgmemgmemgmem">in_q, VITIS_LOOP_208_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:208:39</column>
                    <column name="m_axi_gmemgmem">buffer_out, VITIS_LOOP_271_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:271:35</column>
                    <column name="m_axi_gmem0gmem0">buffer_result, VITIS_LOOP_271_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:271:35</column>
                    <column name="m_axi_gmemgmem">afterAct2, VITIS_LOOP_155_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:155:43</column>
                    <column name="m_axi_gmemgmem">buffer_out, VITIS_LOOP_155_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:155:43</column>
                    <column name="m_axi_gmemgmem">afterConv2, VITIS_LOOP_486_12, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:486:40</column>
                    <column name="m_axi_gmemgmem">afterAct2, VITIS_LOOP_486_12, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:486:40</column>
                    <column name="m_axi_gmemgmem">afterQKXMultiplication, VITIS_LOOP_185_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:185:39</column>
                    <column name="m_axi_gmemgmem">afterRearrangeX, VITIS_LOOP_119_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:119:39</column>
                    <column name="m_axi_gmemgmem">afterSoftmax, count_sum, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:235:17</column>
                    <column name="m_axi_gmemgmem">afterQKMultiplication, VITIS_LOOP_237_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:237:39</column>
                    <column name="m_axi_gmemgmem">afterQKMultiplication, count_sum, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:235:17</column>
                    <column name="m_axi_gmem1gmem1">afterNorm, VITIS_LOOP_87_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:87:38</column>
                    <column name="m_axi_gmemgmem">afterRearrangeX, VITIS_LOOP_87_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_4.cpp:87:38</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">in_qk, VITIS_LOOP_48_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:48:42</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">afterQKMultiplication, VITIS_LOOP_207_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:207:35</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmemgmem">in_q, VITIS_LOOP_208_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:208:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">mean_buf, VITIS_LOOP_398_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:398:31</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">var_buf, VITIS_LOOP_398_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:398:31</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">buffer_out, VITIS_LOOP_271_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:271:35</column>
                    <column name="m_axi_gmem0gmem0gmem0gmem0gmem0gmem0gmem0">buffer_result, VITIS_LOOP_271_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:271:35</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterAct2, VITIS_LOOP_155_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:155:43</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterConv2, VITIS_LOOP_602_12, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:602:40</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterAct2, VITIS_LOOP_602_12, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:602:40</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterQKXMultiplication, VITIS_LOOP_185_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:185:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterRearrangeX, VITIS_LOOP_119_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:119:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterSoftmax, count_sum, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:235:17</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterQKMultiplication, VITIS_LOOP_237_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:237:39</column>
                    <column name="m_axi_gmemgmemgmemgmemgmemgmemgmem">afterQKMultiplication, count_sum, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:235:17</column>
                    <column name="m_axi_gmem1gmem1gmem1gmem1gmem1gmem1gmem1">afterNorm, VITIS_LOOP_89_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_attention_3.cpp:89:42</column>
                    <column name="m_axi_gmem1">Y_proj_1_4, VITIS_LOOP_55_7, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:55:22</column>
                    <column name="m_axi_gmem">afterConv2_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem">afterAct2_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem">buffer_out_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem0">buffer_result_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem3">Y_dw_conv_1_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem0">Y_dw_norm_1_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem2">Y_dw_act_1_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem3">Y_dw_skip_1_4, VITIS_LOOP_43_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem">afterRearrangeX2_4, VITIS_LOOP_36_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:36:22</column>
                    <column name="m_axi_gmem">afterQKXMultiplication_4, VITIS_LOOP_36_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:36:22</column>
                    <column name="m_axi_gmem">afterRearrangeQKX_4, VITIS_LOOP_36_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:36:22</column>
                    <column name="m_axi_gmem">afterQKMultiplication_4, VITIS_LOOP_30_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:30:22</column>
                    <column name="m_axi_gmem">afterSoftmax_4, VITIS_LOOP_30_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:30:22</column>
                    <column name="m_axi_gmem">in_q_4, VITIS_LOOP_24_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:24:22</column>
                    <column name="m_axi_gmem">in_k_4, VITIS_LOOP_24_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:24:22</column>
                    <column name="m_axi_gmem">afterConv1_4, VITIS_LOOP_19_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:19:22</column>
                    <column name="m_axi_gmem1">afterNorm_4, VITIS_LOOP_13_1, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:13:22</column>
                    <column name="m_axi_gmem">afterRearrangeX_4, VITIS_LOOP_13_1, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, Clear_data_4.cpp:13:22</column>
                    <column name="m_axi_gmem">proj_1_weight_4, VITIS_LOOP_208_12, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:208:24</column>
                    <column name="m_axi_gmem">dw_norm_1_var_4, VITIS_LOOP_203_11, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:203:24</column>
                    <column name="m_axi_gmem">dw_norm_1_mean_4, VITIS_LOOP_198_10, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:198:24</column>
                    <column name="m_axi_gmem">dw_norm_1_bias_4, VITIS_LOOP_193_9, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:193:23</column>
                    <column name="m_axi_gmem">dw_norm_1_weight_4, VITIS_LOOP_188_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:188:23</column>
                    <column name="m_axi_gmem">dw_conv_1_filter_4, VITIS_LOOP_183_7, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:183:23</column>
                    <column name="m_axi_gmem">bias2_4, VITIS_LOOP_178_6, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:178:23</column>
                    <column name="m_axi_gmem">kernel2_4, VITIS_LOOP_173_5, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:173:23</column>
                    <column name="m_axi_gmem">bias1_4, VITIS_LOOP_168_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:168:23</column>
                    <column name="m_axi_gmem">kernel1_4, VITIS_LOOP_163_3, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:163:23</column>
                    <column name="m_axi_gmem">norm1_bias_4, VITIS_LOOP_158_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:158:23</column>
                    <column name="m_axi_gmem">norm1_weight_4, VITIS_LOOP_153_1, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage4.cpp:153:23</column>
                    <column name="m_axi_gmem1">Y_dw_act, VITIS_LOOP_57_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:57:34</column>
                    <column name="m_axi_gmem3">Y_se, VITIS_LOOP_57_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:57:34</column>
                    <column name="m_axi_gmem2">Y_se_sigmoid, VITIS_LOOP_54_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:54:26</column>
                    <column name="m_axi_gmem1">Y_se_expand, VITIS_LOOP_34_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem2">Y_se_sigmoid, VITIS_LOOP_34_2, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:34:26</column>
                    <column name="m_axi_gmem1">Y_dw_act, VITIS_LOOP_18_4, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, kernel_stage0.cpp:18:34</column>
                    <column name="m_axi_gmemgmemgmem">weight, VITIS_LOOP_39_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmemgmemgmem">bias, VITIS_LOOP_39_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmemgmemgmem">weight, VITIS_LOOP_39_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmemgmemgmem">bias, VITIS_LOOP_39_8, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_3.cpp:397:27</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_3.cpp:208:39</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_3.cpp:231:23</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:24:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:30:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:36:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:36:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem0">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem3">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_3.cpp:43:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_3.cpp:397:27</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_3.cpp:231:23</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_4.cpp:208:39</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_4.cpp:232:27</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, kernel_attention_4.cpp:232:27</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:24:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:30:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:36:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:36:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem0">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem3">, , Could not burst due to multiple potential writes to the same bundle in the same region., 214-224, Clear_data_4.cpp:43:22</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, LayerNorm.cpp:39:34</column>
                    <column name="m_axi_gmem">, , Could not burst due to multiple potential reads to the same bundle in the same region., 214-224, Linear.cpp:30:26</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="BatchNorm.cpp:15" status="valid" parentFunction="batchnorm" variable="" isDirective="0" options="min = 1 max = 1"/>
        <Pragma type="loop_tripcount" location="BatchNorm.cpp:18" status="valid" parentFunction="batchnorm" variable="" isDirective="0" options="min = 24 max = 588"/>
        <Pragma type="loop_tripcount" location="BatchNorm.cpp:21" status="valid" parentFunction="batchnorm" variable="" isDirective="0" options="min = 7 max = 112"/>
        <Pragma type="loop_tripcount" location="BatchNorm.cpp:24" status="valid" parentFunction="batchnorm" variable="" isDirective="0" options="min = 7 max = 112"/>
        <Pragma type="loop_tripcount" location="Clear_data_3.cpp:15" status="valid" parentFunction="clear_data_3" variable="" isDirective="0" options="min = 15680 max = 15680"/>
        <Pragma type="loop_tripcount" location="Clear_data_3.cpp:21" status="valid" parentFunction="clear_data_3" variable="" isDirective="0" options="min = 31360 max = 31360"/>
        <Pragma type="loop_tripcount" location="Clear_data_3.cpp:26" status="valid" parentFunction="clear_data_3" variable="" isDirective="0" options="min = 15680 max = 15680"/>
        <Pragma type="loop_tripcount" location="Clear_data_3.cpp:32" status="valid" parentFunction="clear_data_3" variable="" isDirective="0" options="min = 38416 max = 38416"/>
        <Pragma type="loop_tripcount" location="Clear_data_3.cpp:38" status="valid" parentFunction="clear_data_3" variable="" isDirective="0" options="min = 15680 max = 15680"/>
        <Pragma type="loop_tripcount" location="Clear_data_3.cpp:45" status="valid" parentFunction="clear_data_3" variable="" isDirective="0" options="min = 47040 max = 47040"/>
        <Pragma type="loop_tripcount" location="Clear_data_3.cpp:57" status="valid" parentFunction="clear_data_3" variable="" isDirective="0" options="min = 15680 max = 15680"/>
        <Pragma type="loop_tripcount" location="Clear_data_4.cpp:15" status="valid" parentFunction="clear_data_4" variable="" isDirective="0" options="min = 8232 max = 8232"/>
        <Pragma type="loop_tripcount" location="Clear_data_4.cpp:21" status="valid" parentFunction="clear_data_4" variable="" isDirective="0" options="min = 16464 max = 16464"/>
        <Pragma type="loop_tripcount" location="Clear_data_4.cpp:26" status="valid" parentFunction="clear_data_4" variable="" isDirective="0" options="min = 8232 max = 8232"/>
        <Pragma type="loop_tripcount" location="Clear_data_4.cpp:32" status="valid" parentFunction="clear_data_4" variable="" isDirective="0" options="min = 19208 max = 19208"/>
        <Pragma type="loop_tripcount" location="Clear_data_4.cpp:38" status="valid" parentFunction="clear_data_4" variable="" isDirective="0" options="min = 8232 max = 8232"/>
        <Pragma type="loop_tripcount" location="Clear_data_4.cpp:45" status="valid" parentFunction="clear_data_4" variable="" isDirective="0" options="min = 28812 max = 28812"/>
        <Pragma type="loop_tripcount" location="Clear_data_4.cpp:57" status="valid" parentFunction="clear_data_4" variable="" isDirective="0" options="min = 8232 max = 8232"/>
        <Pragma type="loop_tripcount" location="ComputeSkip.cpp:16" status="valid" parentFunction="compute_skip" variable="" isDirective="0" options="min = 1 max = 1"/>
        <Pragma type="loop_tripcount" location="ComputeSkip.cpp:19" status="valid" parentFunction="compute_skip" variable="" isDirective="0" options="min = 32 max = 588"/>
        <Pragma type="loop_tripcount" location="ComputeSkip.cpp:22" status="valid" parentFunction="compute_skip" variable="" isDirective="0" options="min = 7 max = 56"/>
        <Pragma type="loop_tripcount" location="ComputeSkip.cpp:25" status="valid" parentFunction="compute_skip" variable="" isDirective="0" options="min = 7 max = 56"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:36" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 1 max = 1"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:40" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 7 max = 112"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:44" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 7 max = 112"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:49" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 3 max = 5"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:53" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 3 max = 5"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:62" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 24 max = 588"/>
        <Pragma type="loop_tripcount" location="DW_conv.cpp:68" status="valid" parentFunction="dw_conv" variable="" isDirective="0" options="min = 3 max = 588"/>
        <Pragma type="interface" location="kernel_EMO.cpp:95" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = X_data bundle = gmem0 depth = 150528"/>
        <Pragma type="interface" location="kernel_EMO.cpp:98" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_conv_weight depth = 648"/>
        <Pragma type="interface" location="kernel_EMO.cpp:99" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_conv_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:100" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_weight depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:101" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:102" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:103" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = msp_norm_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:104" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_weight depth = 216"/>
        <Pragma type="interface" location="kernel_EMO.cpp:105" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_gamma depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:106" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_beta depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:107" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_mean depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:108" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_var depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:109" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_reduce_weight depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:110" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_reduce_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:111" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_expand_weight depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:112" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = se_conv_expand_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:113" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_conv_weight depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:116" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_weight depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:117" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_bias depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:118" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_running_mean depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:119" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_1_running_var depth = 24"/>
        <Pragma type="interface" location="kernel_EMO.cpp:120" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_1_weight depth = 2304"/>
        <Pragma type="interface" location="kernel_EMO.cpp:121" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_1_bias depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:122" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_1_1_filter depth = 864"/>
        <Pragma type="interface" location="kernel_EMO.cpp:123" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_gamma depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:124" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_beta depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:125" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_mean depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:126" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_1_var depth = 96"/>
        <Pragma type="interface" location="kernel_EMO.cpp:127" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_1_1_weight depth = 3072"/>
        <Pragma type="interface" location="kernel_EMO.cpp:130" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_weight depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:131" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_bias depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:132" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_running_mean depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:133" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_1_2_running_var depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:134" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_2_weight depth = 2048"/>
        <Pragma type="interface" location="kernel_EMO.cpp:135" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_1_2_bias depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:136" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_1_2_filter depth = 576"/>
        <Pragma type="interface" location="kernel_EMO.cpp:137" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_gamma depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:138" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_beta depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:139" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_mean depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:140" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_2_var depth = 64"/>
        <Pragma type="interface" location="kernel_EMO.cpp:141" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_1_2_weight depth = 2048"/>
        <Pragma type="interface" location="kernel_EMO.cpp:144" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_weight depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:145" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_bias depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:146" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_running_mean depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:147" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_1_running_var depth = 32"/>
        <Pragma type="interface" location="kernel_EMO.cpp:148" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_1_weight depth = 5120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:149" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_1_bias depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:150" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_2_1_filter depth = 1440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:151" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_gamma depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:152" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_beta depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:153" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_mean depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:154" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_1_var depth = 160"/>
        <Pragma type="interface" location="kernel_EMO.cpp:155" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_2_1_weight depth = 7680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:158" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_weight depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:159" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_bias depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:160" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_running_mean depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:161" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_2_2_running_var depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:162" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_2_weight depth = 5760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:163" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_2_2_bias depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:164" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_2_2_filter depth = 1080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:165" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_gamma depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:166" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_beta depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:167" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_mean depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:168" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_2_2_var depth = 120"/>
        <Pragma type="interface" location="kernel_EMO.cpp:169" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_2_2_weight depth = 5760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:172" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_msp_conv depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_EMO.cpp:173" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_msp_norm depth = 301056 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:174" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_EMO.cpp:175" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm depth = 301056 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_EMO.cpp:176" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act depth = 301056 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_EMO.cpp:177" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_mean depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:178" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_reduce depth = 24 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_EMO.cpp:179" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_act depth = 24 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_EMO.cpp:180" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_expand depth = 24 bundle = gmem1"/>
        <Pragma type="interface" location="kernel_EMO.cpp:181" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se_sigmoid depth = 24 bundle = gmem2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:182" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_se depth = 301056 bundle = gmem3"/>
        <Pragma type="interface" location="kernel_EMO.cpp:183" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj depth = 301056 bundle = gmem0"/>
        <Pragma type="interface" location="kernel_EMO.cpp:186" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_1_1 bundle = gmem1 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:187" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_1_1 bundle = gmem2 depth = 1204224"/>
        <Pragma type="interface" location="kernel_EMO.cpp:188" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_1_1 bundle = gmem3 depth = 1204224"/>
        <Pragma type="interface" location="kernel_EMO.cpp:189" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_1_1 bundle = gmem0 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:190" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_1_1 bundle = gmem1 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:191" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_1_1 bundle = gmem3 depth = 301056"/>
        <Pragma type="interface" location="kernel_EMO.cpp:192" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_1_1 bundle = gmem0 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:195" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_1_2 bundle = gmem2 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:196" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_1_2 bundle = gmem1 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:197" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_1_2 bundle = gmem0 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:198" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_1_2 bundle = gmem3 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:199" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_1_2 bundle = gmem0 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:200" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_1_2 bundle = gmem2 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:201" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_1_2 bundle = gmem1 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:202" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_skip_1_2 bundle = gmem3 depth = 200704"/>
        <Pragma type="interface" location="kernel_EMO.cpp:203" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_skip_1_2 bundle = gmem2 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:206" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_2_1 bundle = gmem1 depth = 100352"/>
        <Pragma type="interface" location="kernel_EMO.cpp:207" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_2_1 bundle = gmem2 depth = 501760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:208" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_2_1 bundle = gmem3 depth = 501760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:209" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_2_1 bundle = gmem0 depth = 125440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:210" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_2_1 bundle = gmem1 depth = 125440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:211" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_2_1 bundle = gmem3 depth = 125440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:212" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_2_1 bundle = gmem0 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:215" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_2_2 bundle = gmem2 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:216" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_2_2 bundle = gmem1 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:217" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_2_2 bundle = gmem0 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:218" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_2_2 bundle = gmem3 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:219" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_2_2 bundle = gmem0 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:220" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_2_2 bundle = gmem2 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:221" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_2_2 bundle = gmem1 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:222" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_skip_2_2 bundle = gmem3 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:223" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_skip_2_2 bundle = gmem2 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:226" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_0_weight_3 depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:227" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_0_bias_3 depth = 48"/>
        <Pragma type="interface" location="kernel_EMO.cpp:229" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_0_weight_3 depth = 13824"/>
        <Pragma type="interface" location="kernel_EMO.cpp:230" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_0_bias_3 depth = 288"/>
        <Pragma type="interface" location="kernel_EMO.cpp:232" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_0_filter_3 depth = 7200"/>
        <Pragma type="interface" location="kernel_EMO.cpp:233" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_weight_3 depth = 288"/>
        <Pragma type="interface" location="kernel_EMO.cpp:234" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_bias_3 depth = 288"/>
        <Pragma type="interface" location="kernel_EMO.cpp:235" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_mean_3 depth = 288"/>
        <Pragma type="interface" location="kernel_EMO.cpp:236" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_var_3 depth = 288"/>
        <Pragma type="interface" location="kernel_EMO.cpp:238" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_0_weight_3 depth = 23040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:241" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_0_3 bundle = gmem1 depth = 37632"/>
        <Pragma type="interface" location="kernel_EMO.cpp:242" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_0_3 bundle = gmem2 depth = 225792"/>
        <Pragma type="interface" location="kernel_EMO.cpp:243" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_0_3 bundle = gmem3 depth = 225792"/>
        <Pragma type="interface" location="kernel_EMO.cpp:244" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_0_3 bundle = gmem0 depth = 56448"/>
        <Pragma type="interface" location="kernel_EMO.cpp:245" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_0_3 bundle = gmem1 depth = 56448"/>
        <Pragma type="interface" location="kernel_EMO.cpp:246" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_0_3 bundle = gmem3 depth = 56448"/>
        <Pragma type="interface" location="kernel_EMO.cpp:247" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = result_30 bundle = gmem0 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:250" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterNorm_3 bundle = gmem1 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:251" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_mean_3 depth = 196"/>
        <Pragma type="interface" location="kernel_EMO.cpp:252" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_var_3 depth = 196"/>
        <Pragma type="interface" location="kernel_EMO.cpp:253" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_weight_3 depth = 80*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:254" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_bias_3 depth = 80*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:256" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterRearrangeX_3 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:257" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterConv1_3 depth = 31360"/>
        <Pragma type="interface" location="kernel_EMO.cpp:259" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = kernel1_3 depth = 12800*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:260" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = bias1_3 depth = 160*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:261" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = in_q_3 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:262" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = in_k_3 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:263" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterQKMultiplication_3 depth = 38416"/>
        <Pragma type="interface" location="kernel_EMO.cpp:264" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterSoftmax_3 depth = 38416"/>
        <Pragma type="interface" location="kernel_EMO.cpp:265" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterRearrangeX2_3 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:266" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterQKXMultiplication_3 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:267" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterRearrangeQKX_3 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:268" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterConv2_3 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:270" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = kernel2_3 depth = 19200*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:271" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = bias2_3 depth = 240*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:273" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterAct2_3 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:274" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = buffer_out_3 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:275" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = buffer_result_3 bundle = gmem0 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:277" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_1_filter_3 depth = 6000*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:278" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_weight_3 depth = 240*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:279" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_bias_3 depth = 240*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:280" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_mean_3 depth = 240*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:281" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_var_3 depth = 240*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:282" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_1_weight_3 depth = 19200*7"/>
        <Pragma type="interface" location="kernel_EMO.cpp:284" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_1_3 bundle = gmem3 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:285" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_1_3 bundle = gmem0 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:286" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_1_3 bundle = gmem2 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:287" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_1_3 bundle = gmem1 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:288" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_skip_1_3 bundle = gmem3 depth = 47040"/>
        <Pragma type="interface" location="kernel_EMO.cpp:289" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_skip_1_3 bundle = gmem2 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:292" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_0_weight_4 depth = 80"/>
        <Pragma type="interface" location="kernel_EMO.cpp:293" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm_0_bias_4 depth = 80"/>
        <Pragma type="interface" location="kernel_EMO.cpp:295" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_0_weight_4 depth = 44800"/>
        <Pragma type="interface" location="kernel_EMO.cpp:296" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = v_conv_0_bias_4 depth = 560"/>
        <Pragma type="interface" location="kernel_EMO.cpp:298" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_0_filter_4 depth = 14000"/>
        <Pragma type="interface" location="kernel_EMO.cpp:299" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_weight_4 depth = 560"/>
        <Pragma type="interface" location="kernel_EMO.cpp:300" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_bias_4 depth = 560"/>
        <Pragma type="interface" location="kernel_EMO.cpp:301" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_mean_4 depth = 560"/>
        <Pragma type="interface" location="kernel_EMO.cpp:302" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_0_var_4 depth = 560"/>
        <Pragma type="interface" location="kernel_EMO.cpp:304" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_0_weight_4 depth = 94080"/>
        <Pragma type="interface" location="kernel_EMO.cpp:306" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_norm_0_4 bundle = gmem1 depth = 15680"/>
        <Pragma type="interface" location="kernel_EMO.cpp:307" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_conv_0_4 bundle = gmem2 depth = 109760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:308" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_v_act_0_4 bundle = gmem3 depth = 109760"/>
        <Pragma type="interface" location="kernel_EMO.cpp:309" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_0_4 bundle = gmem0 depth = 27440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:310" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_0_4 bundle = gmem1 depth = 27440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:311" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_0_4 bundle = gmem3 depth = 27440"/>
        <Pragma type="interface" location="kernel_EMO.cpp:312" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = result_40 bundle = gmem0 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:315" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterNorm_4 bundle = gmem1 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:316" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_mean_4 depth = 49"/>
        <Pragma type="interface" location="kernel_EMO.cpp:317" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_var_4 depth = 49"/>
        <Pragma type="interface" location="kernel_EMO.cpp:318" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_weight_4 depth = 168*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:319" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = norm1_bias_4 depth = 168*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:321" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterRearrangeX_4 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:322" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterConv1_4 depth = 16464"/>
        <Pragma type="interface" location="kernel_EMO.cpp:324" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = kernel1_4 depth = 56448*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:325" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = bias1_4 depth = 336*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:326" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = in_q_4 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:327" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = in_k_4 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:328" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterQKMultiplication_4 depth = 19208"/>
        <Pragma type="interface" location="kernel_EMO.cpp:329" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterSoftmax_4 depth = 19208"/>
        <Pragma type="interface" location="kernel_EMO.cpp:330" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterRearrangeX2_4 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:331" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterQKXMultiplication_4 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:332" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterRearrangeQKX_4 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:333" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterConv2_4 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:335" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = kernel2_4 depth = 98784*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:336" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = bias2_4 depth = 588*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:338" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = afterAct2_4 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:339" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = buffer_out_4 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:340" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = buffer_result_4 bundle = gmem0 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:342" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_conv_1_filter_4 depth = 14700*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:343" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_weight_4 depth = 588*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:344" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_bias_4 depth = 588*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:345" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_mean_4 depth = 588*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:346" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = dw_norm_1_var_4 depth = 588*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:347" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = proj_1_weight_4 depth = 98784*2"/>
        <Pragma type="interface" location="kernel_EMO.cpp:349" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_conv_1_4 bundle = gmem3 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:350" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_norm_1_4 bundle = gmem0 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:351" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_act_1_4 bundle = gmem2 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:352" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_proj_1_4 bundle = gmem1 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:353" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_dw_skip_1_4 bundle = gmem3 depth = 28812"/>
        <Pragma type="interface" location="kernel_EMO.cpp:354" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_skip_1_4 bundle = gmem2 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:356" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = linear_norm_mean depth = 49"/>
        <Pragma type="interface" location="kernel_EMO.cpp:357" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = linear_norm_var depth = 49"/>
        <Pragma type="interface" location="kernel_EMO.cpp:358" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = linear_norm_weight depth = 168"/>
        <Pragma type="interface" location="kernel_EMO.cpp:359" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = linear_norm_bias depth = 168"/>
        <Pragma type="interface" location="kernel_EMO.cpp:360" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_linear_norm bundle = gmem0 depth = 8232"/>
        <Pragma type="interface" location="kernel_EMO.cpp:362" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_linear_reduce bundle = gmem1 depth = 168"/>
        <Pragma type="interface" location="kernel_EMO.cpp:363" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = linear_weight depth = 168000"/>
        <Pragma type="interface" location="kernel_EMO.cpp:364" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = linear_bias depth = 1000"/>
        <Pragma type="interface" location="kernel_EMO.cpp:365" status="valid" parentFunction="kernel_emo" variable="" isDirective="0" options="m_axi port = Y_out bundle = gmem2 depth = 1000"/>
        <Pragma type="array_partition" location="kernel_stage3.cpp:113" status="valid" parentFunction="kernel_stage3" variable="" isDirective="0" options="variable = mean_buf_0 complete dim = 1"/>
        <Pragma type="array_partition" location="kernel_stage3.cpp:115" status="valid" parentFunction="kernel_stage3" variable="" isDirective="0" options="variable = var_buf_0 complete dim = 1"/>
        <Pragma type="array_partition" location="kernel_stage4.cpp:113" status="valid" parentFunction="kernel_stage4" variable="" isDirective="0" options="variable = mean_buf_0 complete dim = 1"/>
        <Pragma type="array_partition" location="kernel_stage4.cpp:115" status="valid" parentFunction="kernel_stage4" variable="" isDirective="0" options="variable = var_buf_0 complete dim = 1"/>
    </PragmaReport>
</profile>

