<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us" data-whc_version="24.1">
    <head><link rel="shortcut icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><link rel="icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="description" content="This topic introduces how to use the debugger to gather the device status and to view the diagnostics. The following sections describe the debug elements common to PolarFire, SmartFusion 2, IGLOO 2, ..."/><meta name="copyright" content="(C) Copyright 2023"/><meta name="generator" content="DITA-OT"/><meta name="keywords" content="CS_TAG_Whlp_smartdebug_DEBUG_FPGA_DLG, CS_NUMBER_7510, CS_TAG_Whlp_smartdebug_LIVE_PROBE_TAB, CS_NUMBER_7524, CS_TAG_Whlp_smartdebug_ACTIVE_PROBE_TAB, CS_NUMBER_7525, CS_TAG_Whlp_smartdebug_MEMORY_DEBUG_TAB, CS_NUMBER_7526, CS_TAG_Whlp_smartdebug_PROBE_INSERTION_TAB, CS_NUMBER_7527, CS_TAG_Whlp_smartdebug_DEBUG_SNVM_DLG, CS_NUMBER_7518, CS_TAG_Whlp_smartdebug_DEBUG_TRANSCEIVER_DLG, CS_NUMBER_7519, CS_TAG_Whlp_smartdebug_SMART_BERT_TAB, CS_NUMBER_7520, CS_TAG_Whlp_smartdebug_LOOPBACK_MODES_TAB, CS_NUMBER_7521, CS_TAG_Whlp_smartdebug_STATIC_PATTERN_TRANSMIT_TAB, CS_NUMBER_7522, CS_TAG_Whlp_smartdebug_EYE_MONITOR_TAB, CS_NUMBER_7523, CS_TAG_Whlp_smartdebug_DEBUG_MSS_REG_ACCESS_DLG, CS_NUMBER_7530, CS_TAG_Whlp_smartdebug_DEBUG_IOD_DLG, CS_NUMBER_7533, CS_TAG_Whlp_smartdebug_DEBUG_UPROM_DLG, CS_NUMBER_7517, CS_TAG_Whlp_smartdebug_DEBUG_DDR_DLG, CS_NUMBER_7531, CS_TAG_Whlp_smartdebug_DEBUG_ENVM_DLG, CS_NUMBER_7529, CS_TAG_Whlp_smartdebug_DEBUG_SerDes_DLG, CS_NUMBER_7511"/><title>13.3.3 Debugging</title><!--  Generated with Oxygen version 24.1, build number 2022062014.  --><meta name="wh-path2root" content=""/><meta name="wh-toc-id" content="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D-d10733e12537"/><meta name="wh-source-relpath" content="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.xml"/><meta name="wh-out-relpath" content="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html"/>
    <!-- Latest compiled and minified Bootstrap CSS -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/lib/bootstrap/css/bootstrap.min.css"/>
    
    <link rel="stylesheet" href="./oxygen-webhelp/lib/jquery-ui/jquery-ui.min.css"/>
    
    <!-- Template default styles  -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/app/topic-page.css?buildId=2022062014"/>
    
    
    <script src="./oxygen-webhelp/lib/jquery/jquery-3.5.1.min.js"></script>
    
    <script data-main="./oxygen-webhelp/app/topic-page.js" src="./oxygen-webhelp/lib/requirejs/require.js"></script>
<link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/microchip.css?buildId=2022062014"/><link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/notes.css?buildId=2022062014"/>
<script src="mchp-context-help.js"></script>
<link href="https://fonts.googleapis.com/css?family=Open+Sans:400,600,300" rel="stylesheet" type="text/css"/>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" async="" type="text/javascript"></script>
</head>

    <body class="wh_topic_page frmBody">
        <a href="#wh_topic_body" class="sr-only sr-only-focusable">
            Jump to main content
        </a>
        
        
        
        
        <header class="navbar navbar-default wh_header">
    <div class="container-fluid">
        <div class="wh_header_flex_container navbar-nav navbar-expand-md navbar-dark">
            <div class="wh_logo_and_publication_title_container">
                <div class="wh_logo_and_publication_title">
                    
                    <a href="index.html" class=" wh_logo d-none d-sm-block "><img src="oxygen-webhelp\template\resources/images/microchip.png" alt="Libero SoC Design Suite Help Documentation v2023.1"/></a>
                    <div class=" wh_publication_title "><a href="index.html">Libero SoC Design Suite Help Documentation v2023.1</a></div>
                    
                </div>
                
                
            </div>

            <div class="wh_top_menu_and_indexterms_link collapse navbar-collapse" id="wh_top_menu_and_indexterms_link">
                
                
                
                
            </div>
        </div>
    </div>
</header>
        
        
         
        
        <div class=" wh_search_input navbar-form wh_topic_page_search search " role="form">
            
            
            
            <form id="searchForm" method="get" role="search" action="search.html"><div><input type="search" placeholder="Search " class="wh_search_textfield" id="textToSearch" name="searchQuery" aria-label="Search query" required="required"/><button type="submit" class="wh_search_button" aria-label="Search"><span class="search_input_text">Search</span></button></div></form>
            
            <div class="mchp-color-stripe-grid-container">
  <div class="mchp-main-bar mchp-orange-bar"></div>
  <div class="mchp-main-bar mchp-blue-bar"></div>
  <div class="mchp-main-bar mchp-green-bar"></div>
</div>
            
        </div>
        
        <div class="container-fluid" id="wh_topic_container">
            <div class="row">

                <nav class="wh_tools d-print-none navbar-expand-md" aria-label="Tools">
                    
                    <div data-tooltip-position="bottom" class=" wh_breadcrumb "><ol class="d-print-none"><li><span class="home"><a href="index.html"><span>Home</span></a></span></li><li><div class="topicref"><div class="title"><a href="GUID-E29B8E54-4CD2-4854-A63B-1B18D4B17A0D.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13</ph>
Programming and Debugging</a><div class="wh-tooltip"><p class="shortdesc">Information about Programming and Debugging </p></div></div></div></li><li><div class="topicref"><div class="title"><a href="GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89.html#GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3</ph>
SmartDebug</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartDebug </p></div></div></div></li><li class="active"><div class="topicref" data-id="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D"><div class="title"><a href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.3</ph>
Debugging</a></div></div></li></ol></div>
                    
                    
                    
                    <div class="wh_right_tools">
                        <button class="wh_hide_highlight" aria-label="Toggle search highlights" title="Toggle search highlights"></button>
                        <button class="webhelp_expand_collapse_sections" data-next-state="collapsed" aria-label="Collapse sections" title="Collapse sections"></button>
                        
                        
                        
                        
                        <div class=" wh_print_link print d-none d-md-inline-block "><button onClick="window.print()" title="Print this page" aria-label="Print this page"></button></div>
                        
                        <button type="button" id="wh_toc_button" class="custom-toggler navbar-toggler collapsed wh_toggle_button navbar-light" aria-expanded="false" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc">
                            <span class="navbar-toggler-icon"></span>
                        </button>
                    </div>
                    
                </nav>
            </div>
            
            <div class="row" style="margin-top: -1em;"><div class="col-lg-7 col-md-7 col-sm-12 offset-lg-3 offset-md-3 text-right border-bottom mb-1"><h2 class="text-dark">v2023.1</h2></div></div>
            
            
            <div class="wh_content_area">
                <div class="row">
                    
                        <nav id="wh_publication_toc" class="col-lg-3 col-md-3 col-sm-12 d-md-block d-none d-print-none" aria-label="Table of Contents Container">
                            <div id="wh_publication_toc_content">
		                        
                            	<div class=" wh_publication_toc " data-tooltip-position="right"><span class="expand-button-action-labels"><span id="button-expand-action" role="button" aria-label="Expand"></span><span id="button-collapse-action" role="button" aria-label="Collapse"></span><span id="button-pending-action" role="button" aria-label="Pending"></span></span><ul role="tree" aria-label="Table of Contents"><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e11" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e11-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-46C62B2B-C0F5-4745-A239-30359ACE975F.html#GUID-46C62B2B-C0F5-4745-A239-30359ACE975F" id="tocId-d10733e11-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
What's New in Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information about what is new in Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e32" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e32-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-F4DA9B8C-A57C-4789-9E76-B9414C7CF2BD.html" id="tocId-d10733e32-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">2</ph>
Getting Started with Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information to get you started with Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e980" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e980-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2" id="tocId-d10733e980-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Design Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4478" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4478-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F4D2E9B-B8E9-4C1D-A95F-38595DAAC69F.html" id="tocId-d10733e4478-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">4</ph>
Block Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Block Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4796" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4796-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D6C8FB9D-ADD4-4049-80BA-384419E2D7BE.html" id="tocId-d10733e4796-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">5</ph>
SmartDesign</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartDesign</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5234" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5234-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D94007C1-0B6E-4334-ADEB-CFEBF4720193.html" id="tocId-d10733e5234-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">6</ph>
Netlist Viewer</a><div class="wh-tooltip"><p class="shortdesc">Information about Netlist Viewer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5743" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5743-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E78D5FFC-5EE9-4357-B323-0C2542D77E05.html" id="tocId-d10733e5743-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">7</ph>
I/O Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about I/O Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e6741" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e6741-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE.html#GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE" id="tocId-d10733e6741-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">8</ph>
PDC Commands</a><div class="wh-tooltip"><p class="shortdesc">Information about PDC commands for all families</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e7290" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e7290-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F.html#GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F" id="tocId-d10733e7290-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">9</ph>
Chip Planner</a><div class="wh-tooltip"><p class="shortdesc">Information about Chip Planner </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8143-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015.html#GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015" id="tocId-d10733e8143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">10</ph>
Timing Constraints Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about Timing Constraints Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8501" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8501-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3.html#GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3" id="tocId-d10733e8501-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">11</ph>
SmartTime Static Timing Analyzer</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartTime Static Timing Analyzer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e9939" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e9939-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9A0E67E1-13F5-4140-92B6-4829C11F6991.html" id="tocId-d10733e9939-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">12</ph>
SmartPower</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartPower</p></div></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="tocId-d10733e10983" class="topicref" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action tocId-d10733e10983-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E29B8E54-4CD2-4854-A63B-1B18D4B17A0D.html" id="tocId-d10733e10983-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13</ph>
Programming and Debugging</a><div class="wh-tooltip"><p class="shortdesc">Information about Programming and Debugging </p></div></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e10987" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e10987-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E29B8E54-4CD2-4854-A63B-1B18D4B17A0D.html" id="tocId-d10733e10987-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.1</ph>
FlashPro Express</a><div class="wh-tooltip"><p class="shortdesc">Information about FlasPro Express </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e11587" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e11587-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-800C7F69-3DF8-403F-8D5C-EC2DA2D2CFE5.html" id="tocId-d10733e11587-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.2</ph>
Secure Production Programming Solution (SPPS)</a><div class="wh-tooltip"><p class="shortdesc">Information about Secure Production Programming Solution (SPPS)
				</p></div></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="tocId-d10733e12317" class="topicref" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action tocId-d10733e12317-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89.html#GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89" id="tocId-d10733e12317-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3</ph>
SmartDebug</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartDebug </p></div></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89-d10733e12321" class="topicref introduction" data-id="GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89-d10733e12321-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89.html#GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89" id="GUID-5AD63D11-4351-4BE1-8AC4-45142AFC5E89-d10733e12321-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3</ph>
Introduction</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-FE25F1F5-48D3-42D5-AAB9-226AFA442DA7-d10733e12345" class="topicref" data-id="GUID-FE25F1F5-48D3-42D5-AAB9-226AFA442DA7" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-FE25F1F5-48D3-42D5-AAB9-226AFA442DA7-d10733e12345-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-FE25F1F5-48D3-42D5-AAB9-226AFA442DA7.html#GUID-FE25F1F5-48D3-42D5-AAB9-226AFA442DA7" id="GUID-FE25F1F5-48D3-42D5-AAB9-226AFA442DA7-d10733e12345-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.1</ph>
Getting Started with SmartDebug</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-593F19AE-C1E3-4819-8BB0-65929625C4A5-d10733e12433" class="topicref" data-id="GUID-593F19AE-C1E3-4819-8BB0-65929625C4A5" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-593F19AE-C1E3-4819-8BB0-65929625C4A5-d10733e12433-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-593F19AE-C1E3-4819-8BB0-65929625C4A5.html#GUID-593F19AE-C1E3-4819-8BB0-65929625C4A5" id="GUID-593F19AE-C1E3-4819-8BB0-65929625C4A5-d10733e12433-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.2</ph>
SmartDebug User Interface</a></div></div></li><li role="treeitem" aria-expanded="true" class="active"><div data-tocid="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D-d10733e12537" class="topicref" data-id="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D-d10733e12537-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D" id="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D-d10733e12537-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.3</ph>
Debugging</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-591BF950-AA8D-435D-B632-7802378A902A-d10733e12545" class="topicref" data-id="GUID-591BF950-AA8D-435D-B632-7802378A902A" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-591BF950-AA8D-435D-B632-7802378A902A-d10733e12545-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-591BF950-AA8D-435D-B632-7802378A902A" id="GUID-591BF950-AA8D-435D-B632-7802378A902A-d10733e12545-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.3.1</ph>
Common Debug Elements</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74-d10733e12834" class="topicref" data-id="GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74-d10733e12834-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74" id="GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74-d10733e12834-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.3.2</ph>
PolarFire and PolarFire SoC Debug Elements</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D-d10733e13234" class="topicref" data-id="GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D-d10733e13234-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D" id="GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D-d10733e13234-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.3.3</ph>
SmartFusion 2, IGLOO 2, and RTG4 Debug Elements</a></div></div></li><li role="treeitem"><div data-tocid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C-d10733e13378" class="topicref" data-id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C-d10733e13378-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.3.4</ph>
Measuring Die Temperature and Voltages</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-C24C4BEA-4AE5-4203-BE37-B6035BB11CA7-d10733e13386" class="topicref" data-id="GUID-C24C4BEA-4AE5-4203-BE37-B6035BB11CA7" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-C24C4BEA-4AE5-4203-BE37-B6035BB11CA7-d10733e13386-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-C24C4BEA-4AE5-4203-BE37-B6035BB11CA7.html#GUID-C24C4BEA-4AE5-4203-BE37-B6035BB11CA7" id="GUID-C24C4BEA-4AE5-4203-BE37-B6035BB11CA7-d10733e13386-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.4</ph>
SmartDebug Tcl Commands</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-6D8FE55D-13C7-4B25-806D-6C80802E000D-d10733e14292" class="topicref" data-id="GUID-6D8FE55D-13C7-4B25-806D-6C80802E000D" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-6D8FE55D-13C7-4B25-806D-6C80802E000D-d10733e14292-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-6D8FE55D-13C7-4B25-806D-6C80802E000D.html#GUID-6D8FE55D-13C7-4B25-806D-6C80802E000D" id="GUID-6D8FE55D-13C7-4B25-806D-6C80802E000D-d10733e14292-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.3.5</ph>
Frequently Asked Questions</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e14622" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e14622-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-EC96DE03-40C0-44F0-8D55-29B2A6682954.html" id="tocId-d10733e14622-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13.4</ph>
Job Manager</a><div class="wh-tooltip"><p class="shortdesc">Information about Job Manager </p></div></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e15005" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e15005-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-FCAAF92F-8261-4ED7-B44E-A8742CEA0859.html" id="tocId-d10733e15005-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">14</ph>
Macro Library</a><div class="wh-tooltip"><p class="shortdesc">Information about Macro Library for SmartFusion2, IGLOO2 and
				PolarFire</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e17747" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e17747-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-81D89143-7721-417B-9A7C-FE911F855C5E.html" id="tocId-d10733e17747-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">15</ph>
Custom Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Custom Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18292" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18292-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D.html#GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D" id="tocId-d10733e18292-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16</ph>
Design Separation Methodology</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Separation Methodology</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18550" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18550-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-06F3E474-1157-44B5-ACBB-4A9562D2DF70.html" id="tocId-d10733e18550-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">17</ph>
Microchip Separation Verification Tool</a><div class="wh-tooltip"><p class="shortdesc">Information about Microchip Separation Verification Tool </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18729" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18729-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html" id="tocId-d10733e18729-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18</ph>
PolarFire SoC Microcontroller Subsystem (MSS)</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC Microcontroller Subsystem (MSS) </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e19158" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e19158-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28.html" id="tocId-d10733e19158-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">19</ph>
Tcl Command Reference</a><div class="wh-tooltip"><p class="shortdesc">Information about Tcl Command Reference </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25143-link" class="wh-expand-btn"></span><div class="title"><a href="Chunk1489019750.html#Chunk1489019750" id="tocId-d10733e25143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">20</ph>
Download the Libero SoC Design Suite documentation</a><div class="wh-tooltip"><p class="shortdesc">Information to help you download the Libero SoC Design Suite
				documentation</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25203" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25203-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-B0F8792A-2285-4431-ADB6-3EB1A9E39744.html" id="tocId-d10733e25203-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">21</ph>
More Information</a><div class="wh-tooltip"><p class="shortdesc">Additional information about other Microchip products</p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272" class="topicref" data-id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B.html" id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">22</ph>
Technical Support</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25282" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25282-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286.html" id="tocId-d10733e25282-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">23</ph>
About Microchip</a><div class="wh-tooltip"><p class="shortdesc">More information about Microchip</p></div></div></div></li></ul></div>
		                        
                            </div>
                        </nav>
                    
                    
                    <div class="col-lg-7 col-md-9 col-sm-12" id="wh_topic_body">
                        <button id="wh_close_publication_toc_button" class="close-toc-button d-none" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        <button id="wh_close_topic_toc_button" class="close-toc-button d-none" aria-label="Toggle topic table of content" aria-controls="wh_topic_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        
                        <div class=" wh_topic_content body "><main role="main"><article role="article" aria-labelledby="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D__GUID-13052511-F83E-4E6E-A5B5-3D6C544197F0"><article class="nested0" aria-labelledby="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D__GUID-13052511-F83E-4E6E-A5B5-3D6C544197F0" id="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D">
<h1 class="- topic/title title topictitle1" id="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D__GUID-13052511-F83E-4E6E-A5B5-3D6C544197F0" style="display:inline-block">13.3.3 Debugging</h1><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debugging">(Ask a Question)</a>
<div class="- topic/body concept/conbody body conbody">
    <p class="- topic/p p">This topic introduces how to use the debugger to gather the device status and to view the
      diagnostics.</p>
  </div>
<article class="- topic/topic reference/reference topic reference nested1" aria-labelledby="GUID-591BF950-AA8D-435D-B632-7802378A902A__GUID-0E6289B1-2698-4BDD-8578-E46C46DF69D6" xml:lang="en-US" lang="en-US" id="GUID-591BF950-AA8D-435D-B632-7802378A902A"><h2 class="- topic/title title topictitle2" id="GUID-591BF950-AA8D-435D-B632-7802378A902A__GUID-0E6289B1-2698-4BDD-8578-E46C46DF69D6" style="display:inline-block">13.3.3.1 Common Debug Elements</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Common%20Debug%20Elements">(Ask a Question)</a><div class="- topic/body reference/refbody body refbody"><section class="- topic/section section" id="GUID-591BF950-AA8D-435D-B632-7802378A902A__GUID-267B10EB-1F2D-4BCE-919C-543D932D7D8C" data-ofbid="GUID-591BF950-AA8D-435D-B632-7802378A902A__GUID-267B10EB-1F2D-4BCE-919C-543D932D7D8C">The following sections describe the debug elements common to PolarFire, SmartFusion 2, IGLOO 2, and RTG4 devices.</section></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-A1A3275D-3510-4EEA-9E7E-B546F13A091A" xml:lang="en-US" lang="en-US" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F">
                <h3 class="- topic/title title topictitle3" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-A1A3275D-3510-4EEA-9E7E-B546F13A091A" style="display:inline-block">13.3.3.1.1 Debug FPGA Array</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20FPGA%20Array">(Ask a Question)</a>
                

                <div class="- topic/body body">
                                <p class="- topic/p p">In the Debug FPGA Array dialog box, you can view your Live
                                                Probes, Active Probes, Memory Blocks, and Insert
                                                Probes (Probe Insertion) in either the <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-26E81223-6497-4C65-A746-382C78F7053C">Hierarchical View</a> or the
                                                  <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-3014837B-92EA-42D7-9706-F79017A02E9B">Netlist View</a>.</p>
                                <p class="- topic/p p">The Debug FPGA Array dialog box includes the following four
                                                tabs:</p>
                                <ul class="- topic/ul ul">
                                                <li class="- topic/li li" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-6389AB2A-B012-4F82-A0B2-ACD77CF2DAF2" data-ofbid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-6389AB2A-B012-4F82-A0B2-ACD77CF2DAF2"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A">Live Probes</a></li>
                                                <li class="- topic/li li" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-D563416A-0EFF-4D8B-97C4-5CDF397F2E80" data-ofbid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-D563416A-0EFF-4D8B-97C4-5CDF397F2E80"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB">Active Probes</a></li>
                                                <li class="- topic/li li" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-02421481-B143-41DB-949C-3AC0E1166248" data-ofbid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-02421481-B143-41DB-949C-3AC0E1166248"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3">Memory Blocks</a></li>
                                                <li class="- topic/li li" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-7DAE488A-2B6D-4E20-BEC5-2998FAFC7BCA" data-ofbid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-7DAE488A-2B6D-4E20-BEC5-2998FAFC7BCA"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2">Probe Insertion</a></li>
                                </ul>
                                <p class="- topic/p p">It also includes the FPGA Hardware Breakpoint (FHB) controls,
                                                consisting of the following tabs:</p>
                                <ul class="- topic/ul ul">
                                                <li class="- topic/li li" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-4BB2EE2A-A410-4700-9B10-C7F19A930A9D" data-ofbid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-4BB2EE2A-A410-4700-9B10-C7F19A930A9D"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-CA23E970-C60F-447F-8826-FEE39483B2B3">Event Counter</a></li>
                                                <li class="- topic/li li" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-2FDB2484-A850-4B73-8D97-3D95DDA49032" data-ofbid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-2FDB2484-A850-4B73-8D97-3D95DDA49032"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE">Frequency Monitor</a></li>
                                                <li class="- topic/li li" id="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-FD41DD3B-A907-4CBB-B052-C58B04AC7EC4" data-ofbid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F__GUID-FD41DD3B-A907-4CBB-B052-C58B04AC7EC4"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B">User Clock Frequencies</a></li>
                                </ul>
                </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-5508090F-91AB-4EC3-8103-0BF8DBEE9E63" xml:lang="en-US" lang="en-US" id="GUID-26E81223-6497-4C65-A746-382C78F7053C"><h3 class="- topic/title title topictitle3" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-5508090F-91AB-4EC3-8103-0BF8DBEE9E63" style="display:inline-block">13.3.3.1.2 Hierarchical View</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Hierarchical%20View">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Hierarchical View lets you view the instance level hierarchy of the design programmed on the device and select the signals to add to the Live Probes, Active Probes, and Probe Insertion tabs in the Debug FPGA Array dialog box. Logical and physical Memory Blocks can also be selected.</p><ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-46F40F9A-F9A0-4339-A6B5-409DA91A50F9" data-ofbid="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-46F40F9A-F9A0-4339-A6B5-409DA91A50F9"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Filter</span>: In
                Live Probes, Active Probes, Memory Blocks, and the Probe Insertion UI, a search
                option is available in the Hierarchical View. You can use wildcard characters such
                as * or ? in the search column for wildcard matching. Probe points of leaf level
                instances resulting from a search pattern can only be added to Live Probes, Active
                Probes, and the Probe Insertion UI. You cannot add instances of search results in
                the Hierarchical View.</li><li class="- topic/li li" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-546CAB5F-D1CA-45F9-ADE2-52594C1C5AD0" data-ofbid="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-546CAB5F-D1CA-45F9-ADE2-52594C1C5AD0"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Instance(s)</span>: Displays the
                probe points available at the instance level.</li><li class="- topic/li li" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-36AF8827-26C9-4E0E-9CC8-BAA73B9D8295" data-ofbid="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-36AF8827-26C9-4E0E-9CC8-BAA73B9D8295"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Primitives</span>: Displays the
                lowest level of probe-able points in the hierarchy for the corresponding component
                such as leaf cells (hard macros on the device).</li>
            <li class="- topic/li li" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-FDF7E02C-ECAA-4FE7-9E4D-52DE3396C8CF" data-ofbid="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-FDF7E02C-ECAA-4FE7-9E4D-52DE3396C8CF"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Highlight
                    Selected</span>: Check to highlight selected active, live, or probe
                insertion probes in their respective tabs within the Hierarchical View. By default,
                this check box is checked.</li></ul><p class="- topic/p p">You can expand the hierarchy tree to see lower level logic. Signals with the same name are
            grouped automatically into a bus that is presented at instance level in the instance
            tree.</p><p class="- topic/p p">The probe points can be added by selecting any instance or the leaf level instance in the
            Hierarchical View. Adding an instance adds all the probe-able points available in the
            instance to Live Probes, Active Probes, and Probe Insertion.</p><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__FIG_AZN_RTM_KNB" data-ofbid="GUID-26E81223-6497-4C65-A746-382C78F7053C__FIG_AZN_RTM_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-64. <span id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-F990B73B-1FAB-4658-83BF-A151BEDFF473" class="fig--title">Hierarchical View</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__IMAGE_URX_5XP_JRB" src="GUID-B2E33266-AA15-47DE-B046-422163BFBC78-low.png"/>
            </figure>
        </div>
        <div class="- topic/p p">Use the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Highlight Selected</span> check box to show selected active,
            live, or probe insertion probes in the Hierarchical view.<figure class="- topic/fig fig fignone" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__FIG_T1G_CYP_JRB" data-ofbid="GUID-26E81223-6497-4C65-A746-382C78F7053C__FIG_T1G_CYP_JRB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-65. <span id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-3FE1D249-EEF6-4BA6-9C64-2797DB0B71AF" class="fig--title">Example of Showing Selected
                    Probes (Highlight Selected Check Box is Checked)</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__IMAGE_OYH_3YP_JRB" src="GUID-88BDC8E0-A8DA-4D1C-87AE-6674A8EE5B9E-low.png"/>
            </figure><figure class="- topic/fig fig fignone" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-A468CE0F-438D-4460-B54B-F110A54A0E08" data-ofbid="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-A468CE0F-438D-4460-B54B-F110A54A0E08"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-66. <span id="GUID-26E81223-6497-4C65-A746-382C78F7053C__GUID-2B912D8D-C2F2-4FBB-9933-A1E10B042126" class="fig--title">Example of Not Showing
                    Selected Probes (Highlight Selected Check Box is Not Checked)</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-26E81223-6497-4C65-A746-382C78F7053C__IMAGE_TPC_MYP_JRB" src="GUID-84FC7298-4797-4525-A84F-F5388430579B-low.png"/>
            </figure></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-3014837B-92EA-42D7-9706-F79017A02E9B__GUID-539D365B-9CF0-42A2-B533-8892A06E0DA8" xml:lang="en-US" lang="en-US" id="GUID-3014837B-92EA-42D7-9706-F79017A02E9B"><h3 class="- topic/title title topictitle3" id="GUID-3014837B-92EA-42D7-9706-F79017A02E9B__GUID-539D365B-9CF0-42A2-B533-8892A06E0DA8" style="display:inline-block">13.3.3.1.3 Netlist View</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Netlist%20View">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Netlist View displays a flattened net view of all the probe-able points present in the design, along with the associated cell type.</p>
        <p class="- topic/p p">A search option is available in the Netlist View for Live Probes, Active Probes, and
            Probe Insertion. You can use wildcard characters such as * or ? in the search column for
            wildcard matching.</p><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-3014837B-92EA-42D7-9706-F79017A02E9B__FIG_VHZ_D5M_KNB" data-ofbid="GUID-3014837B-92EA-42D7-9706-F79017A02E9B__FIG_VHZ_D5M_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-67. <span id="GUID-3014837B-92EA-42D7-9706-F79017A02E9B__GUID-0A1BEB70-E4E9-48F0-A442-BBADE29C37ED" class="fig--title">Netlist View</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-3014837B-92EA-42D7-9706-F79017A02E9B__IMAGE_E3Z_D5M_KNB" src="GUID-A89CCC6E-32AD-4D1B-A076-CACB6924044A-low.jpg" height="649" width="389" alt="???"/>
            </figure>
        </div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-B366D7EB-25B4-4674-B866-187D4C71997A" xml:lang="en-US" lang="en-US" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A"><h3 class="- topic/title title topictitle3" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-B366D7EB-25B4-4674-B866-187D4C71997A" style="display:inline-block">13.3.3.1.4 Live Probes</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Live%20Probes">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The same circuitry for programming the flash switches that have access to these points at the
            DFFs of every LE is re-purposed for debugging. SmartDebug controls these signal points
            with the JTAG interface to either allow asynchronous reads from and writes to these
            DFFs, or to use an additional muxing circuit that allows two signal points to be
            rerouted to special pins called "channels." These signal points are I/O pads present on
            the FPGA boards that could be used to connect to the oscilloscope to monitor dynamic
            signals.</p><div class="- topic/p p">Live Probes is a design debug option that uses non-intrusive real time scoping of up to two probe
            points with no design changes. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Live Probes</span> tab in the Debug
            FPGA Array dialog box displays a table with the probe names and pin types. There are two
            channels, and Live Probe can be assigned or unassigned independently.<div class="- topic/note note attention note_attention" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__NOTE_TLX_1JW_GWB" data-ofbid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__NOTE_TLX_1JW_GWB"><span class="note__title">Attention:</span> The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Live Probe</span> tab is
                disabled and a tooltip is shown if the user design has live probe I/Os enabled as
                input.</div></div><p class="- topic/p p">Two probe channels are available for PolarFire, SmartFusion 2, and IGLOO 2 devices. When a probe
            name is selected, it can be assigned to any channel. Both probes can be assigned or
            unassigned independently.</p><p class="- topic/p p">To assign a probe to a channel, either:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-8371E515-E718-48BE-B2C4-F18798EBC31D" data-ofbid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-8371E515-E718-48BE-B2C4-F18798EBC31D">Right click a probe in the table and choose
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Assign to Channel</span> for PolarFire and PolarFire SoC or
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Assign to probe read data pin</span> for RTG4.</li><li class="- topic/li li" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-69C93BAF-8992-4A0F-9F9C-FEA55B8FC84C" data-ofbid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-69C93BAF-8992-4A0F-9F9C-FEA55B8FC84C">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Assign to Channel</span>
                for PolarFire and PolarFire SoC or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Assign to probe read data
                    pin</span> for RTG4 to assign the probe selected in the table to the
                channel.</li></ul><p class="- topic/p p">When the assignment is complete, the probe name appears to the right of the button for that
            channel, and SmartDebug configures the channel I/Os to monitor the desired probe points.
            Because there are only two channels, a maximum of two internal signals can be probed
            simultaneously.</p><p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Unassign Channels </span> for PolarFire and PolarFire SoC or
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Unassign probe read data pin</span> for RTG4 to clear the live probe
            names to the right of the channel buttons and discontinue the live probe function during
            debug.</p><div class="- topic/note note notype note_notype" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-04198F7C-88AD-4DFA-BD28-EB238C087448" data-ofbid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-04198F7C-88AD-4DFA-BD28-EB238C087448"><span class="note__title">Note:</span> RTG4 devices support one probe channel.</div><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Save </span>button saves the list of live probes currently shown in the SmartDebug Live Probe UI to file. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Load </span>button loads the list of live probes from a file to SmartDebug Live Probe UI.</p><p class="- topic/p p">During save or load, check whether the appropriate signals saved or loaded match the signals in SmartDebug Live Probe UI and in the saved file.</p><div class="- topic/p p"><div class="- topic/note note notype note_notype" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-9A1BD4C1-C1B6-4AD5-AA57-C1CDF42C676C" data-ofbid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__GUID-9A1BD4C1-C1B6-4AD5-AA57-C1CDF42C676C"><span class="note__title">Note:</span> Sequential elements and outputs related to LSRAM, USRAM, and MATH are supported. Combinational logic and registers related to I/O pads are not supported.</div></div><section class="- topic/section section" id="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__SECTION_TBG_GWM_KNB" data-ofbid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__SECTION_TBG_GWM_KNB"><h4 class="- topic/title title sectiontitle">Live Probes in Demo Mode</h4><p class="- topic/p p">You can assign and unassign Live Probes Channel A and Channel B in Demo Mode.</p></section></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-815FD8CC-6514-4AAC-A25D-E472094B154D" xml:lang="en-US" lang="en-US" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB">
    <h3 class="- topic/title title topictitle3" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-815FD8CC-6514-4AAC-A25D-E472094B154D" style="display:inline-block">13.3.3.1.5 Active Probes</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Active%20Probes">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">The active probes design debug option reads and writes to one or many probe points in the
            design through JTAG. This option uses the same circuitry that is used for programming
            the fabric. It is also non-intrusive and works asynchronously with the design clocks. In
            PolarFire, 18 DFFs are read at a time from the device that are physically placed
            adjacent to each other in the fabric. If you want to debug the design related to timing
            issue, then it is recommended to stop the design clocks. The FHB feature can be used to
            stop the design clock and then probe all the DFFs in the design.</p>
        <p class="- topic/p p">In the left pane of the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span> tab, all available Probe
            Points are listed in instance-level hierarchy in the Hierarchical View. All Probe Names
            are listed with the Name and Type (which is the physical location of the flip-flop) in
            the Netlist View.</p>
        <p class="- topic/p p">Select probe points from the Hierarchical View or Netlist View, right click and choose
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add </span>to add them to the Active Probes UI. You can also add the
            selected probe points by clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add </span>button. The probes list
            can be filtered with the Filter box.</p>
        <div class="- topic/p p">When you select the desired probe, points appear in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active
                Probe</span> data chart and you can read and write multiple probes, as shown in
            the following figure.<div class="- topic/note note attention note_attention" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__NOTE_XWW_VLW_GWB" data-ofbid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__NOTE_XWW_VLW_GWB"><span class="note__title">Attention:</span> Assign to Channel A
                and Unassign from Channel A RMB options are hidden in the Active Probes table, if
                the user design has live probe I/Os enabled as input.</div></div>
        <figure class="- topic/fig fig fignone" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__FIG_APT_KWM_KNB" data-ofbid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__FIG_APT_KWM_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-68. <span id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-F7C16BB7-E6CA-4423-9E45-EA8C4CAA93FC" class="fig--title">Active Probes Tab in SmartDebug
                FPGA Array Dialog Box</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__IMAGE_BCT_PB1_1RB" src="GUID-97B69FD6-8668-4534-9AD8-EC0ECFE703CA-low.png"/>
        </figure>
        <p class="- topic/p p">Use the following options in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write Value</span> column to modify the
            probe signal added to the SmartDebug FPGA Array debug data dialog box:</p>
        <ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-8F4EB8E4-1166-40A7-A9FD-BC5497CDB214" data-ofbid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-8F4EB8E4-1166-40A7-A9FD-BC5497CDB214">Drop-down menu with values 0 and 1
                for individual probe signals</li>
            <li class="- topic/li li" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-2DF1F920-DE2A-4A46-924B-43A214132531" data-ofbid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-2DF1F920-DE2A-4A46-924B-43A214132531">Editable field to enter data in hex
                or binary for a probe group or a bus</li>
        </ul>
        <div class="- topic/p p">
            <div class="- topic/note note notype note_notype" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-A73260CA-962B-4337-827D-6DA8B6D8F648" data-ofbid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__GUID-A73260CA-962B-4337-827D-6DA8B6D8F648"><span class="note__title">Note:</span> Sequential elements and outputs
                related to LSRAM, USRAM and MATH are supported. Combinational logic and registers
                related to I/O pads are not supported.</div>
        </div>
        <section class="- topic/section section" id="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__SECTION_Y2W_WWM_KNB" data-ofbid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__SECTION_Y2W_WWM_KNB"><h4 class="- topic/title title sectiontitle">Active Probes in Demo Mode</h4>
            
            <p class="- topic/p p">In the demo mode, a temporary probe data file with details of current and previous
                values of probes added in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span> tab is created in
                the designer folder. The write values of probes are updated to this file, and the
                GUI is updated with values from this file when you click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write Active
                    Probes</span>. Data is read from this file when you click<span class="+ topic/ph ui-d/uicontrol ph uicontrol"> Read
                    Active Probes</span>. If there is no existing data for a probe in the file,
                the read value displays all 0s. The value is updated based on your changes.</p>
        </section>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-CB7C68EB-B502-4CFD-B68C-3BA1613D7722" xml:lang="en-US" lang="en-US" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E"><h3 class="- topic/title title topictitle3" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-CB7C68EB-B502-4CFD-B68C-3BA1613D7722" style="display:inline-block">13.3.3.1.6 Probe Grouping (Active Probes Only)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Probe%20Grouping%20%28Active%20Probes%20Only%29">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">During the debug cycle of the design, designers often want to examine the different signals. In
            large designs, there can be many signals to manage. The Probe Grouping feature assists
            in comprehending multiple signals as a single entity. This feature is applicable to
            Active Probes only. Probe nets with the same name are automatically grouped in a bus
            when they are added to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span> tab. Custom probe groups
            can also be created by manually selecting probe nets of a different name and adding them
            into the group.</p>
        <figure class="- topic/fig fig fignone" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__FIG_NYN_DXM_KNB" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__FIG_NYN_DXM_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-69. <span id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-0F855727-6882-4C37-BF70-F458803336CE" class="fig--title">Active Probes Tab</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__IMAGE_NPG_FD1_1RB" src="GUID-6D0A63E0-CDA1-424B-8B63-BD4555EA3D4C-low.png"/>
        </figure><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span> tab provides the following options for probe points that
            are added from the Hierarchical View/Netlist View:</p><ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-04BA10B0-7803-48E0-A30C-721665392270" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-04BA10B0-7803-48E0-A30C-721665392270">Display bus name. An automatically
                generated bus name cannot be modified. Only custom bus names can be modified.</li>
            <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-6CF25178-8F99-461F-B0FE-2569BCFF4690" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-6CF25178-8F99-461F-B0FE-2569BCFF4690">Expand/collapse bus or probe
                group</li>
            <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-8DA380CB-4E81-4CF7-A0A8-C3DAA69F1315" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-8DA380CB-4E81-4CF7-A0A8-C3DAA69F1315">Move Up/Down the signal, bus, or
                probe group</li>
            <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-5773C2E7-4574-4B77-BD75-E1ACE8E67AB6" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-5773C2E7-4574-4B77-BD75-E1ACE8E67AB6">Save (Active Probes list)</li>
            <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-421529A6-745B-42AE-A23A-504F77DED57A" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-421529A6-745B-42AE-A23A-504F77DED57A">Load (already saved Active Probes
                list)</li>
            <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-6AA924DA-6FEE-4DC5-A51A-D7435DE49C37" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-6AA924DA-6FEE-4DC5-A51A-D7435DE49C37">Delete (applicable to a single probe
                point added to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span> tab)</li>
            <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-087ED3A7-2DA8-49DA-B018-0118E6488135" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-087ED3A7-2DA8-49DA-B018-0118E6488135">Delete All (deletes all probe points
                added to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span> tab)</li>
        </ul>
        <p class="- topic/p p">Green entries in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write Value</span> column indicate that the
            operation was successful. Blue entries in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read Value</span> column
            indicate values that have changed since the last read.</p>
        <div class="- topic/p p">In addition, the context (right click) menu provides the following operations:<ul class="- topic/ul ul" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__UL_MJL_NYL_SQB" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__UL_MJL_NYL_SQB">
                <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-86BC778E-EBC5-4CE1-839D-366433923ED9" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-86BC778E-EBC5-4CE1-839D-366433923ED9">Create Group, Add/Move signals to
                    Group, Remove signals from Group</li>
                <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-E6D97070-0151-405D-9F6C-423D00489611" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-E6D97070-0151-405D-9F6C-423D00489611">Ungroup</li>
                <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-1A21EDA1-2F8A-4F05-9AB5-DD88E1A4AB18" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-1A21EDA1-2F8A-4F05-9AB5-DD88E1A4AB18">Reverse bit order, Change Radix
                    for a bus or probe group</li>
                <li class="- topic/li li" id="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-1CF1529D-1E4B-42C1-AC20-463CC285970B" data-ofbid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E__GUID-1CF1529D-1E4B-42C1-AC20-463CC285970B">Read, Write, or Delete the signal
                    or bus or probe group</li>
            </ul></div></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-12B9D004-DA80-4104-9AEF-8BE55319184E" xml:lang="en-US" lang="en-US" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259"><h4 class="- topic/title title topictitle4" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-12B9D004-DA80-4104-9AEF-8BE55319184E" style="display:inline-block">13.3.3.1.6.1 Context Menu of Probe Points Added to the Active Probes UI</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Context%20Menu%20of%20Probe%20Points%20Added%20to%20the%20Active%20Probes%20UI">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">When you right click a signal or bus, you will see the following menu options:</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB" data-cols="3"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-32. </span></span><span class="table--title" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-E6D67DBD-0DEC-4EC2-ADB0-7E02CB0F793F">Probe Points Added to the Active Probes Tab - Context Menu</span></caption><colgroup><col style="width:18.38235294117647%"/><col style="width:20.22058823529412%"/><col style="width:61.39705882352941%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__1">Situation</th>
                        <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__2">Options</th>
                        <th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__3">User Interface</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__1">For individual signals that are not part of a probe group or
                            bus</td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__2">
                            <ul class="- topic/ul ul" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_RVQ_51N_KNB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_RVQ_51N_KNB">
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-A8F39856-A41E-494E-B428-E71ACA318ACC" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-A8F39856-A41E-494E-B428-E71ACA318ACC">Read</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-3F024448-0AE1-4774-ACAC-CB15DE262DC4" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-3F024448-0AE1-4774-ACAC-CB15DE262DC4">Delete</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-2315CA65-83F9-4E02-B209-4E27903A584E" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-2315CA65-83F9-4E02-B209-4E27903A584E">Poll</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-F1E98341-DDA0-4B03-911D-B20724A37759" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-F1E98341-DDA0-4B03-911D-B20724A37759">Create Group</li>
                            </ul>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__3"><img class="- topic/image image" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__IMAGE_CJG_51N_KNB" src="GUID-5D688D4A-9618-417C-A3BD-CDA75152D0A8-low.jpg" height="136" width="420" alt="???"/></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__1">For individual signals in a probe group</td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__2">
                            <ul class="- topic/ul ul" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_Z53_Z1N_KNB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_Z53_Z1N_KNB">
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-A7C47FD6-9E23-48B9-8D29-E8694B2F8412" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-A7C47FD6-9E23-48B9-8D29-E8694B2F8412">Read</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-463E59E8-85E8-4DED-8E79-0DB6689E6079" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-463E59E8-85E8-4DED-8E79-0DB6689E6079">Delete</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-3C0AC16C-D0F0-43EE-B393-357ECE9D05B5" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-3C0AC16C-D0F0-43EE-B393-357ECE9D05B5">Poll</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-D99B4786-EFB9-4812-B97F-466CA820F0CD" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-D99B4786-EFB9-4812-B97F-466CA820F0CD">Create Group</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-CBFB9392-6BA2-4A9F-9D4C-DF94CDAA41DC" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-CBFB9392-6BA2-4A9F-9D4C-DF94CDAA41DC">Add to Group</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-2CE7A1AE-093E-491A-B499-D10EFCB301FE" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-2CE7A1AE-093E-491A-B499-D10EFCB301FE">Move to Group</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-D390CDC5-AE5B-4D13-AAB5-3AE9A885F07B" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-D390CDC5-AE5B-4D13-AAB5-3AE9A885F07B">Remove from Group</li>
                            </ul>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__3"><img class="- topic/image image" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__IMAGE_XZL_Y1N_KNB" src="GUID-60FAA530-9F17-470F-BAC5-50ACA496B0EC-low.jpg" height="207" width="542" alt="???"/></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__1">For individual signals in a bus</td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__2">
                            <ul class="- topic/ul ul" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_SV2_CBN_KNB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_SV2_CBN_KNB">
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-8D713968-3A6F-4231-9715-951A9B121DEB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-8D713968-3A6F-4231-9715-951A9B121DEB">Read</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-26D06189-1A04-45AC-9E74-900AAECDA9AD" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-26D06189-1A04-45AC-9E74-900AAECDA9AD">Delete</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-A90D5E09-F58A-4C55-9A51-003004F5D946" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-A90D5E09-F58A-4C55-9A51-003004F5D946">Poll</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-CDED2473-E071-4496-BC23-6B31DCB5268D" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-CDED2473-E071-4496-BC23-6B31DCB5268D">Create Group</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-343B7D75-17A5-4F31-A2A3-BE2961B7D513" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-343B7D75-17A5-4F31-A2A3-BE2961B7D513">Add to Group</li>
                            </ul>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__3"><img class="- topic/image image" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__IMAGE_M4M_BBN_KNB" src="GUID-07622136-4E92-4344-9CAB-47765D9D76E9-low.jpg" height="192" width="368" alt="???"/></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__1">For a bus</td>
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__2">
                            <ul class="- topic/ul ul" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_ILH_GBN_KNB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_ILH_GBN_KNB">
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-BCFCF225-28C6-4B72-A29B-B24D5E61CB16" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-BCFCF225-28C6-4B72-A29B-B24D5E61CB16">Delete</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-43595CEC-647D-463E-8D35-33720CAA2463" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-43595CEC-647D-463E-8D35-33720CAA2463">Reverse Bit Order</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-528E30B0-1E6D-4EC5-9C63-287D3617F2BB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-528E30B0-1E6D-4EC5-9C63-287D3617F2BB">Change Radix to Binary</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-32D4CB17-D7E9-48DA-B88F-2A51060068B6" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-32D4CB17-D7E9-48DA-B88F-2A51060068B6">Poll</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-AE2AB5C2-0A81-4D01-B1C1-4D0911458E85" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-AE2AB5C2-0A81-4D01-B1C1-4D0911458E85">Create Group</li>
                            </ul>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__3"><img class="- topic/image image" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__IMAGE_ZLX_FBN_KNB" src="GUID-BB0CD33B-2D47-44C3-844B-C077D2E359A7-low.jpg" height="184" width="386" alt="???"/></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__1">For a probe group</td>
                        <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__2">
                            <ul class="- topic/ul ul" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_MBV_JBN_KNB" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__UL_MBV_JBN_KNB">
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-70182E65-D358-4F0D-A223-06BE15972DD5" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-70182E65-D358-4F0D-A223-06BE15972DD5">Delete</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-BE7F50BF-7F2C-4AC7-AADF-23337AD10229" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-BE7F50BF-7F2C-4AC7-AADF-23337AD10229">Reverse Bit Order</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-B766887C-8E30-43E8-B070-4A4AAF2CB333" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-B766887C-8E30-43E8-B070-4A4AAF2CB333">Change Radix to Binary</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-38D764FC-5126-4B05-8B04-3A4856E970B6" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-38D764FC-5126-4B05-8B04-3A4856E970B6">Poll</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-9210CB39-EB99-4137-B6B7-50566FFB780A" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-9210CB39-EB99-4137-B6B7-50566FFB780A">Create Group</li>
                                <li class="- topic/li li" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-E7042A06-B061-4178-A0DE-C594BF5D2874" data-ofbid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__GUID-E7042A06-B061-4178-A0DE-C594BF5D2874">Ungroup</li>
                            </ul>
                        </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__TABLE_TGG_L1N_KNB__entry__3"><img class="- topic/image image" id="GUID-53752425-D4B1-4AE6-81D6-791E452A1259__IMAGE_B42_JBN_KNB" src="GUID-31C4E82B-330B-4656-9F93-E9C9E22F1D31-low.jpg" height="205" width="269" alt="???"/></td>
                    </tr>
                </tbody></table></div>
    </div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-130B2DA5-3230-46C0-93A1-1BC48E4C21FB" xml:lang="en-US" lang="en-US" id="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6"><h4 class="- topic/title title topictitle4" id="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-130B2DA5-3230-46C0-93A1-1BC48E4C21FB" style="display:inline-block">13.3.3.1.6.2 Differences Between a Bus and a Probe Group</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Differences%20Between%20a%20Bus%20and%20a%20Probe%20Group">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">A bus is created automatically by grouping selected probe nets with the same name into a bus.
                <div class="- topic/note note notype note_notype" id="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-4AD9DF20-84D8-44BF-9876-578091A6A264" data-ofbid="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-4AD9DF20-84D8-44BF-9876-578091A6A264"><span class="note__title">Note:</span> A bus cannot be ungrouped.</div></div><div class="- topic/p p">A Probe Group is a custom group created by adding a group of signals in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active
                Probes</span> tab into the group. The members of a Probe Group are not
            associated by their names. <div class="- topic/note note notype note_notype" id="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-8C40A2B4-CA77-4395-9D25-84E6F385B0CD" data-ofbid="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-8C40A2B4-CA77-4395-9D25-84E6F385B0CD"><span class="note__title">Note:</span> A Probe
                group can be ungrouped.</div></div><p class="- topic/p p">In addition, certain operations are also restricted to the member of a bus, whereas they are allowed in a probe group.</p><p class="- topic/p p">The following operations are not allowed in a bus.</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-E3ACE5E4-9BC5-4E50-B042-8793A1CB91DC" data-ofbid="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-E3ACE5E4-9BC5-4E50-B042-8793A1CB91DC"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Move to Group</span>: Moving a
                signal to a probe group </li>
            <li class="- topic/li li" id="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-EBCF7294-5E3E-46CA-900A-8B105C83C769" data-ofbid="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6__GUID-EBCF7294-5E3E-46CA-900A-8B105C83C769"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Remove from
                    Group</span>: Removing a signal from a probe group</li></ul></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-24F82FE1-4204-40A8-AD6B-9B8D1F0267B0" xml:lang="en-US" lang="en-US" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3">
    <h3 class="- topic/title title topictitle3" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-24F82FE1-4204-40A8-AD6B-9B8D1F0267B0" style="display:inline-block">13.3.3.1.7 Memory Blocks</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Memory%20Blocks">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">Memory debug accesses the RAMs present in the fabric. Large SRAM or micro SRAM can be
            accessed through JTAG. SmartDebug takes the access from the user interface via fabric
            control bus (FCB) to read and write into the locations. Once the read operation is
            performed, the interface is relinquished and given back to the user interface. During
            this operation, any data read may be outdated or unreliable and you may not be able to
            access the memory until the SmartDebug has finished its operation. </p>
        <p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Memory Blocks</span> tab in the Debug FPGA Array dialog box shows the
            hierarchical view of all memory blocks in the design. The depth and width of blocks
            shown in the logical view are determined by the user in SmartDesign, RTL, or IP cores
            using memory blocks.</p>
        <div class="- topic/note note notype note_notype" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-9194C6E6-1899-4A76-91CB-B978648E9C0A" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-9194C6E6-1899-4A76-91CB-B978648E9C0A"><span class="note__title">Note:</span> 
            <ul class="- topic/ul ul" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__UL_QPK_B2N_KNB" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__UL_QPK_B2N_KNB">
                <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-B4B26FA4-5400-409F-9C7A-8D9B52040912" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-B4B26FA4-5400-409F-9C7A-8D9B52040912">RAM is not accessible to the user
                    when SmartDebug is accessing RAM blocks.</li>
                <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-B45B87A4-248B-4CD4-A328-DBE7E1139544" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-B45B87A4-248B-4CD4-A328-DBE7E1139544">RAM is not accessible to the user
                    during a read or write operation.<ul class="- topic/ul ul" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__UL_RPK_B2N_KNB" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__UL_RPK_B2N_KNB">
                        <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-68DF5FBF-9643-44BC-8128-EDC543E098C6" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-68DF5FBF-9643-44BC-8128-EDC543E098C6">During a single location
                            write, the RAM block is not accessible. If multiple locations are
                            written, the RAM block is accessed and released for each write.</li>
                        <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-3830F5B5-7B68-410F-9549-340C549938B7" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-3830F5B5-7B68-410F-9549-340C549938B7">When each write is
                            completed, access returns to the user, so the access time is a single
                            write operation time.</li>
                    </ul></li>
            </ul>
        </div>
        <p class="- topic/p p">The following figure shows the hierarchical view of the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Memory
                Blocks</span> tab. You can view logical blocks and physical blocks. Logical
            blocks are shown with an <span class="+ topic/ph ui-d/uicontrol ph uicontrol">L </span>( <img class="- topic/image image" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__IMAGE_SPK_B2N_KNB" height="22" src="GUID-837D54FE-BA5B-4D5A-BE99-443CAD659946-low.jpg" width="28" alt="???"/>), and physical blocks are shown with a <span class="+ topic/ph ui-d/uicontrol ph uicontrol">P </span>( <img class="- topic/image image" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__IMAGE_TPK_B2N_KNB" height="18" src="GUID-E5B8CCD6-DC0A-4395-AB22-A42955834C63-low.jpg" width="28" alt="???"/>).</p>
        <div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__FIG_KKW_22N_KNB" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__FIG_KKW_22N_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-70. <span id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-2D318B6A-70B9-4469-91DB-5F44D219F441" class="fig--title">Memory Blocks Tab -
                    Hierarchical View</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__IMAGE_UPK_B2N_KNB" height="291" src="GUID-D4987D62-BA00-4A5A-8F67-2980BFB83CA3-low.jpg" width="541" alt="???"/>
            </figure>
        </div>
        <p class="- topic/p p">You can select only one block at a time. You can select and add blocks in the following
            ways:</p>
        <ul class="- topic/ul ul" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__UL_VPK_B2N_KNB" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__UL_VPK_B2N_KNB">
            <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-9A91C4C7-7135-4CE4-8C6D-D4F1D6C71D7F" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-9A91C4C7-7135-4CE4-8C6D-D4F1D6C71D7F">Right click the name of a memory
                block and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add </span>, as shown in the following figure.<figure class="- topic/fig fig fignone" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__FIG_S1K_H2N_KNB" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__FIG_S1K_H2N_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-71. <span id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-A9A71676-D3C5-4D3D-BA53-E4D5686F169A" class="fig--title">Adding a Memory
                        Block</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__IMAGE_WPK_B2N_KNB" height="287" src="GUID-A3434C12-F30B-4159-AF92-31B5EA461664-low.jpg" width="541" alt="???"/>
                </figure></li>
            <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-8CC9031C-7E06-4FEC-999B-188782C47CF9" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-8CC9031C-7E06-4FEC-999B-188782C47CF9">Click a name in the list and then
                click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Select</span>.</li>
            <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-77898CA9-604A-4959-9F11-D67C277308B9" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-77898CA9-604A-4959-9F11-D67C277308B9">Click a name, drag it to the right,
                and drop it into the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Memory Blocks</span> tab.</li>
            <li class="- topic/li li" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-9CA792CE-867E-406B-A9E2-CDB8F25495FD" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-9CA792CE-867E-406B-A9E2-CDB8F25495FD">Enter a memory block name in the
                Filter box and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Search </span>or press
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Enter</span>. Wildcard search is supported.</li>
        </ul>
        <div class="- topic/note note notype note_notype" id="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-4D131A80-3FED-46CB-8E9E-3E6E27BD43D7" data-ofbid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3__GUID-4D131A80-3FED-46CB-8E9E-3E6E27BD43D7"><span class="note__title">Note:</span> Only memory blocks with an <span class="+ topic/ph ui-d/uicontrol ph uicontrol">L
            </span>or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">P </span>icon can be selected in the hierarchical
            view.</div>
    </div>
<article class="- topic/topic topic nested3" aria-labelledby="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-AB0BEFF8-FA48-4FF3-953C-C4AFBE736066" xml:lang="en-US" lang="en-US" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8"><h4 class="- topic/title title topictitle4" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-AB0BEFF8-FA48-4FF3-953C-C4AFBE736066" style="display:inline-block">13.3.3.1.7.1 Memory Block Fields</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Memory%20Block%20Fields">(Ask a Question)</a><div class="- topic/body body">
    <p class="- topic/p p">The following memory block fields appear in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Memory Blocks</span> tab.</p>
        <section class="- topic/section section" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_BBB_MFN_KNB" data-ofbid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_BBB_MFN_KNB"><h5 class="- topic/title title sectiontitle">User Design Memory Block</h5>
            
            <p class="- topic/p p">The selected block name appears on the right side. If the block selected is logical,
                the name from the top of the block is shown.</p>
        </section>
        <section class="- topic/section section" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_HBY_TFN_KNB" data-ofbid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_HBY_TFN_KNB"><h5 class="- topic/title title sectiontitle">Data Width</h5>
            
            <p class="- topic/p p">If a block is logical, the depth and width is retrieved from each physical block,
                consolidated, and displayed. </p>
            <p class="- topic/p p">Values vary with the device family. For PolarFire devices, if the block is physical,
                the value of "Depth X Width" is 64 X 12 for uSRAM blocks, 16384x1, 8192 X 2, 4096 X
                5, 2048 X 10, 1024 X 20 for LSRAM blocks, and 512 X 40(512x33 if Error Correcting
                Code is enabled where 512x7 is dedicated for ECC) for Two-Port RAM(TPSRAM) physical
                block. Corresponding values for other Microchip devices can be found in their
                respective datasheets.</p>
        </section>
    <section class="- topic/section section" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_KRX_VFN_KNB" data-ofbid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_KRX_VFN_KNB"><h5 class="- topic/title title sectiontitle">Port Used</h5>
        
        <p class="- topic/p p">This field is displayed only in the logical block view. Because configurators can
            have asymmetric ports, memory location can have different widths. The port shown can
            either be Port A or Port B. For the TPSRAM, where both ports are used for reading,
            Port A is used. This field is hidden for physical blocks, as the values shown will
            be irrespective of read ports.</p>
    </section>
        <section class="- topic/section section" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-57C64DC7-A289-46CE-B112-D359A461217C" data-ofbid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-57C64DC7-A289-46CE-B112-D359A461217C"><h5 class="- topic/title title sectiontitle">Memory Block Views</h5>
            
            <p class="- topic/p p">The following figure shows the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Memory Blocks</span> tab fields for a
                logical block view. </p>
            <figure class="- topic/fig fig fignone" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__FIG_IH3_YFN_KNB" data-ofbid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__FIG_IH3_YFN_KNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-72. <span id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-BD289F39-2521-441F-9D1C-CA1803C73E36" class="fig--title">Memory Blocks Tab Fields for
                    Logical Block View</span></span></figcaption>
                
                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__IMAGE_GLW_KNB_SNB" src="GUID-226BACFF-C94C-4AC7-B044-A6FF057A7D1C-low.png"/></div>
            </figure>
            <p class="- topic/p p">The following figure shows the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Memory Blocks</span> tab fields for a
                physical block view.</p>
            <figure class="- topic/fig fig fignone" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__FIG_OQY_BGN_KNB" data-ofbid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__FIG_OQY_BGN_KNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-73. <span id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-80330D23-FCC2-4CCF-A541-940A6383FD46" class="fig--title">Memory Blocks Tab Fields for
                    Physical Block View</span></span></figcaption>
                
                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__IMAGE_YPY_LNB_SNB" src="GUID-CBD93C23-FE53-4C62-A529-4F977D2ACAD9-low.png"/></div>
            </figure>
        </section></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-D3E2494D-95DD-4DAE-B323-1FEC916455A9" xml:lang="en-US" lang="en-US" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366"><h4 class="- topic/title title topictitle4" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-D3E2494D-95DD-4DAE-B323-1FEC916455A9" style="display:inline-block">13.3.3.1.7.2 Read Block</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Read%20Block">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Memory blocks can be read once they are selected. If the block name appears on the right side,
            the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read Block</span> button is enabled. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read
                Block</span> to read the memory block.</p>
        <section class="- topic/section section" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_QCY_HGN_KNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_QCY_HGN_KNB"><h5 class="- topic/title title sectiontitle">Logical Block Read</h5>
            
            <p class="- topic/p p">A logical block shows three fields. User Design Memory Block and Depth X Width are
                read-only fields, and the Port Used field has options. If the design uses both
                ports, Port A and Port B are shown under options. If only one port is used, only
                that port is shown.</p>
            <figure class="- topic/fig fig fignone" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_URQ_JGN_KNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_URQ_JGN_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-74. <span id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-9CDDE825-3A7F-4C74-A3AB-2D84B8123DC5" class="fig--title">Logical Block Read</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__IMAGE_SQV_3GN_KNB" src="GUID-6F6E4D60-1933-42E8-9DA2-C31DEF1D1CB2-low.jpg" height="251" width="543" alt="???"/>
            </figure>
            <div class="- topic/p p">The data shown is in hexadecimal format. In the preceding figure, data width is 32.
                Because each hexadecimal character has 4 bits of information, you can see 8
                characters corresponding to 32 bits. Each row has 16 locations (shown in the column
                headers) which are numbered in hexadecimal from 0 to F.<div class="- topic/note note notype note_notype" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-3471F9C8-DAD0-469D-9A14-983E19111929" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-3471F9C8-DAD0-469D-9A14-983E19111929"><span class="note__title">Note:</span> For all logical blocks that
                    cannot be inferred from physical blocks, the corresponding icon does not contain
                    a letter. The following are the scenarios where logical block cannot be
                        constructed:<ul class="- topic/ul ul" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__UL_KGN_22Q_JRB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__UL_KGN_22Q_JRB">
                        <li class="- topic/li li" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-A540475A-D180-4E4A-BF7C-250B3C755F65" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-A540475A-D180-4E4A-BF7C-250B3C755F65">If the inference flow
                            (RTL – synthesis) is used in the design then the inference guidelines
                            provided by Synopsys have to be followed.</li>
                        <li class="- topic/li li" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-B3644EB3-F677-4E50-8B68-638DB5068DA9" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-B3644EB3-F677-4E50-8B68-638DB5068DA9">Few of the IPs do not
                            follow the inference guidelines and therefore no logical reconstruction
                            is supported.</li>
                        <li class="- topic/li li" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-D6ACEFF7-C22A-46DA-BFC1-23370144B904" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-D6ACEFF7-C22A-46DA-BFC1-23370144B904">If in your design, the
                            output pins of RAM (A_DOUT and B_DOUT) have been partially promoted to
                            top, physical blocks corresponding to remaining pins may be optimized,
                            hence the reconstruction may not be done.</li>
                    </ul></div></div>
        </section>
        <section class="- topic/section section" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_NQW_5ZB_SNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_NQW_5ZB_SNB"><h5 class="- topic/title title sectiontitle">Logical Block Read for ECC-Enabled
                Blocks (PolarFire, PolarFire SoC, and RTG4)</h5>
            
            <p class="- topic/p p">Two-Port RAMs on PolarFire, PolarFire SoC, and RTG4 devices support Error Correcting
                Code (ECC) that provides Single Error Correction and Double Error Detection
                (SECDED). The logical block view for ECC-enabled blocks highlights the data in case
                any corruption is detected. All erroneous data is highlighted in red. Hover your
                cursor over the error to display a tooltip that shows the ECC error with the offset
                details. After the logical block is read, all the physical block data is recorded
                for navigating to the respective physical block, so you can view the respective
                physical block without having to read from the device again.</p>
            <figure class="- topic/fig fig fignone" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_RY2_F1C_SNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_RY2_F1C_SNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-75. <span id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-50731D02-0100-4303-9A3C-A2847377D6DC" class="fig--title">Logical Block Read - ECC Enabled</span></span></figcaption>
                
                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__IMAGE_DXT_G1C_SNB" src="GUID-392F4DF5-7534-4504-943A-0BB83DFFCC6F-low.png"/></div>
            </figure>
        </section>
        <section class="- topic/section section" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_MVB_NGN_KNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_MVB_NGN_KNB"><h5 class="- topic/title title sectiontitle">Physical Block Read</h5>
            
            <p class="- topic/p p">When a physical block is selected, only the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">User Design Memory
                    Block</span> and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Depth X Width</span> fields are shown.</p>
            <figure class="- topic/fig fig fignone" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_TJ3_RGN_KNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_TJ3_RGN_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-76. <span id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-F730AF2E-3992-4356-A1B8-4550E91A34CA" class="fig--title">Physical Block Read</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__IMAGE_GNJ_QGN_KNB" src="GUID-034C6CC7-E4AC-4E37-A7CC-A74F4B67BD6F-low.jpg" height="284" width="540" alt="???"/>
            </figure>
        </section>
        <section class="- topic/section section" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_ZY3_M1C_SNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_ZY3_M1C_SNB"><h5 class="- topic/title title sectiontitle">Physical Block Read for
                ECC-Enabled Blocks</h5>
            
            <p class="- topic/p p">Instead of data being shown in a matrix form, ECC-enabled blocks are shown with data
                internally spread across Port A and Port B. As a result, they are concatenated to
                show the 33-bit data offset value in a single column. Similarly, ECC bits are
                concatenated from the two ports and shown in the adjacent column.</p>
            <figure class="- topic/fig fig fignone" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_NV4_TBC_SNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_NV4_TBC_SNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-77 13-83. <span id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-7BDB8AC3-9C51-4CA3-842A-54C1EA34C82B" class="fig--title">Physical Block Read - ECC Enabled</span></span></figcaption>
                
                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__IMAGE_Y4N_5BC_SNB" src="GUID-69D7118B-4D1C-47B5-9C0D-E86857380CED-low.png"/></div>
            </figure>
            <p class="- topic/p p">The following table describes the columns displayed in the physical block view.</p>
            <div class="table-container"><table class="- topic/table table frame-all" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-33. </span></span><span class="table--title" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-A51A3756-12B2-4DB3-838F-E84EE818E0DA">Physical Block View for
                    ECC-Enabled Blocks</span></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__1">Column</th>
                            <th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__1">Data</td>
                            <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__2">PolarFire and PolarFire SoC devices: 33-bit physical block data
                                offset value.<p class="- topic/p p">RTG4 devices: 18-bit physical block data offset
                                    value.</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__1">ECC Bits</td>
                            <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__2">PolarFire and PolarFire SoC devices: 7-bit ECC value.<p class="- topic/p p">RTG4
                                    devices: 6-bit ECC value.</p></td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__1">Error Detected</td>
                            <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__2">Displays identified error type. The error type value displayed
                                can be either <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Single-Bit</span> or
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Multi-Bit</span>.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__1">Corrected Data</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__TABLE_GBB_1CC_SNB__entry__2">If the error is a single-bit error, then the tool suggests the
                                corrected data. The suggested data can be copied to the data cell in
                                order to write into the device. <p class="- topic/p p">Right click on the corrected data
                                    to view an option to copy the data automatically to the
                                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Data</span> cell.</p></td>
                        </tr>
                    </tbody></table></div>
        </section>
        <section class="- topic/section section" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_FPP_LDC_SNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_FPP_LDC_SNB">
            <p class="- topic/p p">After the block is read, a log is generated and all the erroneous locations are
                listed. This log is also seen during a physical block read or when navigated from
                logical block view to physical. The same is true when navigating from physical to
                logical block view.</p>
            <figure class="- topic/fig fig fignone" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_O2M_YDC_SNB" data-ofbid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__FIG_O2M_YDC_SNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-78. <span id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__GUID-F46D63E0-90DE-4A8C-A471-F0A882A7383B" class="fig--title">Log Info</span></span></figcaption>
                
                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__IMAGE_SGX_12C_SNB" src="GUID-889B94A7-E23A-4601-8FD6-F295F7ADC0E2-low.png"/></div>
            </figure>
        </section></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-992E276A-0DD2-4E86-BF8B-833DD62348FA" xml:lang="en-US" lang="en-US" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670"><h4 class="- topic/title title topictitle4" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-992E276A-0DD2-4E86-BF8B-833DD62348FA" style="display:inline-block">13.3.3.1.7.3 Write Block</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Write%20Block">(Ask a Question)</a><div class="- topic/body body">
        <section class="- topic/section section" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_MPT_ZGN_KNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_MPT_ZGN_KNB"><h5 class="- topic/title title sectiontitle">Logical Block Write</h5>
            
            <p class="- topic/p p">A memory block write can be done on each location individually. A logical block shows
                each location of width. The written format is hexadecimal numbers from 0 to F. Width
                is shown in bits, and values are shown in hexadecimal format. If an entered value
                exceeds the maximum value, SmartDebug displays a message showing the range of
                allowed values.</p>
            <figure class="- topic/fig fig fignone" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_AJ4_YGN_KNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_AJ4_YGN_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-79. <span id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-CB32E73E-C9DD-472B-AFAD-586973AB765B" class="fig--title">Logical Block Write</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__IMAGE_URX_YGN_KNB" src="GUID-97F521FD-ADF4-4848-85D0-37FA4384EB6B-low.jpg" height="263" width="537" alt="???"/>
            </figure>
        </section>
        <section class="- topic/section section" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_BVV_42C_SNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_BVV_42C_SNB"><h5 class="- topic/title title sectiontitle">Logical Block Write for
                ECC-Enabled Blocks</h5>
            
            <p class="- topic/p p">You can inject error into the logical block by writing onto the location. To verify
                whether data is corrupted, read on the logical block to highlight the corresponding
                location. </p>
            <figure class="- topic/fig fig fignone" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_BPF_R2C_SNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_BPF_R2C_SNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-80. <span id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-6DEFC94C-1237-4C79-972F-5C53FFFEC79E" class="fig--title">Inject Error - Logical Block
                    Write for ECC-Enabled Blocks</span></span></figcaption>
                
                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__IMAGE_QZP_1FC_SNB" src="GUID-BAD69853-19A8-4D13-81B5-F6FB12B38113-low.png"/></div>
            </figure>
        </section>
        <section class="- topic/section section" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FFP_CHN_KNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FFP_CHN_KNB"><h5 class="- topic/title title sectiontitle">Physical Block Write</h5>
            
            <p class="- topic/p p">Physical blocks have a fixed width of 129 bits for uSRAM and the maximum value that
                can be written in hexadecimal format is FFF. Similarly, for LSRAM blocks, a range of
                values are possible (1, 2, 5, 10, and 20) and the maximum values can be 1, 3, 1F,
                3FF, and FFFFF, respectively. If an entered value exceeds the limit, a message shows
                the range of permitted values that can be entered.</p>
            <figure class="- topic/fig fig fignone" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_QHX_DHN_KNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_QHX_DHN_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-81. <span id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-77DEE9DC-31C0-4D1F-9E79-038ABFE938AE" class="fig--title">Physical Block Write</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__IMAGE_SMX_CHN_KNB" src="GUID-0761986A-492D-46C9-8882-263EFFBB841D-low.jpg" height="262" width="537" alt="???"/>
            </figure>
        </section>
        <section class="- topic/section section" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FZP_BFC_SNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FZP_BFC_SNB"><h5 class="- topic/title title sectiontitle">Physical Block Write for
                ECC-Enabled Blocks</h5>
            
            <div class="- topic/p p">You can inject error into the physical block by writing onto the location. To verify
                whether data is corrupted, read on the physical block to display any erroneous data,
                location, and suggest corrected data if it is a single bit. <div class="- topic/note note notype note_notype" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-7AD6FD73-5E91-4E0C-BBFB-F5785938CF16" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-7AD6FD73-5E91-4E0C-BBFB-F5785938CF16"><span class="note__title">Note:</span> If corrupted data is written onto
                    a physical block location, the logical block is outdated. Navigating to the
                    logical view updates the locations of corrupted data after you click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read Block</span>. </div></div>
            <figure class="- topic/fig fig fignone" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_GZP_BFC_SNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__FIG_GZP_BFC_SNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-82. <span id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-2A927ACB-5322-4966-8B2D-863D0D4BC1C3" class="fig--title">Inject Error - Physical Block
                    Write for ECC-Enabled Blocks</span></span></figcaption>
                
                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__IMAGE_NNC_SFC_SNB" src="GUID-C575FCCB-F779-4750-89CE-1123FE30F624-low.png"/></div>
            </figure>
        </section>
        <section class="- topic/section section" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_INT_WFC_SNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_INT_WFC_SNB"><h5 class="- topic/title title sectiontitle">Limitation of Injecting Errors</h5>
            
            <div class="- topic/note note notype note_notype" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-9B6C18D5-92FA-4A92-8BE7-351041A5DFF3" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-9B6C18D5-92FA-4A92-8BE7-351041A5DFF3"><span class="note__title">Note:</span> Error injection is discretionary.
                Generally, the ECC algorithm has limitations when it comes to Multi-bit detection.
                Data corrupted beyond 3 or 4 bits might result in one of the following scenarios:<ul class="- topic/ul ul" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__UL_OKP_ZFC_SNB" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__UL_OKP_ZFC_SNB">
                    <li class="- topic/li li" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-210E1783-56C8-415B-8E89-8629CCBDA113" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-210E1783-56C8-415B-8E89-8629CCBDA113">An incorrect Single-bit
                        corrected data is suggested.</li>
                    <li class="- topic/li li" id="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-FE8787D1-B512-45F6-B272-F3A7FD8FC8C7" data-ofbid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__GUID-FE8787D1-B512-45F6-B272-F3A7FD8FC8C7">Error might not be detected
                        because the ECC calculated for the corrupted data might be the same that ECC
                        calculated originally.</li>
                </ul></div>
        </section></div></article><article class="- topic/topic concept/concept topic concept nested3" aria-labelledby="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6__GUID-7CE38DD2-05EB-4126-8ADD-1077EFB664D0" xml:lang="en-US" lang="en-US" id="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6">
<h4 class="- topic/title title topictitle4" id="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6__GUID-7CE38DD2-05EB-4126-8ADD-1077EFB664D0" style="display:inline-block">13.3.3.1.7.4 Scan Memory</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Scan%20Memory">(Ask a Question)</a>
<div class="- topic/body concept/conbody body conbody">
        <p class="- topic/p p">Memory Hierarchy in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug FPGA Array</span> window is enhanced to
            display whether the ECC-enabled memory blocks are corrupted or not by providing a scan
            option. </p>
        <p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Scan</span> to scan the ECC-enabled memory blocks for errors. If
            there are no errors in a memory block, a green tick appears on to the left of memory
            block name. Otherwise, a red circle indicates that the data is corrupted.</p>
        <figure class="- topic/fig fig fignone" id="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6__FIG_NV4_TBC_SNB" data-ofbid="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6__FIG_NV4_TBC_SNB"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-77 13-83. <span id="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6__GUID-7BDB8AC3-9C51-4CA3-842A-54C1EA34C82B" class="fig--title">Scan Memory Blocks for ECC
                Errors</span></span></figcaption>
            
            <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6__IMAGE_Y4N_5BC_SNB" src="GUID-69D7118B-4D1C-47B5-9C0D-E86857380CED-low.png"/></div>
        </figure>
    </div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-70704C93-E93C-4ACE-8F0A-AEF4AA601A71" xml:lang="en-US" lang="en-US" id="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7"><h4 class="- topic/title title topictitle4" id="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-70704C93-E93C-4ACE-8F0A-AEF4AA601A71" style="display:inline-block">13.3.3.1.7.5 Unsupported Memory Blocks</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Unsupported%20Memory%20Blocks">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">If RTL is used to configure memory blocks, it is recommended that you follow the Microchip RAM block inference guidelines in the application note for your Microchip device (see Related Application Notes below). </p><p class="- topic/p p">SmartDebug may or may not be able to support logical view for memory blocks that are inferred using RTL coding.</p><div class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Related Application Notes</strong><ul class="- topic/ul ul" id="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__UL_ZVH_S31_SRB" data-ofbid="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__UL_ZVH_S31_SRB"><li class="- topic/li li" id="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-1CF52F3E-32E0-4734-984E-DBD0BB6DBD42" data-ofbid="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-1CF52F3E-32E0-4734-984E-DBD0BB6DBD42">PolarFire: <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemdocuments/documents/fpga/ProductDocuments/ReleaseNotes/polarfire_math_block_inferring.pdf" target="_blank" rel="external noopener">Inferring Microchip
                                                  PolarFire RAM Blocks Application Note</a></li><li class="- topic/li li" id="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-C85CE4C9-C2A6-4EA1-8989-ED205F0714A0" data-ofbid="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-C85CE4C9-C2A6-4EA1-8989-ED205F0714A0">RTG4: <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ApplicationNotes/ApplicationNotes/rtg4_ram_inferring.pdf" target="_blank" rel="external noopener">Inferring Microchip
                                                  RTG4 RAM Blocks Application Note</a></li><li class="- topic/li li" id="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-7BC7E59D-633B-4E19-98DB-3D6726F40D55" data-ofbid="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7__GUID-7BC7E59D-633B-4E19-98DB-3D6726F40D55">SmartFusion 2: <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ApplicationNotes/ApplicationNotes/smartfusion2_ram_inferencing.pdf" target="_blank" rel="external noopener">Inferring Microchip SmartFusion 2 RAM Blocks
                        Application Note</a></li></ul></div></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-3DACACC1-83A6-4679-956A-704640FDA1F1__GUID-F6305321-ACC6-4F44-AEB6-7C64AD488FDA" xml:lang="en-US" lang="en-US" id="GUID-3DACACC1-83A6-4679-956A-704640FDA1F1"><h4 class="- topic/title title topictitle4" id="GUID-3DACACC1-83A6-4679-956A-704640FDA1F1__GUID-F6305321-ACC6-4F44-AEB6-7C64AD488FDA" style="display:inline-block">13.3.3.1.7.6 Memory Blocks in Demo Mode</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Memory%20Blocks%20in%20Demo%20Mode">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">A temporary memory data file is created in the designer folder for each type of RAM selected. All memory data of all instances of USRAM, LSRAM, and other RAM types is written to their respective data files. The default value of all memory locations is shown as 0s, and is updated based on your changes.</p><p class="- topic/p p">Both physical block view and logical block view are supported.</p></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__GUID-789B4368-51F0-43C8-A234-D24968537B52" xml:lang="en-US" lang="en-US" id="GUID-5F908F3D-2325-4398-A39C-C2823CC48653">
    <h3 class="- topic/title title topictitle3" id="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__GUID-789B4368-51F0-43C8-A234-D24968537B52" style="display:inline-block">13.3.3.1.8 Probe Insertion (Post-Layout)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Probe%20Insertion%20%28Post-Layout%29">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <div class="- topic/p p">Probe insertion is a post-layout debug process that enables internal nets in the FPGA
            design to be routed to unused I/Os. Nets are selected and assigned to probes using the
            Probe Insertion window in SmartDebug. The rerouted design can then be programmed into
            the FPGA, where an external logic analyzer or oscilloscope can be used to view the
            activity of the probed signal.<div class="- topic/note note notype note_notype" id="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__GUID-286F8983-B35C-4224-8A11-BEB89EB451FE" data-ofbid="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__GUID-286F8983-B35C-4224-8A11-BEB89EB451FE"><span class="note__title">Note:</span> This
                feature is not available in Standalone mode because of the need to run incremental
                routing.</div></div>
        <figure class="- topic/fig fig fignone" id="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__FIG_QNQ_SHN_KNB" data-ofbid="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__FIG_QNQ_SHN_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-84. <span id="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__GUID-BA91D3EF-F128-4B68-BC19-B1A384FD78A0" class="fig--title">Probe Insertion in the Design
                Process</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-5F908F3D-2325-4398-A39C-C2823CC48653__IMAGE_VVC_RHN_KNB" src="GUID-BDFEED71-46A8-4881-BB8C-5E21401F5C1E-low.jpg" height="337" width="496" alt="???"/>
        </figure>
        <p class="- topic/p p">The Probe Insertion debug feature is complementary to Live Probes and Active Probes. Live
            Probes and Active Probes use a special dedicated probe circuitry.</p>
    </div>
<article class="- topic/topic task/task topic task nested3" aria-labelledby="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-5AA486B1-14B3-4600-963A-979161A1036F" xml:lang="en-US" lang="en-US" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2"><h4 class="- topic/title title topictitle4" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-5AA486B1-14B3-4600-963A-979161A1036F" style="display:inline-block">13.3.3.1.8.1 Inserting Probe and Programming the Device</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Inserting%20Probe%20and%20Programming%20the%20Device">(Ask a Question)</a><div class="- topic/body task/taskbody body taskbody"><section class="- topic/section task/context section context" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-DCB25028-B209-4E12-9BE2-3FE3887036E6" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-DCB25028-B209-4E12-9BE2-3FE3887036E6">To insert probe(s) and program the device:</section><ol class="- topic/ol task/steps ol steps" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-CA47EA4E-1268-4765-9694-007035776B5F" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-CA47EA4E-1268-4765-9694-007035776B5F"><li class="- topic/li task/step li step" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-D1616F0B-B286-42F2-B1D4-5A5B190C48F8" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-D1616F0B-B286-42F2-B1D4-5A5B190C48F8"><span class="- topic/ph task/cmd ph cmd" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-575F56A4-DDEA-41D8-BC73-EAAB549E1748">Double click <strong class="+ topic/ph hi-d/b ph b">SmartDebug Design </strong>in the Design Flow window to open the SmartDebug window.</span><div class="- topic/itemgroup task/info itemgroup info"><div class="- topic/note note notype note_notype" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-6C4F4B9F-7A0B-4D79-9285-ADE48FA81AA9" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-6C4F4B9F-7A0B-4D79-9285-ADE48FA81AA9"><span class="note__title">Note:</span> FlashPro Programmer must be connected for SmartDebug.</div></div></li><li class="- topic/li task/step li step" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-8B9843F7-ABE4-4026-A11A-FAD7BEE745B0" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-8B9843F7-ABE4-4026-A11A-FAD7BEE745B0"><span class="- topic/ph task/cmd ph cmd">Select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug FPGA Array </span>, and then select the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Probe Insertion</span> tab.</span><div class="- topic/itemgroup task/info itemgroup info"><figure class="- topic/fig fig fignone" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__FIG_WNS_VPR_KNB" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__FIG_WNS_VPR_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-85. <span id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-1F7ABF02-EF82-4BCB-82DE-0933C209DC6E" class="fig--title">Probe Insertion Tab</span></span></figcaption><img class="- topic/image image" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__IMAGE_VZF_WPR_KNB" src="GUID-D180DB52-127B-4493-8762-8FDDAE47381B-low.jpg" height="263" width="540" alt="???"/></figure><p class="- topic/p p">In the left pane of the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Probe Insertion</span> tab, all available Probe Points are listed in instance level hierarchy in the Hierarchical view. All probe names are shown with the Name and Type in the Netlist View.</p></div></li><li class="- topic/li task/step li step" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-A01A3C52-38D0-418C-9AB1-91672D1BA428" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-A01A3C52-38D0-418C-9AB1-91672D1BA428">
                <span class="- topic/ph task/cmd ph cmd">Select probe points from the Hierarchical View or Netlist View, right click and
                    choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add</span> to add them to the Active Probes UI. You can
                    also add the selected probe points by clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add</span>
                    button. The probes list can be filtered with the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Filter</span>
                    box.</span>
                <div class="- topic/itemgroup task/info itemgroup info">
                    <p class="- topic/p p">Each entry has a Net and Driver name that identifies that probe point.</p>
                    <p class="- topic/p p">The selected net(s) appear in the Probes table in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Probe
                            Insertion</span> tab (see the following figure). SmartDebug
                        automatically generates the Port Name for the probe. You can change the
                        default Port Name if desired.</p>
                </div>
            </li><li class="- topic/li task/step li step" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-83DD5CB8-8434-4CB8-B793-651BEED7FBB8" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-83DD5CB8-8434-4CB8-B793-651BEED7FBB8"><span class="- topic/ph task/cmd ph cmd">Assign a package pin to the probe using the drop-down list in the Package Pin column. You can assign the probe to any unused package pin (spare I/O).</span><div class="- topic/itemgroup task/info itemgroup info"><figure class="- topic/fig fig fignone" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__FIG_YMQ_TRR_KNB" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__FIG_YMQ_TRR_KNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-86. <span id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-D24BB72B-49D6-4780-A577-3405872D7A5B" class="fig--title">Debug FPGA Array &gt; Probe Insertion &gt; Add Probe</span></span></figcaption><img class="- topic/image image" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__IMAGE_IFZ_TRR_KNB" src="GUID-9B14A928-A8CB-488F-9A6D-AA3658F242E8-low.jpg" height="401" width="538" alt="???"/></figure></div></li><li class="- topic/li task/step li step" id="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-91F89291-F113-407C-B5F8-0F54A28DF187" data-ofbid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2__GUID-91F89291-F113-407C-B5F8-0F54A28DF187"><span class="- topic/ph task/cmd ph cmd">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run</span>.</span><div class="- topic/itemgroup task/info itemgroup info"><p class="- topic/p p">This triggers Place and Route in incremental mode, and the selected probe nets are routed to the selected package pin. After incremental Place and Route, Libero automatically reprograms the device with the added probes.</p><p class="- topic/p p">The log window shows the status of the Probe Insertion run.</p></div></li></ol></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-ACD120E0-19EB-4C9E-B0A3-59AD04F7814A__GUID-135D7FB1-9041-4E49-A62C-77741705DFEF" xml:lang="en-US" lang="en-US" id="GUID-ACD120E0-19EB-4C9E-B0A3-59AD04F7814A"><h4 class="- topic/title title topictitle4" id="GUID-ACD120E0-19EB-4C9E-B0A3-59AD04F7814A__GUID-135D7FB1-9041-4E49-A62C-77741705DFEF" style="display:inline-block">13.3.3.1.8.2 Deleting a Probe</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Deleting%20a%20Probe">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">To delete a probe, select the probe and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Delete</span>. To delete all
            probes, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Delete All</span>.<div class="- topic/note note notype note_notype" id="GUID-ACD120E0-19EB-4C9E-B0A3-59AD04F7814A__GUID-206B8D57-F949-4842-9423-04D55C876507" data-ofbid="GUID-ACD120E0-19EB-4C9E-B0A3-59AD04F7814A__GUID-206B8D57-F949-4842-9423-04D55C876507"><span class="note__title">Note:</span> Deleting probes from the probes
                list without clicking <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run </span>does not automatically remove the
                probes from the design.</div></div></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-85B31819-D23E-43BA-A8D6-E1734A3D6D7E" xml:lang="en-US" lang="en-US" id="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97"><h4 class="- topic/title title topictitle4" id="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-85B31819-D23E-43BA-A8D6-E1734A3D6D7E" style="display:inline-block">13.3.3.1.8.3 Reverting to the Original Design</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Reverting%20to%20the%20Original%20Design">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">To revert to the original design after you have finished debugging:</p><ol class="- topic/ol ol" id="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-5BB189AC-C856-4189-8455-8BFF25CBBE85" data-ofbid="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-5BB189AC-C856-4189-8455-8BFF25CBBE85">
            <li class="- topic/li li" id="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-D7A9D78A-678C-475C-85D1-F3D04D8554B4" data-ofbid="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-D7A9D78A-678C-475C-85D1-F3D04D8554B4">In SmartDebug, click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Delete All</span> to delete all probes.</li>
            <li class="- topic/li li" id="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-A8D975F7-8A5E-4B01-BDA5-C2CF15C96584" data-ofbid="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-A8D975F7-8A5E-4B01-BDA5-C2CF15C96584">Click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Run</span>.</li>
            <li class="- topic/li li" id="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-DBB3EAEB-319E-48D2-B07D-26E37D1F5D09" data-ofbid="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-DBB3EAEB-319E-48D2-B07D-26E37D1F5D09">Wait until the action has completed
                by monitoring the activity indicator (spinning blue circle). Action is completed
                when the activity indicator disappears.</li>
            <li class="- topic/li li" id="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-5B0AF9EC-5F99-45CC-BEAF-9490BB1ADED7" data-ofbid="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97__GUID-5B0AF9EC-5F99-45CC-BEAF-9490BB1ADED7">Close SmartDebug.</li>
        </ol></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3__GUID-B2505CB1-4014-425C-81F0-B59CACE0CB75" xml:lang="en-US" lang="en-US" id="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3"><h3 class="- topic/title title topictitle3" id="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3__GUID-B2505CB1-4014-425C-81F0-B59CACE0CB75" style="display:inline-block">13.3.3.1.9 Event Counter</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Event%20Counter">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Enabling FPGA Hardware Breakpoint enables Event Counter in the SmartDebug tool (see section <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696"><span><span>13.3.3.1.11 </span><span>FPGA Hardware Breakpoint Auto
        Instantiation</span></span></a>). This feature is
            used for any pseudo-static signal that does not toggle often. It counts the number of
            positive-edge transitions. Activate Event Counter is enabled when any signal or probe
            point from the selected list is assigned to Channel A via Live Probe. If you click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Activate Event Counter</span>, the count begins and the time elapsed
            is updated. Counting continues until the event counter is stopped using the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop</span> option. When Event counter is active, other tabs and
            features, such as <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Memory
                Blocks</span>, and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Probe Insertion</span> are disabled. </p>
        <figure class="- topic/fig fig fignone" id="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3__FIG_TYJ_LV1_4NB" data-ofbid="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3__FIG_TYJ_LV1_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-87. <span id="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3__GUID-56E940DB-F84E-4C0F-B842-6BB01B5B790B" class="fig--title">Event Counter Tab/UI</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3__IMAGE_EDC_MV1_4NB" src="GUID-EBD831B7-3721-459A-B87B-28FA53BFC6E9-low.png" height="443" width="560" alt="???"/>
        </figure></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589__GUID-2C764C28-729F-4915-844C-09BD934A842E" xml:lang="en-US" lang="en-US" id="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589">
    <h4 class="- topic/title title topictitle4" id="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589__GUID-2C764C28-729F-4915-844C-09BD934A842E" style="display:inline-block">13.3.3.1.9.1 Activating the Event Counter</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Activating%20the%20Event%20Counter">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">To activate the Event Counter, assign a signal to Probe Channel A, and then click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Activate Event Counter</span>.</p>
        <figure class="- topic/fig fig fignone" id="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589__FIG_QCH_ZW1_4NB" data-ofbid="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589__FIG_QCH_ZW1_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-88. <span id="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589__GUID-821B22E4-9583-4EE8-BB2A-40CA6DFA13C6" class="fig--title">Activating the Event Counter -
                Assign Probe Channel</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589__IMAGE_L2G_YW1_4NB" src="GUID-C9E54DF2-6EEC-4722-9176-71169971E8C5-low.png" height="339" width="428" alt="???"/>
        </figure>
    </div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-19ABD07D-95A4-404B-8222-73D533ED9629__GUID-6B97038E-B901-43E9-B5FF-7B2810591CF9" xml:lang="en-US" lang="en-US" id="GUID-19ABD07D-95A4-404B-8222-73D533ED9629"><h4 class="- topic/title title topictitle4" id="GUID-19ABD07D-95A4-404B-8222-73D533ED9629__GUID-6B97038E-B901-43E9-B5FF-7B2810591CF9" style="display:inline-block">13.3.3.1.9.2 Running the Event Counter</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Running%20the%20Event%20Counter">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">When the Event Counter is active and in progress, a green LED appears next to the button as shown
            in the following figure. Time elapsed is shown in seconds. The
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop</span> button is enabled to stop the counter. FPGA Array debug
            data and the control tabs in the Event Counter panel are disabled while running the
            Event Counter.</p>
        <figure class="- topic/fig fig fignone" id="GUID-19ABD07D-95A4-404B-8222-73D533ED9629__FIG_A3H_GX1_4NB" data-ofbid="GUID-19ABD07D-95A4-404B-8222-73D533ED9629__FIG_A3H_GX1_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-89. <span id="GUID-19ABD07D-95A4-404B-8222-73D533ED9629__GUID-F10CDBCA-BC2B-4C08-A571-5B0B6C1C89C9" class="fig--title">Running the Event Counter</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-19ABD07D-95A4-404B-8222-73D533ED9629__IMAGE_A3X_GX1_4NB" src="GUID-646E2870-BFE0-4EB8-96E8-44E759159673-low.png" height="427" width="540" alt="???"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__GUID-78B22DD5-22BB-4BB5-A282-6E951F1EFBB9" xml:lang="en-US" lang="en-US" id="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381"><h4 class="- topic/title title topictitle4" id="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__GUID-78B22DD5-22BB-4BB5-A282-6E951F1EFBB9" style="display:inline-block">13.3.3.1.9.3 Stopping the Event Counter</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Stopping%20the%20Event%20Counter">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">To stop the Event Counter from counting, click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop</span> button. A red LED
            appears when the Event Counter has stopped. FPGA Array debug data and the control tabs
            in the Event Counter panel are enabled when the Event Counter is not running.</p>
        <figure class="- topic/fig fig fignone" id="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__FIG_YXR_BY1_4NB" data-ofbid="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__FIG_YXR_BY1_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-90. <span id="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__GUID-22ADF542-D992-4CA8-AC72-973D31A422E1" class="fig--title">Stopping the Event Counter</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__IMAGE_N2M_CY1_4NB" src="GUID-75011A2E-3A76-40C0-A637-C10247ED2F13-low.png" height="403" width="510" alt="???"/>
        </figure>
        <div class="- topic/note note notype note_notype" id="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__GUID-A3AC2F10-95F5-44B0-82D1-6B899649562F" data-ofbid="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381__GUID-A3AC2F10-95F5-44B0-82D1-6B899649562F"><span class="note__title">Note:</span> If a DC signal (signal tied to logic
            ‘0’) is assigned to Live Probe Channel A, or if there are no transitions on the signal
            assigned to Live Probe Channel A with initial state ‘0’, the Event Counter value is
            updated as ‘1’ when the counter stops. This is a limitation of the FHB IP, and will be
            fixed in upcoming releases.</div>
    <p class="- topic/p p">For more information, see <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE">Frequency Monitor</a> and <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B">User Clock Frequencies</a>.</p></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE__GUID-29F5382D-4949-460B-9352-0407B1B20FDC" xml:lang="en-US" lang="en-US" id="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE"><h3 class="- topic/title title topictitle3" id="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE__GUID-29F5382D-4949-460B-9352-0407B1B20FDC" style="display:inline-block">13.3.3.1.10 Frequency Monitor</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Frequency%20Monitor">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Enabling FPGA Hardware Breakpoint enables Frequency Monitor in the SmartDebug tool (see section
                <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696"><span><span>13.3.3.1.11 </span><span>FPGA Hardware Breakpoint Auto
        Instantiation</span></span></a>). The
            Frequency Monitor calculates the frequency of any signal in the design that can be
            assigned to Live Probe channel A. The Frequency Monitor is enabled when a probe point is
            assigned to Channel A via Live Probe. </p><p class="- topic/p p">The drop-down menu allows you to select the time to monitor the signal before the frequency is
            calculated. The accuracy of results increases as the monitor time increases. The unit of
            measurement is displayed in Megahertz (MHz). During the run, progress is displayed in
            the pane.</p>
        <figure class="- topic/fig fig fignone" id="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE__FIG_W5D_5Y1_4NB" data-ofbid="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE__FIG_W5D_5Y1_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-91. <span id="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE__GUID-E36416BC-3C0E-4615-8C83-2773F0102A91" class="fig--title">Frequency Monitor Tab/UI</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE__IMAGE_ADN_5Y1_4NB" src="GUID-8B5FC55C-6EF7-442C-A3B1-D162871CB712-low.png" height="446" width="570" alt="???"/>
        </figure><p class="- topic/p p">In the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Frequency Monitor</span> tab, you can activate the Frequency Monitor,
            change the monitor time (delay to calculate frequency), reset the monitor, and set the
            frequency in megahertz (MHz). Click the drop-down list to select monitor time value.
            During the frequency calculation, all tabs on the right side of the window are disabled,
            as well as the tabs in the FHB pane.</p></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__GUID-38D257B1-B997-40AE-95D2-294BCD24618B" xml:lang="en-US" lang="en-US" id="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82">
    <h4 class="- topic/title title topictitle4" id="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__GUID-38D257B1-B997-40AE-95D2-294BCD24618B" style="display:inline-block">13.3.3.1.10.1 Activating the Frequency Monitor</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Activating%20the%20Frequency%20Monitor">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">Assign a signal to Channel A, click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Live Probe </span>tab, click the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Frequency Monitor </span>tab, and then click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Activate
                Frequency Monitor</span>.</p>
        <ul class="- topic/ul ul" id="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__UL_CDL_XMN_SQB" data-ofbid="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__UL_CDL_XMN_SQB">
            <li class="- topic/li li" id="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__GUID-409DB723-9E66-4E06-9ED5-D7080E333C66" data-ofbid="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__GUID-409DB723-9E66-4E06-9ED5-D7080E333C66">
                <figure class="- topic/fig fig fignone" id="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__FIG_S3P_XBB_4NB" data-ofbid="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__FIG_S3P_XBB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-92. <span id="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__GUID-11CB2172-53E7-4E89-AC98-F2B026505267" class="fig--title">Activating the Frequency
                        Monitor</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82__IMAGE_YPM_YBB_4NB" src="GUID-E193BDD1-1BF0-41B3-9FFE-DF1BF6B431C6-low.png" height="477" width="603" alt="???"/>
                </figure>
            </li>
        </ul>
    </div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB__GUID-2C344065-F626-4F07-9A43-8C10DCC09141" xml:lang="en-US" lang="en-US" id="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB"><h4 class="- topic/title title topictitle4" id="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB__GUID-2C344065-F626-4F07-9A43-8C10DCC09141" style="display:inline-block">13.3.3.1.10.2 Running the Frequency Monitor</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Running%20the%20Frequency%20Monitor">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Frequency Monitor runs automatically, and is indicated by a green LED. While it is running,
            FPGA Array debug data and the control tabs in the panel are disabled. A progress bar
            shows the monitor time progress when it is 1 second and above (see the following
            figure). The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset</span> button is also disabled during the run.</p><p class="- topic/p p">When a signal is assigned, the signal name appears next to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Signal</span>.</p>
        <figure class="- topic/fig fig fignone" id="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB__FIG_K1J_RHB_4NB" data-ofbid="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB__FIG_K1J_RHB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-93. <span id="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB__GUID-FFF2FB86-5E4B-4297-B650-1F7A80447E10" class="fig--title">Running the Frequency Monitor</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB__IMAGE_OYY_RHB_4NB" src="GUID-F76AA961-8FE8-46A7-AB20-CC6981E70BBB-low.png" height="403" width="509" alt="???"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B__GUID-852B3743-CB44-4775-BBF4-BBE2ECB60C74" xml:lang="en-US" lang="en-US" id="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B"><h4 class="- topic/title title topictitle4" id="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B__GUID-852B3743-CB44-4775-BBF4-BBE2ECB60C74" style="display:inline-block">13.3.3.1.10.3 Stopping the Frequency Monitor</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Stopping%20the%20Frequency%20Monitor">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Frequency Monitor stops when the specified monitor time elapses. This is indicated by a red
            LED. The result appears next to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Frequency</span>. The window and the
            tabs on the control panel are enabled. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset</span> button is also
            enabled to reset the Frequency to 0 to start over the next iteration. The progress bar
            is hidden when the Frequency Monitor stops.</p>
        <figure class="- topic/fig fig fignone" id="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B__FIG_QPY_THB_4NB" data-ofbid="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B__FIG_QPY_THB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-94. <span id="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B__GUID-EDA0786C-25CC-41A2-9057-46A024D61551" class="fig--title">Stopping the Frequency Monitor</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B__IMAGE_TMR_5HB_4NB" src="GUID-928A7B05-432A-4C53-A3A5-155E37DB8060-low.png" height="428" width="541" alt="???"/>
        </figure>
    <p class="- topic/p p">For more information, see <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE">Frequency Monitor</a> and <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B">User Clock Frequencies</a>.</p></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-B98ED9C9-F4E6-4978-98A8-8C78682F41B6" xml:lang="en-US" lang="en-US" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696">
    <h3 class="- topic/title title topictitle3" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-B98ED9C9-F4E6-4978-98A8-8C78682F41B6" style="display:inline-block">13.3.3.1.11 FPGA Hardware Breakpoint Auto
        Instantiation</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=FPGA%20Hardware%20Breakpoint%20Auto%20Instantiation">(Ask a Question)</a>
    
    <div class="- topic/body body">
        <p class="- topic/p p">The FPGA Hardware Breakpoints (FHB) auto-instantiation feature automatically instantiates
            an FHB instance per clock domain that uses clocks (GL0, GL1, GL2, and GL3) from an FCCC
            instance. In PolarFire and PolarFire SoC, the instantiation is not limited to FCCC, it
            can be done on any of the four CLKINT types, such as CLKINT, GCLKINT, RCLKINT, and
            RGCLKINT. Enabling FHB auto-instantiation also enables the Event Counter and Frequency
            Monitor. The FHB instances gate the clock domain they are instantiated on. These
            instances can be used to force halt the design or halt the design through a live probe
            signal. After halting a selected clock domain or all clock domains, you can play or step
            on the clock domains. The FHB controls in the SmartDebug UI allow you to control the
            debugging cycle.</p>
        <p class="- topic/p p">To enable this option:</p>
        <ol class="- topic/ol ol" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__OL_GN5_YDW_2QB" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__OL_GN5_YDW_2QB">
            <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-AD85193D-8E98-4A9A-B161-15307376DC33" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-AD85193D-8E98-4A9A-B161-15307376DC33">Launch
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Libero</span>.</li>
            <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-AED09BF9-D178-495C-9E66-0C269C0D9B06" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-AED09BF9-D178-495C-9E66-0C269C0D9B06">Select <span class="+ topic/ph ui-d/menucascade ph menucascade"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span><abbr title="and then"> &gt; </abbr><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project Settings</span></span>. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project settings</span> dialog box appears.</li>
            <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-556C0145-9236-4682-A5A7-2F0F9F43DE2E" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-556C0145-9236-4682-A5A7-2F0F9F43DE2E">Select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design
                    flow</span> from the options available on the left pane of the dialog
                box.</li>
            <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-61109127-4CF9-4E7F-B19F-2191893A15E2" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-61109127-4CF9-4E7F-B19F-2191893A15E2">Select the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Enable FPGA
                    Hardware Breakpoints Auto Instantiation</span> check box from the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Root top</span> options that appear on the right pane of the
                dialog box. </li>
            <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-4F2A6CDC-9D77-464F-9A24-5FB8AC50F235" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-4F2A6CDC-9D77-464F-9A24-5FB8AC50F235">In PolarFire and PolarFire SoC, you
                must create an NDC constraints file in Constraint Manager and enter the following
                command in the file to instantiate an FHB IP: <code class="+ topic/ph pr-d/codeph ph codeph">auto_instantiate_fhb
                    -inst_name {&lt;clkint name here&gt;}</code>. To instantiate FHB in all clock
                domains in the design, those many commands must be entered in the NDC file. This is
                auto-generated for other family devices.</li>
        </ol>
        <div class="- topic/note note notype note_notype" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-46983606-4301-4704-9594-66AADEA566E4" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-46983606-4301-4704-9594-66AADEA566E4"><span class="note__title">Note:</span> Observe the following:<ul class="- topic/ul ul" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__UL_UQ4_RRN_JVB" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__UL_UQ4_RRN_JVB">
                <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-A185C0D6-5DF6-4A12-BF9C-149AE6AA8B0F" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-A185C0D6-5DF6-4A12-BF9C-149AE6AA8B0F">FHB auto-instantiation can also be done in the “Import netlist as VM file” flow. </li>
                <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-F89C231B-B42E-4140-98D3-152AE09B0C51" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-F89C231B-B42E-4140-98D3-152AE09B0C51">In PolarFire and PolarFire SoC,
                    FHB can also be instantiated in the designs that have secured or encrypted
                    components.</li>
                <li class="- topic/li li" id="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-93B70F35-4065-4502-A26B-0D1686BD0D52" data-ofbid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696__GUID-93B70F35-4065-4502-A26B-0D1686BD0D52">The Spatial Debug Widget and FHB
                    feature are hidden, and an INFO message is printed in the log if the user design
                    has live probe I/Os enabled as input.</li>
            </ul></div>
    </div>
<article class="- topic/topic topic nested3" aria-labelledby="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-E1EE86F5-18FF-429C-B9A5-105202757FAD" xml:lang="en-US" lang="en-US" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E"><h4 class="- topic/title title topictitle4" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-E1EE86F5-18FF-429C-B9A5-105202757FAD" style="display:inline-block">13.3.3.1.11.1 FHB Operations</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=FHB%20Operations">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">If there is an auto-instantiated FHB instance in the design, FHB controls appear in the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">FPGA Operations</span> tab.</p>
        <figure class="- topic/fig fig fignone" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__FIG_DVR_L3B_4NB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__FIG_DVR_L3B_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-95. <span id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-334AD0BA-55CE-4EA1-BA1D-F9729D8B4880" class="fig--title">FPGA Hardware BreakPoint - FHB
                Controls</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__IMAGE_RQZ_L3B_4NB" src="GUID-09631BDE-5453-4F10-8BD7-AE22E285DCE4-low.jpg"/>
        </figure>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_L24_PFJ_3RB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_L24_PFJ_3RB"><h5 class="- topic/title title sectiontitle">Selecting a Clock Domain Mode</h5>
            
            <div class="- topic/p p">Select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">All Clock Domains </span>or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Selected Clock Domain
                </span> to set the FHB instances to the appropriate mode. <ul class="- topic/ul ul" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_VPR_ZTK_3RB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_VPR_ZTK_3RB">
                    <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-76829E16-C249-4FF5-B584-400823D911DA" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-76829E16-C249-4FF5-B584-400823D911DA">If you select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">All Clock Domains </span>, use the Halt
                        (Pause) <img class="- topic/image image" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__IMAGE_T1J_TMJ_3RB" src="GUID-CFE11C6D-38BB-4590-B1EE-5EDD67C195BE-low.jpg" height="24" width="40" alt="???"/>, Play <img class="- topic/image image" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__IMAGE_U1J_TMJ_3RB" src="GUID-DACF4E52-F6FA-4389-86DC-367B2203401A-low.jpg" height="28" width="42" alt="???"/>, and Step <img class="- topic/image image" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__IMAGE_V1J_TMJ_3RB" src="GUID-179E1346-9EF1-4421-B6D9-547C67434090-low.jpg" height="28" width="44" alt="???"/> buttons to navigate through all clock
                        domains. </li>
                    <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-99018BA2-E294-4573-BA3A-EFAE889FC382" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-99018BA2-E294-4573-BA3A-EFAE889FC382">
                        <p class="- topic/p p">If you select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Selected Clock Domain </span>, select a
                            clock domain from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Select Clock Domain</span>
                            drop-down. Use the Halt (Pause), Play, and Step buttons to navigate
                            through the selected clock domain. If you switch clock domains, previous
                            clock domain settings are not retained.</p>
                    </li>
                </ul></div>
        </section>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_Y1P_SBL_3RB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_Y1P_SBL_3RB"><h5 class="- topic/title title sectiontitle">Specifying a Trigger</h5>
            
        </section>
        <div class="- topic/p p">After you assign the Live Probe PROBE_A connection, determine whether a certain number of
            clock cycles is required before halting the clock domain after triggering.<ul class="- topic/ul ul" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_RP5_ZDL_3RB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_RP5_ZDL_3RB">
                <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-5A9367D0-8112-4346-89E5-2645FB6EEF32" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-5A9367D0-8112-4346-89E5-2645FB6EEF32">If clock cycles are not required,
                    click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Arm Trigger</span> to stop the DUT on the next positive
                    edge that occurs on the signal connected to Live Probe PROBE_A. </li>
                <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-74FDF41C-DFE1-4B71-8C55-80EDE5E1549C" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-74FDF41C-DFE1-4B71-8C55-80EDE5E1549C">If clock cycles are required, enter a value between 0 and 255 for
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Delay Cycles Before Halt</span>, and then click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Arm Trigger</span>. This setting configures the FHBs to
                    trigger after the specified delay from the rising edge trigger. The delay is not
                    applied to a forced Halt. </li>
            </ul></div>
        <div class="- topic/p p">Observe the following guidelines:<ul class="- topic/ul ul" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_NNN_KYL_3RB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_NNN_KYL_3RB">
                <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-C1E9A0F3-D5C2-4B7D-B506-0CD8A660C311" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-C1E9A0F3-D5C2-4B7D-B506-0CD8A660C311">The Trigger Signal appears as <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Not Connected</span> until a live
                    probe is assigned. </li>
                <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-66B4052E-3CB2-480D-BD31-0C0E06FE6631" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-66B4052E-3CB2-480D-BD31-0C0E06FE6631">When a probe is assigned to Live Probe PROBE_A, the Trigger Signal updates. </li>
                <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-B5B1B830-D41A-4448-B60C-52973E50C2C6" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-B5B1B830-D41A-4448-B60C-52973E50C2C6">Clicking <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Arm Trigger</span> when a live probe connection is made
                    disables FHB functions until the trigger is disarmed automatically or the design
                    is force halted.</li>
            </ul></div>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_X3Z_SJB_4NB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_X3Z_SJB_4NB"><h5 class="- topic/title title sectiontitle">Live Probe Halt</h5>
            
            <p class="- topic/p p">To halt a selected clock domain or all clock domains (based on your clock mode
                selection), assign a signal to Live Probe PROBE_A in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Live Probes
                </span>tab in the Debug FPGA Array dialog box, and then click the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probe </span>tab to see the FPGA Hardware Breakpoint
                controls.</p>
            <p class="- topic/p p">To arm the FHBs to look for a trigger on the signal connected to Live Probe PROBE_A,
                click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Arm Trigger </span>. After the trigger occurs, the clock
                domains are halted. If only one clock domain is halted, other clock domains continue
                to run, and you should anticipate results accordingly.</p>
            <div class="- topic/p p">
                <div class="- topic/note note notype note_notype" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-BAE9A7FD-D9A5-4390-8D21-1DA09AC231D3" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-BAE9A7FD-D9A5-4390-8D21-1DA09AC231D3"><span class="note__title">Note:</span> You can delay Live Probe Halt
                    up to 255 clock cycles. The actual delay realized on hardware is calculated by
                    the following equation:</div>
            </div>
            <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>Actual delay cycles on hardware =
#Delay clock cycles before halt mentioned in smartdebug * (DUT clock frequency/FHB clock frequency)</code></pre>
            <div class="- topic/p p">where :<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>FHB clock frequency</code></pre> is device specific. For PolarFire,
                the frequency is 160 MHz.</div>
            <p class="- topic/p p">For more information, see <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75">Assumptions and Limitations</a>.</p>
        </section>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_PHB_GKB_4NB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_PHB_GKB_4NB"><h5 class="- topic/title title sectiontitle">Force Halt</h5>
            
            <p class="- topic/p p">To force halt a selected clock domain or all clock domains (based on your clock mode
                selection) without having to wait for a trigger from a live probe signal. Click the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Halt </span>button in the FPGA Hardware Breakpoint (FHB)
                controls.</p>
            <ul class="- topic/ul ul" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_TTZ_XKB_4NB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__UL_TTZ_XKB_4NB">
                <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-6A04E68E-928E-47B7-AED7-5293824618C8" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-6A04E68E-928E-47B7-AED7-5293824618C8">In the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Operate on Selected Clock Domain </span>mode, the state
                    of the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Halt</span> button is updated based on the state of the
                    clock domain selected.</li>
                <li class="- topic/li li" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-68B581E8-96EE-491E-A76E-6BFE59E5D6EA" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-68B581E8-96EE-491E-A76E-6BFE59E5D6EA">In the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Operate on all Clock Domains </span>mode, the
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Halt</span> button is disabled only when all clock domains
                    are halted. Each clock domain is halted sequentially in the order shown in
                        the<span class="+ topic/ph ui-d/uicontrol ph uicontrol"> Select Clock Domain</span> combo box.</li>
            </ul>
            <div class="- topic/note note notype note_notype" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-A3FD6F28-4D63-442B-9D40-B7127C5A5795" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__GUID-A3FD6F28-4D63-442B-9D40-B7127C5A5795"><span class="note__title">Note:</span> If only one clock domain is halted, other clock domains continue to run, and you
                should anticipate results accordingly.</div>
        </section>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_K1Q_1LB_4NB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_K1Q_1LB_4NB"><h5 class="- topic/title title sectiontitle">Play Button</h5>
            
            <p class="- topic/p p">When the clock domain is in a halted state (live probe halt or force halt), clicking
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Play </span>in the FPGA Hardware Breakpoint controls resumes the
                clock domain from the halted state.</p>
            <p class="- topic/p p">In <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Operate on all Clock Domains </span>mode, each clock domain runs
                sequentially in the order shown in <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Select Clock Domain</span>.</p>
        </section>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_WBN_CLB_4NB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_WBN_CLB_4NB"><h5 class="- topic/title title sectiontitle">Step Button</h5>
            
            <p class="- topic/p p">Once the clock domain is in a halted state (live probe halt or force halt), you can
                click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Step </span>button in the FPGA Hardware Breakpoint
                controls. Clicking this button advances the clock domain by one clock cycle and
                holds the state of the clock domain. In <span class="+ topic/ph ui-d/uicontrol ph uicontrol">All Clock Domains
                </span>mode, each clock domain steps sequentially in the order shown in
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Select Clock Domain</span>.</p>
        </section>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_P1K_2LB_4NB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_P1K_2LB_4NB"><h5 class="- topic/title title sectiontitle">Waveform Capture</h5>
            
            <p class="- topic/p p">You can save the waveform view of the selected active probes using Export Waveform by
                specifying the number of clock cycles to capture in text box and then clicking
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Capture Waveform </span>. The waveform is saved to a
                    <span class="+ topic/ph sw-d/filepath ph filepath">.vcd</span> file.</p>
            <p class="- topic/p p">To view the waveforms, import the <span class="+ topic/ph sw-d/filepath ph filepath">.vcd</span> file. You can then view
                the waveform file using a waveform viewer that supports the
                    <span class="+ topic/ph sw-d/filepath ph filepath">.vcd</span> file format.</p>
        </section>
        <section class="- topic/section section" id="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_MJP_JGW_2QB" data-ofbid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_MJP_JGW_2QB"><h5 class="- topic/title title sectiontitle">Trigger Input</h5>
            
            <p class="- topic/p p">To have an event in the DUT trigger the FHB IP (for example, a particular state in
                the FSM or counter value) when this signal is asserted, use the trigger input
                signal. If the trigger signal is already asserted (HIGH) when the FHB is armed, the
                DUT halts immediately.</p>
            <p class="- topic/p p">Force Halt, Play, and Step operations are performed using the FHB controls. After the
                clock domain is halted, you can either force Play the clock domain or Step the clock
                domain by 1 clock cycle. To save the waveform view of the selected active probes,
                use Export Waveform by specifying the number of clock cycles to capture. The
                waveform is saved to a <span class="+ topic/ph sw-d/filepath ph filepath">.vcd</span> file.</p>
        </section></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249__GUID-4FB1D791-D96F-4FA8-BDDD-197F4860511A" xml:lang="en-US" lang="en-US" id="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249"><h4 class="- topic/title title topictitle4" id="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249__GUID-4FB1D791-D96F-4FA8-BDDD-197F4860511A" style="display:inline-block">13.3.3.1.11.2 FHB Status</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=FHB%20Status">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">You can now view the status of all the FHB clock domains at the same time using the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">FHB Status</span> tab on the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">FPGA Hardware
                Breakpoint</span> widget. There is no Tcl command equivalent to this
            function.</p><p class="- topic/p p">The status of all FHB clocks in a sample design is shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249__FIG_IN5_HJB_4NB" data-ofbid="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249__FIG_IN5_HJB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-96. <span id="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249__GUID-6251C9DA-63FE-41D7-9FFC-71FFDA7F2902" class="fig--title">FPGA Hardware BreakPoint - FHB
                Status</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249__IMAGE_ID4_JJB_4NB" src="GUID-2FF28A95-1F57-4432-BE7B-C4E59E39CF78-low.jpg"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-C2851F3E-E8CB-4007-B34E-F2517B6E1E85" xml:lang="en-US" lang="en-US" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75"><h4 class="- topic/title title topictitle4" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-C2851F3E-E8CB-4007-B34E-F2517B6E1E85" style="display:inline-block">13.3.3.1.11.3 Assumptions and Limitations</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Assumptions%20and%20Limitations">(Ask a Question)</a>
    <div class="- topic/body body"><ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-262C2D47-336E-4E0F-BF57-891371C5F806" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-262C2D47-336E-4E0F-BF57-891371C5F806">If you select the auto instantiation
                option in Libero and ran Synthesis, you must rerun Synthesis for the FHB-related
                functionality.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-4AED8C8E-F8EB-476E-9EBC-0BD03F9C82EC" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-4AED8C8E-F8EB-476E-9EBC-0BD03F9C82EC">In SmartFusion 2, IGLOO 2, and RTG4
                devices, FHB is inserted on the Global clock outputs from CCC only.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-8A563E61-9DBF-418B-9360-0DD6BAD3BDDC" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-8A563E61-9DBF-418B-9360-0DD6BAD3BDDC">CLKINT_PRESERVE – FHB is not
                auto-instantiated if the user design contains this macro.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-9509907B-DBFC-4117-9613-91926B80DC9E" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-9509907B-DBFC-4117-9613-91926B80DC9E">In SmartFusion 2, IGLOO 2, and RTG4
                devices, FHB instantiation is not supported in designs that have encrypted IP
                cores.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-0060C19D-4F6D-4FFF-B552-2B393150630E" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-0060C19D-4F6D-4FFF-B552-2B393150630E">EDIF using constraints flow is not
                supported.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-4C3C3485-7DFC-4739-8BF8-0D25A0832436" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-4C3C3485-7DFC-4739-8BF8-0D25A0832436">Live Probe triggering occurs on the
                Positive Edge only.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-DD112CBE-61B3-42A6-B8A9-6225F339CED7" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-DD112CBE-61B3-42A6-B8A9-6225F339CED7">In SmartFusion 2, IGLOO 2, and RTG4
                devices, for imported verilog netlist files (.vm files), you must rerun synthesis to
                get FHB-related functionality. If synthesis is disabled and the netlist is compiled
                directly, FHB functionality is not inferred.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-D80CCC8A-5790-4DC6-B2C9-632DC29E1461" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-D80CCC8A-5790-4DC6-B2C9-632DC29E1461">If only one clock domain halts during
                operations, other clock domains continue to run, and you should anticipate results
                accordingly.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-10830E1E-A425-47DE-906D-DFD0F6CF7DCC" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-10830E1E-A425-47DE-906D-DFD0F6CF7DCC">FHB performance can only be
                characterized against the clock which it is running at (that is, 160 MHz).<ul class="- topic/ul ul" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__UL_HQ2_LLB_4NB" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__UL_HQ2_LLB_4NB">
                    <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-EAFBE7B7-6146-4F40-A66A-AAB9B6BB5705" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-EAFBE7B7-6146-4F40-A66A-AAB9B6BB5705">If the DUT clock is running
                        at or less than 160 MHz, the DUT clock halts within one clock cycle (1 or
                        less).</li>
                    <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-9DC32B17-FB69-4D72-B24C-9B3A0238B242" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-9DC32B17-FB69-4D72-B24C-9B3A0238B242">For frequencies higher than
                        160 MHz, the point at which the DUT halts cannot be ensured.</li>
                    <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-B48697EB-B958-4A02-8B58-45A59CD41FAA" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-B48697EB-B958-4A02-8B58-45A59CD41FAA">FHB cannot be instantiated if
                        a design has system controller Suspend Mode enabled.</li>
                </ul></li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-4A893CA6-14AE-443B-895A-C9C13E600738" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-4A893CA6-14AE-443B-895A-C9C13E600738">For all device families, FHB cannot be added to designs with System Controller
                Suspend Mode set to ON.</li>
            <li class="- topic/li li" id="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-CA023283-6DFE-4E21-873C-105607997D8D" data-ofbid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75__GUID-CA023283-6DFE-4E21-873C-105607997D8D">For PolarFire and PolarFire SoC, the
                FHB auto-generates the FHB SDC file, obviating the need for you to create this file.
                However, the file does not appear in the Constraint Manager and is not available for
                you to manage. For other product families, the FHB SDC file is auto-generated and
                auto-associated by the FHB flow, and you can manage the SDC file through the
                Constraint Manager.</li>
        </ul></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B__GUID-CBCF30EB-C646-4767-80E7-AEAB7209EAEC" xml:lang="en-US" lang="en-US" id="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B"><h3 class="- topic/title title topictitle3" id="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B__GUID-CBCF30EB-C646-4767-80E7-AEAB7209EAEC" style="display:inline-block">13.3.3.1.12 User Clock Frequencies</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=User%20Clock%20Frequencies">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">User Clock Frequencies</span> tab shows the frequencies that have been
            configured from the FCCC block. If assigned, live probe channels are temporarily
            unassigned, and reassigned after user clock frequencies have been calculated. The
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Refresh</span> button (circled in the following figure) recalculates
            frequencies if clocks have been changed.</p>
        <figure class="- topic/fig fig fignone" id="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B__FIG_L3K_4LB_4NB" data-ofbid="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B__FIG_L3K_4LB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-97. <span id="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B__GUID-1A650A59-68B7-4CC9-86AD-835487D15D32" class="fig--title">User Clock Frequencies Tab/UI</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B__IMAGE_KD5_4LB_4NB" src="GUID-E6C45C16-1CD2-45A2-B767-CCF47947DF4E-low.jpg" height="407" width="545" alt="???"/>
        </figure>
    <p class="- topic/p p">For related information, see <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-CA23E970-C60F-447F-8826-FEE39483B2B3">Event Counter</a> and <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE">Frequency Monitor</a>.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB__GUID-38B92DFC-6E4C-4A1D-B265-C20D9C0D8E28" xml:lang="en-US" lang="en-US" id="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB"><h3 class="- topic/title title topictitle3" id="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB__GUID-38B92DFC-6E4C-4A1D-B265-C20D9C0D8E28" style="display:inline-block">13.3.3.1.13 Pseudo Static Signal Polling</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Pseudo%20Static%20Signal%20Polling">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">With Active Probes you can check the current state of any probe in the design. However, in most
            cases, you may not be able to time the active probe read to capture its intended value.
            For these cases, you can use Pseudo Static Signal Polling, in which the SmartDebug
            software polls the signal at intervals of one second to check if the probe has the
            intended value. This feature is useful in probing signals that reach the intended state
            and stay in that state.</p><p class="- topic/p p">From the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Active Probes</span> tab in the Debug FPGA Array dialog box, right click
            a signal, bus, or group and select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Poll</span> to open the Pseudo-static
            signal polling dialog box as shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB__FIG_FVL_JP5_TNB" data-ofbid="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB__FIG_FVL_JP5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-98. <span id="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB__GUID-72585C17-7095-44F4-B973-45F8A2F51A95" class="fig--title">Debug FPGA Array Dialog Box - Poll Option</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB__IMAGE_M5R_JP5_TNB" src="GUID-F8C5AD35-BA2B-4577-B572-2777CD001A0D-low.jpg" height="271" width="538" alt="???"/>
        </figure></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__GUID-BE8AE2AF-0878-4C92-A5E4-3B171544E504" xml:lang="en-US" lang="en-US" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD"><h4 class="- topic/title title topictitle4" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__GUID-BE8AE2AF-0878-4C92-A5E4-3B171544E504" style="display:inline-block">13.3.3.1.13.1 Scalar Signal Polling</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Scalar%20Signal%20Polling">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">To poll scalar signals, select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Poll for 0 </span>or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Poll for
                1</span>.</p>
        <p class="- topic/p p">The selected signal is polled once per second. It should be used for pseudo-static
            signals that do not change frequently. The elapsed time is shown next to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Time
                Elapsed in seconds</span>.</p>
        <p class="- topic/p p">To begin polling, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start Polling</span> as shown in the following
            figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__FIG_E2V_VP5_TNB" data-ofbid="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__FIG_E2V_VP5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-99. <span id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__GUID-11CD5FDB-AB92-4DDD-8A93-704644B1FE2C" class="fig--title">Pseudo-static signal polling Dialog Box (Scalar Signal Polling) - Start
                Polling</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__IMAGE_QLP_TP5_TNB" src="GUID-127B9C4E-C8B6-427F-9595-5855716530A2-low.jpg" height="254" width="540" alt="???"/>
        </figure>
        <p class="- topic/p p">To end polling, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop Polling</span> as shown in the following
            figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__FIG_PTM_YP5_TNB" data-ofbid="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__FIG_PTM_YP5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-100. <span id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__GUID-840FAC8F-4BDC-4572-B4D3-05B3FB8FD95F" class="fig--title">Pseudo-static signal polling Dialog Box (Scalar Signal Polling) - Stop
                Polling</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__IMAGE_RLP_TP5_TNB" src="GUID-D400AF76-CF6F-4D58-99B3-DC1D72789A94-low.jpg" height="329" width="544" alt="???"/>
        </figure>
        <div class="- topic/note note notype note_notype" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__GUID-3EF519B6-3007-4863-9072-CABC35D3FD2F" data-ofbid="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__GUID-3EF519B6-3007-4863-9072-CABC35D3FD2F"><span class="note__title">Note:</span> You cannot change the poll value or close the polling dialog box while polling is in
            progress.</div>
        <p class="- topic/p p">The elapsed time is updated in seconds until the polled value is found. When the polled
            value is found, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">User value matched </span>is displayed in green in the
            dialog box as shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__FIG_WFD_BQ5_TNB" data-ofbid="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__FIG_WFD_BQ5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-101. <span id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__GUID-E63715C7-6495-4EDB-8585-7DF4E188CD3B" class="fig--title">Pseudo-static signal polling
                Dialog Box (Scalar Signal Polling) - User Value Matched</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD__IMAGE_SLP_TP5_TNB" src="GUID-3653DCB0-C365-4C9B-8256-644D6997D6DD-low.jpg" height="326" width="543" alt="???"/>
        </figure>
    </div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__GUID-3CEB027A-10BF-4FDA-8A67-D4A1B544DE1F" xml:lang="en-US" lang="en-US" id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA"><h4 class="- topic/title title topictitle4" id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__GUID-3CEB027A-10BF-4FDA-8A67-D4A1B544DE1F" style="display:inline-block">13.3.3.1.13.2 Vector Signal Polling</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Vector%20Signal%20Polling">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">To poll vector signals, enter a value in the text box. The entered value is checked and
            validated. If an invalid value is entered, start polling is disabled and an example
            shows the required format.</p>
        <figure class="- topic/fig fig fignone" id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__FIG_OS4_2Q5_TNB" data-ofbid="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__FIG_OS4_2Q5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-102. <span id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__GUID-72D82AC7-AF20-4413-8135-4D47A8305B24" class="fig--title">Pseudo-static signal polling Dialog Box (Vector Signal Polling)</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__IMAGE_NFW_2Q5_TNB" src="GUID-C0A0FEDE-7F85-4BD3-A809-FE8EF11D95CB-low.jpg" height="326" width="539" alt="???"/>
        </figure><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__FIG_JJC_HQ5_TNB" data-ofbid="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__FIG_JJC_HQ5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-103. <span id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__GUID-DD6A4B3C-6D2D-4BC5-A18B-8321A4E147D6" class="fig--title">Pseudo-static signal polling
                    Dialog Box (Vector Signal Polling) - After Validation</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__IMAGE_KJC_HQ5_TNB" height="323" src="GUID-912A2CE8-5C65-419C-ADEE-A0DAC5A9B468-low.jpg" width="538" alt="???"/>
            </figure>
        </div><p class="- topic/p p">When you enter a valid value and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start Polling </span>, polling begins.</p><p class="- topic/p p">To end polling, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop Polling</span>.</p>
        <div class="- topic/note note notype note_notype" id="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__GUID-AD8EF76D-1F50-41FE-815E-02679325D0BA" data-ofbid="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA__GUID-AD8EF76D-1F50-41FE-815E-02679325D0BA"><span class="note__title">Note:</span> You cannot change the poll value or close the polling dialog box while polling is in
            progress.</div><p class="- topic/p p">The elapsed time is updated in seconds until the polled value is found. When the polled value is
            found, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">User value matched </span>is displayed in green in the dialog
            box.</p></div></article></article></article><article class="- topic/topic reference/reference topic reference nested1" aria-labelledby="GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74__GUID-225B251E-6936-4B8D-ABDC-12C59CDE4387" xml:lang="en-US" lang="en-US" id="GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74">
<h2 class="- topic/title title topictitle2" id="GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74__GUID-225B251E-6936-4B8D-ABDC-12C59CDE4387" style="display:inline-block">13.3.3.2 PolarFire and PolarFire SoC Debug
        Elements</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=PolarFire%20and%20PolarFire%20SoC%20Debug%20Elements">(Ask a Question)</a>
    <div class="- topic/abstract abstract">
        <p class="- topic/p p">The following sections describe the debug elements for PolarFire and PolarFire SoC.</p>
    </div>
<article class="- topic/topic topic nested2" aria-labelledby="GUID-34A91464-352C-4EC7-BA2B-55721946D537__GUID-302A7146-09AB-4FD5-93E9-C52FE05CEF31" xml:lang="en-US" lang="en-US" id="GUID-34A91464-352C-4EC7-BA2B-55721946D537">
    <h3 class="- topic/title title topictitle3" id="GUID-34A91464-352C-4EC7-BA2B-55721946D537__GUID-302A7146-09AB-4FD5-93E9-C52FE05CEF31" style="display:inline-block">13.3.3.2.1 Debug sNVM</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20sNVM">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">The sNVM block stores User data and UIC data. This data is stored as clients and can be
            configured in the Libero design. The USK (User Secret Key) security key secures pages
            within the memory. Authenticated data can be plain text or encrypted text, and
            non-authenticated data is plain text. SmartDebug helps the user read the page content of
            the sNVM block.</p>
        <p class="- topic/p p">The sNVM Debug window has two tabs – <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF">Client View</a> and <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01">Page View</a>.</p>
    </div>
<article class="- topic/topic topic nested3" aria-labelledby="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__GUID-B4CB481B-57CC-4DD5-9631-09BCDF7BF281" xml:lang="en-US" lang="en-US" id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF"><h4 class="- topic/title title topictitle4" id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__GUID-B4CB481B-57CC-4DD5-9631-09BCDF7BF281" style="display:inline-block">13.3.3.2.1.1 Client View</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Client%20View">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">When the sNVM window opens, two tabs appear. Client information appears in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Client
                View</span> tab when it is configured in the Libero design. Select a client to
            expand the table and see pages and page status inside the client. Click the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read From Device </span>button to view the memory content.</p><p class="- topic/p p">You can select only one client at a time. Pages inside the client cannot be selected. The Start
            Page, End Page, and Number of Bytes are displayed for the selected client.</p>
        <figure class="- topic/fig fig fignone" id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__FIG_RHJ_MPB_4NB" data-ofbid="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__FIG_RHJ_MPB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-104. <span id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__GUID-C12E0E7E-5C01-44E1-9599-BC8FAADDEA93" class="fig--title">Client View - Expanded
                List</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__IMAGE_CRS_MPB_4NB" src="GUID-8963A382-7472-431C-9DFF-C25C1F539376-low.jpg" height="245" width="543" alt="???"/>
        </figure><p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">View All Page Status </span>button to see information for all pages in
            the client as shown in the following figure. Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span>
            button to export the sNVM data to a text file.</p>
        <figure class="- topic/fig fig fignone" id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__FIG_SZW_4PB_4NB" data-ofbid="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__FIG_SZW_4PB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-105. <span id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__GUID-B87CC1A3-6F83-428B-92AF-858B3EC99015" class="fig--title">Client View - Memory</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF__IMAGE_ZHV_N4L_FSB" src="GUID-3A1198B4-7F76-40A7-B4F3-748CC43A4D52-low.png"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__GUID-E82D7ADA-EFA7-4F48-8D58-B64239A8DC06" xml:lang="en-US" lang="en-US" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01"><h4 class="- topic/title title topictitle4" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__GUID-E82D7ADA-EFA7-4F48-8D58-B64239A8DC06" style="display:inline-block">13.3.3.2.1.2 Page View</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Page%20View">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Page View is used to read a range of pages where start and end page have been specified.</p><p class="- topic/p p">If a page is secured, the default USK is used by SmartDebug to get the page status. If
            successful, the USK automatically reads the page. If a different USK has been set using
            system services, use the option to enter the USK, as shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__FIG_VQG_VPB_4NB" data-ofbid="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__FIG_VQG_VPB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-106. <span id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__GUID-79626CC3-6046-4092-97BF-5415BD4EF83C" class="fig--title">Page View - Enter USK highlighted</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__IMAGE_L3X_VPB_4NB" src="GUID-92CE5DB3-9FCB-44CC-B181-1AD9BAB3E4FC-low.jpg" height="307" width="537" alt="???"/>
        </figure><p class="- topic/p p">The following figure shows the specified page range.</p>
        <figure class="- topic/fig fig fignone" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__FIG_DZJ_BQB_4NB" data-ofbid="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__FIG_DZJ_BQB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-107. <span id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__GUID-E986B4FB-1059-4AFB-AA5D-CEF043F69C07" class="fig--title">Page View - Page Range</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__IMAGE_PXP_DQB_4NB" src="GUID-8DECBC8A-36C5-49FE-8F8F-A7A4458E9A86-low.jpg" height="288" width="540" alt="???"/>
        </figure><p class="- topic/p p">The following figure shows the page status.</p>
        <figure class="- topic/fig fig fignone" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__FIG_QHR_GQB_4NB" data-ofbid="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__FIG_QHR_GQB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-108. <span id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__GUID-BCC31488-D592-4408-99B7-BD8365B40961" class="fig--title">View All Page Status</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01__IMAGE_FCL_HQB_4NB" src="GUID-793F5CD7-A616-4466-931A-832CF16C6892-low.jpg" height="763" width="454" alt="???"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__GUID-A75C59F8-F074-451F-B459-BFF166F99F96" xml:lang="en-US" lang="en-US" id="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053"><h4 class="- topic/title title topictitle4" id="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__GUID-A75C59F8-F074-451F-B459-BFF166F99F96" style="display:inline-block">13.3.3.2.1.3 Read Operation</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Read%20Operation">(Ask a Question)</a><div class="- topic/body body">
        <section class="- topic/section section" id="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_GT3_KQB_4NB" data-ofbid="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_GT3_KQB_4NB"><h5 class="- topic/title title sectiontitle">Client View</h5>
            
            <p class="- topic/p p">The Client View displays all the clients that are configured in the design. When a
                client is expanded, a table listing all pages is displayed.</p>
            <p class="- topic/p p">When a client is selected, the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device</span> button is
                enabled. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device </span>to read the content of the
                client. A client can have one or more pages. Refresh Client Details option is given
                to the user to refresh the table. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Refresh Client Details
                </span>to update the information in SmartDebug and refresh the table. This is
                helpful when a client configuration is changed using system services.</p>
        </section>
        <section class="- topic/section section" id="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_E4N_LQB_4NB" data-ofbid="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_E4N_LQB_4NB"><h5 class="- topic/title title sectiontitle">Page View</h5>
            
            <p class="- topic/p p">Entering valid parameters and clicking <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Check Page Status </span>
                displays a table of all pages with page status information. Pages in the table are
                read-only and cannot be selected. The page range included in Start Page and End Page
                is validated, and the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device </span> button is enabled.
                Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device </span>to read the content.</p>
        </section>
    </div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-7DDDADCC-DFE0-4CD2-BA9C-B7CA2D414A45" xml:lang="en-US" lang="en-US" id="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC"><h4 class="- topic/title title topictitle4" id="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-7DDDADCC-DFE0-4CD2-BA9C-B7CA2D414A45" style="display:inline-block">13.3.3.2.1.4 Runtime Operations</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Runtime%20Operations">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">After a design is programmed into the device, you can do the following:</p><ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-A1116287-FF67-46DA-9A73-9CB8DCCEB1EB" data-ofbid="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-A1116287-FF67-46DA-9A73-9CB8DCCEB1EB">Change the content of a page.</li>
            <li class="- topic/li li" id="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-ABEBE4D9-A488-4C37-B63C-EC9BB38A8BD6" data-ofbid="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-ABEBE4D9-A488-4C37-B63C-EC9BB38A8BD6">Authenticate a page.</li>
            <li class="- topic/li li" id="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-293729BE-F74C-4A22-A056-C1535C9F2FEE" data-ofbid="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-293729BE-F74C-4A22-A056-C1535C9F2FEE">Change the security key of each
                configured page.</li>
        </ul><p class="- topic/p p">The preceding operations are not possible if the page is used as ROM. You can refresh page status
            in SmartDebug:</p><ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-3046522B-3155-4BE7-B1CB-DE94BE0F60BF" data-ofbid="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-3046522B-3155-4BE7-B1CB-DE94BE0F60BF">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Refresh Client
                    Details </span>button in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Client View</span> tab to
                refresh the client view table and update it with the latest changes.</li>
            <li class="- topic/li li" id="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-DBAE01B7-5781-4548-9EF9-2D7FEF80EEE7" data-ofbid="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC__GUID-DBAE01B7-5781-4548-9EF9-2D7FEF80EEE7">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Check Page
                    Status </span>button in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Page View</span> tab to refresh
                the pages in the table. </li>
        </ul>
        <p class="- topic/p p">If the security key has been changed, SmartDebug prompts you to enter the USK manually.
            Enter the USK in the USK Status column (<span class="+ topic/ph ui-d/uicontrol ph uicontrol">Client View</span> tab and
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Page View</span> tab). By default, the USK entered in the
            configurator as the USK client is used to authenticate the page.</p></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-B9BE94D9-2D94-40DD-B3E9-BCD6B341A1AE__GUID-AC60AD1F-3972-4871-8A97-26F186E6289B" xml:lang="en-US" lang="en-US" id="GUID-B9BE94D9-2D94-40DD-B3E9-BCD6B341A1AE"><h4 class="- topic/title title topictitle4" id="GUID-B9BE94D9-2D94-40DD-B3E9-BCD6B341A1AE__GUID-AC60AD1F-3972-4871-8A97-26F186E6289B" style="display:inline-block">13.3.3.2.1.5 Demo Mode</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Demo%20Mode">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Debug sNVM is supported in Demo Mode. The Client View and Page View are supported. Data from device initialization and configurators is shown in the Client View and User Design View.</p></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-70B6CA75-7A09-46B8-9ED8-F057253D3ED6" xml:lang="en-US" lang="en-US" id="GUID-641B1450-6279-4525-83FF-4D7367B65230">
    <h3 class="- topic/title title topictitle3" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-70B6CA75-7A09-46B8-9ED8-F057253D3ED6" style="display:inline-block">13.3.3.2.2 Debug Transceiver</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20Transceiver">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">The Debug Transceiver feature in SmartDebug checks the lane functionality and health for
            different settings of the lane parameters.</p>
        <p class="- topic/p p">By default, lanes are configured in full duplex mode. Half duplex mode is also supported
            for each lane in the Quads. More information about half duplex mode lane configuration
            is provided in the following sections:</p>
        <ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-344E1A6F-4CCC-4888-9F28-0734A8AB9E67" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-344E1A6F-4CCC-4888-9F28-0734A8AB9E67"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC">Configuration Report</a></li>
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-318D45B6-3A5E-45CC-9FB2-04ADE073E040" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-318D45B6-3A5E-45CC-9FB2-04ADE073E040"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47">SmartBERT</a></li>
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-1860A8E2-F6B9-49BE-B123-DA90873D589B" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-1860A8E2-F6B9-49BE-B123-DA90873D589B"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA">Loopback Modes</a></li>
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-5C3E7F4B-DFC5-4813-BDD1-CB673F5FCB8A" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-5C3E7F4B-DFC5-4813-BDD1-CB673F5FCB8A"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6">Static Pattern Transmit</a></li>
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-7FBE42CD-7067-453C-A413-65A4F2E7FE0B" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-7FBE42CD-7067-453C-A413-65A4F2E7FE0B"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625">Eye Monitor</a></li>
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-8FC42087-2B37-4748-95BB-63CC0E499318" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-8FC42087-2B37-4748-95BB-63CC0E499318"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C">Register Access</a></li>
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-98717C95-D9E8-4D81-BBC9-9D5C49C9BA0C" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-98717C95-D9E8-4D81-BBC9-9D5C49C9BA0C"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69">Signal Integrity</a></li>
            <li class="- topic/li li" id="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-D1F740D6-E942-48D6-A05D-9858F8FBD7F3" data-ofbid="GUID-641B1450-6279-4525-83FF-4D7367B65230__GUID-D1F740D6-E942-48D6-A05D-9858F8FBD7F3"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678">Optimize Receiver</a></li>
        </ul>
        <p class="- topic/p p">To access the Debug Transceiver feature in SmartDebug, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug
                Transceiver</span> in the main SmartDebug window. This opens the Debug
            TRANSCEIVER dialog box.</p>
    </div>
<article class="- topic/topic topic nested3" aria-labelledby="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-C496594A-0DDE-4140-BB61-79098C46D317" xml:lang="en-US" lang="en-US" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC"><h4 class="- topic/title title topictitle4" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-C496594A-0DDE-4140-BB61-79098C46D317" style="display:inline-block">13.3.3.2.2.1 Configuration Report</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Configuration%20Report">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Configuration Report is the first tab in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug TRANSCEIVER</span> dialog box,
            and is shown by default when the dialog box opens. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configuration
                Report</span> shows the physical location, status/health, and data width for
            all lanes of all the quads enabled in the system controller.</p>
        <div class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Refresh </span>button to refresh the information.<div class="- topic/note note notype note_notype" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-5A342AEE-A332-423C-A38A-4D55D956D88B" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-5A342AEE-A332-423C-A38A-4D55D956D88B"><span class="note__title">Note:</span> The report refreshes automatically
                when you navigate from another tab.</div></div>
        <figure class="- topic/fig fig fignone" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__FIG_GN5_CTB_4NB" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__FIG_GN5_CTB_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-109. <span id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-CE17C179-D653-4F72-BF58-1BB658BF0799" class="fig--title">Debug TRANSCEIVER - Configuration
                Report</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__IMAGE_R1Q_DTB_4NB" src="GUID-AC106D62-CAD0-4F3D-AFCA-BF3635909C6D-low.jpg" height="378" width="625" alt="???"/>
        </figure>
        <p class="- topic/p p">Parameter information is shown in a tabular format, with lane numbers as rows and
            transceiver instance names as columns. The lane parameters are as follows:</p>
        <ul class="- topic/ul ul" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__UL_OVN_KTB_4NB" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__UL_OVN_KTB_4NB">
            <li class="- topic/li li" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-5AE3C587-353B-4581-BEF2-D8AD99BBABE6" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-5AE3C587-353B-4581-BEF2-D8AD99BBABE6"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Physical
                    Location</span>: Physical block and lane location in the system
                controller.</li>
            <li class="- topic/li li" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-27AC2ADD-56F4-4606-9E8E-EDECE3648EF4" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-27AC2ADD-56F4-4606-9E8E-EDECE3648EF4"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Tx PMA Ready</span>:
                Indicates if the Tx of the lane is powered up and ready for transactions. Rx-only
                lane in half duplex mode is shown as "NA".</li>
            <li class="- topic/li li" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-37BA2538-931A-4BE1-A8E1-84411663560D" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-37BA2538-931A-4BE1-A8E1-84411663560D"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Rx PMA Ready</span>:
                Indicates if the Rx of the lane is powered up and ready for transactions. Tx-only
                lane in half duplex mode is shown as "NA".</li>
            <li class="- topic/li li" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-48950133-7F01-4E27-9417-2CD4CE621576" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-48950133-7F01-4E27-9417-2CD4CE621576"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">TX PLL</span>:
                Indicates if the lane is locked onto TX PLL. Rx-only lane in half duplex mode is
                shown as "NA".</li>
            <li class="- topic/li li" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-A7DB8753-66EE-42E4-8956-A6FC3A6E7513" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-A7DB8753-66EE-42E4-8956-A6FC3A6E7513"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">RX PLL</span>:
                Indicates if the lane is locked onto RX PLL. Tx-only lane in half duplex mode is
                shown as "NA".</li>
            <li class="- topic/li li" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-5C75663B-66EA-4126-9E3E-A5C6760240C1" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-5C75663B-66EA-4126-9E3E-A5C6760240C1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">RX CDR PLL</span>:
                Indicates if the lane is locked onto the incoming data. Tx-only lane in half duplex
                mode is shown as "NA".</li>
        </ul>
        <div class="- topic/note note notype note_notype" id="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-198FAF91-E03E-44C7-99A9-FFC9CACF1DBE" data-ofbid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC__GUID-198FAF91-E03E-44C7-99A9-FFC9CACF1DBE"><span class="note__title">Note:</span> For the preceding parameters, green
            indicates true and red indicates false.</div></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-43DFEFEF-3811-42DF-9AB7-0698ED8E968F" xml:lang="en-US" lang="en-US" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E"><h4 class="- topic/title title topictitle4" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-43DFEFEF-3811-42DF-9AB7-0698ED8E968F" style="display:inline-block">13.3.3.2.2.2 Transceiver Hierarchy</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Transceiver%20Hierarchy">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Transceiver Hierarchy view is a lane hierarchy with all the lanes instantiated in the design
            shown with respect to top level instance.</p><div class="- topic/p p">Transceiver Hierarchy view appears on the following tabs: <ul class="- topic/ul ul" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__UL_O1T_G5B_4NB" data-ofbid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__UL_O1T_G5B_4NB">
                <li class="- topic/li li" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-B081956F-AA3D-4E57-B34C-5A3C8B8A9AEA" data-ofbid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-B081956F-AA3D-4E57-B34C-5A3C8B8A9AEA"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47">SmartBERT</a></li>
                <li class="- topic/li li" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-F9336DFA-D9B6-41BF-AF82-6298C24DC843" data-ofbid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-F9336DFA-D9B6-41BF-AF82-6298C24DC843"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA">Loopback Modes</a></li>
                <li class="- topic/li li" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-69E7D6F2-A2C3-49B4-B008-934924F3FC02" data-ofbid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-69E7D6F2-A2C3-49B4-B008-934924F3FC02"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6">Static Pattern Transmit</a></li>
                <li class="- topic/li li" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-62A79977-614B-4917-A4BE-2F6395B292C4" data-ofbid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-62A79977-614B-4917-A4BE-2F6395B292C4"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625">Eye Monitor</a></li>
            </ul></div><p class="- topic/p p">On the SmartBERT, Loopback Modes, and Static Pattern Transmit pages, check boxes allow multiple
            lanes to be selected for debug, as shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__FIG_GWD_D5B_4NB" data-ofbid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__FIG_GWD_D5B_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-110. <span id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-85C13084-7149-4480-AB25-C1CFE63670CB" class="fig--title">Transceiver Hierarchy Lane Selection Example - SmartBERT, Loopback Modes, Static
                Pattern Transmit Pages</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__IMAGE_BDM_D5B_4NB" src="GUID-C1F78785-59CB-480F-9D8B-0EC589D1A347-low.jpg" height="550" width="259" alt="???"/>
        </figure><p class="- topic/p p">On the Eye Monitor page, eye monitoring is done one lane at a time, as shown in the following
            figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__FIG_N4Q_25B_4NB" data-ofbid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__FIG_N4Q_25B_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-111. <span id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__GUID-0B7F712F-B252-4BD0-8AF8-2C63083B47F8" class="fig--title">Transceiver Hierarchy Lane Selection Example - Eye Monitor Page</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E__IMAGE_B3F_F5B_4NB" src="GUID-A6E2EF00-EDC2-4A93-B2F8-A7332E45426A-low.jpg" height="535" width="265" alt="???"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-C5205DE7-B4F2-4577-BDE9-FFDC378AD15D" xml:lang="en-US" lang="en-US" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47">
  <h4 class="- topic/title title topictitle4" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-C5205DE7-B4F2-4577-BDE9-FFDC378AD15D" style="display:inline-block">13.3.3.2.2.3 SmartBERT</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartBERT">(Ask a Question)</a>
  
  
  <div class="- topic/body body">
    <p class="- topic/p p">You can select lanes in the Transceiver Hierarchy and use debug options to run SmartBERT
      tests on the SmartBERT page of the Debug TRANSCEIVER dialog box.</p>
    <p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SmartBERT </span>tab in the Debug TRANSCEIVER dialog box to open
      the SmartBERT page.</p>
    <figure class="- topic/fig fig fignone" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-6BBC9BCF-FC3E-4F6B-AE94-0BD76D2E22ED" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-6BBC9BCF-FC3E-4F6B-AE94-0BD76D2E22ED"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-112. <span id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-9C92BEB5-BD22-4A7D-AC85-177E361FD29C" class="fig--title">Debug TRANSCEIVER - SmartBERT </span></span></figcaption>
      
      <img class="- topic/image image" height="244" src="GUID-67B7CEA5-519F-45E4-8583-2D6710AD3105-low.jpg" width="544" alt="???"/>
    </figure>
    <p class="- topic/p p">The following input options and outputs are represented as columns:</p>
    <ul class="- topic/ul ul">
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-C193F668-C3BB-4E35-80D6-5FC02D2E2CE5" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-C193F668-C3BB-4E35-80D6-5FC02D2E2CE5"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Pattern</span>: Input
        option. Select a PRBS pattern type from the drop-down list: PRBS7, PRBS9, PRBS15, PRBS23, or
        PRBS31. The default is PRBS7.</li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-2927D295-0637-4EB6-9EE2-0CD9E0B45C75" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-2927D295-0637-4EB6-9EE2-0CD9E0B45C75"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">EQ-NearEnd</span>: Input
        option. When checked, enables EQ-NearEnd loopback from Lane Tx to Lane Rx. Disabled for half
        duplex mode.</li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-4DCC2942-087E-46F0-9331-AE4FBE027E70" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-4DCC2942-087E-46F0-9331-AE4FBE027E70"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">TX PLL</span>: Indicates
        whether a lane is locked onto TX PLL when the SmartBERT test is in progress. Rx Only lane in
        half duplex mode is shown as "NA".<ul class="- topic/ul ul">
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-52D55130-3E4E-4D27-9FA9-510AB06628E4" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-52D55130-3E4E-4D27-9FA9-510AB06628E4">Gray indicates test is not in
            progress.</li>
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-E818AC59-3542-40E0-81BB-DE30BBD314D7" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-E818AC59-3542-40E0-81BB-DE30BBD314D7">Green indicates lane is locked onto TX
            PLL.</li>
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-257B4373-A191-49DA-822C-A47EC65E0409" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-257B4373-A191-49DA-822C-A47EC65E0409">Red indicates lane is not locked onto
            TX PLL.</li>
        </ul></li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-DF10D27F-5A21-4A45-8451-969C5C66432B" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-DF10D27F-5A21-4A45-8451-969C5C66432B"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">RX PLL</span>: Indicates if
        lane is locked onto RX PLL when the SmartBERT test is in progress. Tx Only lane in half
        duplex mode is shown as "NA".<ul class="- topic/ul ul">
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-DF4E4B13-025C-4C45-BA98-2F3FA2250DD4" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-DF4E4B13-025C-4C45-BA98-2F3FA2250DD4">Gray: Indicates test is not in
            progress</li>
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-5FE109C4-6ED7-4A8D-83E2-88D00842B4A1" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-5FE109C4-6ED7-4A8D-83E2-88D00842B4A1">Green: Indicates lane is locked onto TX
            PLL</li>
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-0C2C775A-1923-4212-A805-30024B652315" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-0C2C775A-1923-4212-A805-30024B652315">Red: Indicates lane is not locked onto
            TX PLL</li>
        </ul></li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-9D22C4A2-A579-4861-A790-A35BF3C62D26" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-9D22C4A2-A579-4861-A790-A35BF3C62D26"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Lock to Data</span>:
        Indicates if lane is locked onto incoming data / RX CDR PLL when the SmartBERT test is in
        progress. Tx Only lane in half duplex mode is shown as "NA".<ul class="- topic/ul ul">
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-0E146668-4F6B-4898-9CF7-29249CE1F17F" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-0E146668-4F6B-4898-9CF7-29249CE1F17F">Gray: Indicates test is not in
            progress</li>
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-68C2B986-7BC2-4A4F-B691-A81326E67F69" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-68C2B986-7BC2-4A4F-B691-A81326E67F69">Green: Indicates lane is locked onto TX
            PLL</li>
          <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-5BE5BAF0-9573-4BC8-BD58-16CCCBCCB1B9" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-5BE5BAF0-9573-4BC8-BD58-16CCCBCCB1B9">Red: Indicates lane is not locked onto
            TX PLL</li>
        </ul></li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-7FCBD3FD-770E-46B6-8811-42D2A6A60093" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-7FCBD3FD-770E-46B6-8811-42D2A6A60093"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Cumulative Error
          Count</span>: Displays the error count when the SmartBERT test is in progress.</li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-75FFBD2D-30E0-426A-9EA1-FC4080C1B533" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-75FFBD2D-30E0-426A-9EA1-FC4080C1B533"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Data Rate</span>: Data
        rates are shown according to the configured data rates for all duplex modes except for
        Independent TxRx, where both Tx data rate and Rx data rate are shown. See the preceding
        figure.</li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-99B3F168-5DDF-478A-B922-FCB0117C7538" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-99B3F168-5DDF-478A-B922-FCB0117C7538"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">BER</span>: Calculates the
        Bit Error Rate (BER) from the cumulative error count and data rate and displays it in the
        column.</li>
      <li class="- topic/li li" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-D92F06EE-51A2-4BC8-8F54-E7678343EF09" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-D92F06EE-51A2-4BC8-8F54-E7678343EF09"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Error Counter Reset</span>:
        Resets the error counter and BER of the lane. A reset can be done at any time.</li>
    </ul>
    <p class="- topic/p p">All output parameters are updated approximately once per second, with their values retrieved
      from the device. To add lanes, in the Transceiver Hierarchy, check the boxes next to the lanes
      to be added. To remove lanes, uncheck the boxes next to the lanes to be removed.</p>
    <p class="- topic/p p">Select the desired options and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start </span>to start the Smart BERT
      test on all selected lanes. A popup message appears if a test cannot be started on one lane,
      multiple lanes, or all lanes. Tests will start normally on all unaffected lanes.</p>
    <p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Phy Reset </span>button to do a Phy reset on all checked lanes in
      the Transceiver Hierarchy. This button is disabled when a PRBS test is in progress.</p>
    <div class="- topic/p p">Edit the signal integrity option of any lane by selecting the lane in the PRBS tree and
      modifying the option in the Signal Integrity group box.<div class="- topic/note note notype note_notype" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-CDB5AF0F-5265-4D17-AD42-8D1CF09D14B1" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-CDB5AF0F-5265-4D17-AD42-8D1CF09D14B1"><span class="note__title">Note:</span> You can navigate to other tabs when a
        SmartBERT test is in progress, but you cannot perform any debug activity except to use Plot
        Eye for any lane on the Eye Monitor page.</div></div>
    <div class="- topic/note note notype note_notype" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-3F069FBD-F99B-4690-A950-F4187D038B4E" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-3F069FBD-F99B-4690-A950-F4187D038B4E"><span class="note__title">Note:</span> You cannot close the SmartBERT window when
      a test is in progress. Attempting to do so will result in the following message:</div>
    <figure class="- topic/fig fig fignone" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-8CE270CA-9E2C-468C-B639-23EBF25AC45E" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-8CE270CA-9E2C-468C-B639-23EBF25AC45E">
      <img class="- topic/image image" height="148" src="GUID-75688552-6256-435F-B26E-34C1CC85BA1B-low.jpg" width="368" alt="???"/>
    </figure>
    <div class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop </span>button to stop the SmartBERT test on all lanes
        simultaneously.<div class="- topic/note note notype note_notype" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-71039760-D676-470E-8DDB-A447A43E62A3" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-71039760-D676-470E-8DDB-A447A43E62A3"><span class="note__title">Note:</span> SmartBERT tests are
        disabled for PCIe® lanes.</div></div>
    <figure class="- topic/fig fig fignone" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-6E85B9BA-FA5E-4464-B073-9323124AB7D6" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-6E85B9BA-FA5E-4464-B073-9323124AB7D6"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-113. <span id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-34CC124A-50C1-4FC1-A017-12E79EEF154C" class="fig--title">PCIe Lanes with SmartBERT Tests
        Disabled</span></span></figcaption>
      
      <img class="- topic/image image" height="282" src="GUID-F00687BF-2B6F-43FB-802B-EE7145FAA728-low.jpg" width="573" alt="???"/>
    </figure>
    <p class="- topic/p p">PCIe lanes x1 configuration exposes unused lanes that are disabled on all the tabs in the
      Debug TRANSCEIVER window.</p>
    
    <figure class="- topic/fig fig fignone" id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-BEB07265-A8B3-421A-9F84-B06AB4E0F485" data-ofbid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-BEB07265-A8B3-421A-9F84-B06AB4E0F485"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-114. <span id="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47__GUID-4CC03A05-0097-496B-9F65-5E9586736E10" class="fig--title">Configuration Report Showing Unused PCIe
        Lane</span></span></figcaption>
      
      <img class="- topic/image image" height="293" src="GUID-02F9835C-53B9-419F-8F7D-6FECF0147150-low.jpg" width="588" alt="???"/>
    </figure>
  </div>
<article class="- topic/topic topic nested4" aria-labelledby="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__GUID-238F5F29-A57B-4105-B37B-BFD3B7A488C0" xml:lang="en-US" lang="en-US" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638"><h5 class="- topic/title title topictitle5" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__GUID-238F5F29-A57B-4105-B37B-BFD3B7A488C0" style="display:inline-block">13.3.3.2.2.3.1 SmartBERT IP</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartBERT%20IP">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The CoreSmartBERT core provides a broad-based evaluation and demonstration platform for PolarFire
            transceivers (PF_XCVR). Parameterizable to use different transceivers and clocking
            topologies, the SmartBERT core can also be customized to use different line rates and
            reference clock rates. Data pattern generators and checkers are included for each
            PF_XCVR, giving several different Pseudo-random binary sequences PRBS
                (2<strong class="+ topic/ph hi-d/b ph b">7</strong>,2<strong class="+ topic/ph hi-d/b ph b">23</strong>, 2<strong class="+ topic/ph hi-d/b ph b">15 </strong>, and 2<strong class="+ topic/ph hi-d/b ph b">31</strong>).</p><p class="- topic/p p">Each SmartBERT IP can have four lanes configured. Each Lane can have the pattern type PRBS7, PRBS9, PRBS23, or PRBS31 configured.</p><p class="- topic/p p">SmartDebug identifies the lanes that are used by the SmartBERT IP and distinguishes them by
            adding "_IP" to the SmartBERT IP instance name in the Transceiver Hierarchy. </p><p class="- topic/p p">You can expand a SmartBERT IP instance to see all the lanes. Check the check box next to a lane
            to add the lane to the SmartBERT IP page and include the lane in a PRBS test. If the box
            is unchecked, it will not be added as shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__FIG_BQ2_MXH_4NB" data-ofbid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__FIG_BQ2_MXH_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-115. <span id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__GUID-BC10C14A-9B3F-4994-97C2-BB4E9D5A9CE3" class="fig--title">SmartBERT IP - View all Lanes</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__IMAGE_FM5_MXH_4NB" src="GUID-A2EBB088-6BDF-4151-9F6E-1C96BFFF6B15-low.jpg" height="241" width="540" alt="???"/>
        </figure><p class="- topic/p p">You can select patterns for the added lane(s) from a drop-down list as shown in the following
            figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__FIG_PW2_4XH_4NB" data-ofbid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__FIG_PW2_4XH_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-116. <span id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__GUID-2D8A25C5-C7E7-4520-A9C1-788D3B47F9CC" class="fig--title">SmartBERT IP - Select a Pattern</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__IMAGE_Y1L_4XH_4NB" src="GUID-ABFD868B-6A67-4D1F-BE85-9066FC6B09B9-low.jpg" height="214" width="538" alt="???"/>
        </figure><p class="- topic/p p">After the lane(s) have been added and the patterns(s) selected, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start
            </span>to enable the transmitter and receiver for the added lanes and patterns.</p>
        <section class="- topic/section section" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_XRW_PXH_4NB" data-ofbid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_XRW_PXH_4NB"><h6 class="- topic/title title sectiontitle">Error Injection</h6>
            
            <p class="- topic/p p">When SmartBERT IP lanes are added, you will see the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Error
                    Injection</span> column and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Error Inject</span> button.
                Errors can be injected by clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Error Inject </span>button
                when a PRBS test is running. This feature tests whether the error is identified by
                the pattern checker.</p>
            <div class="- topic/note note notype note_notype" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__GUID-3B8C3205-737A-48D3-A665-1A5D57D082E9" data-ofbid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__GUID-3B8C3205-737A-48D3-A665-1A5D57D082E9"><span class="note__title">Note:</span> This column does not appear for non-SmartBERT IP lanes, or if a non-configured
                PRBS pattern has been selected.</div>
        </section>
        <section class="- topic/section section" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_LZM_SXH_4NB" data-ofbid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_LZM_SXH_4NB"><h6 class="- topic/title title sectiontitle">Error Count</h6>
            
            <p class="- topic/p p">Error Count is shown when a lane is added and a PRBS pattern is run. The error count
                can be cleared by clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset </span>button under the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Error Counter</span> column.</p>
            <p class="- topic/p p">The following figure shows the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset</span> and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Inject
                    Error</span> buttons.</p>
            <figure class="- topic/fig fig fignone" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__FIG_RLJ_5XH_4NB" data-ofbid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__FIG_RLJ_5XH_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-117. <span id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__GUID-E168C290-4628-4BBC-8C06-44A9490AF734" class="fig--title">SmartBERT IP - Reset and Inject Error</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__IMAGE_DRR_TXH_4NB" src="GUID-8B09F351-E567-495E-B844-275892BC7B5B-low.jpg" height="216" width="526" alt="???"/>
            </figure>
        </section></div></article></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-2269B0D2-F562-4F49-911A-7CE395302293" xml:lang="en-US" lang="en-US" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA">
    <h4 class="- topic/title title topictitle4" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-2269B0D2-F562-4F49-911A-7CE395302293" style="display:inline-block">13.3.3.2.2.4 Loopback Modes</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Loopback%20Modes">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">The Loopback Modes page in the Debug TRANSCEIVER dialog box allows you to select lanes
            from the Transceiver Hierarchy and use Loopback Mode debug options.</p>
        <p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Loopback Modes</span> tab in the Debug TRANSCEIVER dialog
            box.</p>
        <figure class="- topic/fig fig fignone" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__FIG_FCL_YXH_4NB" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__FIG_FCL_YXH_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-118. <span id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-5E0799A5-C77B-4EED-9DEA-710366A5CAAC" class="fig--title">Debug TRANSCEIVER - Loopback
                Modes</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__IMAGE_LNZ_YXH_4NB" src="GUID-EB1703E4-5B54-4F14-AFF0-B2B67095D800-low.png" height="309" width="541" alt="???"/>
        </figure>
        <p class="- topic/p p">You can select the desired loopback type (EQ-NEAREND, EQ-FAREND, CDRFAREND, or No
            Loopback) for each lane.</p>
        <div class="- topic/note note notype note_notype" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-BB4768A0-32D6-40D2-A2F5-EAB378C0B646" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-BB4768A0-32D6-40D2-A2F5-EAB378C0B646"><span class="note__title">Note:</span> These loopback types (EQ-NEAREND,
            EQ-FAREND, CDRFAREND, No Loopback) are enabled only for full duplex modes and are
            disabled for the three half duplex modes. See the preceding figure.</div>
        <ul class="- topic/ul ul" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__UL_C2W_KYH_4NB" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__UL_C2W_KYH_4NB">
            <li class="- topic/li li" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-3DDC83F5-C092-4031-8D18-AA65FB47F7DD" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-3DDC83F5-C092-4031-8D18-AA65FB47F7DD"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">EQ-NEAR END</span>:
                Set EQ-Near End loopback from Lane Tx to Lane Rx. This loopback mode is supported up
                to 10.3125 Gbps.</li>
            <li class="- topic/li li" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-11B6DCB1-CED5-422E-B981-DAE668935EBA" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-11B6DCB1-CED5-422E-B981-DAE668935EBA"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">EQ-FAR END</span>:
                Set EQ-Far End loopback from Lane Tx to Lane Rx.</li>
            <li class="- topic/li li" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-527B2690-F216-4F92-82D8-1D805C2213B9" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-527B2690-F216-4F92-82D8-1D805C2213B9"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">CDR FAR END</span>:
                Set CDR Far End loopback from Lane Rx to Lane Tx.</li>
            <li class="- topic/li li" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-015F602F-480C-4CF5-8193-DC713D466A8C" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-015F602F-480C-4CF5-8193-DC713D466A8C"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">No Loopback</span>:
                Set this option to have no loopback between Lane Tx and Lane Rx. (For external
                loopback using PCB backplane or High Speed Loopback cables.)</li>
        </ul>
        <p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Apply</span> to enable the selected loopback mode on the
            lane(s).</p>
        <div class="- topic/note note notype note_notype" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-EFFF33C9-8018-4B2F-B551-9336B03ED953" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__GUID-EFFF33C9-8018-4B2F-B551-9336B03ED953"><span class="note__title">Note:</span> If you proceed to another tab without
            applying your changes to loopback modes, the following popup message appears:<figure class="- topic/fig fig fignone" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__FIG_PXS_3YH_4NB" data-ofbid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__FIG_PXS_3YH_4NB">
                <img class="- topic/image image" id="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA__IMAGE_QKZ_3YH_4NB" src="GUID-795AAD69-615B-41F2-9EBF-E14BC3F76123-low.jpg" height="162" width="353" alt="???"/>
            </figure></div>
        <p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Yes </span>to ignore the changed selections and move to another
            selected page. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">No </span>to remain on the current page.</p>
    </div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-2D045B8D-7583-4FDA-BE1E-A7E99FDD8EB2" xml:lang="en-US" lang="en-US" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6">
    <h4 class="- topic/title title topictitle4" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-2D045B8D-7583-4FDA-BE1E-A7E99FDD8EB2" style="display:inline-block">13.3.3.2.2.5 Static Pattern Transmit</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Static%20Pattern%20Transmit">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">In the Static Pattern Transmit page of the Debug TRANSCEIVER dialog box, you can select
            lanes from the Transceiver Hierarchy and use Static Pattern Transmit debug options.</p>
        <p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Static Pattern Transmit</span> tab in the Debug TRANSCEIVER
            dialog box to open the Static Pattern Transmit page.</p>
        <figure class="- topic/fig fig fignone" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__FIG_ZZP_4YH_4NB" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__FIG_ZZP_4YH_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-119. <span id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-9B00A65A-1E95-4C23-828F-86024337ABE8" class="fig--title">Debug TRANSCEIVER – Static Pattern
                Transmit</span></span></figcaption>
            
            
            <img class="- topic/image image" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__IMAGE_F3K_PYH_4NB" src="GUID-5C94AE49-770E-47BE-9F44-AB6784DDE598-low.jpg" height="308" width="539" alt="???"/>
        </figure>
        <p class="- topic/p p">When a lane is added from the Transceiver Hierarchy, the following debugging options can
            be selected:</p>
        <ul class="- topic/ul ul" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_WRP_TYH_4NB" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_WRP_TYH_4NB">
            <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-41A61EBA-C4FB-4FC1-8670-5DD1EB839E5B" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-41A61EBA-C4FB-4FC1-8670-5DD1EB839E5B"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Pattern</span>:
                Pattern selection is available/enabled for all modes except Rx Only, because it is
                applicable only for Tx. (and Tx is present in Full Duplex, Tx Only, and Independent
                    TxRx)<ul class="- topic/ul ul" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_HCH_5YH_4NB" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_HCH_5YH_4NB">
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-CB0E2201-986C-4AC0-BC7F-1B517E33A6A8" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-CB0E2201-986C-4AC0-BC7F-1B517E33A6A8">Fixed Pattern is a
                        10101010... pattern. Length is equal to the data width of the Tx Lane.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-6B14543B-08FF-44EA-AB8B-99DFE65C48EC" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-6B14543B-08FF-44EA-AB8B-99DFE65C48EC">Max Run Length Pattern is a
                        1111000... pattern. Length is equal to the data width of the Tx Lane, with
                        half 1s and half 0s.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-BB3D4227-5954-41E3-9EC9-4AB9209696C7" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-BB3D4227-5954-41E3-9EC9-4AB9209696C7">User Pattern is a user
                        defined pattern in the value column. Length is equal to the data width.</li>
                </ul></li>
            <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-C030B04E-884B-4C7D-9D12-48FB3FA57F69" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-C030B04E-884B-4C7D-9D12-48FB3FA57F69"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Value</span>: Editor
                available only with the User Pattern type. For other pattern type selections, it is
                    disabled.<ul class="- topic/ul ul" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_CFR_5YH_4NB" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_CFR_5YH_4NB">
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-5256BD30-5656-44F1-8679-6443739F981F" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-5256BD30-5656-44F1-8679-6443739F981F">Takes the input pattern to
                        transmit from the Lane Tx of selected lanes.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-FED05E52-8AD4-4484-83E7-4598B491B714" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-FED05E52-8AD4-4484-83E7-4598B491B714">Pattern type should be Hex
                        numbers, and not larger than the data width selected.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-27195A0F-39B5-45B5-9267-CC9EFEFCF28F" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-27195A0F-39B5-45B5-9267-CC9EFEFCF28F">Internal validators
                        dynamically check the pattern and indicate when an incorrect pattern is
                        given as input.</li>
                </ul></li>
            <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-16B56C07-C471-4389-8F3C-7871327F1498" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-16B56C07-C471-4389-8F3C-7871327F1498"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Mode</span>:
                Currently, HEX mode is supported for pattern type.</li>
            <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-2999021E-456F-4962-A389-4DE2BD015B66" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-2999021E-456F-4962-A389-4DE2BD015B66"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">TX PLL</span>:
                Indicates Lane lock onto TX PLL when Static Pattern Transmit is in progress.<ul class="- topic/ul ul" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_DPZ_5YH_4NB" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_DPZ_5YH_4NB">
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-7EFD9CDF-7746-49A3-B7C6-38B78979C9C8" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-7EFD9CDF-7746-49A3-B7C6-38B78979C9C8"><em class="+ topic/ph hi-d/i ph i">Gray</em>: Test is not in
                        progress.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-00F7F9AF-3767-4EC7-9443-17C4F1CE9D39" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-00F7F9AF-3767-4EC7-9443-17C4F1CE9D39"><em class="+ topic/ph hi-d/i ph i">Green</em>: Lane is locked
                        onto TXPLL.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-B31BB2D9-C8E5-4C5A-8EEF-864D929455A5" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-B31BB2D9-C8E5-4C5A-8EEF-864D929455A5"><em class="+ topic/ph hi-d/i ph i">Red</em>: Lane is not
                        locked onto TXPLL.</li>
                </ul></li>
            <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-1A83D3D9-5B15-49F6-91C6-727AF56D2FE0" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-1A83D3D9-5B15-49F6-91C6-727AF56D2FE0"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">RX PLL </span>:
                Indicates Lane lock onto RX PLL when Static Pattern Transmit is in progress.<ul class="- topic/ul ul" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_JLJ_VYH_4NB" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__UL_JLJ_VYH_4NB">
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-572E8D17-D395-489D-88EB-3B36C0910644" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-572E8D17-D395-489D-88EB-3B36C0910644"><em class="+ topic/ph hi-d/i ph i">Gray</em>: Test is not in
                        progress.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-C2BFFC8C-BAD0-4DA2-B541-E1EB8812AC6A" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-C2BFFC8C-BAD0-4DA2-B541-E1EB8812AC6A"><em class="+ topic/ph hi-d/i ph i">Green</em>: Lane is locked
                        onto RXPLL.</li>
                    <li class="- topic/li li" id="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-8606F199-C0D1-467E-B736-E9C4C5C1B4E3" data-ofbid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6__GUID-8606F199-C0D1-467E-B736-E9C4C5C1B4E3"><em class="+ topic/ph hi-d/i ph i">Red</em>: Lane is not
                        locked onto RXPLL.</li>
                </ul></li>
        </ul>
        <p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start </span>to start the Static Pattern Transmit on selected
            lanes. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop </span>to stop the Static Pattern Transmit test on
            selected lanes.</p>
    </div>
</article><article class="- topic/topic task/task topic task nested3" aria-labelledby="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-9E548B42-46D4-428E-A440-6B5C1C8BA859" xml:lang="en-US" lang="en-US" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625">
    <h4 class="- topic/title title topictitle4" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-9E548B42-46D4-428E-A440-6B5C1C8BA859" style="display:inline-block">13.3.3.2.2.6 Eye Monitor</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Eye%20Monitor">(Ask a Question)</a>
    
    
    <div class="- topic/body task/taskbody body taskbody">
        <section class="- topic/section task/context section context" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__CONTEXT_LCV_CZH_4NB" data-ofbid="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__CONTEXT_LCV_CZH_4NB">
            <p class="- topic/p p">You can determine signal integrity with the Eye Monitor feature. It allows you to
                create an eye diagram to measure signal quality. Eye Monitoring estimates the
                horizontal eye-opening at the receiver serial data sampling point and helps you
                select an optimum data sampling point at the receiver.</p>
            <p class="- topic/p p">To use the Eye Monitor feature, perform the following:</p>
        </section>
        <ol class="- topic/ol task/steps ol steps" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-55776D73-F55D-466E-BCD7-5145CE9D7435" data-ofbid="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-55776D73-F55D-466E-BCD7-5145CE9D7435">
            <li class="- topic/li task/step li step" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-967F819B-A025-4993-AA42-7D454702DC40" data-ofbid="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-967F819B-A025-4993-AA42-7D454702DC40">
                <span class="- topic/ph task/cmd ph cmd" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-A20D064E-3870-4245-8500-24DF3831AFA7">Start SmartDebug from
                    Libero.</span>
            </li>
            <li class="- topic/li task/step li step" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-F3210BAC-F7B3-476A-AF1B-A0693E55E644" data-ofbid="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-F3210BAC-F7B3-476A-AF1B-A0693E55E644">
                <span class="- topic/ph task/cmd ph cmd" id="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625__GUID-39F36E27-852A-43EB-9A11-3D8C7DE90482">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Eye
                        Monitor</span> tab in the Debug TRANSCEIVER dialog box.</span>
            </li>
        </ol>
    </div>
<article class="- topic/topic topic nested4" aria-labelledby="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__GUID-8CFBE3DE-5BF8-44A2-8FE4-1EDAA11768AF" xml:lang="en-US" lang="en-US" id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F"><h5 class="- topic/title title topictitle5" id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__GUID-8CFBE3DE-5BF8-44A2-8FE4-1EDAA11768AF" style="display:inline-block">13.3.3.2.2.6.1 Select Eye Output</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Select%20Eye%20Output">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Select Eye Output drop-down is enabled when you browse an Eye Plot log file and load it in
            the Eye Monitor page. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Browse File </span>to load the Eye Plot
            output files.</p><p class="- topic/p p">The drop-down list includes all eye outputs logged in the file, as shown in the following figure.
            If the loaded Design Initiated Eye Plot log file does not contain any eye output, it is
            disabled.</p>
        <figure class="- topic/fig fig fignone" id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__FIG_JGL_GZH_4NB" data-ofbid="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__FIG_JGL_GZH_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-120. <span id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__GUID-1E3C993D-E3C9-4F7C-A95E-02B0E6361D32" class="fig--title">Eye Monitor Page (Select Eye
                Output drop-down shown)</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__IMAGE_DNB_HZH_4NB" src="GUID-A7613BAD-0908-433B-BA71-F75E4B17FE50-low.jpg" height="336" width="537" alt="???"/>
        </figure><p class="- topic/p p">After selecting Eye output from the Select Eye Output drop-down, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Plot Eye
            </span>to start eye monitoring for the lane. The Eye diagram appears, as shown in
            the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__FIG_I2M_MZH_4NB" data-ofbid="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__FIG_I2M_MZH_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-121. <span id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__GUID-B6A63F04-375E-4100-953F-B2D414187CE1" class="fig--title">Eye Monitor Example</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__IMAGE_UH3_NZH_4NB" src="GUID-DD6C85FD-4C45-470B-A7D8-43EBEA7E5552-low.jpg" height="337" width="542" alt="???"/>
        </figure><div class="- topic/note note notype note_notype" id="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__GUID-F026EAB3-AC8D-4A54-B26E-C58D913F7019" data-ofbid="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F__GUID-F026EAB3-AC8D-4A54-B26E-C58D913F7019"><span class="note__title">Note:</span> The TagName for the selected eye output is
            shown in the preceding eye diagram. Ensure data transmission on Lane Rx for successful
            monitoring.</div></div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-5534574E-D427-4427-9872-609B7E73B1B6__GUID-3D319A5E-D571-407C-B7F8-345AC97A2D90" xml:lang="en-US" lang="en-US" id="GUID-5534574E-D427-4427-9872-609B7E73B1B6">
            <h5 class="- topic/title title topictitle5" id="GUID-5534574E-D427-4427-9872-609B7E73B1B6__GUID-3D319A5E-D571-407C-B7F8-345AC97A2D90" style="display:inline-block">13.3.3.2.2.6.2 Eye Scan Mode</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Eye%20Scan%20Mode">(Ask a Question)</a>
            <div class="- topic/body body">
                        <p class="- topic/p p">Eye Monitor can be run in one of two modes: <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978">Normal mode</a> or <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-91797740-B4AA-4402-B2EA-F4273FD95309">Infinite Persistent mode</a>.
                                    Choose the desired mode in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Eye Scan
                                                Mode</span> drop-down.</p>
            </div>
<article class="- topic/topic topic nested5" aria-labelledby="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__GUID-3C8A6259-02FA-4971-AC46-562ED060A9EC" xml:lang="en-US" lang="en-US" id="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978"><h6 class="- topic/title title topictitle6" id="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__GUID-3C8A6259-02FA-4971-AC46-562ED060A9EC" style="display:inline-block">13.3.3.2.2.6.2.1 Normal Mode</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Normal%20Mode">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/note note notype note_notype" id="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__GUID-A16CB9FA-7E79-48A4-9D08-0978CC8225BA" data-ofbid="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__GUID-A16CB9FA-7E79-48A4-9D08-0978CC8225BA"><span class="note__title">Note:</span> This feature is not available for the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Tx Only</span> mode. In this mode, all
            the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Eye Monitor</span> buttons and the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Optimize
                Receiver</span> button are disabled (grayed out).</div><p class="- topic/p p">In the Normal mode, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Plot Eye</span> performs single eye scanning and displays the
            Eye diagram as shown in the following example figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__FIG_VSW_DQJ_4NB" data-ofbid="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__FIG_VSW_DQJ_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-122. <span id="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__GUID-F3ABDDCD-8C96-4FB3-8624-630824AC9B3F" class="fig--title">Eye Scan Mode - Normal</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978__IMAGE_NDZ_5PF_1RB" src="GUID-A7AC2ACA-1D75-4FFC-82DF-93A921C04F04-low.png"/>
        </figure></div></article><article class="- topic/topic topic nested5" aria-labelledby="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__GUID-B2EB19F0-0D8E-4810-9F9B-368A73625E0D" xml:lang="en-US" lang="en-US" id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309"><h6 class="- topic/title title topictitle6" id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__GUID-B2EB19F0-0D8E-4810-9F9B-368A73625E0D" style="display:inline-block">13.3.3.2.2.6.2.2 Infinite Persistent Mode</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Infinite%20Persistent%20Mode">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/note note notype note_notype" id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__GUID-87E87E52-EBA1-4382-B33B-7CE9F7E07354" data-ofbid="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__GUID-87E87E52-EBA1-4382-B33B-7CE9F7E07354"><span class="note__title">Note:</span> This feature is not available for Tx Only mode.</div><p class="- topic/p p">When the Infinite Persistent mode is selected, the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Plot Eye</span> button changes
            to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start Plot Eye</span>. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start Plot Eye </span>to
            start Infinite Persistent eye monitoring as shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__FIG_UDJ_SQJ_4NB" data-ofbid="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__FIG_UDJ_SQJ_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-123. <span id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__GUID-7384BB9C-2F2E-433E-B331-64B03D10B2F2" class="fig--title">Infinite Persistent Mode - Start Plot Eye</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__IMAGE_ADS_SQJ_4NB" src="GUID-120289AF-D0F3-4A7F-AD0B-851ECE8BDD5D-low.jpg" height="290" width="536" alt="???"/>
        </figure><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start Plot Eye </span>button changes to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop Plot Eye
            </span>and the infinite scanning and cumulation process begins. In every iteration,
            the eye is cumulated with all previous eyes to make a single “cumulative eye”. This
            cumulative eye appears with a color scheme in the GUI, as shown in the following figure.
            The completed iteration number, and the cumulative BER is updated and appears after
            every iteration, along with the cumulative eye. To stop cumulative eye monitoring, click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop Plot Eye</span>. The process halts after the current iteration
            completes.</p>
        <figure class="- topic/fig fig fignone" id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__FIG_CHN_YQJ_4NB" data-ofbid="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__FIG_CHN_YQJ_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-124. <span id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__GUID-7F55B2B8-92C3-49BE-B70C-F4FCB35DF350" class="fig--title">Infinite Persistent Mode - Stop
                Plot Eye</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-91797740-B4AA-4402-B2EA-F4273FD95309__IMAGE_P3J_TQF_1RB" src="GUID-D2C9F9CD-6A6F-48BB-8F37-685F2439706F-low.png"/>
        </figure></div></article><article class="- topic/topic topic nested5" aria-labelledby="GUID-5B89A305-706F-4589-869F-09DEFB38FFB2__GUID-EC128635-BE94-4ADD-BA71-9321311905BE" xml:lang="en-US" lang="en-US" id="GUID-5B89A305-706F-4589-869F-09DEFB38FFB2"><h6 class="- topic/title title topictitle6" id="GUID-5B89A305-706F-4589-869F-09DEFB38FFB2__GUID-EC128635-BE94-4ADD-BA71-9321311905BE" style="display:inline-block">13.3.3.2.2.6.2.3 Clear</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Clear">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Clear </span>button is enabled for Infinite Persistent eye scan mode and is
                  disabled for Normal eye scan mode. At any time during Infinite Persistent eye
                  monitoring, clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Clear </span>button clears the cumulative
                  eye computation and then starts a new cumulative eye computation. <div class="- topic/note note notype note_notype" id="GUID-5B89A305-706F-4589-869F-09DEFB38FFB2__GUID-64CDD49F-1C74-4DE7-B9E1-05563793B38F" data-ofbid="GUID-5B89A305-706F-4589-869F-09DEFB38FFB2__GUID-64CDD49F-1C74-4DE7-B9E1-05563793B38F"><span class="note__title">Note:</span> The
                        Current Iteration count does not reset. Only the cumulative eye is
                        cleared.</div></div></div></article><article class="- topic/topic topic nested5" aria-labelledby="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-EEC0FF25-8591-4547-835C-EB248455833D" xml:lang="en-US" lang="en-US" id="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0"><h6 class="- topic/title title topictitle6" id="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-EEC0FF25-8591-4547-835C-EB248455833D" style="display:inline-block">13.3.3.2.2.6.2.4 Additional Eye Output Text Files</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Additional%20Eye%20Output%20Text%20Files">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Data files are generated in Normal mode and Infinite Persistent mode. These files contain the eye
            data errors in the matrix format. The name of the file is
                <span class="+ topic/ph sw-d/filepath ph filepath">Plot_Eye*.txt</span>, where <span class="+ topic/ph sw-d/filepath ph filepath">*</span> stands for
            numbering starting from 1. </p>
        <p class="- topic/p p">The files are generated in the <span class="+ topic/ph sw-d/filepath ph filepath">designer</span> folder of the Libero project
            for integrated SmartDebug from Libero and in the <span class="+ topic/ph sw-d/filepath ph filepath">standalone</span> project
            folder for the standalone SmartDebug. </p>
        <ul class="- topic/ul ul" id="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__UL_GFX_4RJ_4NB" data-ofbid="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__UL_GFX_4RJ_4NB">
            <li class="- topic/li li" id="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-8C44170F-9586-4122-8414-F6540F2971F7" data-ofbid="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-8C44170F-9586-4122-8414-F6540F2971F7">In the Normal mode, one eye data error file is generated, as eye scanning is done
                only once. </li>
            <li class="- topic/li li" id="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-9530F3DF-4C37-4D69-8B3E-A3E07D4588A9" data-ofbid="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-9530F3DF-4C37-4D69-8B3E-A3E07D4588A9">In Infinite Persistent mode, one file is generated per iteration. </li>
        </ul>
        <p class="- topic/p p">Ensure to have sufficient space in the project location when running Infinite Persistent
            eye monitoring. The numbering used in the file naming continues to increment until the
            infinite persistent mode eye plot activity is in progress. </p>
        <div class="- topic/note note notype note_notype" id="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-C130137C-E29A-401C-873C-14D9F3D6C335" data-ofbid="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0__GUID-C130137C-E29A-401C-873C-14D9F3D6C335"><span class="note__title">Note:</span> When you close and restart SmartDebug, the file numbering begins again from 1. Be sure
            to save these files before starting Eye Monitoring again from a different SmartDebug
            session; otherwise, they will be overwritten.</div></div></article><article class="- topic/topic topic nested5" aria-labelledby="GUID-1DB06F1E-8DDF-43B3-A7CC-C7A2452871D2__GUID-48C9791A-3933-4C8E-836B-F00A8ECAA54E" xml:lang="en-US" lang="en-US" id="GUID-1DB06F1E-8DDF-43B3-A7CC-C7A2452871D2"><h6 class="- topic/title title topictitle6" id="GUID-1DB06F1E-8DDF-43B3-A7CC-C7A2452871D2__GUID-48C9791A-3933-4C8E-836B-F00A8ECAA54E" style="display:inline-block">13.3.3.2.2.6.2.5 Error Handling</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Error%20Handling">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Eye Scanning can be performed successfully only if there is data traffic on the Lane Rx when Eye Monitoring is in progress. In Normal Mode, when an Eye Scan fails, a popup message is displayed. In Infinite Persistent mode, when an Eye Scan fails in any iteration, a popup message is displayed and Eye scanning terminates.</p></div></article><article class="- topic/topic topic nested5" aria-labelledby="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__GUID-966B95F6-4AAA-4283-8485-86DC5903DCEE" xml:lang="en-US" lang="en-US" id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD"><h6 class="- topic/title title topictitle6" id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__GUID-966B95F6-4AAA-4283-8485-86DC5903DCEE" style="display:inline-block">13.3.3.2.2.6.2.6 Eye Mask</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Eye%20Mask">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Eye mask feature has been added to both the normal and infinite persistent modes in the
            Libero SoC v12.5 release. Eye mask provides a guide to where the best eye opening with
            least errors can be seen. Both the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Apply Mask</span> and the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Clear Mask</span> buttons are disabled in the Default View. Click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Plot Eye</span> to enable the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Apply Mask</span>
            button.</p>
        <figure class="- topic/fig fig fignone" id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__FIG_FHJ_PSJ_4NB" data-ofbid="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__FIG_FHJ_PSJ_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-125. <span id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__GUID-1E543582-122B-4689-8C7F-198F9F9D65C9" class="fig--title">Eye Monitor GUI After Clicking the Plot Eye Button</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__IMAGE_LB1_QSJ_4NB" src="GUID-067712DC-2325-4DE2-A242-2C9E25452738-low.jpg" height="368" width="541" alt="???"/>
        </figure><p class="- topic/p p">After applying the mask, the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Clear Mask</span> button is enabled and the Eye Mask
            for the Eye Plot appears.</p>
        <figure class="- topic/fig fig fignone" id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__FIG_CM5_SSJ_4NB" data-ofbid="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__FIG_CM5_SSJ_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-126. <span id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__GUID-AE45FF3B-2EDD-461A-98FF-57AA9EA693D1" class="fig--title">Eye Monitor GUI After Applying the
                Mask Using Apply Mask Button</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD__IMAGE_XZ4_NSF_1RB" src="GUID-057F94F2-0A59-48BE-9A16-9726202FA852-low.png"/>
        </figure><p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Clear Mask</span> to clear the Eye Mask for the current Eye Plot and enable
            the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Apply Mask</span> button.</p></div></article></article></article><article class="- topic/topic concept/concept topic concept nested3" aria-labelledby="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-F4C00C8F-F9AD-407B-ADFC-6ECAD94FE8B6" xml:lang="en-US" lang="en-US" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C">
<h4 class="- topic/title title topictitle4" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-F4C00C8F-F9AD-407B-ADFC-6ECAD94FE8B6" style="display:inline-block">13.3.3.2.2.7 Register Access</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Register%20Access">(Ask a Question)</a>
<div class="- topic/body concept/conbody body conbody">
        <p class="- topic/p p">The Register Access page in the Debug TRANSCEIVER window allows you to perform register
            read, write, export, hide, and export all register operations. The list at the top of
            the page allows you to show all registers or show only the registers whose read value
            has been changed. By default, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Show All Registers</span> is selected. The
            exported register details are saved in a <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file.</p>
        <figure class="- topic/fig fig fignone" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__FIG_CH1_3CZ_RNB" data-ofbid="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__FIG_CH1_3CZ_RNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-127. <span id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-33E16C1D-F484-4A2F-9317-F8358E7A6E09" class="fig--title">Debug TRANSCEIVER - Register
                    Access<img class="- topic/image image break" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__IMAGE_FR5_JYB_1VB" src="GUID-848BC24B-446B-4178-80AB-8DC66DB36CD1-low.png"/></span></span></figcaption>
            
        </figure>
        <p class="- topic/p p">The following table describes the various interface elements on the page.</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB" data-ofbid="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-34. </span></span><span class="table--title" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-0A43A91A-7E09-4718-B4AE-8C86AB7F07A5">Debug TRANSCEIVER - Register Access Options</span></caption><colgroup><col style="width:34.36426116838488%"/><col style="width:65.63573883161511%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Register Hierarchy</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Lists the design specific registers in a collapsible tree view
                            format.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Register Name</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Displays the name of the register that can be looked up in the
                            Register Hierarchy. </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Register Address</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Displays the physical address of a register. The address is shown in
                            hexadecimal format. The address is calculated based on the Quad, lane
                            number, register type, and offset.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Access Type</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Specifies the register access type. This column also indicates the
                            field access types when a register is expanded.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Field Name</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Displays the field name based on the register information read from
                            the <span class="+ topic/ph sw-d/filepath ph filepath">PF_XCVR.xml</span> file. </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Field Bits</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Displays bit value based on the field offset and the width of the
                            register. </td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Prev Read Value</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Displays the previously read value. By default, unread is
                            displayed.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Curr Read Value</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Displays a register's current value.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Read Value</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Displays the value read from the device. Click the
                                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read</span> button to retrieve the value from the
                            device. By default, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">unread</span> is displayed.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Write Value (Hexadecimal)</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Enter a hexadecimal register value.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Import</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Click to load the registers from a <code class="+ topic/ph pr-d/codeph ph codeph">.csv</code> file that is
                            exported. This option loads the register list in the selected pane. Any
                            registers selected earlier will be prompted to delete or cancel the load
                            operation.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Delete All</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Click to delete all selected registers.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Read</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Click to retrieve the register value from the device.<div class="- topic/note note notype note_notype" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-5255FCE3-4D99-4606-B89B-4B675D06EEAF" data-ofbid="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-5255FCE3-4D99-4606-B89B-4B675D06EEAF"><span class="note__title">Note:</span> The
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read</span> button is disabled when no register
                                is selected in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Hierarchy</span> tree
                                view or when SmartDebug is running in the Demo mode.</div></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Write</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Click to write the user specified register value. <div class="- topic/note note notype note_notype" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-D507CF2C-1542-44D6-90D6-23BEDD406752" data-ofbid="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-D507CF2C-1542-44D6-90D6-23BEDD406752"><span class="note__title">Note:</span> The
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write</span> button is disabled when no value is
                                specified in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write Value(Hexadecimal)</span>
                                text box of the selected register or when SmartDebug is running in
                                the Demo mode.</div></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Export</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Click to save the selected register details to a
                                <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file. When clicked, the
                                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Access Export Action</span> dialog box
                            appears. Specify the file name and the location of the file in the
                            dialog box.<div class="- topic/note note notype note_notype" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-3A7B3E49-27AA-4554-9F54-A773E44CFA24" data-ofbid="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__GUID-3A7B3E49-27AA-4554-9F54-A773E44CFA24"><span class="note__title">Note:</span> The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span> button is disabled
                                when SmartDebug is running in the Demo mode.</div></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Export All</td>
                        <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Click to save all the register details to a <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span>
                            file. When clicked, the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Access Export All
                                Action</span> dialog box appears. Specify the file name and the
                            location of the file in the dialog box.<p class="- topic/p p">The exported
                                    <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file contains the register name,
                                address, field name, field bits, read, and write values of
                                registers. The first row of the file contains the header
                                information. Register values are written from the second row
                                onwards.</p></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__1">Hide register</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__TABLE_SP4_R2Z_RNB__entry__2">Select register(s) and right click to view this option. The
                                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Hide registers</span> context menu option helps you
                            remove the selected register(s) from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register
                                Access</span> table.<figure class="- topic/fig fig fignone" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__FIG_FSJ_CKZ_RNB" data-ofbid="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__FIG_FSJ_CKZ_RNB">
                                <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C__IMAGE_AXC_2KZ_RNB" src="GUID-1C2824BA-4F10-4E19-ACC9-FD53ECEAE91B-low.png"/></div>
                            </figure></td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-73B1330D-B8A3-4667-8E43-047118976035" xml:lang="en-US" lang="en-US" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69"><h4 class="- topic/title title topictitle4" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-73B1330D-B8A3-4667-8E43-047118976035" style="display:inline-block">13.3.3.2.2.8 Signal Integrity</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Signal%20Integrity">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Signal Integrity feature in SmartDebug works with Signal Integrity in the I/O Editor,
            allowing the import and export of <span class="+ topic/ph sw-d/filepath ph filepath">.pdc</span> files.</p><p class="- topic/p p">The Signal Integrity pane appears in the following SmartDebug pages:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-3EF237E6-7AB3-4308-BC9A-1ACD85F11CB2" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-3EF237E6-7AB3-4308-BC9A-1ACD85F11CB2"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47">SmartBERT</a></li><li class="- topic/li li" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-93C47C22-041F-47E5-B789-5DB9527F3855" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-93C47C22-041F-47E5-B789-5DB9527F3855"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA">Loopback Modes</a></li><li class="- topic/li li" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-79A2F2BF-D03D-472A-9D84-767303C36176" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-79A2F2BF-D03D-472A-9D84-767303C36176"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6">Static Pattern Transmit</a></li><li class="- topic/li li" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-4DA00CC3-E96C-488D-B750-52357EB80321" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-4DA00CC3-E96C-488D-B750-52357EB80321"><a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625">Eye Monitor</a></li></ul><p class="- topic/p p">When you open Debug Transceiver in SmartDebug and click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SmartBERT</span>,
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Loopback Modes</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Static Pattern
                Transmit</span>, or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Eye Monitor</span> tab, all parameters in
            the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Signal Integrity</span> pane are shown as
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Undefined</span>. Only the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export All Lanes</span>
            and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import All Lanes</span> buttons are enabled. See the following
            figure.</p><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_L43_C4Q_4NB" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_L43_C4Q_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-128. <span id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-2D6D6516-C7FA-4D37-BD9E-5FDDE544FA60" class="fig--title">Debug TRANSCEIVER - Signal
                    Integrity (Full Duplex Mode)</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__IMAGE_ULL_4F1_1RB" src="GUID-09635B77-EB37-46A7-9ABA-0FD368A14676-low.png"/>
            </figure>
        </div><p class="- topic/p p">In full duplex mode, all parameters (Tx and Rx) are imported/exported.</p><p class="- topic/p p">The following figure shows Signal Integrity for Tx Only mode, Rx Only mode, and Independent TxRx
            mode.</p>
        <figure class="- topic/fig fig fignone" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_HG5_RJT_4NB" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_HG5_RJT_4NB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-129. <span id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-EEEB0581-7623-4878-BBDC-D089BDCFC307" class="fig--title">Signal Integrity - Tx Only
                Mode</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__IMAGE_LLN_LTR_3RB" src="GUID-3293E4DA-73EE-408E-8F70-2EA9EE17E8DA-low.png"/>
        </figure>
        <p class="- topic/p p">The following figure shows Signal Integrity for Rx Only mode. In this mode, only Rx
            parameters are imported and exported.</p>
        <figure class="- topic/fig fig fignone" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_DVN_PGD_QNB" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_DVN_PGD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-130. <span id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-578768CC-29F7-4040-A626-89A929FF98CE" class="fig--title">Signal Integrity - Rx Only
                Mode</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__IMAGE_TLD_PWR_3RB" src="GUID-667CDC0E-E7F0-42B1-974D-15E0CF2A22C6-low.png"/>
        </figure>
        <p class="- topic/p p">The following figure shows Signal Integrity for independent TxRx mode. In this mode, Tx
            and Rx parameters are imported and exported.</p>
        <figure class="- topic/fig fig fignone" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_H5Q_SGD_QNB" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__FIG_H5Q_SGD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-131. <span id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-7B49BE4A-0434-457A-8C60-B528D521658B" class="fig--title">Signal Integrity - Independent
                TxRx Mode</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__IMAGE_DPK_3ZR_3RB" src="GUID-69FFA512-6E2F-464E-BC78-3D278F7B7EC9-low.png"/>
        </figure><p class="- topic/p p">When a lane is selected in the SmartBERT, Loopback Modes, Static Pattern Transmit, or Eye Monitor pages, the corresponding Signal Integrity parameters (configured in the I/O Editor or changed in SmartDebug) are enabled and shown in the Signal Integrity pane.</p><p class="- topic/p p">The selected lane instance name is displayed in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Signal Integrity</span> group
            box, and the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import</span>, and
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Defaults</span> buttons are enabled.</p><p class="- topic/p p">You can select options for each parameter from the drop-down for that parameter. Click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Apply</span> to set the selected transceiver instance with the
            selected options.</p><p class="- topic/p p">The <code class="+ topic/ph pr-d/codeph ph codeph">Polarity (P/N reversal)</code> parameter has been added. You can choose
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Normal</span> or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Inverted</span> from the drop-down
            menu. This parameter is not available for MPF300T_ES (Rev C) or MPF300T_XT (Rev E)
            devices.</p><p class="- topic/p p">The <code class="+ topic/ph pr-d/codeph ph codeph">CDR Gain</code> parameter has been added for MPF300T, MPF100T, MPF200T, MPF500T
            devices, and you can select the High or Low option from the drop-down. This parameter is
            supported for Export, Export All, Import, Import All, Design Defaults, and Apply flows
            of Signal Integrity. This parameter is not available for MPF300T_ES (Rev C) or
            MPF300T_XT (Rev E) devices.</p>
        <div class="- topic/note note notype note_notype" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-B4EC1F02-CB70-4AD6-A68B-4B6312D47C78" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-B4EC1F02-CB70-4AD6-A68B-4B6312D47C78"><span class="note__title">Note:</span> The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Apply</span> button
            is enabled when you make a selection for any parameter.</div><p class="- topic/p p">If you change parameter options Tcl and click another lane, move to another tab, or click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import All</span>, or
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Defaults</span> without applying the changes, the following
            message appears: <em class="+ topic/ph hi-d/i ph i">Some Signal Integrity options are modified. How do you wish to
                continue?</em></p><p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Apply</span> to apply the changes or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Discard</span> to
            discard the changes.</p>
        <div class="- topic/note note notype note_notype" id="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-CAC4D165-F63A-4284-9D76-C3598D0A2505" data-ofbid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69__GUID-CAC4D165-F63A-4284-9D76-C3598D0A2505"><span class="note__title">Note:</span> If you change any register setting
            related to Signal Integrity, power cycle the board, or perform a user reset of the
            device, the XCVR lane signal integrity state may be different than what is shown in the
            SmartDebug <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Signal Integrity</span> tab.</div><p class="- topic/p p">To ensure that the Signal Integrity in SmartDebug is in sync with the Signal Integrity state of
            the device, click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Defaults</span> button in SmartDebug. This
            sets the SI in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Signal Integrity</span> tab to the design constraints
            (SI parameter values chosen from the I/O Editor).</p></div><article class="- topic/topic topic nested4" aria-labelledby="GUID-15FF034F-E63B-4F42-859A-E454438AD744__GUID-299A7CBF-EB5A-4439-9C1C-21C58DEA9BE2" xml:lang="en-US" lang="en-US" id="GUID-15FF034F-E63B-4F42-859A-E454438AD744">
    <h5 class="- topic/title title topictitle5" id="GUID-15FF034F-E63B-4F42-859A-E454438AD744__GUID-299A7CBF-EB5A-4439-9C1C-21C58DEA9BE2" style="display:inline-block">13.3.3.2.2.8.1 Design Defaults</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Design%20Defaults">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">Clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Defaults</span> button loads the Signal Integrity
            parameter options for the selected lane instance. These are the signal integrity
            settings that were selected in the Libero design flow run and reside in the STPL file.
            Design Default parameter options are applied to the device.</p>
    </div>
</article><article class="- topic/topic topic nested4" aria-labelledby="GUID-750F9AEA-D115-4B20-8BE4-EB750E2E71D3__GUID-65B71DFF-5D65-42E2-B2A0-07DFB577585C" xml:lang="en-US" lang="en-US" id="GUID-750F9AEA-D115-4B20-8BE4-EB750E2E71D3"><h5 class="- topic/title title topictitle5" id="GUID-750F9AEA-D115-4B20-8BE4-EB750E2E71D3__GUID-65B71DFF-5D65-42E2-B2A0-07DFB577585C" style="display:inline-block">13.3.3.2.2.8.2 Export</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Export">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span> button exports the current selected parameter options
      and other physical information for the selected lane instance to an external PDC file. A
      pop-up box prompts you to choose the location where you want the <span class="+ topic/ph sw-d/filepath ph filepath">.pdc</span>
      file to be exported.</p><p class="- topic/p p">The exported content will be in the form of two set_io commands, one for the TXP port and one for the RXP port of the selected lane instance.</p></div><article class="- topic/topic topic nested5" aria-labelledby="GUID-4952616C-56B7-417C-987E-BC5A6A200FF1__GUID-820DD522-64C3-4DA9-91DC-D96194EF5A52" xml:lang="en-US" lang="en-US" id="GUID-4952616C-56B7-417C-987E-BC5A6A200FF1"><h6 class="- topic/title title topictitle6" id="GUID-4952616C-56B7-417C-987E-BC5A6A200FF1__GUID-820DD522-64C3-4DA9-91DC-D96194EF5A52" style="display:inline-block">13.3.3.2.2.8.2.1 Export All Lanes</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Export%20All%20Lanes">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export All Lanes</span> button exports the current selected
            parameter options and other physical information for all lane instances in the design to
            an external PDC file. A pop-up box prompts you to choose the location where you want the
                <span class="+ topic/ph sw-d/filepath ph filepath">.pdc</span> file to be exported.</p></div></article></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-BC27C46B-D160-4886-975F-5D05F31759CA__GUID-ABB5F6F8-05F8-40A8-900F-3CFEA46D632F" xml:lang="en-US" lang="en-US" id="GUID-BC27C46B-D160-4886-975F-5D05F31759CA"><h5 class="- topic/title title topictitle5" id="GUID-BC27C46B-D160-4886-975F-5D05F31759CA__GUID-ABB5F6F8-05F8-40A8-900F-3CFEA46D632F" style="display:inline-block">13.3.3.2.2.8.3 Import</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Import">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import</span> button imports Signal Integrity parameter options and
      other physical information for the selected lane from an external PDC file.</p><p class="- topic/p p">The Signal Integrity parameter options are applied to the device and updated in Modified Constraints.</p></div><article class="- topic/topic topic nested5" aria-labelledby="GUID-DE534BA8-7D74-4BAC-B1A6-E2BAAE087788__GUID-87593212-F66A-4CF9-B1EF-436578C6EAD0" xml:lang="en-US" lang="en-US" id="GUID-DE534BA8-7D74-4BAC-B1A6-E2BAAE087788"><h6 class="- topic/title title topictitle6" id="GUID-DE534BA8-7D74-4BAC-B1A6-E2BAAE087788__GUID-87593212-F66A-4CF9-B1EF-436578C6EAD0" style="display:inline-block">13.3.3.2.2.8.3.1 Import All Lanes</h6><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Import%20All%20Lanes">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import All Lanes</span> button imports Signal Integrity parameter
            options and other physical information for all lanes from an external PDC file.</p><p class="- topic/p p">The Signal Integrity parameter options are applied to the device and updated in Modified Constraints.</p></div></article></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-478CD669-86BC-4A75-9A4B-62AECD378AF9__GUID-FABA1A19-ECCF-4956-9557-E67522656191" xml:lang="en-US" lang="en-US" id="GUID-478CD669-86BC-4A75-9A4B-62AECD378AF9"><h5 class="- topic/title title topictitle5" id="GUID-478CD669-86BC-4A75-9A4B-62AECD378AF9__GUID-FABA1A19-ECCF-4956-9557-E67522656191" style="display:inline-block">13.3.3.2.2.8.4 Signal Integrity and Calibration Report</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Signal%20Integrity%20and%20Calibration%20Report">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can generate and extract an additional report containing Signal Integrity parameters and
            options, CTLE register settings, and DFE coefficients by clicking
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span> or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export all</span> in SmartDebug.
            Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span> to export the report only for the selected lane.
            Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export all</span> to export a report for all the lanes. This
            report is a text file that contains the Signal Integrity parameters and options, CTLE
            register values {CST1, RST1, CST2, RST2}, and DFE coefficient values {H1, H2, H3, H4,
            H5}. The exported file has a <span class="+ topic/ph sw-d/filepath ph filepath">.txt</span> extension with the same name as
            the <span class="+ topic/ph sw-d/filepath ph filepath">.pdc</span> file, and is exported in the same location. DFE
            Coefficients are exported only for DFE configured lanes. See the following report.</p>
        <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>SIGNAL INTEGRITY AND CALIBRATION REPORT
=========================================================================== PF_XCVR_3/LANE0
Signal Integrity: 
TX_EMPHASIS_AMPLITUDE=400mV_with_-3.5dB 
TX_IMPEDANCE=150 TX_TRANSMIT_COMMON_MODE_ADJUSTMENT=50
TX_POLARITY=Normal 
TXPLL_BANDWIDTH=LOW 
RX_INSERTION_LOSS=6.5dB 
RX_CTLE=3GHz_+5.5dB_2.1dB 
RX_TERMINATION=100
RX_PN_BOARD_CONNECTION=AC_COUPLED_WITH_EXT_CAP 
RX_LOSS_OF_SIGNAL_DETECTOR_LOW=PCIE 
RX_LOSS_OF_SIGNAL_DETECTOR_HIGH=PCIE
RX_POLARITY=Normal
- 
CTLE Coefficients:
CST1, RST1, CST2, RST2 = 3, 3, 1, 2
- 
DFE Coefficients:
H1, H2, H3, H4, H5 = 0, -1, 2, 6, 3
===================================================================================
PF_XCVR_3/LANE0
Signal Integrity: 
TX_EMPHASIS_AMPLITUDE=400mV_with_-3.5dB 
TX_IMPEDANCE=100 
TX_TRANSMIT_COMMON_MODE_ADJUSTMENT=80
TX_POLARITY=Normal 
TXPLL_BANDWIDTH=LOW 
RX_INSERTION_LOSS=17.0dB 
RX_CTLE=3GHz_+5.5dB_2.1dB 
RX_TERMINATION=100
RX_PN_BOARD_CONNECTION=AC_COUPLED_WITH_EXT_CAP 
RX_LOSS_OF_SIGNAL_DETECTOR_LOW=PCIE 
RX_LOSS_OF_SIGNAL_DETECTOR_HIGH=PCIE
RX_POLARITY=Normal
- 
CTLE Coefficients:
CST1, RST1, CST2, RST2 = 3, 1, 2, 2
- 
DFE Coefficients:
H1, H2, H3, H4, H5 = Not applicable for CDR configured lane</code></pre></div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-DCA69670-C794-489E-A50F-EB87B077B437" xml:lang="en-US" lang="en-US" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC"><h5 class="- topic/title title topictitle5" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-DCA69670-C794-489E-A50F-EB87B077B437" style="display:inline-block">13.3.3.2.2.8.5 Signal Integrity Parameters in Half Duplex Modes</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Signal%20Integrity%20Parameters%20in%20Half%20Duplex%20Modes">(Ask a Question)</a><div class="- topic/body body">
        <section class="- topic/section section" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_F2K_QJD_QNB" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_F2K_QJD_QNB"><h6 class="- topic/title title sectiontitle">Tx Only XCVR Mode</h6>
            
            <ul class="- topic/ul ul" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__UL_HKV_RJD_QNB" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__UL_HKV_RJD_QNB">
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-7811AA89-60A2-40EB-8862-E2D8D6AAF2D3" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-7811AA89-60A2-40EB-8862-E2D8D6AAF2D3">The Signal Integrity view shows
                    only Tx parameters.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-819343AE-5122-440F-B7B3-A1925525A085" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-819343AE-5122-440F-B7B3-A1925525A085">Lane information is also shown in
                    the Signal Integrity view.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-4CC00578-5F53-48DD-AB85-0C4B9D89C57C" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-4CC00578-5F53-48DD-AB85-0C4B9D89C57C">Optimize Receiver is
                    disabled.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-1C6E0D3C-91CD-4AA9-9F12-EFD10EE252E4" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-1C6E0D3C-91CD-4AA9-9F12-EFD10EE252E4">The Export option exports only Tx
                    parameters.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-3B3CC49A-FC7A-4E9E-9943-95DAD59213C4" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-3B3CC49A-FC7A-4E9E-9943-95DAD59213C4">The Import option imports only Tx
                    parameters. If Rx parameters are present, the tool errors out.</li>
            </ul>
        </section>
        <section class="- topic/section section" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_MYC_VJD_QNB" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_MYC_VJD_QNB"><h6 class="- topic/title title sectiontitle">Rx Only XCVR Mode</h6>
            
            <ul class="- topic/ul ul" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__UL_DPF_WJD_QNB" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__UL_DPF_WJD_QNB">
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-6705284C-2B6C-46F4-A0BD-B1487F019980" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-6705284C-2B6C-46F4-A0BD-B1487F019980">The Signal Integrity view shows
                    only Rx parameters.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-05159277-4A01-4474-B937-2E7B969C94D3" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-05159277-4A01-4474-B937-2E7B969C94D3">Lane information is also shown in
                    the Signal Integrity view as a header.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-9BF497B0-3F98-4E82-9A28-8917521215B9" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-9BF497B0-3F98-4E82-9A28-8917521215B9">Optimize Receiver is
                    enabled.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-7407E8C0-C31F-4989-8DA9-5E9D47EB8ECC" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-7407E8C0-C31F-4989-8DA9-5E9D47EB8ECC">The Export option exports only Rx
                    parameters.</li>
                <li class="- topic/li li" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-9E55D6B4-82B9-4A7C-8520-3AF75A4C560E" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__GUID-9E55D6B4-82B9-4A7C-8520-3AF75A4C560E">The Import option imports only Rx
                    parameters. If Tx parameters are present, the tool errors out.</li>
            </ul>
        </section>
        <section class="- topic/section section" id="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_X5G_XJD_QNB" data-ofbid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_X5G_XJD_QNB"><h6 class="- topic/title title sectiontitle">Independent TxRx XCVR Mode</h6>
            
            <p class="- topic/p p">This mode is displayed as full duplex mode (no changes).</p>
        </section>
    </div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__GUID-67E53665-C5A9-497D-9BE3-C55D5BC94A0A" xml:lang="en-US" lang="en-US" id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678"><h5 class="- topic/title title topictitle5" id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__GUID-67E53665-C5A9-497D-9BE3-C55D5BC94A0A" style="display:inline-block">13.3.3.2.2.8.6 Optimize Receiver</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Optimize%20Receiver">(Ask a Question)</a><div class="- topic/body body">
        <div class="- topic/note note notype note_notype" id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__GUID-FE5314FF-E0D6-4A3A-9047-E60997B2EEDB" data-ofbid="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__GUID-FE5314FF-E0D6-4A3A-9047-E60997B2EEDB"><span class="note__title">Note:</span> This feature is available for MPF300T, MPF100T, MPF200T, and MPF500T devices.</div>
        <p class="- topic/p p">The Optimize Receiver function allows you to optimize the DFE coefficients and/or CTLE
            settings for the selected lanes, depending on receiver mode. For CDR mode receivers,
            CTLE settings and/or DFE coefficients can be optimized. For DFE mode receivers, CTLE
            settings and DFE coefficients can be optimized.</p>
        <p class="- topic/p p">For DFE coefficients, the optimize function runs through an algorithm for each lane and
            sets the best available coefficients for each selected lane for the current temperature,
            voltage, and data pattern conditions. After the optimization is complete, the
            transceiver lanes are set to these coefficients for the user to continue debugging.</p>
        <p class="- topic/p p">For information about how to use the optimized coefficients without SmartDebug, see the
                <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_and_PolarFire_SoC_FPGA_Transceiver_User_Guide_VB.pdf" target="_blank" rel="external noopener">PolarFire Family Transceiver User Guide</a>
      </span></p>
        <figure class="- topic/fig fig fignone" id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__FIG_XWT_DKD_QNB" data-ofbid="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__FIG_XWT_DKD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-132. <span id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__GUID-DED01FC0-B955-42E1-9367-9AFC9592AB43" class="fig--title">Debug TRANSCEIVER—Optimize
                Receiver</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__IMAGE_AB5_CKD_QNB" height="346" src="GUID-D03260EE-953F-4758-9527-6CE6BEBAE2D1-low.jpg" width="543" alt="???"/>
        </figure>
        <p class="- topic/p p">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Optimize Receiver</span> to open the Optimize Receiver dialog box.
            Full duplex, Rx Only, and Independent TxRx are shown (Tx Only lanes are not shown).</p>
        <figure class="- topic/fig fig fignone" id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__FIG_AZC_3KD_QNB" data-ofbid="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__FIG_AZC_3KD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-133. <span id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__GUID-86C742AD-1C13-48FA-AE38-DF46C5015CD6" class="fig--title">Optimize Receiver Dialog
                Box</span></span></figcaption>
            
        </figure>
        <div class="- topic/p p"><img class="- topic/image image break" id="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678__IMAGE_YHP_BJJ_WTB" src="GUID-98E46A25-CD0B-4938-94B8-CB327C4568BE-low.png"/>Select the lanes on which to run Optimize Receiver and click
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Optimize Receiver on Selected Lanes</span>. You can select any
            combination of lanes including those configured in CDR or DFE. The hardware performs
            Full calibration for DFE mode receivers and may perform CTLE calibration only or CTLE
            and DFE calibration on CDR mode receivers.</div></div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-71D4F3A7-2028-447D-8C4D-E12D799021CE" xml:lang="en-US" lang="en-US" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A"><h5 class="- topic/title title topictitle5" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-71D4F3A7-2028-447D-8C4D-E12D799021CE" style="display:inline-block">13.3.3.2.2.8.7 Display DFE Coefficient Values</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Display%20DFE%20Coefficient%20Values">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The DFE coefficients H1, H2, H3, H4, and H5 are displayed as non-editable in the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Signal Integrity</span> pane for any lane configured in the DFE or
            CDR mode. See the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__FIG_FCT_SKD_QNB" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__FIG_FCT_SKD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-134. <span id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-C5366946-6EA7-4B89-AAC4-3F1EC88D3EE3" class="fig--title">Signal Integrity Pane—DFE
                Coefficients</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__IMAGE_GCT_SKD_QNB" height="343" src="GUID-E35509F2-F21B-4BD5-A999-7483E55CCFD3-low.jpg" width="535" alt="???"/>
        </figure>
        <ul class="- topic/ul ul" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__UL_QJY_VHL_RNB" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__UL_QJY_VHL_RNB">
            <li class="- topic/li li" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-224F9476-E307-4485-84F6-3AA70E0DC206" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-224F9476-E307-4485-84F6-3AA70E0DC206">DFE coefficients are shown for CDR
                mode receivers if force DFE calibration is selected. This can be done from the check
                box provided inside the optimize receiver window.</li>
            <li class="- topic/li li" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-50B9ED4C-0DC3-4B33-A748-90D34AEA8DF9" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-50B9ED4C-0DC3-4B33-A748-90D34AEA8DF9">The DFE coefficients are read from the register fields as follows:
                <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>H1 = H1_MON
H2 = H2_MON 
H3 = H3_MON 
H4 = H4_MON 
H5 = H5_MON</code></pre></li>
            <li class="- topic/li li" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-A3AA9686-BE38-4486-99A2-A3C6412872E8" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-A3AA9686-BE38-4486-99A2-A3C6412872E8">DFE coefficients are read back from the device in the following scenarios:<ul class="- topic/ul ul" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__UL_BWB_XHL_RNB" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__UL_BWB_XHL_RNB">
                    <li class="- topic/li li" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-69F005D1-C0FA-4C06-A0C6-D418809C7BE0" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-69F005D1-C0FA-4C06-A0C6-D418809C7BE0">When the lane is selected in
                        the SmartBert, Loopback Modes, Static Pattern Transmit, and Eye Monitor
                        pages.</li>
                    <li class="- topic/li li" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-8645E978-DE35-468E-96C0-47D7FB8F2B33" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-8645E978-DE35-468E-96C0-47D7FB8F2B33">When a test is
                        started/stopped on selected lane in the SmartBert page.</li>
                    <li class="- topic/li li" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-70E7B4AB-349A-4FF7-BEC0-425246EDD8C9" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-70E7B4AB-349A-4FF7-BEC0-425246EDD8C9">When a test is
                        started/stopped on selected lane in the Static Pattern Transmit page.</li>
                    <li class="- topic/li li" id="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-E61EC0BA-4EFB-481E-B26E-F10342CADD34" data-ofbid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A__GUID-E61EC0BA-4EFB-481E-B26E-F10342CADD34">When Optimize Receiver is
                        executed on the selected lane.</li>
                </ul></li>
        </ul></div></article></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-6693D47B-425C-4953-AA70-488300DAB7E0__GUID-5881AF19-15DE-481A-8630-3588C9AADAA4" xml:lang="en-US" lang="en-US" id="GUID-6693D47B-425C-4953-AA70-488300DAB7E0"><h4 class="- topic/title title topictitle4" id="GUID-6693D47B-425C-4953-AA70-488300DAB7E0__GUID-5881AF19-15DE-481A-8630-3588C9AADAA4" style="display:inline-block">13.3.3.2.2.9 PCIE Debug</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=PCIE%20Debug">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The PCIE LTSSM State page is available in Debug TRANSCEIVER when PCIE has been instantiated in a design.</p><p class="- topic/p p">The PCIE LTSSM State page shows the PCIE Design Hierarchy. It contains the tree hierarchy of the
            PCIE instance in the design, as shown in the following figure. The physical location of
            the PCIE instance is shown beside the PCIE instance in second column.</p>
        <figure class="- topic/fig fig fignone" id="GUID-6693D47B-425C-4953-AA70-488300DAB7E0__FIG_V21_2LD_QNB" data-ofbid="GUID-6693D47B-425C-4953-AA70-488300DAB7E0__FIG_V21_2LD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-135. <span id="GUID-6693D47B-425C-4953-AA70-488300DAB7E0__GUID-4DCD2599-E0A0-430A-B784-12C747844883" class="fig--title">PCIE Design Hierarchy</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-6693D47B-425C-4953-AA70-488300DAB7E0__IMAGE_W21_2LD_QNB" height="297" src="GUID-5132EF05-FB42-4661-B18F-9963EF638167-low.jpg" width="540" alt="???"/>
        </figure></div><article class="- topic/topic topic nested4" aria-labelledby="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23__GUID-6F04900D-9AAD-490E-B9A9-AF716C808D9E" xml:lang="en-US" lang="en-US" id="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23"><h5 class="- topic/title title topictitle5" id="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23__GUID-6F04900D-9AAD-490E-B9A9-AF716C808D9E" style="display:inline-block">13.3.3.2.2.9.1 Lane Status and Lane Link Error Status</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Lane%20Status%20and%20Lane%20Link%20Error%20Status">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">When a PCIE instance is selected (without selecting any other hierarchy level above), the Lane
            status, SEC Error status, and DED Error status is shown to the right of the PCIE
            Hierarchy. The logical names of the lanes are also shown. See the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23__FIG_QSD_HLD_QNB" data-ofbid="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23__FIG_QSD_HLD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-136. <span id="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23__GUID-D520445A-268F-476B-A6F3-50529B1B05D6" class="fig--title">Lane Status and Lane Link Error Status</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23__IMAGE_RSD_HLD_QNB" height="297" src="GUID-15F8E184-8451-4BE2-B836-8A7AD9B62C2A-low.jpg" width="540" alt="???"/>
        </figure></div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-34709771-1669-46EC-86BA-36DC8713AC53__GUID-1BF61150-8C5F-44F3-98E5-1DF6C5FA6721" xml:lang="en-US" lang="en-US" id="GUID-34709771-1669-46EC-86BA-36DC8713AC53"><h5 class="- topic/title title topictitle5" id="GUID-34709771-1669-46EC-86BA-36DC8713AC53__GUID-1BF61150-8C5F-44F3-98E5-1DF6C5FA6721" style="display:inline-block">13.3.3.2.2.9.2 LTSSM State Machine</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=LTSSM%20State%20Machine">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">The PCIE LTSSM State page shows the LTSSM state machine to the right of PCIE Design
            Hierarchy and under the lane status, as shown in the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-34709771-1669-46EC-86BA-36DC8713AC53__FIG_ZQC_NLD_QNB" data-ofbid="GUID-34709771-1669-46EC-86BA-36DC8713AC53__FIG_ZQC_NLD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-137. <span id="GUID-34709771-1669-46EC-86BA-36DC8713AC53__GUID-F065EE16-1D8C-4621-A16E-0E9C4D4D7952" class="fig--title">LTSSM State Machine</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-34709771-1669-46EC-86BA-36DC8713AC53__IMAGE_ARC_NLD_QNB" height="294" src="GUID-4DDF64BB-7286-46BD-8385-0BE4C611B5A4-low.jpg" width="541" alt="???"/>
        </figure>
        <p class="- topic/p p">When you click a PCIE instance in the PCIE Hierarchy, the active LTSSM state is retrieved
            from register LTSSM_STATE:PL_LTSSM_OUT, the active state is highlighted in the state
            machine, and the substate information is shown. The LTSSM state output is also logged in
            the SmartDebug log window. See the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-34709771-1669-46EC-86BA-36DC8713AC53__FIG_HV5_PLD_QNB" data-ofbid="GUID-34709771-1669-46EC-86BA-36DC8713AC53__FIG_HV5_PLD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-138. <span id="GUID-34709771-1669-46EC-86BA-36DC8713AC53__GUID-785D17A1-DFAC-44AC-A23E-3B1961CB23A8" class="fig--title">Active State and Substate Information</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-34709771-1669-46EC-86BA-36DC8713AC53__IMAGE_IKN_4LD_QNB" height="381" src="GUID-880CFB24-42E3-4141-A3E8-76ADEA6C8FE5-low.jpg" width="538" alt="???"/>
        </figure>
    </div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__GUID-ACE5C81F-97CD-4A86-A034-DD8317C1CC45" xml:lang="en-US" lang="en-US" id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627"><h5 class="- topic/title title topictitle5" id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__GUID-ACE5C81F-97CD-4A86-A034-DD8317C1CC45" style="display:inline-block">13.3.3.2.2.9.3 Config Space Parameter Information</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Config%20Space%20Parameter%20Information">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">When you click on a PCIE instance in the PCIE Hierarchy, the config space parameter data is
            retrieved from the device and displayed to the right of the LTSSM state machine, as
            shown in the following example figure. When no PCIE instance is selected, or any level
            of hierarchy instance except for the PCIE instance is selected, the parameter values are
            displayed as “NA”. If there is an error retrieving parameter data, the value displayed
            is “Error” in the GUI.</p>
        <figure class="- topic/fig fig fignone" id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__FIG_WRP_VLD_QNB" data-ofbid="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__FIG_WRP_VLD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-139. <span id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__GUID-66F0A69A-1D1D-42F4-B876-18F193DE803D" class="fig--title">Config Space Parameter Information</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__IMAGE_DNZ_5LD_QNB" height="296" src="GUID-8FFC4B5E-1677-4851-8668-FE2D02A1AF52-low.jpg" width="541" alt="???"/>
        </figure><p class="- topic/p p">The list of config parameters and values is also logged in the SmartDebug log window, as shown in
            the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__FIG_MFF_XLD_QNB" data-ofbid="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__FIG_MFF_XLD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-140. <span id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__GUID-89AEE7AB-9517-42FE-B4A9-B90C928FD824" class="fig--title">Config Space Parameter Information in the SmartDebug Log Window</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627__IMAGE_NFF_XLD_QNB" height="400" src="GUID-CF4C1E3C-302E-4035-8A58-391BADAD835D-low.jpg" width="521" alt="???"/>
        </figure>
        <p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Refresh</span> button to update all PCIE data displayed in the
            GUI.</p></div></article></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__GUID-430D2710-CBA1-4F4D-AAF9-B9C096EC397D" xml:lang="en-US" lang="en-US" id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10">
    <h4 class="- topic/title title topictitle4" id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__GUID-430D2710-CBA1-4F4D-AAF9-B9C096EC397D" style="display:inline-block">13.3.3.2.2.10 Record Actions</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Record%20Actions">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">This option is used to record the register sequence of XCVR operations into a file. The
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start record Actions</span> option is shown at the top-right corner
            as an option to click to start recording.</p>
        <figure class="- topic/fig fig fignone" id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__FIG_IWS_SMD_QNB" data-ofbid="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__FIG_IWS_SMD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-141. <span id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__GUID-BADF6F95-582D-43B9-9969-6305CD0CEBEB" class="fig--title">Debug TRANSCEIVER Window Showing Start Record Actions Option</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__IMAGE_OH2_SMD_QNB" height="317" src="GUID-C772C18D-3EED-4F6A-B65E-D23DFDDB2D7C-low.jpg" width="613" alt="???"/>
        </figure>
        <p class="- topic/p p">This option is hidden in Demo Mode. When you click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start record
                Actions</span>, recording starts and the option changes to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop
                recording…</span>.</p>
        <p class="- topic/p p">When you click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop recording…</span> to stop the recording, a window
            prompts you to save the output a text (<code class="+ topic/ph pr-d/codeph ph codeph">.txt</code>) file. After saving the
            file, the Debug TRANSCEIVER window reverts to default state.</p>
        <figure class="- topic/fig fig fignone" id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__FIG_NHD_ZMD_QNB" data-ofbid="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__FIG_NHD_ZMD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-142. <span id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__GUID-B889DAAA-2F3B-4A71-B8B4-31CF0BB30189" class="fig--title">Save Recorded Action Window Pop-Up to Save Text File After ‘Stop recording…’ is
                Clicked</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10__IMAGE_OHD_ZMD_QNB" height="350" src="GUID-AA292040-0714-4723-80CE-C260F14F3D08-low.jpg" width="659" alt="???"/>
        </figure>
    </div>
<article class="- topic/topic topic nested4" aria-labelledby="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-9EFD61B3-8483-4CD8-8C03-66317F21F07D" xml:lang="en-US" lang="en-US" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D"><h5 class="- topic/title title topictitle5" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-9EFD61B3-8483-4CD8-8C03-66317F21F07D" style="display:inline-block">13.3.3.2.2.10.1 Recorded Content</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Recorded%20Content">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__THE_SAVED_FILE_IS_IN_PLAIN_TEXT_.TXT__F" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__THE_SAVED_FILE_IS_IN_PLAIN_TEXT_.TXT__F">The saved file is in plain text
                (<span class="+ topic/ph sw-d/filepath ph filepath">.txt</span>) format.</p><p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__THE_FIRST_FIVE_LINES_CONTAIN_THE_HEADER." data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__THE_FIRST_FIVE_LINES_CONTAIN_THE_HEADER.">The first five lines contain the header. The header says that the following sequence is a read-modify-write operation. It also has the date and time of recording.</p><p class="- topic/p p">The operation sequence always starts with the name of the operation followed by the Quad and lane information if applicable.</p><p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__THE_FOLLOWING_SNIPPET_IS_AN_EXAMPLE_DEMO" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__THE_FOLLOWING_SNIPPET_IS_AN_EXAMPLE_DEMO">The following snippet is an example demo file which records PRBS start sequence. Interpreting the text is as follows:</p>
        <section class="- topic/section section" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_OGF_5ND_QNB" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_OGF_5ND_QNB"><h6 class="- topic/title title sectiontitle">Example 1</h6>
            
            <ol class="- topic/ol ol" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-83151B26-DD82-4CEA-9233-9B3124655609" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-83151B26-DD82-4CEA-9233-9B3124655609">
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-3738FD0D-3ED1-4661-8B8D-1152BF6CF11C" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-3738FD0D-3ED1-4661-8B8D-1152BF6CF11C">Start PRBS test on LANE2 QUAD0
                    using PRBS7 means:<ol class="- topic/ol ol lower-alpha" type="a" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-5C6A0A08-6B3E-4342-BD18-F610C347C86E" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-5C6A0A08-6B3E-4342-BD18-F610C347C86E">
                        <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__A._THE_LANE_SELECTED_ON_THE_SMARTBERT_TA" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__A._THE_LANE_SELECTED_ON_THE_SMARTBERT_TA">The lane selected on the
                                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SmartBERT</span> tab is Q0_ANE0 and the pattern
                            selected is XCVR PMA PRBS7.</li>
                        <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__REGISTER_NAME__REGISTER_NAME_THAT_CAN_BE" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__REGISTER_NAME__REGISTER_NAME_THAT_CAN_BE">The first set of lines has
                            the following four subheadings:<p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Name</span>:
                                Register name that can be looked up in the register map.</p><p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__ADDRESS__THE_PHYSICAL_ADDRESS_OF_THIS_RE" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__ADDRESS__THE_PHYSICAL_ADDRESS_OF_THIS_RE"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Address</span>: The physical address of this
                                register is 7 hexadecimal digits. It is calculated based on the
                                Quad, lane number, register type, and offset.</p><p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write
                                    Mask</span>: Write mask is an 8 hexadecimal-digit number
                                that indicates the mask value to be applied on the register read
                                value.</p><p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__WRITE_VALUE__THE_WRITE_VALUE_IS_8_HEXADE" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__WRITE_VALUE__THE_WRITE_VALUE_IS_8_HEXADE"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write Value</span>: The write value is 8
                                hexadecimal digits number to be written after the mask is
                                applied.</p><p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__IF_THE_VALUE_IS_0__THE_OPERATION_IS_BASI" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__IF_THE_VALUE_IS_0__THE_OPERATION_IS_BASI">If the
                                value is 0, the operation is basically read the register value and
                                apply the mask on it and write in the register.</p></li>
                        <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-977C0C3A-3F48-47DD-A752-BD6F72F5552E" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-977C0C3A-3F48-47DD-A752-BD6F72F5552E">End of start PRBS test
                            sequence denotes that the sequence for that lane is completed and the
                            next sequence is initiated.</li>
                    </ol></li>
            </ol>
            <figure class="- topic/fig fig fignone" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__FIG_VL4_QND_QNB" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__FIG_VL4_QND_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-143. <span id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-1BAB181F-192B-492C-BE06-F157987C43E6" class="fig--title">Example 1</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__IMAGE_WL4_QND_QNB" height="313" src="GUID-D90BD18B-C9BF-43A8-88B8-40ADF6CD493B-low.png" width="552" alt="???"/>
            </figure>
            <p class="- topic/p p">The following are XCVR operations for which Record Actions is supported:</p>
            <ul class="- topic/ul ul" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__UL_Y3M_5ND_QNB" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__UL_Y3M_5ND_QNB">
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-BF1AF5FF-5EE4-4D30-9F0B-F49D097D6EEC" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-BF1AF5FF-5EE4-4D30-9F0B-F49D097D6EEC">SmartBERT tests</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-DE5DC462-236D-413D-9842-5F6D1A6D3FE2" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-DE5DC462-236D-413D-9842-5F6D1A6D3FE2">Loopback tests</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-AD4FCECD-04DC-4A21-A0F8-92A71FD56BED" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-AD4FCECD-04DC-4A21-A0F8-92A71FD56BED">Static Pattern tests</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-98AACC6C-4136-4727-902E-0697FFD134B8" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-98AACC6C-4136-4727-902E-0697FFD134B8">Power ON/OFF Eye Monitor</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-FDBEFF96-2C65-478D-96E1-B1F82ED691F2" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-FDBEFF96-2C65-478D-96E1-B1F82ED691F2">Signal Integrity</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-FDBEFF96-2C65-478D-96E1-B1F82ED691F2" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-FDBEFF96-2C65-478D-96E1-B1F82ED691F2">Transceiver PHY Reset</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-BFB6B0AF-533E-49CA-9CFD-76E962B6F9C7" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-BFB6B0AF-533E-49CA-9CFD-76E962B6F9C7">Poll PCIe LTSSM State</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-35BE1324-C9FA-4F26-BD95-EE3234249AE1" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-35BE1324-C9FA-4F26-BD95-EE3234249AE1">Read PCIe configuration
                    space</li>
            </ul>
            <p class="- topic/p p">The following are XCVR operations for which Record Actions is not supported:</p>
            <ul class="- topic/ul ul" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__UL_Z3M_5ND_QNB" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__UL_Z3M_5ND_QNB">
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-F5FE5396-A603-4377-B008-04875122433F" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-F5FE5396-A603-4377-B008-04875122433F">Eye Monitor</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-420F98E3-76A0-4D3D-A402-540A4E2CF89B" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-420F98E3-76A0-4D3D-A402-540A4E2CF89B">Optimize Receiver</li>
                <li class="- topic/li li" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-1618CC40-A2EB-408C-96E2-F1A8085F2ABA" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-1618CC40-A2EB-408C-96E2-F1A8085F2ABA">PRBS tests from SmartBERT IP</li>
            </ul>
        </section>
        <section class="- topic/section section" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_EWT_VND_QNB" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_EWT_VND_QNB"><h6 class="- topic/title title sectiontitle">Example 2</h6>
            
            <p class="- topic/p p">LTSSM state on PCIe lane</p>
            <p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__REGISTER_NAME_AND_ADDRESS_WILL_BE_COMMON" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__REGISTER_NAME_AND_ADDRESS_WILL_BE_COMMON">Register Name and Address will be
                common to all the register sequence.</p>
            <p class="- topic/p p" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__READ_MASK__THIS_MEANS_THE_SEQUENCE_IS_ON" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__READ_MASK__THIS_MEANS_THE_SEQUENCE_IS_ON"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read Mask: </span>This
                means the sequence is only a read register operation. The mask value is the mask to
                extract the required field value. Here, the mask value is 0x1F, which means reg[4:0]
                is the value to be read, hence the mask value.</p>
            <p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">LTSSM STATE: </span>This is the result that is obtained after the
                mask is applied to the read value.</p>
            <div class="- topic/p p">
                <figure class="- topic/fig fig fignone" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__FIG_ASR_XND_QNB" data-ofbid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__FIG_ASR_XND_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-144. <span id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__GUID-4A80536B-2343-44A3-90FE-FFF41CDF3FE7" class="fig--title">Example 2</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__IMAGE_ODL_WND_QNB" height="226" src="GUID-40D2C670-EA00-44DE-BBDE-C6458756BC51-low.png" width="513" alt="???"/>
                </figure>
            </div>
        </section></div></article></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-B6AB35F3-07A4-486E-8F7C-CA627E2F5C07" xml:lang="en-US" lang="en-US" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4">
    <h3 class="- topic/title title topictitle3" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-B6AB35F3-07A4-486E-8F7C-CA627E2F5C07" style="display:inline-block">13.3.3.2.3 MSS Register Access (PolarFire
        SoC)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=MSS%20Register%20Access%20%28PolarFire%20SoC%29">(Ask a Question)</a>
    
    <div class="- topic/body body">
        <div class="- topic/p p">For PolarFire SoC devices, SmartDebug provides the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">MSS Register
                Access</span> option to read and write to the device and export register read
            details to a <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">MSS Register
                Access</span> on the main SmartDebug window to access this feature. <div class="- topic/note note notype note_notype" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8E690016-C083-4771-9A0D-C01BE2BF2F3D" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8E690016-C083-4771-9A0D-C01BE2BF2F3D"><span class="note__title">Note:</span> The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">MSS Register
                    Access</span> button is visible and available for use only if the MSS
                component is configured and used in the Libero design.</div></div>
        <p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">MSS Register Access</span> window comprises the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register
                Selection</span> and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Operations</span> panes.</p>
        <div class="- topic/note note notype note_notype" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-97DF13DD-8A5A-4566-8330-F6EB7778C776" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-97DF13DD-8A5A-4566-8330-F6EB7778C776"><span class="note__title">Note:</span> Memory Protection Unit (MPU) in MSS
            component must be enabled or configured before accessing the MSS registers. </div>
        <figure class="- topic/fig fig fignone" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__FIG_QNP_CJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__FIG_QNP_CJW_54B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-145. <span id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-613A3D07-2798-4B79-954B-62C505CC69BA" class="fig--title">MSS Register Access Window</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__IMAGE_J1J_MGX_RQB" src="GUID-4C605BF8-A9D5-47E6-A4F2-AA41EFFB63B0-low.png"/>
        </figure>
        <div class="- topic/note note notype note_notype" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-338C8A72-90E3-4DA3-B4E9-A734D581CF08" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-338C8A72-90E3-4DA3-B4E9-A734D581CF08"><span class="note__title">Note:</span> Selected registers are retained even if
            you close and re-open the SmartDebug project in the standalone SmartDebug tool. </div>
        <p class="- topic/p p">The following table describes the various options available on the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">MSS
                Register Access</span> window.</p>
        <div class="table-container"><table class="- topic/table table" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B" data-cols="2"><caption></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Selection</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2"><p class="- topic/p p">Lists all the instances of the MSS block as described in the MSS
                                register map.</p><p class="- topic/p p">Peripherals are shown based on the configuration from the MSS component. Apart from peripherals,
                                the following six instances of registers are always shown in the
                                pane as they are the configuration registers and are always
                                accessible. </p><ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_F2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_F2C_HJW_54B">
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-F92EDEB3-1175-4AA1-82E3-D22129CB8C7D" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-F92EDEB3-1175-4AA1-82E3-D22129CB8C7D">AXISW</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-82A399AB-2BF3-4531-B4D2-8E028C31AFA2" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-82A399AB-2BF3-4531-B4D2-8E028C31AFA2">MPUCFG</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-ABD01A0C-9FE1-4CFA-B228-37E61DBF2E70" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-ABD01A0C-9FE1-4CFA-B228-37E61DBF2E70">ENVMCFG</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-561FCADE-1B68-49AF-AC1E-3A4F9BBA8C2C" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-561FCADE-1B68-49AF-AC1E-3A4F9BBA8C2C">IOSCBCFG</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-4FDD70D4-587B-4EC9-A81D-0D5736D7972C" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-4FDD70D4-587B-4EC9-A81D-0D5736D7972C">PFSOC_MSS_TOP_SCB_REGS</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-507AB0F1-FDCA-4E8C-A21B-D35EE7351283" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-507AB0F1-FDCA-4E8C-A21B-D35EE7351283">PFSOC_MSS_TOP_SYSREG</li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Filter</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2"><p class="- topic/p p">Allows you to search for instances/register by their names. Supports wildcard (*) searches.</p><ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_H2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_H2C_HJW_54B">
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-BE162DCE-4E0F-4723-BBBC-DFBB4FDA8AAB" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-BE162DCE-4E0F-4723-BBBC-DFBB4FDA8AAB">The search is
                                    real time.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-53EAB58D-22B9-4DA6-AB72-6D695AD7AEBC" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-53EAB58D-22B9-4DA6-AB72-6D695AD7AEBC">Enter an asterisk
                                    ( * ) to display all registers having instance names expanded. </li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-97158FC0-504C-45F3-8986-129DE7A35C23" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-97158FC0-504C-45F3-8986-129DE7A35C23">Names entered
                                    without asterisk look for exact match. </li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Hierarchy</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2"><p class="- topic/p p">Displays Instance name and Register name in a two-level
                                hierarchy-level format.</p><ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_I2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_I2C_HJW_54B">
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-17479DE3-0A8A-4F30-8506-2DFE1DBC046D" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-17479DE3-0A8A-4F30-8506-2DFE1DBC046D">You can select
                                    multiple names.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-D0774ABD-FF53-4D5D-AFC4-22A448A94F91" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-D0774ABD-FF53-4D5D-AFC4-22A448A94F91">Right click and
                                    select 'Add' to add the registers to the operation pane.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-7C9913CB-4047-47C2-8B47-943B8E4195E3" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-7C9913CB-4047-47C2-8B47-943B8E4195E3">Drag and drop the
                                    register names to the Register Operation pane. </li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export All</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2"><p class="- topic/p p">Exports information of all registers that are displayed in the
                                selection pane to the specified<span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file.
                                </p><ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_J2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_J2C_HJW_54B">
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-3C659CF7-4062-4545-AF00-AEEA1A310B89" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-3C659CF7-4062-4545-AF00-AEEA1A310B89">The exported
                                        <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file contains six sections: <ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_K2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_K2C_HJW_54B">
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-957450AC-0D1F-4F4A-B1CB-C1E37BD354C2" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-957450AC-0D1F-4F4A-B1CB-C1E37BD354C2">Register
                                            Name</li>
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-1D47D106-24F0-47D2-8AE6-3A5444431230" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-1D47D106-24F0-47D2-8AE6-3A5444431230">Register
                                            Address (hexadecimal number)</li>
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-68ACCBE3-0F7C-4C23-908A-BAAC8266EB68" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-68ACCBE3-0F7C-4C23-908A-BAAC8266EB68">Register
                                            Field Name</li>
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-C7A09F6B-8E77-4F0B-A804-37F1377146AC" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-C7A09F6B-8E77-4F0B-A804-37F1377146AC">Register
                                            Field Range</li>
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-237E316D-78FA-4E16-911F-0805B3DCEBEA" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-237E316D-78FA-4E16-911F-0805B3DCEBEA">Register
                                            Field Value (hexadecimal number) </li>
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-64F49DCE-A5F9-43AE-89F1-487865CBCB1D" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-64F49DCE-A5F9-43AE-89F1-487865CBCB1D">Register
                                            Value (hexadecimal number)</li>
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-955D4257-3CC5-4B26-B5F9-9540481D5BE2" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-955D4257-3CC5-4B26-B5F9-9540481D5BE2">Comments
                                            (message to show if read register was successful or
                                            not)</li>
                                    </ul></li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Operations</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2"><p class="- topic/p p">Lists the registers selected for access operations such as read,
                                write, and export.</p><div class="- topic/note note notype note_notype" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-A550C55C-24AE-4001-B012-A9652EE83115" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-A550C55C-24AE-4001-B012-A9652EE83115"><span class="note__title">Note:</span> Selected registers are retained even if you
                                close and re-open the SmartDebug project in the standalone
                                SmartDebug tool.</div><ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_L2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_L2C_HJW_54B">
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8FBF2BF6-99B4-47C1-B488-6195E88321D5" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8FBF2BF6-99B4-47C1-B488-6195E88321D5">The
                                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Register Operations</span> pane has six
                                    columns - Name, address, access type, field bits, read value,
                                    and write value.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-315DBA5C-3909-4EE5-8581-FFAA3A3106AD" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-315DBA5C-3909-4EE5-8581-FFAA3A3106AD">The register has
                                    a sub-tree where all the register fields are listed.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-0ACD8D95-7F41-4888-BB69-C21489E9F598" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-0ACD8D95-7F41-4888-BB69-C21489E9F598">Select
                                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Hide Register</span> from the context menu
                                    to remove the selected register. <div class="- topic/note note notype note_notype" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-1C911F98-90EE-496A-BCF1-001F14ED9F29" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-1C911F98-90EE-496A-BCF1-001F14ED9F29"><span class="note__title">Note:</span> You cannot
                                        remove a field inside the register.</div></li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-356A034D-1654-4804-A69A-AB99F7B7562C" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-356A034D-1654-4804-A69A-AB99F7B7562C">Write value
                                    column is populated with <code class="+ topic/ph pr-d/codeph ph codeph">0x</code> to indicate that it
                                    supports hexadecimal values.<ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_N2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_N2C_HJW_54B">
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-70A46AFE-BED1-4187-A4A4-327CF1A6B1C8" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-70A46AFE-BED1-4187-A4A4-327CF1A6B1C8">Click a
                                            specific register row under the write column to edit the
                                            value. </li>
                                        <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-4A7EB02E-1915-496C-9560-1BDA121C279E" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-4A7EB02E-1915-496C-9560-1BDA121C279E">The text
                                            entered is validated based on the range (field bits) of
                                            a field or a register. <div class="- topic/note note notype note_notype" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-99A8483E-2A99-49F5-B800-6BBB6CB780F7" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-99A8483E-2A99-49F5-B800-6BBB6CB780F7"><span class="note__title">Note:</span> Non-hexadecimal character will not be
                                                inserted.</div></li>
                                    </ul></li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2">Click to load the registers from a <code class="+ topic/ph pr-d/codeph ph codeph">.csv</code> file that is
                            exported. This option loads the register list in the selected pane. Any
                            registers selected earlier will be prompted to delete or cancel the load
                            operation..</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Delete All</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2">Click to delete all selected registers.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2">Read all selected registers by their register names and display the
                            values in the hexadecimal format.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Write</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2">Each cell in the table of selected registers can be accessed
                            individually to write the values in hexadecimal format.<ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_P2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_P2C_HJW_54B">
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-FD85A500-6E18-4F3C-9240-CD01AD990DFC" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-FD85A500-6E18-4F3C-9240-CD01AD990DFC">If there is a
                                    conflict in the values where full register write values and also
                                    field values of the same register, then a full register write is
                                    executed and field write is ignored.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-529AD807-C8E8-4A4B-9E7D-D5C7719B62B6" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-529AD807-C8E8-4A4B-9E7D-D5C7719B62B6">Write to specific
                                    registers such as MPUCFG:PMPCFG_SCB_* will result in undesired
                                    SmartDebug tool behavior because these registers are responsible
                                    for configuring MPU block in MSS.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-582DE656-47D0-420C-A0BC-DCAD5D0251BC" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-582DE656-47D0-420C-A0BC-DCAD5D0251BC">You cannot edit
                                    the write field if the register has read-only access type.</li>
                                <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8C16A0DA-9E3C-4544-A597-95DAEB132491" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8C16A0DA-9E3C-4544-A597-95DAEB132491">Write onto a
                                    field is a read-modify-write operation.</li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__1"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span></td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__TABLE_E2C_HJW_54B__entry__2"><div class="- topic/p p">Reads the values of selected registers and saves them in the
                                specified <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file. The exported
                                    <span class="+ topic/ph sw-d/filepath ph filepath">.csv</span> file contains six sections <ul class="- topic/ul ul" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_R2C_HJW_54B" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__UL_R2C_HJW_54B">
                                    <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-668054DF-DC8D-4F06-8B29-77F5D6C74704" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-668054DF-DC8D-4F06-8B29-77F5D6C74704">Register
                                        Name</li>
                                    <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-72A81D67-A8B0-4274-B548-26F0BF51522C" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-72A81D67-A8B0-4274-B548-26F0BF51522C">Register
                                        Address ( hexadecimal number )</li>
                                    <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-F86E2FDB-E9A8-4A0C-8380-ED7CBA9B29F5" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-F86E2FDB-E9A8-4A0C-8380-ED7CBA9B29F5">Register
                                        Field Name</li>
                                    <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-F3979705-C742-4160-AE20-EBD81F74BD9F" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-F3979705-C742-4160-AE20-EBD81F74BD9F">Register
                                        Field Range</li>
                                    <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-9AFA571F-3D5B-40DB-BEE2-B068FC838E32" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-9AFA571F-3D5B-40DB-BEE2-B068FC838E32">Register
                                        Field Value ( hexadecimal number ) </li>
                                    <li class="- topic/li li" id="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8F0456F5-72C0-46CD-976B-B012650E0D04" data-ofbid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4__GUID-8F0456F5-72C0-46CD-976B-B012650E0D04">Register
                                        Value ( hexadecimal number )</li>
                                </ul></div></td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-212B2F42-58DF-4F5E-8AFA-3B6F2A1F6B4F" xml:lang="en-US" lang="en-US" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE">
<h3 class="- topic/title title topictitle3" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-212B2F42-58DF-4F5E-8AFA-3B6F2A1F6B4F" style="display:inline-block">13.3.3.2.4 Debug IOD</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20IOD">(Ask a Question)</a>
    
    
<div class="- topic/body body">
        <div class="- topic/p p">SmartDebug provides the IOD Tap Delays feature for designs where the
                <code class="+ topic/ph pr-d/codeph ph codeph">PF_IOD_GENERIC_RX</code> IP instance is configured as Dynamic or
            Fractional Dynamic mode in the design. Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug IOD</span> button
            on the main SmartDebug window to access this feature. <div class="- topic/note note notype note_notype" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-2A942BB2-05A2-403E-83A1-18BDB34FCAE8" data-ofbid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-2A942BB2-05A2-403E-83A1-18BDB34FCAE8"><span class="note__title">Note:</span> The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug
                    IOD</span> button is not available for designs where the IP in the modes
                mentioned is not used. The feature is supported by designs for PolarFire and
                PolarFire SoC family devices.</div></div>
        <p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">IOD Tap Delays</span> window lists the
                <code class="+ topic/ph pr-d/codeph ph codeph">PF_IOD_GENERIC_RX</code> IP instances available in the design in the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Choose IOD</span> drop-down list. Select an IOD instance and click
            the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Get Training Data</span> button to view the Bit Align IP instances
            and corresponding Delay Tap values.</p>
        <figure class="- topic/fig fig fignone" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_ZTX_2BX_54B" data-ofbid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_ZTX_2BX_54B"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-146. <span id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-45B356AD-2BED-4880-A99C-E8547CB1C2D7" class="fig--title">IOD Tap Delays Window</span></span></figcaption>
            
            <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__IMAGE_H4K_BCX_54B" src="GUID-92D0C186-163E-481B-97AA-038369E6C67A-low.png"/></div>
        </figure>
        <p class="- topic/p p">The following figure shows a design example with two instances of
                <code class="+ topic/ph pr-d/codeph ph codeph">CORERXIODBITALIGN</code> IP and the tap delay values read from those
            instances.</p>
        <div class="- topic/note note important note_important" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__NOTE_XKM_CCH_MTB" data-ofbid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__NOTE_XKM_CCH_MTB"><span class="note__title">Important:</span> <code class="+ topic/ph pr-d/codeph ph codeph">CORERXIODBITALIGN IP</code> must have
            the output debug pins either connected or promoted to the top for SmartDebug to detect
            and identify the debug signals.</div>
        <figure class="- topic/fig fig fignone" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_BHN_HCX_54B" data-ofbid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_BHN_HCX_54B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-147. <span id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-AFCE292D-1CC4-4D47-9217-196E283813CC" class="fig--title">IOD Tap Delays—Eye Width and
                Sample Edge Data Representation</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__IMAGE_O5V_Q31_1RB" src="GUID-9FC42C8E-9ADC-443D-89EC-799D9D095006-low.png"/>
        </figure>
        <p class="- topic/p p">The following figure shows the SmartDebug <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Log</span> window when the
            training is successful.</p>
        <figure class="- topic/fig fig fignone" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_NGT_WCX_54B" data-ofbid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_NGT_WCX_54B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-148. <span id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-5F8375F2-4C9E-4784-A545-54F1E158C559" class="fig--title">SmartDebug Log Window—Training
                Successful</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__IMAGE_DWK_W31_1RB" src="GUID-46E0EBE2-CCB0-4871-A63A-B69C7F99C0C9-low.png"/>
        </figure>
        <p class="- topic/p p">The following figure shows the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">IOD Tap Delays</span> window when the
            training fails.</p>
        <figure class="- topic/fig fig fignone" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_PQM_QJX_54B" data-ofbid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_PQM_QJX_54B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-149. <span id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-0E08B557-4844-4DBE-A7FE-09501D3CDC59" class="fig--title">IOD Tap Delays Window—Training
                Failed</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__IMAGE_IRG_VJ1_1RB" src="GUID-232DFCEA-44B3-48E8-AFA1-1D1A3B3A22EE-low.png"/>
        </figure>
        <p class="- topic/p p">The following figure shows the SmartDebug <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Log</span> window when the
            training fails.</p>
        <figure class="- topic/fig fig fignone" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_H5G_XJX_54B" data-ofbid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__FIG_H5G_XJX_54B"><figcaption class="- topic/title title figcapcenter"><span class="figtitleprefix fig--title-label">Figure 13-150. <span id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__GUID-A878A69C-C839-4240-AB68-06B3B34DB4D8" class="fig--title">SmartDebug Log Window—Training
                Failed</span></span></figcaption>
            
            <div class="imagecenter break"><img class="- topic/image image imagecenter break" id="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE__IMAGE_ZMF_ZJX_54B" src="GUID-F53DCCC0-8A64-4870-BFCE-AD30B089804F-low.png"/></div>
        </figure>
</div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE__GUID-07CE0DA8-A9E3-4E89-AEBC-7221BD08B222" xml:lang="en-US" lang="en-US" id="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE">
    <h3 class="- topic/title title topictitle3" id="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE__GUID-07CE0DA8-A9E3-4E89-AEBC-7221BD08B222" style="display:inline-block">13.3.3.2.5 Debug UPROM</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20UPROM">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">You can debug clients configured in a design and debug µPROM memory address information
            with the Debug UPROM feature.</p>
        <p class="- topic/p p">In the main SmartDebug window, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug UPROM</span>.</p>
        <p class="- topic/p p">If a µPROM memory block is used in the Libero design, the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">UPROM
                Debug</span> window appears.</p>
        <figure class="- topic/fig fig fignone" id="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE__FIG_Y52_R4D_QNB" data-ofbid="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE__FIG_Y52_R4D_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-151. <span id="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE__GUID-E2CB06E3-F7FB-4E04-84E6-1017ADA34DD3" class="fig--title">UPROM Debug Window</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE__IMAGE_U2N_Q4D_QNB" height="282" src="GUID-D2C62A11-DEDE-4633-B34C-0DAD3A2A4627-low.jpg" width="541" alt="???"/>
        </figure>
    </div>
<article class="- topic/topic topic nested3" aria-labelledby="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__GUID-AE9CA4D5-AA27-43D1-9FA8-D6FE38D8DB99" xml:lang="en-US" lang="en-US" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B"><h4 class="- topic/title title topictitle4" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__GUID-AE9CA4D5-AA27-43D1-9FA8-D6FE38D8DB99" style="display:inline-block">13.3.3.2.5.1 User Design View</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=User%20Design%20View">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">User Design View</span> tab in the µPROM Debug window lists all clients
            configured in the design. Selecting a client in the list enables the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read
                from Device</span> button.</p><p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device</span> button to display a table showing the data in
            the location at the selected client address. See the following figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__FIG_RGZ_X4D_QNB" data-ofbid="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__FIG_RGZ_X4D_QNB">
            <img class="- topic/image image" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__IMAGE_SGZ_X4D_QNB" height="310" src="GUID-3D5E83EA-ABC0-4C81-A45D-7DDD331C4B1A-low.jpg" width="538" alt="???"/>
        </figure><p class="- topic/p p">The Client address is associated with <em class="+ topic/ph hi-d/i ph i">Start Address </em>and <em class="+ topic/ph hi-d/i ph i">Number of 9-bit words</em>. Therefore, the table will contain as many locations as the number of 9-bit words.</p><p class="- topic/p p">In the preceding example, <em class="+ topic/ph hi-d/i ph i">Number of 9-bit words </em>is 52224, so 52224 words will be shown in
            the table. Column headers are numbered 0 to F in hexadecimal format, representing 16
            words in a row.</p><p class="- topic/p p">Row addresses begin with a word address associated with <em class="+ topic/ph hi-d/i ph i">Start Address</em>. For example, if the
                <em class="+ topic/ph hi-d/i ph i">Start Address </em>is 0x15 (hex), the starting row has an address of 0x0010.</p>
        <figure class="- topic/fig fig fignone" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__FIG_ZB1_BPD_QNB" data-ofbid="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__FIG_ZB1_BPD_QNB">
            <img class="- topic/image image" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__IMAGE_ODR_1PD_QNB" height="373" src="GUID-E925A0A9-EEE9-4BF7-9617-41E3613F1EA7-low.jpg" width="539" alt="???"/>
        </figure><p class="- topic/p p">Hover your cursor over a cell to see the cell’s address and value, as shown in the following
            figure.</p>
        <figure class="- topic/fig fig fignone" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__FIG_DSW_BPD_QNB" data-ofbid="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__FIG_DSW_BPD_QNB">
            <img class="- topic/image image" id="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B__IMAGE_ESW_BPD_QNB" height="277" src="GUID-085815A8-0CC4-417E-8302-6103D45AA041-low.jpg" width="542" alt="???"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-1FC029A6-C1DA-4FF2-991B-CE800CE295E1" xml:lang="en-US" lang="en-US" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86"><h4 class="- topic/title title topictitle4" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-1FC029A6-C1DA-4FF2-991B-CE800CE295E1" style="display:inline-block">13.3.3.2.5.2 Direct Address View</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Direct%20Address%20View">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Direct Address View</span> tab in the µPROM Debug window provides
            access to µPROM memory. You can read a part of a client or more than one client by
            specifying the <em class="+ topic/ph hi-d/i ph i">Start Address </em>and <em class="+ topic/ph hi-d/i ph i">Number of 9-bit words</em>.</p>
        <p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start Address</span>: Hexadecimal value (0 -9, A-F, upper/lower case)</p>
        <p class="- topic/p p">Values are validated and errors are indicated by a red "<span class="+ topic/ph ui-d/uicontrol ph uicontrol">STOP</span>"
            icon. The error message displays when you hover your cursor over the icon.</p>
        <p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Number of 9-bit words</span>: Positive integer value</p>
        <p class="- topic/p p">Values are validated and errors are indicated by a red "<span class="+ topic/ph ui-d/uicontrol ph uicontrol">STOP</span>". The
            error message displays when you hover your cursor over the icon.</p>
        <p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device</span>: Disabled until valid values are entered in the
            fields.</p>
        <p class="- topic/p p">Invalid or blank values are indicated by a red "<span class="+ topic/ph ui-d/uicontrol ph uicontrol">STOP</span>". The error
            message displays when you hover your cursor over the icon.</p>
        <div class="- topic/note note notype note_notype" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-AD07DFCA-D1B9-483C-80F3-96308B590585" data-ofbid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-AD07DFCA-D1B9-483C-80F3-96308B590585"><span class="note__title">Note:</span> If the word falls within the 16 words
            that are placed in a row, the start location and the end location are highlighted in the
            row to show the starting point of the data. All preceding locations show ‘NR’ (Not
            Read). See the following figure.<figure class="- topic/fig fig fignone" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__FIG_RZQ_3PD_QNB" data-ofbid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__FIG_RZQ_3PD_QNB">
                <img class="- topic/image image" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__IMAGE_SZQ_3PD_QNB" height="280" src="GUID-8C34BF2C-2206-4A58-B239-3A4C93739F72-low.jpg" width="539" alt="???"/>
            </figure></div>
        <div class="- topic/note note notype note_notype" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-72718561-77D3-4D32-B127-580CDB4131D4" data-ofbid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-72718561-77D3-4D32-B127-580CDB4131D4"><span class="note__title">Note:</span> Observe the following:<ul class="- topic/ul ul" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__UL_AWN_4VQ_SQB" data-ofbid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__UL_AWN_4VQ_SQB">
                <li class="- topic/li li" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-B194D0E7-9E7B-413E-A2B1-9C1C3E978D8A" data-ofbid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-B194D0E7-9E7B-413E-A2B1-9C1C3E978D8A">When one field is entered, both fields are validated and the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read
                        from Device</span> button is enabled.</li>
                <li class="- topic/li li" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-0FCB89A7-AA90-4F3A-A4FF-4CD8C66E9D66" data-ofbid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-0FCB89A7-AA90-4F3A-A4FF-4CD8C66E9D66">If fields change after enabling <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device</span>, values
                    are validated again and Read from Device may be disabled if invalid values are
                    entered.</li>
                <li class="- topic/li li" id="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-532C4FDF-F1AD-4873-AA59-BC40DBC9D7A9" data-ofbid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86__GUID-532C4FDF-F1AD-4873-AA59-BC40DBC9D7A9">If the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">µPROM Debug</span> window is closed and reopened, the
                    session is retained. The µPROM Debug session is lost only if the main
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SmartDebug</span> window is closed.</li>
            </ul></div>
    </div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-C8433639-A2C7-4044-8BD0-4A2185FAEC25__GUID-D8C64981-A7EF-406D-A073-03E79838D061" xml:lang="en-US" lang="en-US" id="GUID-C8433639-A2C7-4044-8BD0-4A2185FAEC25"><h4 class="- topic/title title topictitle4" id="GUID-C8433639-A2C7-4044-8BD0-4A2185FAEC25__GUID-D8C64981-A7EF-406D-A073-03E79838D061" style="display:inline-block">13.3.3.2.5.3 Demo Mode</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Demo%20Mode">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Debug µPROM is supported in Demo Mode. The User Design View and Direct Address View are supported, and data from device initialization and configurators is shown.</p></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-EE425CD1-57C8-47E8-AE4B-0ECE001EB4D9" xml:lang="en-US" lang="en-US" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C"><h3 class="- topic/title title topictitle3" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-EE425CD1-57C8-47E8-AE4B-0ECE001EB4D9" style="display:inline-block">13.3.3.2.6 Debug DDR IO Margin</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20DDR%20IO%20Margin">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__TO_ACCESS_THE_DEBUG_DDR_IO_MARGIN_FEATUR" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__TO_ACCESS_THE_DEBUG_DDR_IO_MARGIN_FEATUR">To access the Debug DDR IO margin feature in SmartDebug, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug DDR Memory…</span> in the main SmartDebug window. This option is available only for DDR3/DDR4/LPDDR3 memory configurations on PolarFire and PolarFire SoC devices. This option is not visible when DDR memory is not used in the design.</p><p class="- topic/p p">FPGA memory controller sub-systems train the DDR interface channel for optimal signal integrity in both the time and voltage domains. The memory controller goes through various training phases to adjust and compensate for unbalanced loading. You must be familiar with the start-up and training phases used with external memory interfaces. The Debug DDR IO margin feature assists users to analyze and understand the interface results of the training algorithms. For more information on the memory controller training and optimization, see the <em class="+ topic/ph hi-d/i ph i">PolarFire<sup class="+ topic/ph hi-d/sup ph sup">®</sup> FPGA and PolarFire<sup class="+ topic/ph hi-d/sup ph sup">®</sup> SoC Memory Controller User Guide</em>. </p><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_UBV_TPD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_UBV_TPD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-152. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-48269446-8198-4B6C-AFB8-E90F92985375" class="fig--title">SmartDebug Main Window with Debug DDR Memory Option</span></span></figcaption><img class="- topic/image image" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_VBV_TPD_QNB" height="372" src="GUID-BDABEE01-117A-44EA-9E71-923E01695881-low.png" width="624" alt="???"/></figure><p class="- topic/p p" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIGURE_78___SMARTDEBUG_MAIN_WINDOW_WITH_" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIGURE_78___SMARTDEBUG_MAIN_WINDOW_WITH_">This opens the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug DDR IO Margin</span> dialog box as shown in the following figure.</p><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_HXN_WPD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_HXN_WPD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-153. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-BF239647-7DDB-46EC-917C-43A09CD7E3E2" class="fig--title">DDR IO Margin Dialog Box with Options Disabled</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_JXW_RTF_1RB" src="GUID-2A3AF7E8-C3E2-4A2A-BD3B-4CF6224A1D63-low.png"/></figure><p class="- topic/p p">Initially, all options in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug DDR IO Margin</span> dialog box are disabled. Select the DDR instances training data you want to view and click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Get Training Data</span> button. After clicking <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Get Training Data</span>, a script fetches the training data. The script runs for approximately two minutes and the <strong class="+ topic/ph hi-d/b ph b">DDR IO Margin</strong> dialog box displays the information based on the selected DDR Instance, as shown in the following figure.</p><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_EMT_ZPD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_EMT_ZPD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-154. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-00DEC454-B2DB-4CAB-B4C8-BBD7B2B7409A" class="fig--title">DDR IO Margin Dialog Box Showing Information for First IO Bank</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_FR4_1VF_1RB" src="GUID-2C9B8430-FC43-4C72-BCE3-7BEFD19844E1-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_TN3_BQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_TN3_BQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-155. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-3985282C-5316-4AA6-8EE9-153EAE3B7FA7" class="fig--title">DDR IO Margin Dialog Box Showing Information for Second IO Bank</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_MTV_3VF_1RB" src="GUID-DFFD3D43-A36F-4EA1-9F76-9256ED2687B7-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_ZH5_CQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_ZH5_CQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-156. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-FDA7F18B-1D37-4F95-9582-E5A0A8825268" class="fig--title">DDR IO Margin Dialog Box Showing HK_IO_CLK to SYS_CLK Training</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_WGG_NVF_1RB" src="GUID-282A0393-8235-4C20-853E-BF0F02A2BC3F-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_AFB_GQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_AFB_GQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-157. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-0AD3D38D-2670-461D-821A-4ECFA48531A3" class="fig--title">DDR IO Margin Dialog Box Showing CK to CA Training</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_VCC_5ZF_1RB" src="GUID-384CD1E7-579F-49BB-B2F4-BF72D7E2A4B6-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_LJ3_HQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_LJ3_HQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-158. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-3799140A-C7F2-4EE5-8810-6A5562FF5A75" class="fig--title">DDR IO Margin Dialog Box Showing Write Leveling Data</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_ZNG_F1G_1RB" src="GUID-882C2413-3D1F-4D78-BFB2-08EF4E14CF49-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_M14_3QD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_M14_3QD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-159. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-CC0A95B7-E24F-4217-8751-A69730492F54" class="fig--title">DDR IO Margin Dialog Box Showing Write Calibration Data</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_HKF_J1G_1RB" src="GUID-4B0A6EF9-5DE1-4886-9C08-2940B2E0F50E-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_VJS_JQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_VJS_JQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-160. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-FD9D44BD-A244-4D98-AA02-ED1FC0C07AE6" class="fig--title">DDR IO Margin Dialog Box Showing Training Iterator Data</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_FMM_41G_1RB" src="GUID-5DF7641D-8F7E-461F-BD02-B0875729B2FB-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_MR1_4JJ_1RB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_MR1_4JJ_1RB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-161. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-9F58B214-1AC7-4439-B2AF-67D4B3DC10A4" class="fig--title">DDR IO Margin Dialog Box showing CK to CA Training Charts</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_CDP_5JJ_1RB" src="GUID-388D58D6-311E-45D0-A065-4CF0800E2DF0-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_DGD_LQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_DGD_LQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-162. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-72644554-9375-4C70-85D9-C54F00E213F9" class="fig--title">DDR IO Margin Dialog Box Showing Read DQ/DQS Optimization Charts</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_IDW_4BG_1RB" src="GUID-74C62DF2-A1B2-44BF-B804-C66EDB43609B-low.png"/></figure><div class="- topic/p p">The tool informs users about errors generated while getting training data as shown in the following figures. Additional error information can be displayed as tooltips by hovering over the elements in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">FPGA INITIALIZATION</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">DDR PHY CLOCK TRAINING</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">DDR PHY I/O TRAINING</span>, and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OTHERS</span> categories, as shown in the following example:<figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_D5T_JNL_STB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_D5T_JNL_STB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-163. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-B5908A0A-6487-41A0-BDDC-46272531EB09" class="fig--title">Example of Tooltip</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_KBT_M1M_STB" src="GUID-EB68B731-D998-4082-B9E9-E20674A97869-low.png"/></figure></div><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_BXV_NQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_BXV_NQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-164. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-65ED657B-6466-45B6-A399-0B96822D4839" class="fig--title">DDR IO Margin Dialog Box Showing Error Generated when DDR PLL is not Locked</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_JHR_5JH_1RB" src="GUID-624B67B0-7277-43FA-835A-6737BADFB6A5-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_GN1_PQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_GN1_PQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-165. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-9552B210-1EF8-486E-851F-FB16B51CACC5" class="fig--title">DDR IO Margin Dialog Box Showing Error Generated During Write Leveling Data</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_SRM_GKH_1RB" src="GUID-E187B6D5-D11E-449D-87E6-7ECBB55EEDE2-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_SZK_QQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_SZK_QQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-166. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-2224072D-9E0C-4B64-B242-6F346FFE7CA0" class="fig--title">DDR IO Margin Dialog Box Showing Error Generated During Write Leveling Data</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_Y23_KKH_1RB" src="GUID-D460592C-0576-4E1D-8CB1-C5C7E0BE41CC-low.png"/></figure><figure class="- topic/fig fig fignone" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_O3V_RQD_QNB" data-ofbid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__FIG_O3V_RQD_QNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-167. <span id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__GUID-EF54B23E-1EFD-4124-BE11-6183C5C96DEF" class="fig--title">DDR IO Margin Dialog Box Showing Error Generated During Read DQ/DQS Optimization Charts</span></span></figcaption><img class="- topic/image image break" id="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C__IMAGE_ARH_4KH_1RB" src="GUID-DEB938E6-2411-4332-B263-505E7B0FE3C9-low.png"/></figure></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-E0858C5C-96B6-40ED-AA6D-9C957B4132E3" xml:lang="en-US" lang="en-US" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE">
    <h3 class="- topic/title title topictitle3" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-E0858C5C-96B6-40ED-AA6D-9C957B4132E3" style="display:inline-block">13.3.3.2.7 Debug eNVM (PolarFire SoC)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20eNVM%20%28PolarFire%20SoC%29">(Ask a Question)</a>
    
    
    <div class="- topic/body body">
        <p class="- topic/p p">Debug eNVM is applicable for PolarFire SoC devices only. ENVM memory is present in the
            MSS core. This memory can be used to store user or application data of an SoC design.
            The total space that ENVM memory can hold is 128 Kbytes. ENVM is divided into four
            sectors - Sector 0, 1, 2, and 3. Libero tool can be used to configure the memory and
            place the data from a file or override the locations.</p>
        <div class="- topic/p p">The configurator for ENVM memory has divided the memory into pages. A total of 512 pages
            each comprising 256 bytes of data. Multiple clients can be configured, and each client
            can hold data in multiple pages.<div class="- topic/note note important note_important" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__NOTE_R35_HKB_1VB" data-ofbid="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__NOTE_R35_HKB_1VB"><span class="note__title">Important:</span> The
                contents of eNVM cannot be debugged in boot mode 0. Therefore, before using
                SmartDebug, Debug eNVM requires a device to be in an active boot mode (that is, a
                boot mode other than 0) and have a valid embedded software application running that
                enables the MPU.</div></div>
        <div class="table-container"><table class="- topic/table table" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913" data-ofbid="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913" data-cols="5"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-35. </span></span><span class="table--title" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-2ACAFD1E-3B87-40E3-B6A9-B4F086F024D6">eNVM Memory Division with Page
                Size and MSS Address</span></caption><colgroup><col style="width:18.81188118811881%"/><col style="width:18.81188118811881%"/><col style="width:20.792079207920793%"/><col style="width:20.792079207920793%"/><col style="width:20.792079207920793%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__1">Size</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__2"></th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__3">Offset</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__4">Description</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__5">MSS Address</th>
                    </tr>                   
                </thead><tbody class="- topic/tbody tbody valign-top">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__1" rowspan="4">128 Kbytes</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__2">8K</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__3">0x00000000</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__4">Sector 2</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__5">0x20220000</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__2">56K</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__3">0x00002000</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__4">Sector 0</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__5">0x20222000</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__2">56K</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__3">0x00010000</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__4">Sector 1</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__5">0x20230000</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__2">8K</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__3">0x0001E000</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__4">Sector 3</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE__GUID-C2545995-D45C-49CE-982E-912C314F5913__entry__5">0x2023E000</td>
                    </tr>
                </tbody></table></div>
        <p class="- topic/p p">There are two views present in the ENVM Debug window - <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1">Client View</a> and <a class="- topic/xref xref" href="GUID-AFCD4A75-089E-4BD6-AFD4-FC526F201B3D.html#GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A">Page View</a>.</p>
    </div>
<article class="- topic/topic topic nested3" aria-labelledby="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__GUID-1B778D6C-B171-499D-88F7-6F3041CB5EBE" xml:lang="en-US" lang="en-US" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1"><h4 class="- topic/title title topictitle4" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__GUID-1B778D6C-B171-499D-88F7-6F3041CB5EBE" style="display:inline-block">13.3.3.2.7.1 Client View</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Client%20View">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">SmartDebug shows clients configured through the Configure Design Initialization Data and Memories
            tool in the Design Flow. Client view allows the user to select a client and read the
            data present from the device. The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">ENVM Debug</span> window shows the
            client name, client start page number, client end page number, number of bytes used and
            whether the client is used as a ROM (see the following figure).</p><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__FIG_ZFT_2T3_RNB" data-ofbid="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__FIG_ZFT_2T3_RNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-168. <span id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__GUID-14F58DDE-9EFF-4B95-8209-2181040DC74E" class="fig--title">ENVM Debug Window with Client View</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__IMAGE_AGT_2T3_RNB" height="291" src="GUID-3A180A92-BB33-4554-A76A-FE85ED3083FD-low.jpg" width="593" alt="???"/>
            </figure>
        </div><p class="- topic/p p">A single client can be selected at a time to view the content. Once a client is selected, the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device</span> button is enabled.</p><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__FIG_NKK_GT3_RNB" data-ofbid="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__FIG_NKK_GT3_RNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-169. <span id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__GUID-BDA9C547-E590-42C3-8D4E-380E3CB05938" class="fig--title">Read from Device on Selection</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__IMAGE_OKK_GT3_RNB" height="241" src="GUID-49B4B0EC-0FE5-4361-B4D7-82635E0AF5C3-low.png" width="596" alt="???"/>
            </figure>
        </div><p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device</span> button to see the content displayed as a matrix
            of cells. The headers are added to show the MSS address offsets to each of the locations
            as well as on the row headers. Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export</span> button to export
            the eNVM data to a text file.</p><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__FIG_DWP_JT3_RNB" data-ofbid="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__FIG_DWP_JT3_RNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-170. <span id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__GUID-9FACCF1E-5217-432D-A0F3-3356DE6BB2D3" class="fig--title">Client View Data</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1__IMAGE_O3X_Q4L_FSB" src="GUID-AEBB20AE-58ED-4530-B151-62503001233A-low.png"/>
            </figure>
        </div></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A__GUID-DD9DC37F-A9A7-4D53-A082-BABAFD5B4E8F" xml:lang="en-US" lang="en-US" id="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A"><h4 class="- topic/title title topictitle4" id="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A__GUID-DD9DC37F-A9A7-4D53-A082-BABAFD5B4E8F" style="display:inline-block">13.3.3.2.7.2 Page View</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Page%20View">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Page view can be seen when the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Page View</span> tab is selected in the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">ENVM Debug</span> Window.</p><p class="- topic/p p">Start page and end page number options can be edited to input valid page numbers. Start page can be between 0 to 511. End Page can be between start page and 511.</p><p class="- topic/p p">Error messages will be displayed if incorrect entries are entered. <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from
                Device</span> button will be enabled only after entering valid entries.</p><p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Read from Device</span> button to see the page content.</p><div class="- topic/p p">
            <figure class="- topic/fig fig fignone" id="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A__FIG_JZV_ST3_RNB" data-ofbid="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A__FIG_JZV_ST3_RNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-171. <span id="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A__GUID-49D23ABD-F246-4930-98EB-80139A9A1E9B" class="fig--title">Page View Data</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A__IMAGE_KZV_ST3_RNB" height="313" src="GUID-78AA5BB5-4039-4B73-84F6-748CDC6732D3-low.jpg" width="588" alt="???"/>
            </figure>
        </div></div></article></article></article><article class="- topic/topic reference/reference topic reference nested1" aria-labelledby="GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D__GUID-E86388FA-1D99-4B3A-8FCE-21C9CC53B467" xml:lang="en-US" lang="en-US" id="GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D"><h2 class="- topic/title title topictitle2" id="GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D__GUID-E86388FA-1D99-4B3A-8FCE-21C9CC53B467" style="display:inline-block">13.3.3.3 SmartFusion 2, IGLOO 2, and RTG4 Debug Elements</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartFusion%202%2C%20IGLOO%202%2C%20and%20RTG4%20Debug%20Elements">(Ask a Question)</a><div class="- topic/abstract abstract"><p class="- topic/p p">The following sections describe the debug elements for SmartFusion 2, IGLOO 2, and RTG4.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-185ED245-1C30-4054-99DF-7896326888CA__GUID-D1583416-86AA-4F1A-B86A-83CBD30B445F" xml:lang="en-US" lang="en-US" id="GUID-185ED245-1C30-4054-99DF-7896326888CA"><h3 class="- topic/title title topictitle3" id="GUID-185ED245-1C30-4054-99DF-7896326888CA__GUID-D1583416-86AA-4F1A-B86A-83CBD30B445F" style="display:inline-block">13.3.3.3.1 Debug SerDes</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20SerDes">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can examine and debug the SerDes blocks in your design in the Debug SerDes dialog box (shown in the following figure).</p><p class="- topic/p p">To Debug SerDes, expand <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SmartDebug </span>in the Design Flow window and double click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Debug SerDes</span>.</p><p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">SerDes Block</span> identifies which SerDes block you are configuring. Use the drop-down menu to select from the list of SerDes blocks in your design.</p></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-C34EE5F4-762D-4D10-8964-6950F343CDCD__GUID-C292A34A-0303-40E6-9483-36C882B75D9D" xml:lang="en-US" lang="en-US" id="GUID-C34EE5F4-762D-4D10-8964-6950F343CDCD"><h4 class="- topic/title title topictitle4" id="GUID-C34EE5F4-762D-4D10-8964-6950F343CDCD__GUID-C292A34A-0303-40E6-9483-36C882B75D9D" style="display:inline-block">13.3.3.3.1.1 Debug SerDes - Configuration</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20SerDes%20-%20Configuration">(Ask a Question)</a><div class="- topic/body body"></div><article class="- topic/topic topic nested4" aria-labelledby="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__GUID-04797B79-8CF2-4BD5-98D6-0180D93C9AF1" xml:lang="en-US" lang="en-US" id="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446"><h5 class="- topic/title title topictitle5" id="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__GUID-04797B79-8CF2-4BD5-98D6-0180D93C9AF1" style="display:inline-block">13.3.3.3.1.1.1 Configuration Report</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Configuration%20Report">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The Configuration Report output depends on the options you select in your PRBS Test and Loopback Tests. The default report lists the following for each lane in your SerDes block.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB" data-ofbid="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-36. </span></span><span class="table--title" id="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__GUID-EBECD675-12E5-40BD-96E9-8113AD81259F"></span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__1">Report Element</th><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__2">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__1">Lane mode</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__2">Programmed mode on a SerDes lane as defined by the SerDes system register.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__1">PMA Ready</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__2">Shows whether PMA completed its internal calibration sequence for the specific lane and
                                whether the PMA is operational. For details, see the <span class="- topic/ph ph"><a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_SmartFusion2_IGLOO2_High_Speed_Serial_Interfaces_User_Guide_UG0447_V10.pdf" target="_blank" rel="external noopener">UG0447: SmartFusion2 and IGLOO2 FPGA High-Speed Serial Interfaces User
          Guide</a></span>.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__1">TxPll status</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__2">Loss-of-lock status for the TXPLL is asserted and remains asserted until the PLL reacquires lock.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__1">RxPLL status </td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__2">Shows whether the CDR PLL frequency is not grossly out of range of with incoming data stream.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__1">Refresh Report </td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446__TABLE_GM1_XZM_QQB__entry__2">Click to update the contents of your SerDes Configuration Report. Changes to the specified SerDes register programming can be read back to the report.</td></tr></tbody></table></div></div></div></article><article class="- topic/topic topic nested4" aria-labelledby="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__GUID-472D4368-B72D-499C-BD44-6AE8AC9FA811" xml:lang="en-US" lang="en-US" id="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4"><h5 class="- topic/title title topictitle5" id="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__GUID-472D4368-B72D-499C-BD44-6AE8AC9FA811" style="display:inline-block">13.3.3.3.1.1.2 SerDes Register Read or Write</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SerDes%20Register%20Read%20or%20Write">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can provide a script to read/write commands to access the SerDes control/status register map. Enter the script file path in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Script</span> text box or click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Browse</span> button to navigate to your script file. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Execute </span>to run the script.</p>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Attention:</strong> SmartDebug TCL scripts that write to the
                <code class="+ topic/ph pr-d/codeph ph codeph">UPDATE_SETTINGS</code> register may not work in a few scenarios, if
            default values on some of the registers are changed by the user while configuring the
            SerDes using the configuration GUI. This is applicable to RTG4, SmartFusion 2, and IGLOO
            2, when configuring SerDes in XAUI, EPCS, or PCIe mode. </p>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Background:</strong> When the user configures a <code class="+ topic/ph pr-d/codeph ph codeph">SERDES_with_initialization</code>
            block in the Libero GUI, the user has the option to adjust register values such as
                <code class="+ topic/ph pr-d/codeph ph codeph">RE_AMP_RATIO</code>, <code class="+ topic/ph pr-d/codeph ph codeph">RE_CUT_RATIO</code>,
                <code class="+ topic/ph pr-d/codeph ph codeph">TX_AMP_RATIO</code>, <code class="+ topic/ph pr-d/codeph ph codeph">TX_PST_RATIO</code>, and
                <code class="+ topic/ph pr-d/codeph ph codeph">TX_PRE_RATIO</code> to non-default values. When configuration is done,
            Libero generates an HDL file that implements the
                <code class="+ topic/ph pr-d/codeph ph codeph">SERDES_with_initialization</code> module. This module contains SerDes IP,
            CoreABC, and CoreAPB3 (a bridge connection between CoreABC and SerDes IP). CoreABC is a
            programmable state machine/microcontroller that initializes the SerDes IP to function
            according to what the user selects in the SerDes configuration GUI. This initialization
            runs at power-up or at system reset. The user’s configuration is contained in a set of
            simple programming instructions inside CoreABC.</p>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">The Issue: </strong>If a user configures a <code class="+ topic/ph pr-d/codeph ph codeph">SERDES_with_initialization</code>
            block in the Libero GUI and changes default values on some of the registers, the CoreABC
            programming instructions will contain writes to the <code class="+ topic/ph pr-d/codeph ph codeph">SERDES
                UPDATE_SETTINGS</code> register. If the user subsequently uses SmartDebug Tcl
            scripts to modify SerDes registers (for example, to tune SerDes lane performance), the
            user might find that his Tcl script does not update the SerDes registers when the
                <code class="+ topic/ph pr-d/codeph ph codeph">UPDATE_SETTINGS</code> register is written.</p>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Recommendation:</strong> When the user configures the
                <code class="+ topic/ph pr-d/codeph ph codeph">SERDES_with_initialization</code> block, do not alter the default register
            settings for registers such as <code class="+ topic/ph pr-d/codeph ph codeph">RE_AMP_RATIO</code>,
                <code class="+ topic/ph pr-d/codeph ph codeph">RE_CUT_RATIO</code>, <code class="+ topic/ph pr-d/codeph ph codeph">TX_AMP_RATIO</code>,
                <code class="+ topic/ph pr-d/codeph ph codeph">TX_PST_RATIO</code>, <code class="+ topic/ph pr-d/codeph ph codeph">TX_PRE_RATIO</code>, and so on. Leaving
            register values as default will prevent any issue during SmartDebug TCL script SerDes
            register access.</p>
        <p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Workaround: </strong>If the user needs to configure a
                <code class="+ topic/ph pr-d/codeph ph codeph">SERDES_with_initialization</code> block with non-default register values
            and will subsequently use SmartDebug Tcl scripts to adjust SerDes register values, the
            user will also have to add the SmartDebug command <code class="+ topic/ph pr-d/codeph ph codeph">serdes_lane_reset</code> to
            his Tcl script. The<code class="+ topic/ph pr-d/codeph ph codeph"> serdes_lane_reset</code> command is added after writes to
            the <code class="+ topic/ph pr-d/codeph ph codeph">UPDATE_SETTING</code>s register command. Adding the
                <code class="+ topic/ph pr-d/codeph ph codeph">serdes_lane_reset</code> command to the Tcl script will allow the expected
            register updates to occur.</p>
        <p class="- topic/p p">Helpful hint for SmartDebug TCL scripts that access SerDes registers: Setting
                <code class="+ topic/ph pr-d/codeph ph codeph">CONFIG_PHY_MODE_1</code> in SmartDebug TCL script is not needed, as it is
            done by the tool during <code class="+ topic/ph pr-d/codeph ph codeph">serdes_read_register</code> or
                <code class="+ topic/ph pr-d/codeph ph codeph">serdes_write_register</code> command.</p>
        <p class="- topic/p p">Helpful hint for SerDes configuration: Setting <code class="+ topic/ph pr-d/codeph ph codeph">SYSTEM_CONFIG_PHY_MODE_1</code>
            for each lane is required in CoreABC code or any other code that will directly configure
            the SerDes IP via the SerDes IP APB bus.</p><figure class="- topic/fig fig fignone" id="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__FIG_BZB_JS5_TNB" data-ofbid="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__FIG_BZB_JS5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-172. <span id="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__GUID-33143A47-5736-4020-A08C-58B548182750" class="fig--title">Debug SerDes - Configuration</span></span></figcaption><img class="- topic/image image" id="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__IMAGE_CZB_JS5_TNB" height="461" src="GUID-FA05C9AF-E239-4DAE-AE77-2A1EF62FF946-low.jpg" width="539" alt="???"/></figure><div class="- topic/note note notype note_notype" id="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__GUID-A1B0D66E-DEC3-4690-BAA1-6046605CC75C" data-ofbid="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4__GUID-A1B0D66E-DEC3-4690-BAA1-6046605CC75C"><span class="note__title">Note:</span> The PCIe and XAUI protocols only support PRBS7. The EPCS protocol supports PRBS7/11/23/31.</div></div></article></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-5E4ED7BA-F298-4F0E-A45B-D037B323387B__GUID-DEBBEF94-2B84-4C47-825A-B4E7DAE5484D" xml:lang="en-US" lang="en-US" id="GUID-5E4ED7BA-F298-4F0E-A45B-D037B323387B"><h3 class="- topic/title title topictitle3" id="GUID-5E4ED7BA-F298-4F0E-A45B-D037B323387B__GUID-DEBBEF94-2B84-4C47-825A-B4E7DAE5484D" style="display:inline-block">13.3.3.3.2 Debug SerDes – Loopback Test</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20SerDes%20%E2%80%93%20Loopback%20Test">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Loopback data stream patterns are generated and checked by the internal SerDes block. These are used to self-test signal integrity of the device. You can switch the device through predefined tests.</p><p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">SerDes Block</span> identifies which SerDes block you are configuring. Use the drop-down menu to select from the list of SerDes blocks in your design.</p></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-5F277116-5A85-4308-8C79-A5A7307760AA__GUID-A47AB27E-FB67-4122-ADA4-21185B9D1BE4" xml:lang="en-US" lang="en-US" id="GUID-5F277116-5A85-4308-8C79-A5A7307760AA"><h4 class="- topic/title title topictitle4" id="GUID-5F277116-5A85-4308-8C79-A5A7307760AA__GUID-A47AB27E-FB67-4122-ADA4-21185B9D1BE4" style="display:inline-block">13.3.3.3.2.1 SerDes Lanes</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SerDes%20Lanes">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Select the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Lane </span>and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Lane Status </span>on which to run the Loopback test. Lane mode indicates the programmed mode on a SerDes lane as defined by the SerDes system register.</p></div><article class="- topic/topic topic nested4" aria-labelledby="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__GUID-56AC74EB-8BDD-4A3B-80D6-53F4F6980F78" xml:lang="en-US" lang="en-US" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B"><h5 class="- topic/title title topictitle5" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__GUID-56AC74EB-8BDD-4A3B-80D6-53F4F6980F78" style="display:inline-block">13.3.3.3.2.1.1 Test Type</h5><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Test%20Type">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The following table describes the test type options. For details, see the <span class="- topic/ph ph"><a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_SmartFusion2_IGLOO2_High_Speed_Serial_Interfaces_User_Guide_UG0447_V10.pdf" target="_blank" rel="external noopener">UG0447: SmartFusion2 and IGLOO2 FPGA High-Speed Serial Interfaces User
          Guide</a></span>.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB" data-ofbid="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-37 13-38. </span></span><span class="table--title" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__GUID-C7C97444-5D2D-4557-80CC-6B96063BEA99">Test Type Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB__entry__1">Option</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB__entry__1">PCS Far End PMA RX to TX Loopback</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB__entry__2">This loopback brings data into the device and deserializes and
                                serializes the data before sending it off-chip. This loopback
                                requires 0PPM clock variation between the TX and RX SerDes
                                clocks.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB__entry__1">Near End Loopback (On Die) </td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__TABLE_PCF_X2N_QQB__entry__2">To enable, select this option and click
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start</span>. To disable this option, click
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop </span>. Using this option allows you to
                                send and receive user data without sending traffic off-chip. You can
                                test design functionality without introducing other issues on the
                                PCB.</td>
                        </tr>
                    </tbody></table></div></div><figure class="- topic/fig fig fignone" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__FIG_EFS_SS5_TNB" data-ofbid="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__FIG_EFS_SS5_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-173. <span id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__GUID-C33F0CD8-1502-4232-89B4-01A19FB402BA" class="fig--title">Debug SerDes - Loopback Test</span></span></figcaption><img class="- topic/image image" id="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B__IMAGE_FFS_SS5_TNB" height="396" src="GUID-3AB26FC2-C287-42FA-AC37-E4D6983893DF-low.jpg" width="538" alt="???"/></figure></div></article></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6__GUID-39D7B967-36A8-4EA8-BA66-CE340CD3FBDC" xml:lang="en-US" lang="en-US" id="GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6"><h4 class="- topic/title title topictitle4" id="GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6__GUID-39D7B967-36A8-4EA8-BA66-CE340CD3FBDC" style="display:inline-block">13.3.3.3.2.2 Running Loopback Tests in Demo Mode</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Running%20Loopback%20Tests%20in%20Demo%20Mode">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can run Loopback tests in demo mode. The Debug SerDes demo mode is provided to graphically demonstrate the SerDes features. By default, all channels are enabled. As shown in the following figure, the mode displays working channels and channels with connectivity issues to help you see the available options.</p><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6__FIG_P2N_WS5_TNB" data-ofbid="GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6__FIG_P2N_WS5_TNB"><img class="- topic/image image" id="GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6__IMAGE_Q2N_WS5_TNB" height="374" src="GUID-12BBC018-2FC3-4F38-9A3D-BEE354368F0D-low.jpg" width="538" alt="???"/></figure></div></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-3C74A55C-BC32-4CCB-8541-A15ABA5054A0__GUID-BB3F948F-A24C-440F-B82A-9B9A9EA79760" xml:lang="en-US" lang="en-US" id="GUID-3C74A55C-BC32-4CCB-8541-A15ABA5054A0"><h3 class="- topic/title title topictitle3" id="GUID-3C74A55C-BC32-4CCB-8541-A15ABA5054A0__GUID-BB3F948F-A24C-440F-B82A-9B9A9EA79760" style="display:inline-block">13.3.3.3.3 Debug SerDes – PRBS Test</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20SerDes%20%E2%80%93%20PRBS%20Test">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">PRBS data stream patterns are generated and checked by the internal SerDes block. These are used to self- test signal integrity of the device. You can switch the device through several predefined patterns.</p><p class="- topic/p p"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">SerDes Block</span> identifies which SerDes block you are configuring. Use the drop-down menu to select from the list of SerDes blocks in your design.</p></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__GUID-D4FD43CC-0C54-4DFE-9F08-5C65DC9F354D" xml:lang="en-US" lang="en-US" id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C"><h4 class="- topic/title title topictitle4" id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__GUID-D4FD43CC-0C54-4DFE-9F08-5C65DC9F354D" style="display:inline-block">13.3.3.3.3.1 SerDes Lanes</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SerDes%20Lanes">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Check the box or boxes to select the lane(s) on which to run the PRBS test. Then select the Lane
            Status, test type, and pattern for each lane you have selected. Lane mode indicates the
            programmed mode on a SerDes lane as defined by the SerDes system register. See the
            following examples.</p><figure class="- topic/fig fig fignone" id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__FIG_MKT_32X_TNB" data-ofbid="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__FIG_MKT_32X_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-174. <span id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__GUID-BD5F1CCD-3B06-47F2-826B-8EC2C106F149" class="fig--title">SerDes Lanes - Single Lane Selected</span></span></figcaption><img class="- topic/image image" id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__IMAGE_NKT_32X_TNB" height="372" src="GUID-06D62324-3FBA-4E6E-8A90-B656D0DB60CC-low.jpg" width="538" alt="???"/></figure><figure class="- topic/fig fig fignone" id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__FIG_PJ2_K2X_TNB" data-ofbid="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__FIG_PJ2_K2X_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-175. <span id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__GUID-4E74D51F-E525-4081-B52F-CE00A77A5767" class="fig--title">SerDes Lanes - Multiple Lanes Selected</span></span></figcaption><img class="- topic/image image" id="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C__IMAGE_QJ2_K2X_TNB" height="372" src="GUID-BEDBD58A-719A-40EE-990D-391C52B7A975-low.jpg" width="538" alt="???"/></figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__GUID-6E96A6BF-5D23-4846-9B4F-702157B5F302" xml:lang="en-US" lang="en-US" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6"><h4 class="- topic/title title topictitle4" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__GUID-6E96A6BF-5D23-4846-9B4F-702157B5F302" style="display:inline-block">13.3.3.3.3.2 Test Type</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Test%20Type">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The following table describes test type options. If more than one SerDes Lane has been selected, the test type can be selected per lane. In the following example, Near End Serial Loopback (On-Die) is selected for Lane 0 and Lane 3, and Serial Data (Off-Die) has been selected for Lane 1 and Lane 2.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB" data-ofbid="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-37 13-38. </span></span><span class="table--title" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__GUID-C7C97444-5D2D-4557-80CC-6B96063BEA99">Test Type Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB__entry__1">Option</th><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB__entry__2">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB__entry__1">Near End Serial Loopback (On-Die) </td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB__entry__2">Enables a self-test of the device. The serial data stream is sent internally from the SerDes TX output and folded back onto the SerDes RX input.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB__entry__1">Serial Data (Off-Die)</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__TABLE_PCF_X2N_QQB__entry__2">Normal system operation where the data stream is sent off-chip from the TX output and must be connected to the RX input via a cable or other type of electrical interconnection.</td></tr></tbody></table></div></div><figure class="- topic/fig fig fignone" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__FIG_OCC_N2X_TNB" data-ofbid="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__FIG_OCC_N2X_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-176. <span id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__GUID-8B22D61D-209E-43EE-AB76-C22BB523E1C3" class="fig--title">Test Type Example</span></span></figcaption><img class="- topic/image image" id="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6__IMAGE_PCC_N2X_TNB" height="374" src="GUID-24DAA345-C07C-47A7-AFCD-C5B208C3639B-low.jpg" width="542" alt="???"/></figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-2CBBA579-FC82-4BEF-A0C3-FA8B9F7AEA62" xml:lang="en-US" lang="en-US" id="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822"><h4 class="- topic/title title topictitle4" id="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-2CBBA579-FC82-4BEF-A0C3-FA8B9F7AEA62" style="display:inline-block">13.3.3.3.3.3 Pattern</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Pattern">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The SerDesIF includes an embedded test pattern generator and checker used to perform serial diagnostics on the serial channel, as shown in the following table. If more than one lane is selected, the PRBS pattern can be selected per lane.</p><div class="table-container"><table class="- topic/table table" id="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B" data-ofbid="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-39. </span></span><span class="table--title" id="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-4FA09413-0365-471D-A052-1C438531411A">Diagnostic Pattern</span></caption><colgroup><col style="width:15%"/><col style="width:85%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__1">Pattern</th><th class="- topic/entry entry align-center colsep-0 rowsep-0" id="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__2">Type</th></tr></thead><tbody class="- topic/tbody tbody valign-top"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__1">PRBS7</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__2">Pseudo-Random data stream of 2^7 polynomial sequences.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__1">PRBS11</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__2">Pseudo-Random data stream of 2^11 polynomial sequences.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__1">PRBS23</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__2">Pseudo-Random data stream of 2^23 polynomial sequences.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__1">PRBS31</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822__GUID-BF5DA8E2-245F-4A42-A8F0-B4A042A3E24B__entry__2">Pseudo-Random data stream of 2^31 polynomial sequences.</td></tr></tbody></table></div></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__GUID-D01A65F5-BA47-4C9C-AF42-B7CE8E24FC96" xml:lang="en-US" lang="en-US" id="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867">
    <h4 class="- topic/title title topictitle4" id="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__GUID-D01A65F5-BA47-4C9C-AF42-B7CE8E24FC96" style="display:inline-block">13.3.3.3.3.4 Cumulative Error Count</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Cumulative%20Error%20Count">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">Lists the number of cumulative errors after running your PRBS test. To reset the error
            count to zero, select the lane(s) and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset</span>. By default,
            Cumulative Error Count = 0, the Data Rate text box is blank, and Bit Error Rate =
            NA.</p>
        <figure class="- topic/fig fig fignone" id="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__FIG_CFG_V2X_TNB" data-ofbid="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__FIG_CFG_V2X_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-177. <span id="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__GUID-5B508AB2-E16E-4D6F-8F17-598B4E55279B" class="fig--title">Debug SerDes - PRBS Test</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__IMAGE_DFG_V2X_TNB" height="372" src="GUID-208F7ED2-E791-4872-9A18-2865FDBFA3A9-low.jpg" width="539" alt="???"/>
        </figure>
        <div class="- topic/note note notype note_notype" id="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__GUID-64AEB108-D994-4AB8-9942-137151D036BE" data-ofbid="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867__GUID-64AEB108-D994-4AB8-9942-137151D036BE"><span class="note__title">Note:</span> If the design uses SerDes PCIe, PRBS7
            is the only available option for PRBS tests.</div>
    </div>
</article><article class="- topic/topic topic nested3" aria-labelledby="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__GUID-516536C4-37CA-45C9-B67A-425BFD650C89" xml:lang="en-US" lang="en-US" id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729"><h4 class="- topic/title title topictitle4" id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__GUID-516536C4-37CA-45C9-B67A-425BFD650C89" style="display:inline-block">13.3.3.3.3.5 Bit Error Rate</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Bit%20Error%20Rate">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Bit Error Rate is displayed per lane. If you did not specify a Data Rate, the Bit Error Rate displays the default NA. When the PRBS test is started, the Cumulative Error Count and Bit Error Rate are updated every second.</p><p class="- topic/p p">You can select specific lanes and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset Error Count </span>to clear the
            Cumulative Error Count and Bit Error Rate fields of the selected lanes.</p><p class="- topic/p p">In the following example, the Bit Error Rate is displayed for all lanes.</p>
        <figure class="- topic/fig fig fignone" id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__FIG_S4G_1FX_TNB" data-ofbid="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__FIG_S4G_1FX_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-178. <span id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__GUID-716D5973-C466-4296-957F-95AD591C35F5" class="fig--title">Bit Error Rate Example - All Lanes</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__IMAGE_T4G_1FX_TNB" height="372" src="GUID-208F7ED2-E791-4872-9A18-2865FDBFA3A9-low.jpg" width="539" alt="???"/>
        </figure><p class="- topic/p p">In the following example, Lane 1 and Lane 2 are selected and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset Error Count
            </span>is clicked.</p>
        <figure class="- topic/fig fig fignone" id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__FIG_AQ4_BFX_TNB" data-ofbid="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__FIG_AQ4_BFX_TNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-179. <span id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__GUID-30D04D88-4EC2-48B5-91D9-C23D0922E60D" class="fig--title">Reset Error Count Example</span></span></figcaption>
            
            <img class="- topic/image image" id="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729__IMAGE_BQ4_BFX_TNB" height="374" src="GUID-C61D549A-B7FD-4412-985F-2D4ECF958E16-low.jpg" width="542" alt="???"/>
        </figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-0BA1C1D3-B923-43DD-9AB2-18C1F6CDD968" xml:lang="en-US" lang="en-US" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4"><h4 class="- topic/title title topictitle4" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-0BA1C1D3-B923-43DD-9AB2-18C1F6CDD968" style="display:inline-block">13.3.3.3.3.6 Running PRBS Tests in Demo Mode</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Running%20PRBS%20Tests%20in%20Demo%20Mode">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can run Multi-Lane PRBS tests in demo mode. The Debug SerDes demo mode is provided to graphically demonstrate the SerDes features. By default, all channels are enabled. As shown in the following figure, the mode displays working channels and channels with connectivity issues to help you see the available options.</p><figure class="- topic/fig fig fignone" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__FIG_U1V_HFX_TNB" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__FIG_U1V_HFX_TNB"><img class="- topic/image image" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__IMAGE_V1V_HFX_TNB" height="374" src="GUID-1ABE7945-5419-46D6-8139-D7E2DFAEBB97-low.jpg" width="538" alt="???"/></figure><section class="- topic/section section" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__SECTION_X4X_NFX_TNB" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__SECTION_X4X_NFX_TNB"><h5 class="- topic/title title sectiontitle">Notes</h5><ul class="- topic/ul ul" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__UL_N2F_SQG_5NB" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__UL_N2F_SQG_5NB"><li class="- topic/li li" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-973CEFCC-EFCB-4C34-ABB1-31456D9F9061" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-973CEFCC-EFCB-4C34-ABB1-31456D9F9061">The formula for calculating the BER is as follows:<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>BER = (#bit errors+1)/#bits sent #bits sent = Elapsed time/bit period</code></pre></li><li class="- topic/li li" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-CAC5CEEE-BC0C-46FD-9989-76F65AEE5F24" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-CAC5CEEE-BC0C-46FD-9989-76F65AEE5F24">When you click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start</span> button, the BER is updated every second for the entered data rate and errors are observed. If you do not enter any data rate, the BER is set to the default NA. </li><li class="- topic/li li" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-674C6168-4E1B-4918-A597-C2B85DC3FE2D" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-674C6168-4E1B-4918-A597-C2B85DC3FE2D">When you click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop</span> button, the BER resets to default. </li><li class="- topic/li li" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-D253A297-BA6D-4A88-B182-67F072515264" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-D253A297-BA6D-4A88-B182-67F072515264">When you click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Reset</span> button, the BER resets to default.</li><li class="- topic/li li" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-E57C3F7D-47AC-44CB-9633-8B6E0A936333" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-E57C3F7D-47AC-44CB-9633-8B6E0A936333">If no test is in progress, the BER remains in the default value.</li><li class="- topic/li li" id="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-053AB3AE-BA0B-4BA4-8D69-4B271B9F94AD" data-ofbid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__GUID-053AB3AE-BA0B-4BA4-8D69-4B271B9F94AD">If the PRBS test is in progress, the BER calculation restarts.</li></ul></section></div></article></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-F286A118-7F81-4ED0-977B-4DCE8275DAA0__GUID-288790F5-69F2-411F-8587-48D941BE9FD8" xml:lang="en-US" lang="en-US" id="GUID-F286A118-7F81-4ED0-977B-4DCE8275DAA0"><h3 class="- topic/title title topictitle3" id="GUID-F286A118-7F81-4ED0-977B-4DCE8275DAA0__GUID-288790F5-69F2-411F-8587-48D941BE9FD8" style="display:inline-block">13.3.3.3.4 Debug SerDes – PHY Reset</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Debug%20SerDes%20%E2%80%93%20PHY%20Reset">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">SerDes PMA registers (for example, TX_AMP_RATIO) modified using a Tcl script from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configuration</span> tab require a soft reset for the new values to be updated. Lane Reset for individual lanes achieves this functionality. Depending on the SerDes lanes used in the design, the corresponding <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Lane Reset</span> buttons are enabled.</p></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102__GUID-B92C3CD3-6BED-4911-8D86-931BED987423" xml:lang="en-US" lang="en-US" id="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102"><h4 class="- topic/title title topictitle4" id="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102__GUID-B92C3CD3-6BED-4911-8D86-931BED987423" style="display:inline-block">13.3.3.3.4.1 Lane Reset Behavior for SerDes Protocols Used in the Design</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Lane%20Reset%20Behavior%20for%20SerDes%20Protocols%20Used%20in%20the%20Design">(Ask a Question)</a><div class="- topic/body body">
                                <ul class="- topic/ul ul">
                                                <li class="- topic/li li" id="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102__GUID-CB09BD19-15AC-4EF5-A7D2-4647512BDA90" data-ofbid="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102__GUID-CB09BD19-15AC-4EF5-A7D2-4647512BDA90">EPCS: Reset is independent for individual lanes.
                                                  Reset to Lane X (where X = 0,1,2,3) resets the Xth
                                                  lane.</li>
                                                <li class="- topic/li li" id="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102__GUID-2BDA4056-D89F-4088-94A1-CD7F1AA6A901" data-ofbid="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102__GUID-2BDA4056-D89F-4088-94A1-CD7F1AA6A901">PCIe: Reset to Lane X (where X = 0,1,2,3) resets
                                                  all lanes present in the PCIe link and PCIe
                                                  controller.</li>
                                </ul>
                                <p class="- topic/p p">For more information about soft reset, see the <span class="- topic/ph ph"><a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_SmartFusion2_IGLOO2_High_Speed_Serial_Interfaces_User_Guide_UG0447_V10.pdf" target="_blank" rel="external noopener">UG0447: SmartFusion2 and IGLOO2 FPGA High-Speed Serial Interfaces User
          Guide</a></span>.</p>
                </div></article></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-56DA2BC9-6CED-4FA7-876F-902379319EE3" xml:lang="en-US" lang="en-US" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C">
<h2 class="- topic/title title topictitle2" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-56DA2BC9-6CED-4FA7-876F-902379319EE3" style="display:inline-block">13.3.3.4 Measuring Die Temperature and Voltages</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Measuring%20Die%20Temperature%20and%20Voltages">(Ask a Question)</a>
<div class="- topic/body body">
        <p class="- topic/p p">SmartDebug provides a TVS Sensor Monitor feature that measures the die temperature and
            voltages on a hardware device. </p>
        <div class="- topic/p p">To use this feature:<ol class="- topic/ol ol" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__OL_ZNT_3SP_1VB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__OL_ZNT_3SP_1VB">
                <li class="- topic/li li" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-7ED815BE-6FE5-47EB-8C5E-222D416175C6" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-7ED815BE-6FE5-47EB-8C5E-222D416175C6">In the Smart Debug main window,
                    click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">TVS Monitor</span>. The TVS Monitor dialog box
                        appears.<div class="- topic/note note notype note_notype" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__NOTE_RXZ_PK4_1VB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__NOTE_RXZ_PK4_1VB"><span class="note__title">Note:</span> The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">TVS Monitor</span>
                        button appears in the window only if the TVS IP core is used in the Libero
                        design.</div><figure class="- topic/fig fig fignone" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__FIG_NB1_VRR_PVB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__FIG_NB1_VRR_PVB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-180. <span id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-FF3E347F-F1C8-4EBA-B596-7D5D40E62948" class="fig--title">SmartDebug Main Window</span></span></figcaption>
                        
                        <img class="- topic/image image break" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__IMAGE_OB1_VRR_PVB" src="GUID-AF8FCA0B-6AAB-49E1-82F8-A793E7150AE7-low.png"/>
                    </figure></li>
                <li class="- topic/li li" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-9A2F88EA-B957-499A-8826-2EAB13B0D55D" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-9A2F88EA-B957-499A-8826-2EAB13B0D55D">To save the monitoring
                    information in a <code class="+ topic/ph pr-d/codeph ph codeph">.csv</code>-formatted file, check
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Log</span>, and then use the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Log File</span>
                    field and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Browse</span> button to select a location for the
                    file.</li>
                <li class="- topic/li li" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-864F378D-2308-41E4-BD36-0D39B1D06D53" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-864F378D-2308-41E4-BD36-0D39B1D06D53">By default, TVS Sensor Monitor
                    reads channel values at 1-second intervals. To use a different time interval,
                    change the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Interval</span> value. Valid ranges are 1 to 60
                    seconds.</li>
                <li class="- topic/li li" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-04A1F777-A025-42E9-9ACB-3FA3102E486C" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-04A1F777-A025-42E9-9ACB-3FA3102E486C">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Start
                        Monitoring</span>. TVS Sensor Monitor uses a 4-channel ADC to read all
                    four channel values at the specified time interval and displays the information
                    in a table and graphs (see the example and descriptions below).</li>
                <li class="- topic/li li" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-76ABAA1F-5205-459D-A72C-D92BD8D0D49E" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-76ABAA1F-5205-459D-A72C-D92BD8D0D49E">To stop monitoring, click the
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stop Monitoring</span> button.</li>
            </ol></div>
        <p class="- topic/p p">The following figure shows an example of the table and graphs that TVS Sensor Monitor
            uses to display the channel and die information being read.</p>
        <figure class="- topic/fig fig fignone" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__FIG_JDX_W5P_1VB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__FIG_JDX_W5P_1VB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 13-181. <span id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-A34146A1-0B85-4C5F-88EC-0F633CE6826C" class="fig--title">Example of TVS Sensor Monitor
                Reading Channel Values</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__IMAGE_FWC_T5L_DVB" src="GUID-151F269A-76F2-49E9-AB02-E7DF2F8363C4-low.png"/>
        </figure>
        <div class="- topic/p p">The table in the TVS Monitor dialog box shows the following information.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-40. </span></span><span class="table--title" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-ED851F16-2FCD-4C33-8CC3-4468825EE45A">Table in the TVS
                    Monitor</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__1">Row</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__1">0</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__2">VDD (V)</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__1">1</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__2">VDD18 (V)</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__1">2</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__2">VDD25 (V)</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__1">3</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_AZM_RYP_1VB__entry__2">Die temperature shown in Celsius</td>
                        </tr>
                    </tbody></table></div>The graphs in the TVS Monitor dialog box show the actual values from column 1 in
            the table above the graphs. The plotted values are rotational. Initially, 60 period
            values are plotted for each channel. After 60 points are shown on each channel, older
            values are replaced by new values.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 13-41. </span></span><span class="table--title" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__GUID-D1519FA9-7943-4C03-8BA9-C4AE135FB98E">Graphs in the TVS
                    Monitor</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__1">Column</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__1">Upper Measurement</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__2">Channel maximum value read from the device.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__1">Lower Measurement</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__2">Channel minimum value read from the device.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__1">Voltage graph</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__2">Actual values of channels 0, 1, and 2.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__1">Temperature graph</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__TABLE_D5Q_4VP_1VB__entry__2">Die temperature.</td>
                        </tr>
                    </tbody></table></div></div>
        <div class="- topic/p p">If you output the information to a log file, the data appears in the following
            format:<pre class="+ topic/pre pr-d/codeblock pre codeblock" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__CODEBLOCK_I2T_MWP_1VB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__CODEBLOCK_I2T_MWP_1VB"><code>TimeStamp, VDD (V), VDD18 (V), VDD25 (V), Die Temperature (Deg C)
20:58:24, 1.04488, 1.80988, 2.49988, 35.7875
20:58:25, 1.04887, 1.80587, 2.49988, 35.7875
20:58:26, 1.04488, 1.80988, 2.50388, 35.7875
</code></pre></div>
        <div class="- topic/note note notype note_notype" id="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__NOTE_RRH_4WP_1VB" data-ofbid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C__NOTE_RRH_4WP_1VB"><span class="note__title">Note:</span> You can read TVS values using the TCL command <a class="- topic/xref xref" href="Chunk1722981460.html#GUID-100B5CCD-A3B5-49A1-9B74-4293990ABCA2">tvs_monitor</a>.
            If you run TVS Monitor from the user interface, however, it does not record the TCL
            command. As a result, using the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export Script File</span> option in the
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> menu does not export this command to a script
            file.</div>
    </div>
</article></article></article></main></div>
                        
                        
                        
                        
                        
                        
                    </div>
                    
                        <nav role="navigation" id="wh_topic_toc" aria-label="On this page" class="col-lg-2 d-none d-lg-block navbar d-print-none"> 
                            <div id="wh_topic_toc_content">
		                        
	                            <div class=" wh_topic_toc "><div class="wh_topic_label">On this page</div><ul><li class="topic-item"><a href="#GUID-591BF950-AA8D-435D-B632-7802378A902A" data-tocid="GUID-591BF950-AA8D-435D-B632-7802378A902A">13.3.3.1 Common Debug Elements</a><ul><li class="topic-item"><a href="#GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F" data-tocid="GUID-E4F272A1-7501-4355-BFF3-1AB9CD63AE0F">13.3.3.1.1 Debug FPGA Array</a></li><li class="topic-item"><a href="#GUID-26E81223-6497-4C65-A746-382C78F7053C" data-tocid="GUID-26E81223-6497-4C65-A746-382C78F7053C">13.3.3.1.2 Hierarchical View</a></li><li class="topic-item"><a href="#GUID-3014837B-92EA-42D7-9706-F79017A02E9B" data-tocid="GUID-3014837B-92EA-42D7-9706-F79017A02E9B">13.3.3.1.3 Netlist View</a></li><li class="topic-item"><a href="#GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A" data-tocid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A">13.3.3.1.4 Live Probes</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__SECTION_TBG_GWM_KNB" data-tocid="GUID-CA6B4C8A-E913-493F-B571-B3698ACA742A__SECTION_TBG_GWM_KNB">Live Probes in Demo Mode</a></div></li></ul></li><li class="topic-item"><a href="#GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB" data-tocid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB">13.3.3.1.5 Active Probes</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__SECTION_Y2W_WWM_KNB" data-tocid="GUID-298A1A59-06F9-49D8-8C2D-47A574CCD1EB__SECTION_Y2W_WWM_KNB">Active Probes in Demo Mode</a></div></li></ul></li><li class="topic-item"><a href="#GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E" data-tocid="GUID-7B9BF5F7-B073-4FD4-A350-DDF8DC485A7E">13.3.3.1.6 Probe Grouping (Active Probes Only)</a><ul><li class="topic-item"><a href="#GUID-53752425-D4B1-4AE6-81D6-791E452A1259" data-tocid="GUID-53752425-D4B1-4AE6-81D6-791E452A1259">13.3.3.1.6.1 Context Menu of Probe Points Added to the Active Probes UI</a></li><li class="topic-item"><a href="#GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6" data-tocid="GUID-30BED288-7CD0-4324-BCE1-025A2A93FBE6">13.3.3.1.6.2 Differences Between a Bus and a Probe Group</a></li></ul></li><li class="topic-item"><a href="#GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3" data-tocid="GUID-ABDC525E-ECC8-4E81-926C-52690CAD48A3">13.3.3.1.7 Memory Blocks</a><ul><li class="topic-item"><a href="#GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8" data-tocid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8">13.3.3.1.7.1 Memory Block Fields</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_BBB_MFN_KNB" data-tocid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_BBB_MFN_KNB">User Design Memory Block</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_HBY_TFN_KNB" data-tocid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_HBY_TFN_KNB">Data Width</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_KRX_VFN_KNB" data-tocid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__SECTION_KRX_VFN_KNB">Port Used</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-57C64DC7-A289-46CE-B112-D359A461217C" data-tocid="GUID-F17C0CE3-52A9-4ABB-B131-A3460A07FEA8__GUID-57C64DC7-A289-46CE-B112-D359A461217C">Memory Block Views</a></div></li></ul></li><li class="topic-item"><a href="#GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366" data-tocid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366">13.3.3.1.7.2 Read Block</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_QCY_HGN_KNB" data-tocid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_QCY_HGN_KNB">Logical Block Read</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_NQW_5ZB_SNB" data-tocid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_NQW_5ZB_SNB">Logical Block Read for ECC-Enabled
                Blocks (PolarFire, PolarFire SoC, and RTG4)</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_MVB_NGN_KNB" data-tocid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_MVB_NGN_KNB">Physical Block Read</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_ZY3_M1C_SNB" data-tocid="GUID-67B5A4D2-7545-4B6C-9717-754C46C5A366__SECTION_ZY3_M1C_SNB">Physical Block Read for
                ECC-Enabled Blocks</a></div></li></ul></li><li class="topic-item"><a href="#GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670" data-tocid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670">13.3.3.1.7.3 Write Block</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_MPT_ZGN_KNB" data-tocid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_MPT_ZGN_KNB">Logical Block Write</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_BVV_42C_SNB" data-tocid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_BVV_42C_SNB">Logical Block Write for
                ECC-Enabled Blocks</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FFP_CHN_KNB" data-tocid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FFP_CHN_KNB">Physical Block Write</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FZP_BFC_SNB" data-tocid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_FZP_BFC_SNB">Physical Block Write for
                ECC-Enabled Blocks</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_INT_WFC_SNB" data-tocid="GUID-58B5D2A8-E3CF-48DE-9262-6165F44DC670__SECTION_INT_WFC_SNB">Limitation of Injecting Errors</a></div></li></ul></li><li class="topic-item"><a href="#GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6" data-tocid="GUID-C53C2728-48A1-4B8F-A490-381EBD3CA5C6">13.3.3.1.7.4 Scan Memory</a></li><li class="topic-item"><a href="#GUID-36A6C801-78BB-49CD-8091-0951EAC815D7" data-tocid="GUID-36A6C801-78BB-49CD-8091-0951EAC815D7">13.3.3.1.7.5 Unsupported Memory Blocks</a></li><li class="topic-item"><a href="#GUID-3DACACC1-83A6-4679-956A-704640FDA1F1" data-tocid="GUID-3DACACC1-83A6-4679-956A-704640FDA1F1">13.3.3.1.7.6 Memory Blocks in Demo Mode</a></li></ul></li><li class="topic-item"><a href="#GUID-5F908F3D-2325-4398-A39C-C2823CC48653" data-tocid="GUID-5F908F3D-2325-4398-A39C-C2823CC48653">13.3.3.1.8 Probe Insertion (Post-Layout)</a><ul><li class="topic-item"><a href="#GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2" data-tocid="GUID-B8221EF6-B555-4C31-9A37-8F1A60DB77F2">13.3.3.1.8.1 Inserting Probe and Programming the Device</a></li><li class="topic-item"><a href="#GUID-ACD120E0-19EB-4C9E-B0A3-59AD04F7814A" data-tocid="GUID-ACD120E0-19EB-4C9E-B0A3-59AD04F7814A">13.3.3.1.8.2 Deleting a Probe</a></li><li class="topic-item"><a href="#GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97" data-tocid="GUID-AB3ED76E-2A65-49E6-869D-9EE278A62B97">13.3.3.1.8.3 Reverting to the Original Design</a></li></ul></li><li class="topic-item"><a href="#GUID-CA23E970-C60F-447F-8826-FEE39483B2B3" data-tocid="GUID-CA23E970-C60F-447F-8826-FEE39483B2B3">13.3.3.1.9 Event Counter</a><ul><li class="topic-item"><a href="#GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589" data-tocid="GUID-FB2272CC-4D4C-401B-9620-FBEA616FC589">13.3.3.1.9.1 Activating the Event Counter</a></li><li class="topic-item"><a href="#GUID-19ABD07D-95A4-404B-8222-73D533ED9629" data-tocid="GUID-19ABD07D-95A4-404B-8222-73D533ED9629">13.3.3.1.9.2 Running the Event Counter</a></li><li class="topic-item"><a href="#GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381" data-tocid="GUID-6B500FFA-6FD7-41E8-BC16-42BF0DDFA381">13.3.3.1.9.3 Stopping the Event Counter</a></li></ul></li><li class="topic-item"><a href="#GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE" data-tocid="GUID-2E67EF7F-4F0B-40E4-BFB6-2CBF4DF19AEE">13.3.3.1.10 Frequency Monitor</a><ul><li class="topic-item"><a href="#GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82" data-tocid="GUID-8B3C2092-EB6F-465D-B7FE-66F947AF0C82">13.3.3.1.10.1 Activating the Frequency Monitor</a></li><li class="topic-item"><a href="#GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB" data-tocid="GUID-5862D50C-6819-464A-9EF9-D9FF2CF281EB">13.3.3.1.10.2 Running the Frequency Monitor</a></li><li class="topic-item"><a href="#GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B" data-tocid="GUID-F0773B18-E9D4-4FFA-879C-DDA007C5309B">13.3.3.1.10.3 Stopping the Frequency Monitor</a></li></ul></li><li class="topic-item"><a href="#GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696" data-tocid="GUID-7C39DA1C-B0C2-49F1-BF21-EF72C1840696">13.3.3.1.11 FPGA Hardware Breakpoint Auto
        Instantiation</a><ul><li class="topic-item"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E">13.3.3.1.11.1 FHB Operations</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_L24_PFJ_3RB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_L24_PFJ_3RB">Selecting a Clock Domain Mode</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_Y1P_SBL_3RB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_Y1P_SBL_3RB">Specifying a Trigger</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_X3Z_SJB_4NB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_X3Z_SJB_4NB">Live Probe Halt</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_PHB_GKB_4NB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_PHB_GKB_4NB">Force Halt</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_K1Q_1LB_4NB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_K1Q_1LB_4NB">Play Button</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_WBN_CLB_4NB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_WBN_CLB_4NB">Step Button</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_P1K_2LB_4NB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_P1K_2LB_4NB">Waveform Capture</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_MJP_JGW_2QB" data-tocid="GUID-208C8911-348F-44DC-BAC9-CD8DA84A376E__SECTION_MJP_JGW_2QB">Trigger Input</a></div></li></ul></li><li class="topic-item"><a href="#GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249" data-tocid="GUID-DA837D51-75FB-4890-AAB2-B6D16EB63249">13.3.3.1.11.2 FHB Status</a></li><li class="topic-item"><a href="#GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75" data-tocid="GUID-9A7B22F0-F133-4D6F-A4CC-8AE651713E75">13.3.3.1.11.3 Assumptions and Limitations</a></li></ul></li><li class="topic-item"><a href="#GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B" data-tocid="GUID-C82399CD-7778-4EEF-9755-F13FB2AC8D7B">13.3.3.1.12 User Clock Frequencies</a></li><li class="topic-item"><a href="#GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB" data-tocid="GUID-970D016B-4762-43D4-8ADA-46AF40E54BCB">13.3.3.1.13 Pseudo Static Signal Polling</a><ul><li class="topic-item"><a href="#GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD" data-tocid="GUID-704A80C0-4813-48DA-BFDC-3899A7BFBFAD">13.3.3.1.13.1 Scalar Signal Polling</a></li><li class="topic-item"><a href="#GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA" data-tocid="GUID-DA1B7780-6535-4CE4-B210-0C52428A05BA">13.3.3.1.13.2 Vector Signal Polling</a></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74" data-tocid="GUID-7981CA6B-ACA0-4B09-9F1A-755549EDCD74">13.3.3.2 PolarFire and PolarFire SoC Debug
        Elements</a><ul><li class="topic-item"><a href="#GUID-34A91464-352C-4EC7-BA2B-55721946D537" data-tocid="GUID-34A91464-352C-4EC7-BA2B-55721946D537">13.3.3.2.1 Debug sNVM</a><ul><li class="topic-item"><a href="#GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF" data-tocid="GUID-04DE6A4D-CA5B-427C-9675-893360B9B7BF">13.3.3.2.1.1 Client View</a></li><li class="topic-item"><a href="#GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01" data-tocid="GUID-93A0FA3F-F5F8-4D4C-9C74-37B5E9795A01">13.3.3.2.1.2 Page View</a></li><li class="topic-item"><a href="#GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053" data-tocid="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053">13.3.3.2.1.3 Read Operation</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_GT3_KQB_4NB" data-tocid="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_GT3_KQB_4NB">Client View</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_E4N_LQB_4NB" data-tocid="GUID-68701DD8-4C03-46C3-BA6A-DAF5D85AD053__SECTION_E4N_LQB_4NB">Page View</a></div></li></ul></li><li class="topic-item"><a href="#GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC" data-tocid="GUID-D5C49DD4-620D-4288-97E2-DD016F16CEDC">13.3.3.2.1.4 Runtime Operations</a></li><li class="topic-item"><a href="#GUID-B9BE94D9-2D94-40DD-B3E9-BCD6B341A1AE" data-tocid="GUID-B9BE94D9-2D94-40DD-B3E9-BCD6B341A1AE">13.3.3.2.1.5 Demo Mode</a></li></ul></li><li class="topic-item"><a href="#GUID-641B1450-6279-4525-83FF-4D7367B65230" data-tocid="GUID-641B1450-6279-4525-83FF-4D7367B65230">13.3.3.2.2 Debug Transceiver</a><ul><li class="topic-item"><a href="#GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC" data-tocid="GUID-EB5E9A8A-1FD0-4633-9DAF-C42CDBD09DFC">13.3.3.2.2.1 Configuration Report</a></li><li class="topic-item"><a href="#GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E" data-tocid="GUID-36669A3C-A8BC-4BAD-B2AB-E98D63E0E04E">13.3.3.2.2.2 Transceiver Hierarchy</a></li><li class="topic-item"><a href="#GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47" data-tocid="GUID-27AC2DB2-00F0-4C97-8B2D-7E775D63DB47">13.3.3.2.2.3 SmartBERT</a><ul><li class="topic-item"><a href="#GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638" data-tocid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638">13.3.3.2.2.3.1 SmartBERT IP</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_XRW_PXH_4NB" data-tocid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_XRW_PXH_4NB">Error Injection</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_LZM_SXH_4NB" data-tocid="GUID-17B5C70A-1DFD-499F-BFDB-7935A2405638__SECTION_LZM_SXH_4NB">Error Count</a></div></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA" data-tocid="GUID-84BFD650-B312-4A88-B9D7-35F46BD5F9CA">13.3.3.2.2.4 Loopback Modes</a></li><li class="topic-item"><a href="#GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6" data-tocid="GUID-4072C63F-84AF-44C2-BF74-5DF82CF6C3C6">13.3.3.2.2.5 Static Pattern Transmit</a></li><li class="topic-item"><a href="#GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625" data-tocid="GUID-568D48F9-AF57-4B3A-9DAA-DD5CFB75B625">13.3.3.2.2.6 Eye Monitor</a><ul><li class="topic-item"><a href="#GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F" data-tocid="GUID-1FC91FF7-E9BD-4060-80E3-5AA9ED00C76F">13.3.3.2.2.6.1 Select Eye Output</a></li><li class="topic-item"><a href="#GUID-5534574E-D427-4427-9872-609B7E73B1B6" data-tocid="GUID-5534574E-D427-4427-9872-609B7E73B1B6">13.3.3.2.2.6.2 Eye Scan Mode</a><ul><li class="topic-item"><a href="#GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978" data-tocid="GUID-82E8FBD4-A164-4076-8023-58EFDD4DD978">13.3.3.2.2.6.2.1 Normal Mode</a></li><li class="topic-item"><a href="#GUID-91797740-B4AA-4402-B2EA-F4273FD95309" data-tocid="GUID-91797740-B4AA-4402-B2EA-F4273FD95309">13.3.3.2.2.6.2.2 Infinite Persistent Mode</a></li><li class="topic-item"><a href="#GUID-5B89A305-706F-4589-869F-09DEFB38FFB2" data-tocid="GUID-5B89A305-706F-4589-869F-09DEFB38FFB2">13.3.3.2.2.6.2.3 Clear</a></li><li class="topic-item"><a href="#GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0" data-tocid="GUID-B4BE116D-2611-4D0C-B25F-D0C82B4A80E0">13.3.3.2.2.6.2.4 Additional Eye Output Text Files</a></li><li class="topic-item"><a href="#GUID-1DB06F1E-8DDF-43B3-A7CC-C7A2452871D2" data-tocid="GUID-1DB06F1E-8DDF-43B3-A7CC-C7A2452871D2">13.3.3.2.2.6.2.5 Error Handling</a></li><li class="topic-item"><a href="#GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD" data-tocid="GUID-DA28861D-4A04-4C8F-B737-8D3C4A0A0FFD">13.3.3.2.2.6.2.6 Eye Mask</a></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C" data-tocid="GUID-847EFB07-4E6E-486F-B617-42AC6363DD4C">13.3.3.2.2.7 Register Access</a></li><li class="topic-item"><a href="#GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69" data-tocid="GUID-8BF0B26D-BEBF-4BEA-8DC3-F19AAAD2EF69">13.3.3.2.2.8 Signal Integrity</a><ul><li class="topic-item"><a href="#GUID-15FF034F-E63B-4F42-859A-E454438AD744" data-tocid="GUID-15FF034F-E63B-4F42-859A-E454438AD744">13.3.3.2.2.8.1 Design Defaults</a></li><li class="topic-item"><a href="#GUID-750F9AEA-D115-4B20-8BE4-EB750E2E71D3" data-tocid="GUID-750F9AEA-D115-4B20-8BE4-EB750E2E71D3">13.3.3.2.2.8.2 Export</a><ul><li class="topic-item"><a href="#GUID-4952616C-56B7-417C-987E-BC5A6A200FF1" data-tocid="GUID-4952616C-56B7-417C-987E-BC5A6A200FF1">13.3.3.2.2.8.2.1 Export All Lanes</a></li></ul></li><li class="topic-item"><a href="#GUID-BC27C46B-D160-4886-975F-5D05F31759CA" data-tocid="GUID-BC27C46B-D160-4886-975F-5D05F31759CA">13.3.3.2.2.8.3 Import</a><ul><li class="topic-item"><a href="#GUID-DE534BA8-7D74-4BAC-B1A6-E2BAAE087788" data-tocid="GUID-DE534BA8-7D74-4BAC-B1A6-E2BAAE087788">13.3.3.2.2.8.3.1 Import All Lanes</a></li></ul></li><li class="topic-item"><a href="#GUID-478CD669-86BC-4A75-9A4B-62AECD378AF9" data-tocid="GUID-478CD669-86BC-4A75-9A4B-62AECD378AF9">13.3.3.2.2.8.4 Signal Integrity and Calibration Report</a></li><li class="topic-item"><a href="#GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC" data-tocid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC">13.3.3.2.2.8.5 Signal Integrity Parameters in Half Duplex Modes</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_F2K_QJD_QNB" data-tocid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_F2K_QJD_QNB">Tx Only XCVR Mode</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_MYC_VJD_QNB" data-tocid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_MYC_VJD_QNB">Rx Only XCVR Mode</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_X5G_XJD_QNB" data-tocid="GUID-A7C02FD0-853E-4BDD-8573-DDF93029F8BC__SECTION_X5G_XJD_QNB">Independent TxRx XCVR Mode</a></div></li></ul></li><li class="topic-item"><a href="#GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678" data-tocid="GUID-C6CBF7A1-6125-4DD8-B2F7-42D56AFDF678">13.3.3.2.2.8.6 Optimize Receiver</a></li><li class="topic-item"><a href="#GUID-E96BAF54-8D16-4FD6-8895-702563C1188A" data-tocid="GUID-E96BAF54-8D16-4FD6-8895-702563C1188A">13.3.3.2.2.8.7 Display DFE Coefficient Values</a></li></ul></li><li class="topic-item"><a href="#GUID-6693D47B-425C-4953-AA70-488300DAB7E0" data-tocid="GUID-6693D47B-425C-4953-AA70-488300DAB7E0">13.3.3.2.2.9 PCIE Debug</a><ul><li class="topic-item"><a href="#GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23" data-tocid="GUID-EF456B4A-EA67-4FA3-A3CA-B3A454BB7B23">13.3.3.2.2.9.1 Lane Status and Lane Link Error Status</a></li><li class="topic-item"><a href="#GUID-34709771-1669-46EC-86BA-36DC8713AC53" data-tocid="GUID-34709771-1669-46EC-86BA-36DC8713AC53">13.3.3.2.2.9.2 LTSSM State Machine</a></li><li class="topic-item"><a href="#GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627" data-tocid="GUID-8F7CE674-EC59-4E26-B96C-BA6DB8D8C627">13.3.3.2.2.9.3 Config Space Parameter Information</a></li></ul></li><li class="topic-item"><a href="#GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10" data-tocid="GUID-4F36BA02-B378-4C5B-85DE-EBADED802D10">13.3.3.2.2.10 Record Actions</a><ul><li class="topic-item"><a href="#GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D" data-tocid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D">13.3.3.2.2.10.1 Recorded Content</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_OGF_5ND_QNB" data-tocid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_OGF_5ND_QNB">Example 1</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_EWT_VND_QNB" data-tocid="GUID-9418A07D-5036-480A-BF89-AEC587FA1D7D__SECTION_EWT_VND_QNB">Example 2</a></div></li></ul></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4" data-tocid="GUID-4EF95A16-DF0F-4425-8CD3-911B7C2A05A4">13.3.3.2.3 MSS Register Access (PolarFire
        SoC)</a></li><li class="topic-item"><a href="#GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE" data-tocid="GUID-EE56C761-8123-4AD8-A8B1-94ABA6C362DE">13.3.3.2.4 Debug IOD</a></li><li class="topic-item"><a href="#GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE" data-tocid="GUID-C187856F-7B7E-4721-85B3-49541BEA8DAE">13.3.3.2.5 Debug UPROM</a><ul><li class="topic-item"><a href="#GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B" data-tocid="GUID-13967CDE-8C53-471F-8CD2-1CB16A21347B">13.3.3.2.5.1 User Design View</a></li><li class="topic-item"><a href="#GUID-C3595C71-06F1-4B98-8E31-5173460EBE86" data-tocid="GUID-C3595C71-06F1-4B98-8E31-5173460EBE86">13.3.3.2.5.2 Direct Address View</a></li><li class="topic-item"><a href="#GUID-C8433639-A2C7-4044-8BD0-4A2185FAEC25" data-tocid="GUID-C8433639-A2C7-4044-8BD0-4A2185FAEC25">13.3.3.2.5.3 Demo Mode</a></li></ul></li><li class="topic-item"><a href="#GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C" data-tocid="GUID-EA83FBCB-ED85-4D4B-92D7-CEFE8CEB299C">13.3.3.2.6 Debug DDR IO Margin</a></li><li class="topic-item"><a href="#GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE" data-tocid="GUID-5516C4F0-369B-4FD2-9C25-187CE9336CFE">13.3.3.2.7 Debug eNVM (PolarFire SoC)</a><ul><li class="topic-item"><a href="#GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1" data-tocid="GUID-A372CF16-8181-46E9-851B-F38A8A7DEFA1">13.3.3.2.7.1 Client View</a></li><li class="topic-item"><a href="#GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A" data-tocid="GUID-8EDBC9BF-A626-4CE8-862A-1BC31665E35A">13.3.3.2.7.2 Page View</a></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D" data-tocid="GUID-D30B9F12-2106-44CA-A2B1-E166D3D1F31D">13.3.3.3 SmartFusion 2, IGLOO 2, and RTG4 Debug Elements</a><ul><li class="topic-item"><a href="#GUID-185ED245-1C30-4054-99DF-7896326888CA" data-tocid="GUID-185ED245-1C30-4054-99DF-7896326888CA">13.3.3.3.1 Debug SerDes</a><ul><li class="topic-item"><a href="#GUID-C34EE5F4-762D-4D10-8964-6950F343CDCD" data-tocid="GUID-C34EE5F4-762D-4D10-8964-6950F343CDCD">13.3.3.3.1.1 Debug SerDes - Configuration</a><ul><li class="topic-item"><a href="#GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446" data-tocid="GUID-30B009BC-35A1-42FB-B727-E9A7AA75D446">13.3.3.3.1.1.1 Configuration Report</a></li><li class="topic-item"><a href="#GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4" data-tocid="GUID-D3BCE09D-18AA-4B68-A642-44106406A2B4">13.3.3.3.1.1.2 SerDes Register Read or Write</a></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-5E4ED7BA-F298-4F0E-A45B-D037B323387B" data-tocid="GUID-5E4ED7BA-F298-4F0E-A45B-D037B323387B">13.3.3.3.2 Debug SerDes – Loopback Test</a><ul><li class="topic-item"><a href="#GUID-5F277116-5A85-4308-8C79-A5A7307760AA" data-tocid="GUID-5F277116-5A85-4308-8C79-A5A7307760AA">13.3.3.3.2.1 SerDes Lanes</a><ul><li class="topic-item"><a href="#GUID-780273CE-10E9-4F03-B580-476B3FA7F18B" data-tocid="GUID-780273CE-10E9-4F03-B580-476B3FA7F18B">13.3.3.3.2.1.1 Test Type</a></li></ul></li><li class="topic-item"><a href="#GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6" data-tocid="GUID-5E791F0C-C1BB-4FE5-88E6-A50EFB435ED6">13.3.3.3.2.2 Running Loopback Tests in Demo Mode</a></li></ul></li><li class="topic-item"><a href="#GUID-3C74A55C-BC32-4CCB-8541-A15ABA5054A0" data-tocid="GUID-3C74A55C-BC32-4CCB-8541-A15ABA5054A0">13.3.3.3.3 Debug SerDes – PRBS Test</a><ul><li class="topic-item"><a href="#GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C" data-tocid="GUID-B6B51B07-F2AA-462E-976A-0989C2025D4C">13.3.3.3.3.1 SerDes Lanes</a></li><li class="topic-item"><a href="#GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6" data-tocid="GUID-41DBAD98-D912-414B-8D5C-0EC9ADF78ED6">13.3.3.3.3.2 Test Type</a></li><li class="topic-item"><a href="#GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822" data-tocid="GUID-11373FD1-5589-47E0-B5F7-460E3EC5D822">13.3.3.3.3.3 Pattern</a></li><li class="topic-item"><a href="#GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867" data-tocid="GUID-AAEE5E7B-37EF-4E6E-B534-25BB56B99867">13.3.3.3.3.4 Cumulative Error Count</a></li><li class="topic-item"><a href="#GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729" data-tocid="GUID-16AC6D09-0CE2-4FFB-8EDA-84A1E5D93729">13.3.3.3.3.5 Bit Error Rate</a></li><li class="topic-item"><a href="#GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4" data-tocid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4">13.3.3.3.3.6 Running PRBS Tests in Demo Mode</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__SECTION_X4X_NFX_TNB" data-tocid="GUID-729C76BD-A603-42C2-BD72-63CC1CBF7DC4__SECTION_X4X_NFX_TNB">Notes</a></div></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-F286A118-7F81-4ED0-977B-4DCE8275DAA0" data-tocid="GUID-F286A118-7F81-4ED0-977B-4DCE8275DAA0">13.3.3.3.4 Debug SerDes – PHY Reset</a><ul><li class="topic-item"><a href="#GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102" data-tocid="GUID-CBD15ED3-1616-490E-8CC0-3DBFE532B102">13.3.3.3.4.1 Lane Reset Behavior for SerDes Protocols Used in the Design</a></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C" data-tocid="GUID-9296D3B6-29B7-44AF-ACFC-F8DF8ED7E10C">13.3.3.4 Measuring Die Temperature and Voltages</a></li></ul></div>
	                        	
                        	</div>
                        </nav>
                    
                </div>
            </div>
            
            
            
        </div> 
        <footer class="navbar navbar-default wh_footer">
  <div class=" footer-container mx-auto ">
    <div class="footer">
  <div class="mchp-wh-footer">
    <div class="mchp-footer">
      <div class="mchp-footer-tier1">
        <div class="spacer"></div>
        <div class="mchp-footer-container">
          <div class="mchp-footer-links mchp-social-media-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.facebook.com/pages/Microchip-Technology-Inc/20320981741" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Facebook" src="oxygen-webhelp/template/resources/images/201016-corp-facebook.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.linkedin.com/company/microchip-technology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip LinkedIn" src="oxygen-webhelp/template/resources/images/201016-corp-linkedin.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://twitter.com/MicrochipTech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Twitter" src="oxygen-webhelp/template/resources/images/201016-corp-twitter.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.youtube.com/user/MicrochipTechnology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip YouTube" src="oxygen-webhelp/template/resources/images/201016-corp-youtube.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.instagram.com/microchiptechnologyinc/" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Instagram" src="oxygen-webhelp/template/resources/images/201016-corp-instagram.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.weibo.com/microchiptech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Weibo" src="oxygen-webhelp/template/resources/images/201016-corp-weibo.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.microchip.com/en-us/about/blog" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Blog" src="oxygen-webhelp/template/resources/images/201016-corp-blog.png"/>
                </a>
              </div>
            </div>
          </div>
          <div class="mchp-footer-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://www.microchip.com/about-us/contact-us" class="mchp-link__link">Contact</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information" class="mchp-link__link">Legal</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/privacy-policy" class="mchp-link__link">Privacy Policy</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/microchip-cookie-statement" class="mchp-link__link">Cookies</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://careers.microchip.com/" class="mchp-link__link">Careers</a>
                  <span class="mchp-link__separator"></span>
                </div>
              </div>
            </div>
          </div>
          <div class="mchp-footer-newsletter">
            <div class="cmp-text">
              <p>Stay on the leading edge with our blog</p>
            </div>
            <div class="mchp-button-wrapper">
              <a role="button" href="https://www.microchip.com/en-us/about/blog" class="mchp-button mchp-button-regular solid">
                <span class="mchp-button__span">MicroSolutions</span>
              </a>
            </div>
          </div>
        </div>
        <div class="graphic">
          <img src="oxygen-webhelp/template/resources/images/footer-graphic.png"/>
        </div>
      </div>
      <div class="mchp-footer-tier2">
        <p class="mchp-copyright">© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.</p>
      </div>
    </div>
  </div>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async="true" src="https://www.googletagmanager.com/gtag/js?id=UA-2724382-19"></script>
  <script>
    window.dataLayer = window.dataLayer || [];  
    function gtag(){dataLayer.push(arguments);}  
    gtag('js', new Date());   
    gtag('config', 'UA-2724382-19');
  </script>
</div>
  </div>
</footer>
        
        <div id="go2top" class="d-print-none">
            <span class="oxy-icon oxy-icon-up"></span>
        </div>
        
        <div id="modal_img_large" class="modal">
            <span class="close oxy-icon oxy-icon-remove"></span>
            <div id="modal_img_container"></div>
            <div id="caption"></div>
        </div>
        
        
        
    </body>
</html>