[
  {
    "path": "BIOS-Information-Table",
    "mode": "040000",
    "type": "tree",
    "sha": "431cec3f2c3e43a19e88537cac4676199e1fab37",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/431cec3f2c3e43a19e88537cac4676199e1fab37"
  },
  {
    "path": "DCB",
    "mode": "040000",
    "type": "tree",
    "sha": "68aaa49691aa70f29e848b1cd22d1966e6b3ea00",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/68aaa49691aa70f29e848b1cd22d1966e6b3ea00"
  },
  {
    "path": "Devinit",
    "mode": "040000",
    "type": "tree",
    "sha": "cebd7839a0433032fbe41d9f83e830961981e3a6",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/cebd7839a0433032fbe41d9f83e830961981e3a6"
  },
  {
    "path": "Display-CRC",
    "mode": "040000",
    "type": "tree",
    "sha": "521ff4cc77e4be084753956f6c605719992e60d8",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/521ff4cc77e4be084753956f6c605719992e60d8"
  },
  {
    "path": "Falcon-Security",
    "mode": "040000",
    "type": "tree",
    "sha": "38a5f75469f2f9464248eb372a1f8315b35051d2",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/38a5f75469f2f9464248eb372a1f8315b35051d2"
  },
  {
    "path": "LICENSE.md",
    "mode": "100644",
    "type": "blob",
    "sha": "6e10b08a0d0aead68ce8ca6fa28cff974e26b965",
    "size": 1087,
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/blobs/6e10b08a0d0aead68ce8ca6fa28cff974e26b965"
  },
  {
    "path": "MME-MacroMethodExpander",
    "mode": "040000",
    "type": "tree",
    "sha": "63c035c6221cbdc2f696a82ba747692c0f721568",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/63c035c6221cbdc2f696a82ba747692c0f721568"
  },
  {
    "path": "MemoryClockTable",
    "mode": "040000",
    "type": "tree",
    "sha": "0230e0313971d90f7bf9a5227f73108f6b1a6d27",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/0230e0313971d90f7bf9a5227f73108f6b1a6d27"
  },
  {
    "path": "MemoryTweakTable",
    "mode": "040000",
    "type": "tree",
    "sha": "32e09b188d0122e7259124a7c353b823d20ebd52",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/32e09b188d0122e7259124a7c353b823d20ebd52"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "e4666c361fab0186152bb320e8e1c52d4b753a37",
    "size": 804,
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/blobs/e4666c361fab0186152bb320e8e1c52d4b753a37"
  },
  {
    "path": "Shader-Program-Header",
    "mode": "040000",
    "type": "tree",
    "sha": "9342432bea782cc986bf0c338f5f356fe9675faa",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/9342432bea782cc986bf0c338f5f356fe9675faa"
  },
  {
    "path": "_config.yml",
    "mode": "100644",
    "type": "blob",
    "sha": "fc24e7a62dc288c776f8448cd073a01e7721ed32",
    "size": 26,
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/blobs/fc24e7a62dc288c776f8448cd073a01e7721ed32"
  },
  {
    "path": "ampere",
    "mode": "040000",
    "type": "tree",
    "sha": "d111d6891a75dd0fa3d4b874dbb608872886b8b4",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/d111d6891a75dd0fa3d4b874dbb608872886b8b4"
  },
  {
    "path": "classes",
    "mode": "040000",
    "type": "tree",
    "sha": "41313ecc9f1b3bfc31d21af247eb4a4d227cadfd",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/41313ecc9f1b3bfc31d21af247eb4a4d227cadfd"
  },
  {
    "path": "gk104-disable-graphics-power-gating",
    "mode": "040000",
    "type": "tree",
    "sha": "fa47cce472d79657992df6620da946dce4647ccf",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/fa47cce472d79657992df6620da946dce4647ccf"
  },
  {
    "path": "gk104-disable-underflow-reporting",
    "mode": "040000",
    "type": "tree",
    "sha": "75bbacf36f9ecbb6104279fd0a6ca790e1b44ca3",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/75bbacf36f9ecbb6104279fd0a6ca790e1b44ca3"
  },
  {
    "path": "index.html",
    "mode": "100644",
    "type": "blob",
    "sha": "da8446b1bc31975ff0986c6cbe296d4c68c19622",
    "size": 1251,
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/blobs/da8446b1bc31975ff0986c6cbe296d4c68c19622"
  },
  {
    "path": "manuals",
    "mode": "040000",
    "type": "tree",
    "sha": "98112af546361adca588a3de106cee154d445fe4",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/98112af546361adca588a3de106cee154d445fe4"
  },
  {
    "path": "pascal",
    "mode": "040000",
    "type": "tree",
    "sha": "7a64b01f6fc202b77cd00dd80a5ee9db981b6da8",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/7a64b01f6fc202b77cd00dd80a5ee9db981b6da8"
  },
  {
    "path": "turing",
    "mode": "040000",
    "type": "tree",
    "sha": "8f670bba2e7618bf1321213fb1e583fe82611626",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/8f670bba2e7618bf1321213fb1e583fe82611626"
  },
  {
    "path": "virtual-p-state-table",
    "mode": "040000",
    "type": "tree",
    "sha": "f8e771a2e7596dfe3c9fbc8e21ea183b8d2de4e8",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/f8e771a2e7596dfe3c9fbc8e21ea183b8d2de4e8"
  },
  {
    "path": "volta",
    "mode": "040000",
    "type": "tree",
    "sha": "109a192d0b7580269a5c75bafd640537d3effdbe",
    "url": "https://api.github.com/repos/NVIDIA/open-gpu-doc/git/trees/109a192d0b7580269a5c75bafd640537d3effdbe"
  }
]