This folder contains test files for making a simple counter module in Verilog

Run the m_counter.sh file to compile the counter example (on its own)
Run the m_counter_tb.sh to compile the counter and counter testbed.

