dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
regBankB.v,verilog,xil_defaultlib,../../../../privileged.gen/sources_1/ip/regBankB/sim/regBankB.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
