// Seed: 3098415901
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3,
    output supply1 id_4
);
endmodule
module module_1 #(
    parameter id_0  = 32'd26,
    parameter id_10 = 32'd93,
    parameter id_3  = 32'd86,
    parameter id_4  = 32'd53,
    parameter id_5  = 32'd43
) (
    input  wire  _id_0,
    output uwire id_1,
    input  uwire id_2,
    input  uwire _id_3,
    input  wor   _id_4,
    input  tri0  _id_5,
    output wor   id_6
);
  assign id_6 = 1 - -1'b0;
  wire [id_3 : 1] id_8, id_9, _id_10, id_11;
  logic id_12[id_10 : id_5  -  id_0];
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  logic [~  id_10  ==  id_4 : 1] id_13[1 : -1];
  logic [1 : -1 'b0 ==  id_3] id_14[(  1  ) : -1 'h0];
  ;
endmodule
