{'out': {'CDeps': [[[], [], ['reset'], ['load']],
                   [[], [], ['reset'], ['load']],
                   [[], [], ['reset']]],
         'CLines': [[None, None, '12:C', '15:C'],
                    [None, None, '12:C', '15:C'],
                    [None, None, '12:C']],
         'Clocked': True,
         'DDeps': [['out', 'out'], ['data'], []],
         'DLines': ['20:D', '16:D', '13:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3329726290>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f332973dc50>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f33296ce4d0>]}}
