verilog work "bcd_add_datapath.v"
verilog work "bcd_add_controller.v"
verilog work "lab2_top_module.v"
verilog work "maintest.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
