{
  "id": 74967678,
  "node_id": "MDEwOlJlcG9zaXRvcnk3NDk2NzY3OA==",
  "name": "Digital-Hardware-Modelling",
  "full_name": "varunnagpaal/Digital-Hardware-Modelling",
  "private": false,
  "owner": {
    "login": "varunnagpaal",
    "id": 9768705,
    "node_id": "MDQ6VXNlcjk3Njg3MDU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/9768705?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/varunnagpaal",
    "html_url": "https://github.com/varunnagpaal",
    "followers_url": "https://api.github.com/users/varunnagpaal/followers",
    "following_url": "https://api.github.com/users/varunnagpaal/following{/other_user}",
    "gists_url": "https://api.github.com/users/varunnagpaal/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/varunnagpaal/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/varunnagpaal/subscriptions",
    "organizations_url": "https://api.github.com/users/varunnagpaal/orgs",
    "repos_url": "https://api.github.com/users/varunnagpaal/repos",
    "events_url": "https://api.github.com/users/varunnagpaal/events{/privacy}",
    "received_events_url": "https://api.github.com/users/varunnagpaal/received_events",
    "type": "User",
    "user_view_type": "public",
    "site_admin": false
  },
  "html_url": "https://github.com/varunnagpaal/Digital-Hardware-Modelling",
  "description": "Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL) ",
  "fork": false,
  "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling",
  "forks_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/forks",
  "keys_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/keys{/key_id}",
  "collaborators_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/collaborators{/collaborator}",
  "teams_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/teams",
  "hooks_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/hooks",
  "issue_events_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/issues/events{/number}",
  "events_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/events",
  "assignees_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/assignees{/user}",
  "branches_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/branches{/branch}",
  "tags_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/tags",
  "blobs_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/blobs{/sha}",
  "git_tags_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/tags{/sha}",
  "git_refs_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/refs{/sha}",
  "trees_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees{/sha}",
  "statuses_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/statuses/{sha}",
  "languages_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/languages",
  "stargazers_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/stargazers",
  "contributors_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/contributors",
  "subscribers_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/subscribers",
  "subscription_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/subscription",
  "commits_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/commits{/sha}",
  "git_commits_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/commits{/sha}",
  "comments_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/comments{/number}",
  "issue_comment_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/issues/comments{/number}",
  "contents_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/contents/{+path}",
  "compare_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/compare/{base}...{head}",
  "merges_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/merges",
  "archive_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/{archive_format}{/ref}",
  "downloads_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/downloads",
  "issues_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/issues{/number}",
  "pulls_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/pulls{/number}",
  "milestones_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/milestones{/number}",
  "notifications_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/notifications{?since,all,participating}",
  "labels_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/labels{/name}",
  "releases_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/releases{/id}",
  "deployments_url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/deployments",
  "created_at": "2016-11-28T11:43:47Z",
  "updated_at": "2025-06-07T20:56:57Z",
  "pushed_at": "2025-02-13T23:15:28Z",
  "git_url": "git://github.com/varunnagpaal/Digital-Hardware-Modelling.git",
  "ssh_url": "git@github.com:varunnagpaal/Digital-Hardware-Modelling.git",
  "clone_url": "https://github.com/varunnagpaal/Digital-Hardware-Modelling.git",
  "svn_url": "https://github.com/varunnagpaal/Digital-Hardware-Modelling",
  "homepage": "",
  "size": 47823,
  "stargazers_count": 66,
  "watchers_count": 66,
  "language": "VHDL",
  "has_issues": true,
  "has_projects": true,
  "has_downloads": true,
  "has_wiki": true,
  "has_pages": false,
  "has_discussions": false,
  "forks_count": 14,
  "mirror_url": null,
  "archived": false,
  "disabled": false,
  "open_issues_count": 0,
  "license": {
    "key": "mit",
    "name": "MIT License",
    "spdx_id": "MIT",
    "url": "https://api.github.com/licenses/mit",
    "node_id": "MDc6TGljZW5zZTEz"
  },
  "allow_forking": true,
  "is_template": false,
  "web_commit_signoff_required": false,
  "topics": [
    "digital-hardware",
    "digital-systems",
    "fpga",
    "hardware",
    "hardware-models",
    "hls",
    "opencl",
    "rtl",
    "systemc",
    "systemverilog",
    "verilog",
    "vhdl",
    "vlsi"
  ],
  "visibility": "public",
  "forks": 14,
  "open_issues": 0,
  "watchers": 66,
  "default_branch": "master",
  "permissions": {
    "admin": false,
    "maintain": false,
    "push": false,
    "triage": false,
    "pull": true
  },
  "score": 1.0
}