// SPDX-License-Identifier: AGPL-3.0-only

//! QKVZ projection GEMM dispatch for `Qwen3SsmLayer::prefill_inner`.
//!
//! Hoisted from `trait_prefill.rs` to keep that file under the 500 LoC
//! cap. [`Qwen3SsmLayer::prefill_qkvz_proj`] mirrors the original step
//! 2+3 block 1:1 — same FP8 / NVFP4 / BF16 dispatch, same deinterleave,
//! same kernel launches and buffer wiring.

use super::*;

impl Qwen3SsmLayer {
    /// QKVZ projection GEMM (+ deinterleave when QKVZ is interleaved).
    ///
    /// Writes the sequential `[Q|K|V|Z]` projection into the
    /// `ssm_deinterleaved` buffer. `force_bf16` (= `ATLAS_GDN_BF16_WEIGHTS`)
    /// bypasses both the FP8 and NVFP4 weight-quant paths.
    #[allow(clippy::too_many_arguments)]
    pub(super) fn prefill_qkvz_proj(
        &self,
        normed: DevicePtr,
        deinterleaved: DevicePtr,
        k: u32,
        qkvz_size: usize,
        h: usize,
        nk: usize,
        kd: usize,
        vpg: usize,
        vd: usize,
        ctx: &ForwardContext,
        stream: u64,
    ) -> Result<()> {
        let proj_dst = if self.sequential_qkvz {
            deinterleaved
        } else {
            ctx.buffers.ssm_qkvz()
        };
        // A decode-only FP8 copy (`ATLAS_QWEN4EXP_FP8_GDN=1`) is invisible
        // here: prefill keeps the BF16 GEMM that copy was quantized from.
        let qkvz_fp8w = self.qkvz_fp8w.as_ref().filter(|_| !self.fp8w_decode_only);
        // One-time dispatch-state dump: which weight copies / kernel handles are
        // populated decides which arm of the ladder below actually runs.
        static DUMPED: std::sync::atomic::AtomicBool = std::sync::atomic::AtomicBool::new(false);
        if !DUMPED.swap(true, std::sync::atomic::Ordering::Relaxed) {
            tracing::debug!(
                "SSM_QKVZ_DISPATCH fp8w={} fp8w_t={} nvfp4_t={} fp8={} rowwise={} \
                 w8a16={:#x} w8a16_t={:#x} w8a16_pipe={:#x} w4a16_t={:#x} force_bf16_env={} \
                 cutlass_qkvz={} cutlass={} cublas_fp8={} cublas={} w8a8={} M={k} N={qkvz_size} K={h}",
                qkvz_fp8w.is_some(),
                self.qkvz_fp8w_t.is_some(),
                self.qkvz_nvfp4_t.is_some(),
                self.qkvz_fp8.is_some(),
                self.qkvz_fp8w_rowwise.is_some(),
                self.w8a16_gemm_k.0,
                self.w8a16_gemm_t_k.0,
                self.w8a16_gemm_pipelined_k.0,
                self.w4a16_gemm_t_k.0,
                std::env::var("ATLAS_GDN_BF16_WEIGHTS").ok().as_deref() == Some("1"),
                ctx.dispatch.cutlass_nvfp4_qkvz,
                ctx.dispatch.cutlass_gemm,
                ctx.dispatch.cublas_fp8,
                ctx.dispatch.cublas_gemm,
                ctx.dispatch.fp8_blockscaled_prefill,
            );
        }
        // Tier-1c keep-packed Q2_0: transient-dequant the fused qkvz then dense
        // GEMM. Bonsai is `sequential_qkvz`, so `proj_dst == deinterleaved` and
        // no post-deinterleave is needed. Highest priority (all other weight
        // slots are NULL on this path).
        if self.qkvz_q2.is_some() {
            let scratch = ctx.buffers.q2_dequant_scratch();
            let act_q8 = ctx.buffers.q2_act_q8();
            self.qkvz_q2_prefill_gemm(ctx.gpu, normed, proj_dst, scratch, act_q8, k, stream)?;
            return Ok(());
        }
        // Env override: ATLAS_GDN_BF16_WEIGHTS=1 forces the BF16 dense
        // GEMM path for QKVZ — bypassing both FP8 and NVFP4 weight-quant
        // paths. Tests whether weight-quantization noise on qkvz (esp.
        // the W_z slice that feeds gnorm's silu gate) is the dominant
        // source of long-context layer-1+ drift.
        let force_bf16 = matches!(
            std::env::var("ATLAS_GDN_BF16_WEIGHTS").ok().as_deref(),
            Some("1")
        );
        // PER-ROW FP8 straight from a mixed-precision checkpoint
        // (`ATLAS_FP8_ROWWISE=1`), dequantised ONCE to BF16 and multiplied by
        // cuBLASLt. Ahead of every arm below because it is the only one that
        // never re-quantises: FP8 E4M3 is exactly representable in BF16, so
        // the checkpoint's precision survives, where the default path
        // dequantises to BF16 and then throws half of it away again by
        // quantising to NVFP4.
        //
        // NOT the row-wise FP8 GEMM this was first written against —
        // `cublaslt::fp8_gemm_act_weight_t_rowwise` returns NOT_SUPPORTED on
        // sm_121 (measured 2026-08-15, and reproduced through the
        // block-scaled path with `ATLAS_CUBLAS_FP8=1`, so it is the GEMM and
        // not the weights). Keeping FP8 all the way needs a kernel that works
        // on this hardware; until then BF16 is what buys the precision back.
        //
        // `force_bf16` still wins, so the `ATLAS_GDN_BF16_WEIGHTS` A/B lever
        // keeps working. The rowwise field is also populated by
        // ATLAS_GDN_FP8_DECODE for DECODE-only use — gate on the prefill
        // opt-in env so that install can't pull prefill into cuBLASLt.
        let fp8_rowwise_prefill = matches!(
            std::env::var("ATLAS_FP8_ROWWISE").ok().as_deref(),
            Some("1")
        );
        if !force_bf16
            && fp8_rowwise_prefill
            && let Some(ref fp8w) = self.qkvz_fp8w_rowwise
        {
            // This arm returns EARLY, so it shadows the CUTLASS / cuBLAS arms
            // below. That is deliberate — its whole point is precision, and
            // every arm it shadows consumes the NVFP4 copy, i.e. the
            // double-quantised weights this exists to avoid — but an operator
            // who set a CUTLASS flag and silently did not get it would have no
            // way to tell. Say so, once.
            if ctx.dispatch.cutlass_nvfp4_qkvz || ctx.dispatch.cutlass_gemm {
                static SHADOW_WARNED: std::sync::atomic::AtomicBool =
                    std::sync::atomic::AtomicBool::new(false);
                if !SHADOW_WARNED.swap(true, std::sync::atomic::Ordering::Relaxed) {
                    tracing::warn!(
                        "ATLAS_FP8_ROWWISE is shadowing an enabled CUTLASS/cuBLAS QKVZ \
                         prefill arm: the row-wise arm keeps the checkpoint's precision, \
                         the shadowed arms would consume the re-quantised NVFP4 copy. \
                         Unset ATLAS_FP8_ROWWISE to get the CUTLASS path back."
                    );
                }
            }
            ops::cublas_bf16_proj(
                ctx.gpu,
                ctx.derived,
                normed,
                fp8w,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
            return Ok(());
        }
        let force_w8a8 = ctx.dispatch.fp8_blockscaled_prefill;
        // High-efficiency cuBLASLt BF16 GEMM path (ATLAS_CUBLAS_GEMM=1). The
        // hand-written blockscaled mma.sync GEMM hits only ~30% of the cuBLAS
        // ceiling on GB10 (32 vs 85 TFLOPS bf16 on this shape). Dequant the FP8
        // weight to BF16 once (cached), then route the projection through
        // cuBLASLt. W16A16 here is strictly more accurate than the W8A8 path.
        if ctx.dispatch.cutlass_nvfp4_qkvz
            && let Some(ref nvfp4_t) = self.qkvz_nvfp4_t
        {
            ops::log_cutlass_nvfp4_route(ctx.gpu, "ssm_qkvz_nvfp4", k, qkvz_size as u32, h as u32);
            ops::cutlass_nvfp4_proj(
                ctx,
                normed,
                nvfp4_t,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else if ctx.dispatch.cutlass_nvfp4_qkvz
            && let Some(fp8w) = qkvz_fp8w
        {
            ops::log_cutlass_nvfp4_route(
                ctx.gpu,
                "ssm_qkvz_fp8pack",
                k,
                qkvz_size as u32,
                h as u32,
            );
            ops::cutlass_nvfp4_proj_from_fp8(
                ctx,
                normed,
                fp8w,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else if ctx.dispatch.cutlass_gemm
            && let Some(fp8w) = qkvz_fp8w
        {
            ops::cutlass_bf16_proj(
                ctx.gpu,
                ctx.derived,
                normed,
                fp8w,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else if ctx.dispatch.cublas_fp8
            && let Some(fp8w) = qkvz_fp8w
        {
            ops::cublas_fp8_rowwise_proj(
                ctx.gpu,
                ctx.derived,
                normed,
                ctx.buffers.fp8_act(),
                ctx.buffers.fp8_act_scale(),
                fp8w,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else if ctx.dispatch.cublas_gemm
            && let Some(fp8w) = qkvz_fp8w
        {
            ops::cublas_bf16_proj(
                ctx.gpu,
                ctx.derived,
                normed,
                fp8w,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else if force_bf16 {
            // HIP has no working cuBLASLt route here; use the same native BF16
            // pipelined GEMM already used by the dense out projection.
            #[cfg(atlas_hip)]
            ops::dense_gemm_bf16_pipelined(
                ctx.gpu,
                self.dense_gemm_pipelined_k,
                normed,
                &self.ssm.in_proj_qkvz,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
            #[cfg(not(atlas_hip))]
            {
                // cuBLASLt, NOT the hand-written `dense_gemm`. The weights are
                // already BF16 [N,K] on this path, so there is no dequant step and
                // nothing to cache — `cublas_bf16_proj_dense` exists for exactly
                // this shape.
                //
                // MEASURED 2026-08-15 on unsloth/Qwen3.8-27B-NVFP4: this lever
                // through `dense_gemm` cost 72.9% of prefill (507 -> 137 tok/s),
                // which is what made "keep the GDN weights BF16" look like a
                // quality-for-speed trade. It was never the precision — it was
                // the GEMM.
                ops::cublas_bf16_proj_dense(
                    normed,
                    self.ssm.in_proj_qkvz.weight,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )
                .map_err(|e| {
                    anyhow::anyhow!(
                        "ssm prefill: QKVZ BF16 cuBLASLt GEMM failed (M={k}, N={qkvz_size}): {e}"
                    )
                })?;
            }
        } else if force_w8a8
            && let Some(fp8w) = qkvz_fp8w
            && self.per_token_group_quant_fp8_k.0 != 0
            && self.fp8_gemm_t_blockscaled_k.0 != 0
        {
            tracing::debug!(
                "ssm prefill: QKVZ via block-scaled FP8 (W8A8+FP32-epilogue, M={k} K={h} N={qkvz_size})"
            );
            let m = k as usize;
            let k_dim = h;
            // Persistent arena scratch (no per-projection alloc/sync/free): the
            // quant→GEMM chain is same-stream ordered.
            let a_fp8_buf = ctx.buffers.fp8_act();
            let a_scale_buf = ctx.buffers.fp8_act_scale();
            debug_assert!(m * k_dim <= ctx.buffers.fp8_act_bytes());
            // Per-token block FP8 quant of the activation, then block-scaled
            // FP8×FP8 GEMM folding both per-128 scales in an FP32 epilogue.
            ops::per_token_group_quant_fp8(
                ctx.gpu,
                self.per_token_group_quant_fp8_k,
                normed,
                a_fp8_buf,
                a_scale_buf,
                k,
                k_dim as u32,
                stream,
            )?;
            ops::fp8_gemm_t_blockscaled(
                ctx.gpu,
                self.fp8_gemm_t_blockscaled_k,
                a_fp8_buf,
                a_scale_buf,
                fp8w.weight,
                fp8w.row_scale,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else if let Some(fp8w) = qkvz_fp8w
            && self.w8a16_gemm_pipelined_k.0 != 0
        {
            // Block-scaled W8A16 prefill: matches vLLM's per-128-block FP32
            // scale precision (vs the single-scale fp8_gemm_n128 below
            // which bakes ALL per-block scales into one global scale,
            // dropping per-block dynamic range). This is the SSM-side of
            // the W8A8+FP32-epilogue fix shipped for the attention layer.
            //
            // Block-scaled W8A16 QKVZ routed through the bit-identical
            // (cosine=1.0) ~4.6× faster tensor-core w8a16_gemm_pipelined kernel
            // where available (NVIDIA). gfx1151/HIP has no cp.async, so that
            // kernel is absent there â fall through to the cp.async-free
            // non-pipelined w8a16_gemm branch below.
            ops::w8a16_gemm_pipelined(
                ctx.gpu,
                self.w8a16_gemm_pipelined_k,
                normed,
                fp8w.weight,
                fp8w.row_scale,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )
            .map_err(|e| {
                anyhow::anyhow!(
                    "ssm prefill: QKVZ w8a16_gemm_pipelined failed (M={k}, N={qkvz_size}): {e}"
                )
            })?;
        } else if let Some(fp8w) = qkvz_fp8w
            && fp8w.scale_format == crate::weight_map::WeightQuantFormat::Fp8BlockScaled
            && (k > 128 || self.qkvz_fp8w_t.is_none())
            && self.w8a16_gemm_n_m128_k.0 != 0
        {
            // NON-transposed FP8 m128 (gfx1151): reads the native B[N,K]
            // k-contiguous weight + block_scale[N/128,K/128] directly. The
            // k-contiguous load writes contiguous uint4 into smem_B[n][k] — no
            // strided bank-conflicting scalar stores like the transposed
            // w8a16_gemm_t_m128. Preferred over the transposed arm when linked.
            ops::w8a16_gemm_n_m128(
                ctx.gpu,
                self.w8a16_gemm_n_m128_k,
                normed,
                fp8w.weight,
                fp8w.row_scale,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )
            .map_err(|e| {
                anyhow::anyhow!(
                    "ssm prefill: QKVZ w8a16_gemm_n_m128 failed (M={k}, N={qkvz_size}): {e}"
                )
            })?;
        } else if let Some(ref fp8t) = self.qkvz_fp8w_t {
            // Coalesced transposed-FP8 path (native-FP8 GDN checkpoints, e.g.
            // the nvidia modelopt SSM projections). `w8a16_gemm_t` reads
            // B_t[K,N] coalesced — the transpose was materialized at load by
            // `transpose_fp8_for_prefill`. Ordered AFTER `w8a16_gemm_pipelined`
            // (NVIDIA cp.async) so that path still wins where built; on gfx1151
            // it is absent and this arm takes over ahead of the strided
            // `w8a16_gemm` fallback.
            //
            // At M>128 the 128x128-tile `w8a16_gemm_t_m128` variant halves the
            // B re-read traffic vs the 64x64 base tile (each CTA covers 128
            // M-rows, so B is fetched once per 128-row group instead of per
            // 64). Same B_t/scale layout — only the tile and pipeline differ.
            if k > 128 && self.w8a16_gemm_t_m128_k.0 != 0 {
                ops::w8a16_gemm_n128_m128(
                    ctx.gpu,
                    self.w8a16_gemm_t_m128_k,
                    normed,
                    fp8t.weight_t,
                    fp8t.scale_t,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )
                .map_err(|e| {
                    anyhow::anyhow!(
                        "ssm prefill: QKVZ w8a16_gemm_t_m128 failed (M={k}, N={qkvz_size}): {e}"
                    )
                })?;
            } else {
                ops::w8a16_gemm_t(
                    ctx.gpu,
                    self.w8a16_gemm_t_k,
                    normed,
                    fp8t.weight_t,
                    fp8t.scale_t,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )
                .map_err(|e| {
                    anyhow::anyhow!(
                        "ssm prefill: QKVZ w8a16_gemm_t failed (M={k}, N={qkvz_size}): {e}"
                    )
                })?;
            }
        } else if let Some(ref nvfp4_t) = self.qkvz_nvfp4_t {
            // Coalesced transposed-NVFP4 path. `qkvz_nvfp4_t` is populated ONLY
            // for native-NVFP4 checkpoints, so its presence is the provenance
            // marker — this is the checkpoint's native precision (the FP8 copy
            // is just a predequant of it) and reads half the B-side bytes while
            // coalescing the loads that make `w8a16_gemm` ~15x under the memory
            // floor. Ordered AFTER `w8a16_gemm_pipelined` so NVIDIA's cp.async
            // tensor-core path still wins where it is built; on gfx1151 that
            // kernel is absent (handle 0) and this arm takes over.
            if k > 128 {
                ops::w4a16_gemm_n128_m128(
                    ctx.gpu,
                    self.w4a16_gemm_t_m128_k,
                    normed,
                    nvfp4_t,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )
                .map_err(|e| {
                    anyhow::anyhow!(
                        "ssm prefill: QKVZ m128 GEMM failed (M={k}, N={qkvz_size}): {e}"
                    )
                })?;
            } else {
                ops::w4a16_gemm_n128(
                    ctx.gpu,
                    self.w4a16_gemm_t_k,
                    normed,
                    nvfp4_t,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )
                .map_err(|e| {
                    anyhow::anyhow!("ssm prefill: QKVZ GEMM failed (M={k}, N={qkvz_size}): {e}")
                })?;
            }
        } else if let Some(fp8w) = qkvz_fp8w
            && self.w8a16_gemm_k.0 != 0
        {
            // cp.async-free fallback (gfx1151/HIP): non-pipelined block-scaled
            // W8A16 GEMM. Same per-128-block FP32-scale math as the pipelined
            // kernel, without the sm_80+ cp.async multistage prefetch.
            ops::w8a16_gemm(
                ctx.gpu,
                self.w8a16_gemm_k,
                normed,
                fp8w.weight,
                fp8w.row_scale,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )
            .map_err(|e| {
                anyhow::anyhow!(
                    "ssm prefill: QKVZ w8a16_gemm (block-scaled) failed (M={k}, N={qkvz_size}): {e}"
                )
            })?;
        } else if let Some(fp8) = self.qkvz_fp8 {
            ops::fp8_gemm_n128(
                ctx.gpu,
                self.fp8_gemm_k,
                normed,
                fp8,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )
            .map_err(|e| {
                anyhow::anyhow!("ssm prefill: QKVZ FP8 GEMM failed (M={k}, N={qkvz_size}): {e}")
            })?;
        } else if let Some(ref nvfp4) = self.qkvz_nvfp4 {
            ops::w4a16_gemm(
                ctx.gpu,
                self.w4a16_gemm_k,
                normed,
                nvfp4,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )
            .map_err(|e| {
                anyhow::anyhow!("ssm prefill: QKVZ GEMM failed (M={k}, N={qkvz_size}): {e}")
            })?;
        } else {
            // Pure dense-BF16 weights (qwen4_exp keeps the GDN projections
            // BF16 as shipped): cuBLASLt, NOT the hand-written scalar
            // `dense_gemm`. Same finding as the `force_bf16` arm above —
            // measured HERE on Qwen3.8-Flash-Next 2026-08-26: this arm
            // through `dense_gemm` was 147 ms/call x 36 layers = 5.3 s of an
            // 8.4 s TTFT (63% of prefill, ~2.7 TFLOPS on an 85-TFLOP part).
            // The scalar kernel stays as the fallback for backends without
            // cuBLASLt.
            if let Err(e) = ops::cublas_bf16_proj_dense(
                normed,
                self.ssm.in_proj_qkvz.weight,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            ) {
                // A failed launch may have written part of the output: never
                // rerun it in the scalar kernel.
                if spark_runtime::cutlass::launch_failed(&e) {
                    return Err(e);
                }
                // Say WHY before falling back: a rejected operand here is the
                // first sign of the misaligned pointer the scalar kernel then
                // faults on (chunk 2+ of a chunked prefill, 2026-09-03).
                tracing::warn!(
                    "ssm prefill: cuBLASLt QKVZ GEMM failed (M={k}, N={qkvz_size}, K={h}, \
                     in&0xff={:#x}, out&0xff={:#x}) — falling back to dense_gemm: {e:#}",
                    normed.0 & 0xff,
                    proj_dst.0 & 0xff
                );
                debug_assert!(
                    normed.0.is_multiple_of(16) && proj_dst.0.is_multiple_of(16),
                    "misaligned QKVZ GEMM operand"
                );
                ops::dense_gemm(
                    ctx.gpu,
                    self.dense_gemm_k,
                    normed,
                    &self.ssm.in_proj_qkvz,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            }
        }
        if !self.sequential_qkvz {
            ops::deinterleave_qkvz(
                ctx.gpu,
                self.deinterleave_k,
                proj_dst,
                deinterleaved,
                k,
                nk as u32,
                kd as u32,
                vpg as u32,
                vd as u32,
                stream,
            )?;
        }
        Ok(())
    }
}
