<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_emac.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_emac.h,v $
 * Revision 1.2  2006/08/31 19:19:55  haraldkipp
 * No time to write comments. ;-)
 *
 * Revision 1.1  2006/07/05 07:45:25  haraldkipp
 * Split on-chip interface definitions.
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Network Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_NCR_OFF" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a0">EMAC_NCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network control register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_NCR" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a1">EMAC_NCR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_NCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network Control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_LB" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a2">EMAC_LB</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY loopback. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_LLB" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a3">EMAC_LLB</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EMAC loopback. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RE" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a4">EMAC_RE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TE" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a5">EMAC_TE</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MPE" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a6">EMAC_MPE</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management port enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CLRSTAT" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a7">EMAC_CLRSTAT</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear statistics registers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_INCSTAT" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a8">EMAC_INCSTAT</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Increment statistics registers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_WESTAT" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a9">EMAC_WESTAT</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write enable for statistics registers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_BP" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a10">EMAC_BP</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Back pressure. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TSTART" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a11">EMAC_TSTART</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start Transmission. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_THALT" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a12">EMAC_THALT</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmission halt. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TPFR" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a13">EMAC_TPFR</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pause frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TZQ" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a14">EMAC_TZQ</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit zero quantum pause frame. <br></td></tr>
<tr><td colspan="2"><br><h2>Network Configuration Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_NCFGR_OFF" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a15">EMAC_NCFGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network configuration register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_NCFGR" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a16">EMAC_NCFGR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_NCFGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network configuration register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SPD" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a17">EMAC_SPD</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Speed, set for 100Mb. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_FD" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a18">EMAC_FD</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Full duplex. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_JFRAME" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a19">EMAC_JFRAME</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Jumbo Frames. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CAF" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a20">EMAC_CAF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Copy all frames. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_NBC" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a21">EMAC_NBC</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No broadcast. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MTI" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a22">EMAC_MTI</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multicast hash event enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_UNI" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a23">EMAC_UNI</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unicast hash enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_BIG" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a24">EMAC_BIG</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive 1522 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_EAE" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a25">EMAC_EAE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External address match enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CLK" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a26">EMAC_CLK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CLK_HCLK_8" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a27">EMAC_CLK_HCLK_8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 8. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CLK_HCLK_16" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a28">EMAC_CLK_HCLK_16</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 16. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CLK_HCLK_32" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a29">EMAC_CLK_HCLK_32</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 32. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CLK_HCLK_64" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a30">EMAC_CLK_HCLK_64</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 64. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RTY" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a31">EMAC_RTY</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retry test. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PAE" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a32">EMAC_PAE</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RBOF" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a33">EMAC_RBOF</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RBOF_OFFSET_0" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a34">EMAC_RBOF_OFFSET_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No offset from start of receive buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RBOF_OFFSET_1" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a35">EMAC_RBOF_OFFSET_1</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One byte offset from start of receive buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RBOF_OFFSET_2" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a36">EMAC_RBOF_OFFSET_2</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two bytes offset from start of receive buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RBOF_OFFSET_3" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a37">EMAC_RBOF_OFFSET_3</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three bytes offset from start of receive buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RLCE" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a38">EMAC_RLCE</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive length field checking enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_DRFCS" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a39">EMAC_DRFCS</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Discard receive FCS. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_EFRHD" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a40">EMAC_EFRHD</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Allow receive during transmit in half duplex. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IRXFCS" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a41">EMAC_IRXFCS</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ignore received FCS. <br></td></tr>
<tr><td colspan="2"><br><h2>Network Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_NSR_OFF" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a42">EMAC_NSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network Status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_NSR" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a43">EMAC_NSR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_NSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_LINKR" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a44">EMAC_LINKR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MDIO" ref="a45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a45">EMAC_MDIO</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status of MDIO input pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IDLE" ref="a46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a46">EMAC_IDLE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set when PHY is running. <br></td></tr>
<tr><td colspan="2"><br><h2>Transmit Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TSR_OFF" ref="a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a47">EMAC_TSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TSR" ref="a48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a48">EMAC_TSR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_UBR" ref="a49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a49">EMAC_UBR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used bit read. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_COL" ref="a50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a50">EMAC_COL</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Collision occurred. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RLES" ref="a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a51">EMAC_RLES</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retry limit exceeded. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TGO" ref="a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a52">EMAC_TGO</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit active. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_BEX" ref="a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a53">EMAC_BEX</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffers exhausted mid frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_COMP" ref="a54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a54">EMAC_COMP</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_UND" ref="a55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a55">EMAC_UND</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit underrun. <br></td></tr>
<tr><td colspan="2"><br><h2>Buffer Queue Pointer Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RBQP_OFF" ref="a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a56">EMAC_RBQP_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer queue pointer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RBQP" ref="a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a57">EMAC_RBQP</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RBQP_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer queue pointer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TBQP_OFF" ref="a58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a58">EMAC_TBQP_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit buffer queue pointer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TBQP" ref="a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a59">EMAC_TBQP</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TBQP_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit buffer queue pointer. <br></td></tr>
<tr><td colspan="2"><br><h2>Receive Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RSR_OFF" ref="a60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a60">EMAC_RSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RSR" ref="a61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a61">EMAC_RSR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_BNA" ref="a62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a62">EMAC_BNA</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer not available. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_REC" ref="a63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a63">EMAC_REC</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame received. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_OVR" ref="a64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a64">EMAC_OVR</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun. <br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ISR_OFF" ref="a65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a65">EMAC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ISR" ref="a66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a66">EMAC_ISR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IER_OFF" ref="a67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a67">EMAC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IER" ref="a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a68">EMAC_IER</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IDR_OFF" ref="a69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a69">EMAC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IDR" ref="a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a70">EMAC_IDR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IMR_OFF" ref="a71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a71">EMAC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IMR" ref="a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a72">EMAC_IMR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MFD" ref="a73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a73">EMAC_MFD</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management frame done. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a74"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RCOMP" ref="a74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a74">EMAC_RCOMP</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a75"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RXUBR" ref="a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a75">EMAC_RXUBR</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive used bit read. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a76"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TXUBR" ref="a76" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a76">EMAC_TXUBR</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit used bit read. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TUND" ref="a77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a77">EMAC_TUND</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet transmit buffer underrun. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a78"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RLEX" ref="a78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a78">EMAC_RLEX</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retry limit exceeded. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TXERR" ref="a79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a79">EMAC_TXERR</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a80"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TCOMP" ref="a80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a80">EMAC_TCOMP</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_LINK" ref="a81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a81">EMAC_LINK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a82"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ROVR" ref="a82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a82">EMAC_ROVR</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a83"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_HRESP" ref="a83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a83">EMAC_HRESP</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA bus error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a84"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PFR" ref="a84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a84">EMAC_PFR</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause frame received. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a85"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PTZ" ref="a85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a85">EMAC_PTZ</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time zero. <br></td></tr>
<tr><td colspan="2"><br><h2>PHY Maintenance Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a86"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MAN_OFF" ref="a86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a86">EMAC_MAN_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY maintenance register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a87"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MAN" ref="a87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a87">EMAC_MAN</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_MAN_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY maintenance register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a88"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_DATA" ref="a88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a88">EMAC_DATA</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY data mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a89"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_DATA_LSB" ref="a89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a89">EMAC_DATA_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY data LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a90"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CODE" ref="a90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a90">EMAC_CODE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fixed value. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a91"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_REGA" ref="a91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a91">EMAC_REGA</a>&nbsp;&nbsp;&nbsp;0x007C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY register address mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a92"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_REGA_LSB" ref="a92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a92">EMAC_REGA_LSB</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY register address LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a93"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PHYA" ref="a93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a93">EMAC_PHYA</a>&nbsp;&nbsp;&nbsp;0x0F800000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY address mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a94"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PHYA_LSB" ref="a94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a94">EMAC_PHYA_LSB</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY address LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a95"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RW" ref="a95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a95">EMAC_RW</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY read/write command mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a96"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RW_READ" ref="a96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a96">EMAC_RW_READ</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY read command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a97"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RW_WRITE" ref="a97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a97">EMAC_RW_WRITE</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY write command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a98"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SOF" ref="a98" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a98">EMAC_SOF</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fixed value. <br></td></tr>
<tr><td colspan="2"><br><h2>Pause Time Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a99"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PTR_OFF" ref="a99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a99">EMAC_PTR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a100"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PTR" ref="a100" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a100">EMAC_PTR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_PTR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a101"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PTIME" ref="a101" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a101">EMAC_PTIME</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time mask. <br></td></tr>
<tr><td colspan="2"><br><h2>Statistics Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a102"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PFRR_OFF" ref="a102" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a102">EMAC_PFRR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause frames received register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a103"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PFRR" ref="a103" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a103">EMAC_PFRR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_PFRR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause frames received register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a104"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_FTO_OFF" ref="a104" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a104">EMAC_FTO_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames transmitted OK register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a105"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_FTO" ref="a105" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a105">EMAC_FTO</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_FTO_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames transmitted OK register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a106"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SCF_OFF" ref="a106" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a106">EMAC_SCF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single collision frame register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a107"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SCF" ref="a107" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a107">EMAC_SCF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SCF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single collision frame register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a108"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MCF_OFF" ref="a108" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a108">EMAC_MCF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiple collision frame register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a109"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MCF" ref="a109" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a109">EMAC_MCF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_MCF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiple collision frame register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a110"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_FRO_OFF" ref="a110" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a110">EMAC_FRO_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames received OK register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a111"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_FRO" ref="a111" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a111">EMAC_FRO</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_FRO_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames received OK register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a112"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_FCSE_OFF" ref="a112" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a112">EMAC_FCSE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame check sequence error register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a113"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_FCSE" ref="a113" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a113">EMAC_FCSE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_FCSE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame check sequence error register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a114"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ALE_OFF" ref="a114" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a114">EMAC_ALE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000054</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Alignment error register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a115"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ALE" ref="a115" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a115">EMAC_ALE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ALE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Alignment error register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a116"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_DTF_OFF" ref="a116" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a116">EMAC_DTF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000058</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deferred transmission frame register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a117"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_DTF" ref="a117" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a117">EMAC_DTF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_DTF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deferred transmission frame register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a118"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_LCOL_OFF" ref="a118" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a118">EMAC_LCOL_OFF</a>&nbsp;&nbsp;&nbsp;0x0000005C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Late collision register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a119"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_LCOL" ref="a119" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a119">EMAC_LCOL</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_LCOL_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Late collision register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a120"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ECOL_OFF" ref="a120" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a120">EMAC_ECOL_OFF</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive collision register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a121"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ECOL" ref="a121" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a121">EMAC_ECOL</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ECOL_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive collision register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a122"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TUNDR_OFF" ref="a122" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a122">EMAC_TUNDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000064</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit underrun error register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a123"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TUNDR" ref="a123" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a123">EMAC_TUNDR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TUNDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit underrun error register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a124"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CSE_OFF" ref="a124" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a124">EMAC_CSE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000068</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Carrier sense error register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a125"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CSE" ref="a125" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a125">EMAC_CSE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_CSE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Carrier sense error register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a126"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RRE_OFF" ref="a126" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a126">EMAC_RRE_OFF</a>&nbsp;&nbsp;&nbsp;0x0000006C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive resource error register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a127"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RRE" ref="a127" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a127">EMAC_RRE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RRE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive resource error register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a128"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ROV_OFF" ref="a128" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a128">EMAC_ROV_OFF</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun errors register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a129"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ROV" ref="a129" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a129">EMAC_ROV</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ROV_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun errors register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a130"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RSE_OFF" ref="a130" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a130">EMAC_RSE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000074</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive symbol errors register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a131"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RSE" ref="a131" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a131">EMAC_RSE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RSE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive symbol errors register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a132"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ELE_OFF" ref="a132" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a132">EMAC_ELE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000078</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive length errors register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a133"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ELE" ref="a133" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a133">EMAC_ELE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ELE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive length errors register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a134"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RJA_OFF" ref="a134" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a134">EMAC_RJA_OFF</a>&nbsp;&nbsp;&nbsp;0x0000007C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive jabbers register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a135"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RJA" ref="a135" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a135">EMAC_RJA</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RJA_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive jabbers register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a136"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_USF_OFF" ref="a136" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a136">EMAC_USF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undersize frames register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a137"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_USF" ref="a137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a137">EMAC_USF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_USF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undersize frames register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a138"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_STE_OFF" ref="a138" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a138">EMAC_STE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000084</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SQE test error register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a139"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_STE" ref="a139" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a139">EMAC_STE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_STE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SQE test error register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a140"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RLE_OFF" ref="a140" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a140">EMAC_RLE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000088</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive length field mismatch register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a141"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RLE" ref="a141" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a141">EMAC_RLE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RLE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive length field mismatch register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a142"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TPF_OFF" ref="a142" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a142">EMAC_TPF_OFF</a>&nbsp;&nbsp;&nbsp;0x0000008C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitted pause frames register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a143"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TPF" ref="a143" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a143">EMAC_TPF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TPF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitted pause frames register address. <br></td></tr>
<tr><td colspan="2"><br><h2>MAC Adressing Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a144"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_HRB_OFF" ref="a144" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a144">EMAC_HRB_OFF</a>&nbsp;&nbsp;&nbsp;0x00000090</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address bottom[31:0]. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a145"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_HRB" ref="a145" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a145">EMAC_HRB</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_HRB_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address bottom[31:0]. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a146"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_HRT_OFF" ref="a146" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a146">EMAC_HRT_OFF</a>&nbsp;&nbsp;&nbsp;0x00000094</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address top[63:32]. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a147"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_HRT" ref="a147" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a147">EMAC_HRT</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_HRT_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address top[63:32]. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a148"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA1L_OFF" ref="a148" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a148">EMAC_SA1L_OFF</a>&nbsp;&nbsp;&nbsp;0x00000098</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a149"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA1L" ref="a149" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a149">EMAC_SA1L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA1L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a150"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA1H_OFF" ref="a150" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a150">EMAC_SA1H_OFF</a>&nbsp;&nbsp;&nbsp;0x0000009C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 top, last 2 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a151"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA1H" ref="a151" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a151">EMAC_SA1H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA1H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 top, last 2 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a152"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA2L_OFF" ref="a152" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a152">EMAC_SA2L_OFF</a>&nbsp;&nbsp;&nbsp;0x000000A0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a153"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA2L" ref="a153" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a153">EMAC_SA2L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA2L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a154"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA2H_OFF" ref="a154" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a154">EMAC_SA2H_OFF</a>&nbsp;&nbsp;&nbsp;0x000000A4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 top, last 2 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a155"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA2H" ref="a155" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a155">EMAC_SA2H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA2H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 top, last 2 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a156"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA3L_OFF" ref="a156" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a156">EMAC_SA3L_OFF</a>&nbsp;&nbsp;&nbsp;0x000000A8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a157"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA3L" ref="a157" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a157">EMAC_SA3L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA3L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a158"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA3H_OFF" ref="a158" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a158">EMAC_SA3H_OFF</a>&nbsp;&nbsp;&nbsp;0x000000AC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 top, last 2 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a159"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA3H" ref="a159" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a159">EMAC_SA3H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA3H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 top, last 2 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a160"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA4L_OFF" ref="a160" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a160">EMAC_SA4L_OFF</a>&nbsp;&nbsp;&nbsp;0x000000B0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a161"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA4L" ref="a161" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a161">EMAC_SA4L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA4L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 bottom, first 4 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a162"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA4H_OFF" ref="a162" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a162">EMAC_SA4H_OFF</a>&nbsp;&nbsp;&nbsp;0x000000B4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 top, last 2 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a163"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA4H" ref="a163" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a163">EMAC_SA4H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA4H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 top, last 2 bytes. <br></td></tr>
<tr><td colspan="2"><br><h2>Type ID Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a164"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TID_OFF" ref="a164" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a164">EMAC_TID_OFF</a>&nbsp;&nbsp;&nbsp;0x000000B8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type ID checking register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a165"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TID" ref="a165" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a165">EMAC_TID</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TID_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type ID checking register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a166"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TPQ_OFF" ref="a166" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a166">EMAC_TPQ_OFF</a>&nbsp;&nbsp;&nbsp;0x000000BC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pause quantum register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a167"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_TPQ" ref="a167" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a167">EMAC_TPQ</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TPQ_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pause quantum register address. <br></td></tr>
<tr><td colspan="2"><br><h2>User Input/Output Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a168"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_USRIO_OFF" ref="a168" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a168">EMAC_USRIO_OFF</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User input/output register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a169"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_USRIO" ref="a169" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a169">EMAC_USRIO</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_USRIO_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User input/output register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a170"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_RMII" ref="a170" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a170">EMAC_RMII</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable reduced MII. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a171"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_CLKEN" ref="a171" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a171">EMAC_CLKEN</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable tranceiver input clock. <br></td></tr>
<tr><td colspan="2"><br><h2>Wake On LAN Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a172"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_WOL_OFF" ref="a172" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a172">EMAC_WOL_OFF</a>&nbsp;&nbsp;&nbsp;0x000000C4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wake On LAN register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a173"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_WOL" ref="a173" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a173">EMAC_WOL</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_WOL_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wake On LAN register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a174"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_IP" ref="a174" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a174">EMAC_IP</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ARP request IP address mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a175"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_MAG" ref="a175" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a175">EMAC_MAG</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Magic packet event enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a176"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_ARP" ref="a176" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a176">EMAC_ARP</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ARP request event enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a177"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_SA1" ref="a177" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a177">EMAC_SA1</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address register 1 event enable. <br></td></tr>
<tr><td colspan="2"><br><h2>Revision Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a178"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_REV_OFF" ref="a178" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a178">EMAC_REV_OFF</a>&nbsp;&nbsp;&nbsp;0x000000FC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Revision register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a179"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_REV" ref="a179" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a179">EMAC_REV</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_REV_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Revision register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a180"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_REVREF" ref="a180" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a180">EMAC_REVREF</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Revision. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a181"></a><!-- doxytag: member="arch/arm/at91_emac.h::EMAC_PARTREF" ref="a181" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__emac_8h.html#a181">EMAC_PARTREF</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Part. <br></td></tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
