***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following four sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = gpio
Directory = /home/sergio/gpio

Section (2) - Excluded Runs
---------------------------
The run results were excluded for the following runs in the archived project:-

<synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<sources_1>
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_aw_atc.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_b_atc.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_w_atc.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_atc.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_trace_buffer.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/ipif_pkg.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_or.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_header.vh
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v
/home/sergio/.Xil/Vivado-2807-camaron/PrjAr/_X_/gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v

<constrs_1>
None

<sim_1>
None

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./gpio.srcs/sources_1/bd/system/system.bd
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/ps7_init.c
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/ps7_init.h
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/ps7_init_gpl.c
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/ps7_init_gpl.h
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/ps7_init.tcl
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/ps7_init.html
./gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_aw_atc.v
./gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_b_atc.v
./gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_w_atc.v
./gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_atc.v
./gpio.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xml
./gpio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
./gpio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/ipif_pkg.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd
./gpio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_ooc.xdc
./gpio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd
./gpio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd
./gpio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xml
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
./gpio.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xml
./gpio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_49M_0/system_rst_processing_system7_0_49M_0.xci
./gpio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_49M_0/system_rst_processing_system7_0_49M_0_board.xdc
./gpio.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd
./gpio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_49M_0/system_rst_processing_system7_0_49M_0.xdc
./gpio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_49M_0/system_rst_processing_system7_0_49M_0_ooc.xdc
./gpio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_49M_0/synth/system_rst_processing_system7_0_49M_0.vhd
./gpio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_49M_0/system_rst_processing_system7_0_49M_0.xml
./gpio.srcs/sources_1/bd/system/hdl/system.v
./gpio.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_or.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux.v
./gpio.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v
./gpio.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_header.vh
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v
./gpio.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc
./gpio.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v
./gpio.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v
./gpio.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xml
./gpio.srcs/sources_1/bd/system/system_ooc.xdc
./gpio.srcs/sources_1/bd/system/hw_handoff/system.hwh
./gpio.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
./gpio.srcs/sources_1/bd/system/hdl/system_wrapper.v

<constrs_1>
None

<sim_1>
None

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
None

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = /home/sergio/vivado.jou
Archived Location = ./gpio/vivado.jou

Source File = /home/sergio/vivado.log
Archived Location = ./gpio/vivado.log

