"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/rst_vip_v1_0_1
"C:\Program Files\ModelSim\win64/vmap" rst_vip_v1_0_1 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/rst_vip_v1_0_1
"C:\Program Files\ModelSim\win64/vlog"  -64 -L rst_vip_v1_0_1 -L xilinx_vip +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -work rst_vip_v1_0_1 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/rst_vip_v1_0_1/.cxl.systemverilog.rst_vip_v1_0_1.rst_vip_v1_0_1.nt64.cmf
