/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire [4:0] _08_;
  wire [5:0] _09_;
  reg [4:0] _10_;
  wire [19:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_10z ? _00_ : celloutsig_0_29z;
  assign celloutsig_0_14z = celloutsig_0_10z ? celloutsig_0_10z : celloutsig_0_7z;
  assign celloutsig_0_18z = celloutsig_0_7z ? celloutsig_0_17z : celloutsig_0_2z;
  assign celloutsig_0_22z = celloutsig_0_15z ? celloutsig_0_20z[6] : celloutsig_0_14z;
  assign celloutsig_1_0z = in_data[188] | in_data[176];
  assign celloutsig_0_4z = in_data[30] | celloutsig_0_2z;
  assign celloutsig_1_17z = in_data[184] | celloutsig_1_16z;
  assign celloutsig_0_8z = _02_ | celloutsig_0_7z;
  assign celloutsig_0_29z = celloutsig_0_2z | _01_;
  assign celloutsig_0_32z = celloutsig_0_22z ^ celloutsig_0_23z;
  assign celloutsig_1_7z = _03_ ^ celloutsig_1_5z[5];
  assign celloutsig_0_6z = _04_ ^ in_data[36];
  assign celloutsig_0_10z = celloutsig_0_3z ^ celloutsig_0_8z;
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_6z);
  assign celloutsig_0_17z = ~(celloutsig_0_15z ^ _02_);
  assign celloutsig_0_23z = ~(celloutsig_0_2z ^ celloutsig_0_7z);
  assign celloutsig_0_2z = ~(in_data[28] ^ celloutsig_0_0z);
  reg [3:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _29_ <= 4'h0;
    else _29_ <= { _06_[3:1], celloutsig_0_18z };
  assign { _07_[3:1], _00_ } = _29_;
  reg [4:0] _30_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _30_ <= 5'h00;
    else _30_ <= { in_data[109:106], celloutsig_1_0z };
  assign { _08_[4:1], _03_ } = _30_;
  reg [19:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _31_ <= 20'h00000;
    else _31_ <= in_data[88:69];
  assign { _11_[19:15], _02_, _04_, _11_[12:5], _01_, _11_[3:1], _05_ } = _31_;
  reg [5:0] _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _32_ <= 6'h00;
    else _32_ <= celloutsig_0_11z;
  assign { _09_[5:3], _06_[3:1] } = _32_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= in_data[85:81];
  assign celloutsig_1_6z = in_data[166:163] === { _08_[3:1], _03_ };
  assign celloutsig_0_15z = { _09_[5:3], _06_[3:2], celloutsig_0_14z, celloutsig_0_8z } === { celloutsig_0_4z, _09_[5:3], _06_[3:1] };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > _11_[19:16];
  assign celloutsig_1_16z = { _08_[4:1], celloutsig_1_8z, 1'h1, in_data[168], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_0z } > { _08_[3:2], celloutsig_1_8z, celloutsig_1_6z, _08_[4:1], _03_, 1'h1, celloutsig_1_9z, celloutsig_1_6z, 1'h1, celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[56:44], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z } > celloutsig_0_5z[17:2];
  assign celloutsig_0_11z = _11_[11:6] * { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[63] & in_data[42];
  assign celloutsig_1_8z = in_data[164] & celloutsig_1_0z;
  assign celloutsig_1_19z = in_data[175] & celloutsig_1_15z[4];
  assign celloutsig_1_5z = { _08_[4:1], _03_, celloutsig_1_0z, celloutsig_1_0z, _08_[4:1], _03_, _08_[4:1], _03_ } >> { celloutsig_1_0z, _08_[4:1], _03_, celloutsig_1_0z, in_data[168], 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, in_data[168], in_data[168], in_data[168], 2'h3 };
  assign celloutsig_1_12z = { in_data[191:176], celloutsig_1_9z } >> { in_data[162:145], 1'h1, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_5z[12:9] - { celloutsig_1_5z[16:15], celloutsig_1_0z, in_data[168] };
  assign celloutsig_1_15z = { _08_[1], in_data[168], celloutsig_1_9z, 1'h1 } - celloutsig_1_12z[11:5];
  assign celloutsig_1_18z = { celloutsig_1_5z[16:11], celloutsig_1_16z } - { celloutsig_1_17z, celloutsig_1_7z, _08_[4:1], _03_ };
  assign celloutsig_0_5z = { _11_[18:15], _02_, _04_, _11_[12:5], _01_, _11_[3:1], _05_ } - { _11_[18:15], _02_, _04_, _11_[12:5], _01_, _11_[3:1], _05_ };
  assign celloutsig_0_20z = { _10_[3:2], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_18z } - { celloutsig_0_5z[13:5], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_17z };
  assign _06_[0] = celloutsig_0_18z;
  assign _07_[0] = _00_;
  assign _08_[0] = _03_;
  assign _09_[2:0] = _06_[3:1];
  assign { _11_[14:13], _11_[4], _11_[0] } = { _02_, _04_, _01_, _05_ };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
