{
  "module_name": "ite-cir.h",
  "hash_id": "4ac4f5cf54579b241e49568bba914b7e1ebd2cfa2d7119d6fd9171aa54fe458c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/rc/ite-cir.h",
  "human_readable_source": " \n \n\n \n#define ITE_DRIVER_NAME \"ite-cir\"\n\n \n#define ITE_TX_FIFO_LEN 32\n#define ITE_RX_FIFO_LEN 32\n\n \n#define ITE_IRQ_TX_FIFO        1\n#define ITE_IRQ_RX_FIFO        2\n#define ITE_IRQ_RX_FIFO_OVERRUN    4\n\n \nstruct ite_dev;\n\n \nstruct ite_dev_params {\n\t \n\tconst char *model;\n\n\t \n\tint io_region_size;\n\n\t \n\tint io_rsrc_no;\n\n\t \n\t \n\tint (*get_irq_causes) (struct ite_dev *dev);\n\n\t \n\tvoid (*enable_rx) (struct ite_dev *dev);\n\n\t \n\tvoid (*idle_rx) (struct ite_dev *dev);\n\n\t \n\tvoid (*disable_rx) (struct ite_dev *dev);\n\n\t \n\tint (*get_rx_bytes) (struct ite_dev *dev, u8 *buf, int buf_size);\n\n\t \n\tvoid (*enable_tx_interrupt) (struct ite_dev *dev);\n\n\t \n\tvoid (*disable_tx_interrupt) (struct ite_dev *dev);\n\n\t \n\tint (*get_tx_used_slots) (struct ite_dev *dev);\n\n\t \n\tvoid (*put_tx_byte) (struct ite_dev *dev, u8 value);\n\n\t \n\tvoid (*disable) (struct ite_dev *dev);\n\n\t \n\tvoid (*init_hardware) (struct ite_dev *dev);\n\n\t \n\tvoid (*set_carrier_params) (struct ite_dev *dev, bool high_freq,\n\t\t\t\t    bool use_demodulator, u8 carrier_freq_bits,\n\t\t\t\t    u8 allowance_bits, u8 pulse_width_bits);\n};\n\n \nstruct ite_dev {\n\tstruct pnp_dev *pdev;\n\tstruct rc_dev *rdev;\n\n\t \n\tspinlock_t lock;\n\tbool transmitting;\n\n\t \n\twait_queue_head_t tx_queue, tx_ended;\n\n\t \n\tunsigned int rx_low_carrier_freq;\n\n\t \n\tunsigned int rx_high_carrier_freq;\n\n\t \n\tunsigned int tx_carrier_freq;\n\n\t \n\tint tx_duty_cycle;\n\n\t \n\tunsigned long cir_addr;\n\tint cir_irq;\n\n\t \n\tconst struct ite_dev_params *params;\n};\n\n \n\n \n#define ITE_BAUDRATE_DIVISOR\t\t1\n\n \n#define ITE_LCF_MIN_CARRIER_FREQ\t27000\n#define ITE_LCF_MAX_CARRIER_FREQ\t58000\n\n \n#define ITE_HCF_MIN_CARRIER_FREQ\t400000\n#define ITE_HCF_MAX_CARRIER_FREQ\t500000\n\n \n#define ITE_DEFAULT_CARRIER_FREQ\t38000\n\n \n#define ITE_BITS_TO_US(bits, sample_period) \\\n((u32)((bits) * ITE_BAUDRATE_DIVISOR * (sample_period) / 1000))\n\n \n#define ITE_RXDCR_PER_10000_STEP 625\n\n \n#define ITE_CFQ_400\t\t0x03\n#define ITE_CFQ_450\t\t0x08\n#define ITE_CFQ_480\t\t0x0b\n#define ITE_CFQ_500\t\t0x0d\n\n \n#define ITE_TXMPW_A\t\t0x02\n#define ITE_TXMPW_B\t\t0x03\n#define ITE_TXMPW_C\t\t0x04\n#define ITE_TXMPW_D\t\t0x05\n#define ITE_TXMPW_E\t\t0x06\n\n \n#define ITE_RXDCR_DEFAULT\t0x01\t \n#define ITE_RXDCR_MAX\t\t0x07\t \n\n \n#define ITE_TX_PULSE\t\t0x00\n#define ITE_TX_SPACE\t\t0x80\n#define ITE_TX_MAX_RLE\t\t0x80\n#define ITE_TX_RLE_MASK\t\t0x7f\n\n \n\n \n#define IT87_DR\t\t0x00\t \n#define IT87_IER\t0x01\t \n#define IT87_RCR\t0x02\t \n#define IT87_TCR1\t0x03\t \n#define IT87_TCR2\t0x04\t \n#define IT87_TSR\t0x05\t \n#define IT87_RSR\t0x06\t \n#define IT87_BDLR\t0x05\t \n#define IT87_BDHR\t0x06\t \n#define IT87_IIR\t0x07\t \n\n#define IT87_IOREG_LENGTH 0x08\t \n\n \n#define IT87_TLDLIE\t0x01\t \n#define IT87_RDAIE\t0x02\t \n#define IT87_RFOIE\t0x04\t \n#define IT87_IEC\t0x08\t \n#define IT87_BR\t\t0x10\t \n#define IT87_RESET\t0x20\t \n\n \n#define IT87_RXDCR\t0x07\t \n#define IT87_RXACT\t0x08\t \n#define IT87_RXEND\t0x10\t \n#define IT87_RXEN\t0x20\t \n#define IT87_HCFS\t0x40\t \n#define IT87_RDWOS\t0x80\t \n\n \n#define IT87_TXMPM\t0x03\t \n#define IT87_TXMPM_DEFAULT 0x00\t \n#define IT87_TXENDF\t0x04\t \n#define IT87_TXRLE\t0x08\t \n#define IT87_FIFOTL\t0x30\t \n#define IT87_FIFOTL_DEFAULT 0x20\t \n#define IT87_ILE\t0x40\t \n#define IT87_FIFOCLR\t0x80\t \n\n \n#define IT87_TXMPW\t0x07\t \n#define IT87_TXMPW_DEFAULT 0x04\t \n#define IT87_CFQ\t0xf8\t \n#define IT87_CFQ_SHIFT\t3\t \n\n \n#define IT87_TXFBC\t0x3f\t \n\n \n#define IT87_RXFBC\t0x3f\t \n#define IT87_RXFTO\t0x80\t \n\n \n#define IT87_IP\t\t0x01\t \n#define IT87_II\t\t0x06\t \n#define IT87_II_NOINT\t0x00\t \n#define IT87_II_TXLDL\t0x02\t \n#define IT87_II_RXDS\t0x04\t \n#define IT87_II_RXFO\t0x06\t \n\n \n\n \n#define IT85_C0DR\t0x00\t \n#define IT85_C0MSTCR\t0x01\t \n#define IT85_C0IER\t0x02\t \n#define IT85_C0IIR\t0x03\t \n#define IT85_C0CFR\t0x04\t \n#define IT85_C0RCR\t0x05\t \n#define IT85_C0TCR\t0x06\t \n#define IT85_C0SCK\t0x07\t \n#define IT85_C0BDLR\t0x08\t \n#define IT85_C0BDHR\t0x09\t \n#define IT85_C0TFSR\t0x0a\t \n#define IT85_C0RFSR\t0x0b\t \n#define IT85_C0WCL\t0x0d\t \n#define IT85_C0WCR\t0x0e\t \n#define IT85_C0WPS\t0x0f\t \n\n#define IT85_IOREG_LENGTH 0x10\t \n\n \n#define IT85_RESET\t0x01\t \n#define IT85_FIFOCLR\t0x02\t \n#define IT85_FIFOTL\t0x0c\t \n#define IT85_FIFOTL_DEFAULT 0x08\t \n#define IT85_ILE\t0x10\t \n#define IT85_ILSEL\t0x20\t \n\n \n#define IT85_TLDLIE\t0x01\t \n#define IT85_RDAIE\t0x02\t \n#define IT85_RFOIE\t0x04\t \n#define IT85_IEC\t0x80\t \n\n \n#define IT85_TLDLI\t0x01\t \n#define IT85_RDAI\t0x02\t \n#define IT85_RFOI\t0x04\t \n#define IT85_NIP\t0x80\t \n\n \n#define IT85_CFQ\t0x1f\t \n#define IT85_HCFS\t0x20\t \n\n \n#define IT85_RXDCR\t0x07\t \n#define IT85_RXACT\t0x08\t \n#define IT85_RXEND\t0x10\t \n#define IT85_RDWOS\t0x20\t \n#define IT85_RXEN\t0x80\t \n\n \n#define IT85_TXMPW\t0x07\t \n#define IT85_TXMPW_DEFAULT 0x04\t \n#define IT85_TXMPM\t0x18\t \n#define IT85_TXMPM_DEFAULT 0x00\t \n#define IT85_TXENDF\t0x20\t \n#define IT85_TXRLE\t0x40\t \n\n \n#define IT85_SCKS\t0x01\t \n#define IT85_TXDCKG\t0x02\t \n#define IT85_DLL1P8E\t0x04\t \n#define IT85_DLLTE\t0x08\t \n#define IT85_BRCM\t0x70\t \n#define IT85_DLLOCK\t0x80\t \n\n \n#define IT85_TXFBC\t0x3f\t \n\n \n#define IT85_RXFBC\t0x3f\t \n#define IT85_RXFTO\t0x80\t \n\n \n#define IT85_WCL\t0x3f\t \n\n \n#define IT85_CIRPOSIE\t0x01\t \n#define IT85_CIRPOIS\t0x02\t \n#define IT85_CIRPOII\t0x04\t \n#define IT85_RCRST\t0x10\t \n#define IT85_WCRST\t0x20\t \n\n \n\n \n\n \n#define IT8708_BANKSEL\t0x07\t \n#define IT8708_HRAE\t0x80\t \n\n \n#define IT8708_C0DR\t0x00\t \n#define IT8708_C0MSTCR\t0x01\t \n#define IT8708_C0IER\t0x02\t \n#define IT8708_C0IIR\t0x03\t \n#define IT8708_C0RFSR\t0x04\t \n#define IT8708_C0RCR\t0x05\t \n#define IT8708_C0TFSR\t0x06\t \n#define IT8708_C0TCR\t0x07\t \n\n \n#define IT8708_C0BDLR\t0x01\t \n#define IT8708_C0BDHR\t0x02\t \n#define IT8708_C0CFR\t0x04\t \n\n \n#define IT8708_C0SCK\t0x03\t \n#define IT8708_C0WCL\t0x05\t \n#define IT8708_C0WCR\t0x06\t \n#define IT8708_C0WPS\t0x07\t \n\n#define IT8708_IOREG_LENGTH 0x08\t \n\n \n#define IT8708_CSCRR\t0x00\n#define IT8708_CGPINTR\t0x01\n\n \n#define IT8708_CSCRR_SCRB 0x3f\n#define IT8708_CSCRR_PM\t0x80\n\n \n#define IT8708_CGPINT\t0x01\n\n \n\n \n#define IT8709_RAM_IDX\t0x00\t \n#define IT8709_RAM_VAL\t0x01\t \n\n#define IT8709_IOREG_LENGTH 0x02\t \n\n \n#define IT8709_MODE\t0x1a\t \n#define IT8709_REG_IDX\t0x1b\t \n#define IT8709_REG_VAL\t0x1c\t \n#define IT8709_IIR\t0x1e\t \n#define IT8709_RFSR\t0x1f\t \n#define IT8709_FIFO\t0x20\t \n\n \n#define IT8709_IDLE\t0x00\n#define IT8709_WRITE\t0x01\n#define IT8709_READ\t0x02\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}