// Seed: 1786299360
module module_0 #(
    parameter id_2 = 32'd5
) (
    id_1
);
  output wire id_1;
  wire _id_2 = id_2;
  wire [-1 : 1 'b0] id_3 = id_2;
  integer id_4 = -1;
  wand [-1 : id_2] id_5 = -1 > 1, id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5[1 : 1],
    output tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_5 = 0;
  wire id_9, id_10, id_11, id_12;
  class id_13;
    logic id_14;
  endclass
endmodule
