Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:31:07
gem5 executing on mnemosyne.ecn.purdue.edu, pid 13228
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1347e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1350ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1358ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1361ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c136aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12f3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12fcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1306ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c130fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1317ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1321ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1329ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12b3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12bbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12c4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12ceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12d7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12e0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1273ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c127bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1285ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c128def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1298ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c12a9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1232ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c123aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1244ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c124def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1257ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1260ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c126aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11f2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11fbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1204ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c120cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1216ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c121eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1228ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1230ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11baef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11c2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11cdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11d6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11dfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11f1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c117cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1184ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c118eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1196ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c119fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c11b1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c113bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1144ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c114eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1156ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c115fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1167ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1170ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c10f9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f92c1102ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c110bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1113668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c111d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c111db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c11255c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c112f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c112fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10b7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10b7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10c09e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10c9470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10c9eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10d1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10db3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10dbe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10e4898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10ec320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10ecd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10767f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c107f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c107fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1089748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10921d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1092c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c109a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10a4128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10a4b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10ac5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1035080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1035ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c103f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c103ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1047a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10514a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1051ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c105a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1061400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1061e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c106b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0ff4358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0ff4da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0ffd828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10082b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1008cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c100f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1019208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c1019c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c10216d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c102a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c102aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fb3630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fbb0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fbbb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fc4588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fc4fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fcea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fd64e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fd6f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fe09b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0fea438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0feae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0f72908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0f7b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f92c0f7bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f83748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f83978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f83ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f83dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f8ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f99208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f99438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f99668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f99898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f99ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f99cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0f99f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fa5198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fa53c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fa55f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fa5828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fa5a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fa5c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fa5eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fb1128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fb1358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fb1588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fb17b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fb19e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f92c0fb1c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f92c0f155f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f92c0f15c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_blackscholes
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/blackscholes/cpt.641764562461500
Real time: 194.59s
Total real time: 194.59s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/blackscholes/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764562461500.  Starting simulation...
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563083729.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 641764563083729 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.764563083729  simulated seconds
Real time: 0.73s
Total real time: 195.32s
Dumping and resetting stats...
Switched CPUS @ tick 641764563083729
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641764563113185.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641764565628254 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.764565628254  simulated seconds
Real time: 2.83s
Total real time: 204.42s
Dumping and resetting stats...
Done with simulation! Completely exiting...
