// Seed: 2296621827
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5
);
  wire id_7;
  module_2();
  assign id_4 = id_2;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1
);
  module_0(
      id_0, id_1, id_1, id_1, id_0, id_1
  );
  wor  id_3 = 1;
  wire id_4;
endmodule
module module_2;
  id_1 :
  assert property (@(posedge 1 or id_1) 1'b0) assign id_1 = id_1;
  wire id_2;
endmodule
