#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21b7380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2185320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x218cc80 .functor NOT 1, L_0x21e2de0, C4<0>, C4<0>, C4<0>;
L_0x21e2bc0 .functor XOR 2, L_0x21e2a60, L_0x21e2b20, C4<00>, C4<00>;
L_0x21e2cd0 .functor XOR 2, L_0x21e2bc0, L_0x21e2c30, C4<00>, C4<00>;
v0x21df540_0 .net *"_ivl_10", 1 0, L_0x21e2c30;  1 drivers
v0x21df640_0 .net *"_ivl_12", 1 0, L_0x21e2cd0;  1 drivers
v0x21df720_0 .net *"_ivl_2", 1 0, L_0x21e29c0;  1 drivers
v0x21df7e0_0 .net *"_ivl_4", 1 0, L_0x21e2a60;  1 drivers
v0x21df8c0_0 .net *"_ivl_6", 1 0, L_0x21e2b20;  1 drivers
v0x21df9f0_0 .net *"_ivl_8", 1 0, L_0x21e2bc0;  1 drivers
v0x21dfad0_0 .net "a", 0 0, v0x21dd4a0_0;  1 drivers
v0x21dfb70_0 .net "b", 0 0, v0x21dd540_0;  1 drivers
v0x21dfc10_0 .net "c", 0 0, v0x21dd5e0_0;  1 drivers
v0x21dfcb0_0 .var "clk", 0 0;
v0x21dfd50_0 .net "d", 0 0, v0x21dd720_0;  1 drivers
v0x21dfdf0_0 .net "out_pos_dut", 0 0, L_0x21e2830;  1 drivers
v0x21dfe90_0 .net "out_pos_ref", 0 0, L_0x21e14d0;  1 drivers
v0x21dff30_0 .net "out_sop_dut", 0 0, L_0x21e1e90;  1 drivers
v0x21dffd0_0 .net "out_sop_ref", 0 0, L_0x21b8890;  1 drivers
v0x21e0070_0 .var/2u "stats1", 223 0;
v0x21e0110_0 .var/2u "strobe", 0 0;
v0x21e02c0_0 .net "tb_match", 0 0, L_0x21e2de0;  1 drivers
v0x21e0390_0 .net "tb_mismatch", 0 0, L_0x218cc80;  1 drivers
v0x21e0430_0 .net "wavedrom_enable", 0 0, v0x21dd9f0_0;  1 drivers
v0x21e0500_0 .net "wavedrom_title", 511 0, v0x21dda90_0;  1 drivers
L_0x21e29c0 .concat [ 1 1 0 0], L_0x21e14d0, L_0x21b8890;
L_0x21e2a60 .concat [ 1 1 0 0], L_0x21e14d0, L_0x21b8890;
L_0x21e2b20 .concat [ 1 1 0 0], L_0x21e2830, L_0x21e1e90;
L_0x21e2c30 .concat [ 1 1 0 0], L_0x21e14d0, L_0x21b8890;
L_0x21e2de0 .cmp/eeq 2, L_0x21e29c0, L_0x21e2cd0;
S_0x21899b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2185320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x218d060 .functor AND 1, v0x21dd5e0_0, v0x21dd720_0, C4<1>, C4<1>;
L_0x218d440 .functor NOT 1, v0x21dd4a0_0, C4<0>, C4<0>, C4<0>;
L_0x218d820 .functor NOT 1, v0x21dd540_0, C4<0>, C4<0>, C4<0>;
L_0x218daa0 .functor AND 1, L_0x218d440, L_0x218d820, C4<1>, C4<1>;
L_0x21a4cf0 .functor AND 1, L_0x218daa0, v0x21dd5e0_0, C4<1>, C4<1>;
L_0x21b8890 .functor OR 1, L_0x218d060, L_0x21a4cf0, C4<0>, C4<0>;
L_0x21e0950 .functor NOT 1, v0x21dd540_0, C4<0>, C4<0>, C4<0>;
L_0x21e09c0 .functor OR 1, L_0x21e0950, v0x21dd720_0, C4<0>, C4<0>;
L_0x21e0ad0 .functor AND 1, v0x21dd5e0_0, L_0x21e09c0, C4<1>, C4<1>;
L_0x21e0b90 .functor NOT 1, v0x21dd4a0_0, C4<0>, C4<0>, C4<0>;
L_0x21e0c60 .functor OR 1, L_0x21e0b90, v0x21dd540_0, C4<0>, C4<0>;
L_0x21e0cd0 .functor AND 1, L_0x21e0ad0, L_0x21e0c60, C4<1>, C4<1>;
L_0x21e0e50 .functor NOT 1, v0x21dd540_0, C4<0>, C4<0>, C4<0>;
L_0x21e0ec0 .functor OR 1, L_0x21e0e50, v0x21dd720_0, C4<0>, C4<0>;
L_0x21e0de0 .functor AND 1, v0x21dd5e0_0, L_0x21e0ec0, C4<1>, C4<1>;
L_0x21e1050 .functor NOT 1, v0x21dd4a0_0, C4<0>, C4<0>, C4<0>;
L_0x21e1150 .functor OR 1, L_0x21e1050, v0x21dd720_0, C4<0>, C4<0>;
L_0x21e1210 .functor AND 1, L_0x21e0de0, L_0x21e1150, C4<1>, C4<1>;
L_0x21e13c0 .functor XNOR 1, L_0x21e0cd0, L_0x21e1210, C4<0>, C4<0>;
v0x218c5b0_0 .net *"_ivl_0", 0 0, L_0x218d060;  1 drivers
v0x218c9b0_0 .net *"_ivl_12", 0 0, L_0x21e0950;  1 drivers
v0x218cd90_0 .net *"_ivl_14", 0 0, L_0x21e09c0;  1 drivers
v0x218d170_0 .net *"_ivl_16", 0 0, L_0x21e0ad0;  1 drivers
v0x218d550_0 .net *"_ivl_18", 0 0, L_0x21e0b90;  1 drivers
v0x218d930_0 .net *"_ivl_2", 0 0, L_0x218d440;  1 drivers
v0x218dbb0_0 .net *"_ivl_20", 0 0, L_0x21e0c60;  1 drivers
v0x21dba10_0 .net *"_ivl_24", 0 0, L_0x21e0e50;  1 drivers
v0x21dbaf0_0 .net *"_ivl_26", 0 0, L_0x21e0ec0;  1 drivers
v0x21dbbd0_0 .net *"_ivl_28", 0 0, L_0x21e0de0;  1 drivers
v0x21dbcb0_0 .net *"_ivl_30", 0 0, L_0x21e1050;  1 drivers
v0x21dbd90_0 .net *"_ivl_32", 0 0, L_0x21e1150;  1 drivers
v0x21dbe70_0 .net *"_ivl_36", 0 0, L_0x21e13c0;  1 drivers
L_0x7f706e582018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21dbf30_0 .net *"_ivl_38", 0 0, L_0x7f706e582018;  1 drivers
v0x21dc010_0 .net *"_ivl_4", 0 0, L_0x218d820;  1 drivers
v0x21dc0f0_0 .net *"_ivl_6", 0 0, L_0x218daa0;  1 drivers
v0x21dc1d0_0 .net *"_ivl_8", 0 0, L_0x21a4cf0;  1 drivers
v0x21dc2b0_0 .net "a", 0 0, v0x21dd4a0_0;  alias, 1 drivers
v0x21dc370_0 .net "b", 0 0, v0x21dd540_0;  alias, 1 drivers
v0x21dc430_0 .net "c", 0 0, v0x21dd5e0_0;  alias, 1 drivers
v0x21dc4f0_0 .net "d", 0 0, v0x21dd720_0;  alias, 1 drivers
v0x21dc5b0_0 .net "out_pos", 0 0, L_0x21e14d0;  alias, 1 drivers
v0x21dc670_0 .net "out_sop", 0 0, L_0x21b8890;  alias, 1 drivers
v0x21dc730_0 .net "pos0", 0 0, L_0x21e0cd0;  1 drivers
v0x21dc7f0_0 .net "pos1", 0 0, L_0x21e1210;  1 drivers
L_0x21e14d0 .functor MUXZ 1, L_0x7f706e582018, L_0x21e0cd0, L_0x21e13c0, C4<>;
S_0x21dc970 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2185320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21dd4a0_0 .var "a", 0 0;
v0x21dd540_0 .var "b", 0 0;
v0x21dd5e0_0 .var "c", 0 0;
v0x21dd680_0 .net "clk", 0 0, v0x21dfcb0_0;  1 drivers
v0x21dd720_0 .var "d", 0 0;
v0x21dd810_0 .var/2u "fail", 0 0;
v0x21dd8b0_0 .var/2u "fail1", 0 0;
v0x21dd950_0 .net "tb_match", 0 0, L_0x21e2de0;  alias, 1 drivers
v0x21dd9f0_0 .var "wavedrom_enable", 0 0;
v0x21dda90_0 .var "wavedrom_title", 511 0;
E_0x2198620/0 .event negedge, v0x21dd680_0;
E_0x2198620/1 .event posedge, v0x21dd680_0;
E_0x2198620 .event/or E_0x2198620/0, E_0x2198620/1;
S_0x21dcca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21dc970;
 .timescale -12 -12;
v0x21dcee0_0 .var/2s "i", 31 0;
E_0x21984c0 .event posedge, v0x21dd680_0;
S_0x21dcfe0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21dc970;
 .timescale -12 -12;
v0x21dd1e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21dd2c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21dc970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21ddc70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2185320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21e1680 .functor AND 1, v0x21dd5e0_0, v0x21dd720_0, C4<1>, C4<1>;
L_0x21e1930 .functor NOT 1, v0x21dd4a0_0, C4<0>, C4<0>, C4<0>;
L_0x21e19c0 .functor NOT 1, v0x21dd540_0, C4<0>, C4<0>, C4<0>;
L_0x21e1b40 .functor AND 1, L_0x21e1930, L_0x21e19c0, C4<1>, C4<1>;
L_0x21e1c80 .functor AND 1, L_0x21e1b40, v0x21dd5e0_0, C4<1>, C4<1>;
L_0x21e1d40 .functor OR 1, L_0x21e1680, L_0x21e1c80, C4<0>, C4<0>;
L_0x21e1e90 .functor BUFZ 1, L_0x21e1d40, C4<0>, C4<0>, C4<0>;
L_0x21e1fa0 .functor NOT 1, v0x21dd540_0, C4<0>, C4<0>, C4<0>;
L_0x21e2060 .functor OR 1, L_0x21e1fa0, v0x21dd720_0, C4<0>, C4<0>;
L_0x21e2120 .functor AND 1, v0x21dd5e0_0, L_0x21e2060, C4<1>, C4<1>;
L_0x21e2240 .functor NOT 1, v0x21dd4a0_0, C4<0>, C4<0>, C4<0>;
L_0x21e23c0 .functor AND 1, L_0x21e2240, v0x21dd720_0, C4<1>, C4<1>;
L_0x21e24a0 .functor NOT 1, v0x21dd4a0_0, C4<0>, C4<0>, C4<0>;
L_0x21e2510 .functor AND 1, v0x21dd5e0_0, L_0x21e24a0, C4<1>, C4<1>;
L_0x21e2430 .functor OR 1, L_0x21e23c0, L_0x21e2510, C4<0>, C4<0>;
v0x21dde30_0 .net *"_ivl_14", 0 0, L_0x21e1fa0;  1 drivers
v0x21ddf10_0 .net *"_ivl_16", 0 0, L_0x21e2060;  1 drivers
v0x21ddff0_0 .net *"_ivl_2", 0 0, L_0x21e1930;  1 drivers
v0x21de0e0_0 .net *"_ivl_20", 0 0, L_0x21e2240;  1 drivers
v0x21de1c0_0 .net *"_ivl_22", 0 0, L_0x21e23c0;  1 drivers
v0x21de2f0_0 .net *"_ivl_24", 0 0, L_0x21e24a0;  1 drivers
v0x21de3d0_0 .net *"_ivl_26", 0 0, L_0x21e2510;  1 drivers
v0x21de4b0_0 .net *"_ivl_30", 0 0, L_0x21e26f0;  1 drivers
L_0x7f706e582060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21de570_0 .net *"_ivl_32", 0 0, L_0x7f706e582060;  1 drivers
v0x21de6e0_0 .net *"_ivl_4", 0 0, L_0x21e19c0;  1 drivers
v0x21de7c0_0 .net *"_ivl_6", 0 0, L_0x21e1b40;  1 drivers
v0x21de8a0_0 .net "a", 0 0, v0x21dd4a0_0;  alias, 1 drivers
v0x21de940_0 .net "b", 0 0, v0x21dd540_0;  alias, 1 drivers
v0x21dea30_0 .net "c", 0 0, v0x21dd5e0_0;  alias, 1 drivers
v0x21deb20_0 .net "d", 0 0, v0x21dd720_0;  alias, 1 drivers
v0x21dec10_0 .net "out_pos", 0 0, L_0x21e2830;  alias, 1 drivers
v0x21decd0_0 .net "out_sop", 0 0, L_0x21e1e90;  alias, 1 drivers
v0x21deea0_0 .net "pos0", 0 0, L_0x21e2120;  1 drivers
v0x21def60_0 .net "pos1", 0 0, L_0x21e2430;  1 drivers
v0x21df020_0 .net "sop0", 0 0, L_0x21e1680;  1 drivers
v0x21df0e0_0 .net "sop1", 0 0, L_0x21e1c80;  1 drivers
v0x21df1a0_0 .net "sop2", 0 0, L_0x21e1d40;  1 drivers
L_0x21e26f0 .cmp/eeq 1, L_0x21e2120, L_0x21e2430;
L_0x21e2830 .functor MUXZ 1, L_0x7f706e582060, L_0x21e2120, L_0x21e26f0, C4<>;
S_0x21df320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2185320;
 .timescale -12 -12;
E_0x21819f0 .event anyedge, v0x21e0110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21e0110_0;
    %nor/r;
    %assign/vec4 v0x21e0110_0, 0;
    %wait E_0x21819f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21dc970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21dd810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21dd8b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21dc970;
T_4 ;
    %wait E_0x2198620;
    %load/vec4 v0x21dd950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21dd810_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21dc970;
T_5 ;
    %wait E_0x21984c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %wait E_0x21984c0;
    %load/vec4 v0x21dd810_0;
    %store/vec4 v0x21dd8b0_0, 0, 1;
    %fork t_1, S_0x21dcca0;
    %jmp t_0;
    .scope S_0x21dcca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21dcee0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21dcee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x21984c0;
    %load/vec4 v0x21dcee0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21dcee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21dcee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21dc970;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2198620;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21dd720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21dd540_0, 0;
    %assign/vec4 v0x21dd4a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21dd810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21dd8b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2185320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21dfcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e0110_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2185320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21dfcb0_0;
    %inv;
    %store/vec4 v0x21dfcb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2185320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21dd680_0, v0x21e0390_0, v0x21dfad0_0, v0x21dfb70_0, v0x21dfc10_0, v0x21dfd50_0, v0x21dffd0_0, v0x21dff30_0, v0x21dfe90_0, v0x21dfdf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2185320;
T_9 ;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2185320;
T_10 ;
    %wait E_0x2198620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e0070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e0070_0, 4, 32;
    %load/vec4 v0x21e02c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e0070_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e0070_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e0070_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21dffd0_0;
    %load/vec4 v0x21dffd0_0;
    %load/vec4 v0x21dff30_0;
    %xor;
    %load/vec4 v0x21dffd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e0070_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e0070_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21dfe90_0;
    %load/vec4 v0x21dfe90_0;
    %load/vec4 v0x21dfdf0_0;
    %xor;
    %load/vec4 v0x21dfe90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e0070_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21e0070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e0070_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/ece241_2013_q2/iter1/response0/top_module.sv";
