Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 20:42:23 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_28/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                 1297        0.013        0.000                      0                 1297        2.041        0.000                       0                  1278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.316}        4.633           215.843         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.092        0.000                      0                 1297        0.013        0.000                      0                 1297        2.041        0.000                       0                  1278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 genblk1[35].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.633ns  (vclock rise@4.633ns - vclock rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 2.034ns (43.489%)  route 2.643ns (56.511%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=5 LUT4=1)
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 6.313 - 4.633 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.798ns (routing 0.001ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.001ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, routed)        0.798     1.744    genblk1[35].reg_in/clk_IBUF_BUFG
    SLICE_X117Y505       FDRE                                         r  genblk1[35].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y505       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.823 f  genblk1[35].reg_in/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.178     2.001    conv/mul20/O36[1]
    SLICE_X117Y505       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.090 r  conv/mul20/i__i_11/O
                         net (fo=1, routed)           0.016     2.106    conv/mul20/i__i_11_n_0
    SLICE_X117Y505       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     2.344 r  conv/mul20/i__i_2/O[7]
                         net (fo=2, routed)           0.227     2.571    genblk1[39].reg_in/out0[6]
    SLICE_X118Y505       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.670 r  genblk1[39].reg_in/reg_out[8]_i_102/O
                         net (fo=1, routed)           0.010     2.680    conv/add000076/reg_out_reg[8]_i_27_0[6]
    SLICE_X118Y505       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.795 r  conv/add000076/reg_out_reg[8]_i_41/CO[7]
                         net (fo=1, routed)           0.026     2.821    conv/add000076/reg_out_reg[8]_i_41_n_0
    SLICE_X118Y506       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.897 r  conv/add000076/reg_out_reg[21]_i_299/O[1]
                         net (fo=2, routed)           0.425     3.322    conv/add000076/reg_out_reg[21]_i_299_n_14
    SLICE_X121Y505       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     3.508 r  conv/add000076/reg_out_reg[21]_i_199/O[5]
                         net (fo=1, routed)           0.181     3.689    conv/add000076/reg_out_reg[21]_i_199_n_10
    SLICE_X121Y508       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     3.777 r  conv/add000076/reg_out[21]_i_120/O
                         net (fo=1, routed)           0.022     3.799    conv/add000076/reg_out[21]_i_120_n_0
    SLICE_X121Y508       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.958 r  conv/add000076/reg_out_reg[21]_i_75/CO[7]
                         net (fo=1, routed)           0.026     3.984    conv/add000076/reg_out_reg[21]_i_75_n_0
    SLICE_X121Y509       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.040 r  conv/add000076/reg_out_reg[21]_i_64/O[0]
                         net (fo=2, routed)           0.476     4.516    conv/add000076/reg_out_reg[21]_i_64_n_15
    SLICE_X122Y509       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[1])
                                                      0.078     4.594 r  conv/add000076/reg_out_reg[21]_i_36/O[1]
                         net (fo=1, routed)           0.235     4.829    conv/add000076/reg_out_reg[21]_i_36_n_14
    SLICE_X123Y509       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     4.881 r  conv/add000076/reg_out[21]_i_19/O
                         net (fo=1, routed)           0.016     4.897    conv/add000076/reg_out[21]_i_19_n_0
    SLICE_X123Y509       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.014 r  conv/add000076/reg_out_reg[21]_i_10/O[2]
                         net (fo=2, routed)           0.283     5.297    conv/add000076/reg_out_reg[21]_i_10_n_13
    SLICE_X123Y513       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     5.334 r  conv/add000076/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.025     5.359    conv/add000076/reg_out[21]_i_13_n_0
    SLICE_X123Y513       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     5.508 r  conv/add000076/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.137     5.645    conv/add000072/reg_out_reg[21][0]
    SLICE_X122Y513       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     5.767 r  conv/add000072/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     5.776    conv/add000076/reg_out_reg[21]_0[0]
    SLICE_X122Y513       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.956 r  conv/add000076/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.132     6.088    reg_out/a[20]
    SLICE_X122Y513       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.202 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.219     6.421    reg_out/reg_out[21]_i_1_n_0
    SLICE_X122Y511       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.633     4.633 r  
    AP13                                              0.000     4.633 r  clk (IN)
                         net (fo=0)                   0.000     4.633    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.978 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.978    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.978 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.265    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.289 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, routed)        1.024     6.313    reg_out/clk_IBUF_BUFG
    SLICE_X122Y511       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.310     6.623    
                         clock uncertainty           -0.035     6.587    
    SLICE_X122Y511       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     6.513    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.513    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  0.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 demux/genblk1[9].z_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Destination:            genblk1[9].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.316ns period=4.633ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.001ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, routed)        0.702     1.358    demux/clk_IBUF_BUFG
    SLICE_X125Y505       FDRE                                         r  demux/genblk1[9].z_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y505       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.416 r  demux/genblk1[9].z_reg[9][0]/Q
                         net (fo=1, routed)           0.115     1.531    genblk1[9].reg_in/D[0]
    SLICE_X124Y504       FDRE                                         r  genblk1[9].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1277, routed)        0.819     1.765    genblk1[9].reg_in/clk_IBUF_BUFG
    SLICE_X124Y504       FDRE                                         r  genblk1[9].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.308     1.458    
    SLICE_X124Y504       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.518    genblk1[9].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.316 }
Period(ns):         4.633
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.633       3.343      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.316       2.041      SLICE_X129Y505  demux/genblk1[13].z_reg[13][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.316       2.041      SLICE_X113Y509  genblk1[110].reg_in/reg_out_reg[5]/C



