|simple
clk => clk.IN1
reset => reset.IN2
exec => exec.IN2
Aseg[0] <= seg7out:Iseg7out.port1
Aseg[1] <= seg7out:Iseg7out.port1
Aseg[2] <= seg7out:Iseg7out.port1
Aseg[3] <= seg7out:Iseg7out.port1
Aseg[4] <= seg7out:Iseg7out.port1
Aseg[5] <= seg7out:Iseg7out.port1
Aseg[6] <= seg7out:Iseg7out.port1
Bseg[0] <= seg7out:Iseg7out.port2
Bseg[1] <= seg7out:Iseg7out.port2
Bseg[2] <= seg7out:Iseg7out.port2
Bseg[3] <= seg7out:Iseg7out.port2
Bseg[4] <= seg7out:Iseg7out.port2
Bseg[5] <= seg7out:Iseg7out.port2
Bseg[6] <= seg7out:Iseg7out.port2
Cseg[0] <= seg7out:Iseg7out.port3
Cseg[1] <= seg7out:Iseg7out.port3
Cseg[2] <= seg7out:Iseg7out.port3
Cseg[3] <= seg7out:Iseg7out.port3
Cseg[4] <= seg7out:Iseg7out.port3
Cseg[5] <= seg7out:Iseg7out.port3
Cseg[6] <= seg7out:Iseg7out.port3
Dseg[0] <= seg7out:Iseg7out.port4
Dseg[1] <= seg7out:Iseg7out.port4
Dseg[2] <= seg7out:Iseg7out.port4
Dseg[3] <= seg7out:Iseg7out.port4
Dseg[4] <= seg7out:Iseg7out.port4
Dseg[5] <= seg7out:Iseg7out.port4
Dseg[6] <= seg7out:Iseg7out.port4
segsel <= <VCC>
Eseg[0] <= seg7out:Nseg7out.port1
Eseg[1] <= seg7out:Nseg7out.port1
Eseg[2] <= seg7out:Nseg7out.port1
Eseg[3] <= seg7out:Nseg7out.port1
Eseg[4] <= seg7out:Nseg7out.port1
Eseg[5] <= seg7out:Nseg7out.port1
Eseg[6] <= seg7out:Nseg7out.port1
Fseg[0] <= seg7out:Nseg7out.port2
Fseg[1] <= seg7out:Nseg7out.port2
Fseg[2] <= seg7out:Nseg7out.port2
Fseg[3] <= seg7out:Nseg7out.port2
Fseg[4] <= seg7out:Nseg7out.port2
Fseg[5] <= seg7out:Nseg7out.port2
Fseg[6] <= seg7out:Nseg7out.port2
Gseg[0] <= seg7out:Nseg7out.port3
Gseg[1] <= seg7out:Nseg7out.port3
Gseg[2] <= seg7out:Nseg7out.port3
Gseg[3] <= seg7out:Nseg7out.port3
Gseg[4] <= seg7out:Nseg7out.port3
Gseg[5] <= seg7out:Nseg7out.port3
Gseg[6] <= seg7out:Nseg7out.port3
Hseg[0] <= seg7out:Nseg7out.port4
Hseg[1] <= seg7out:Nseg7out.port4
Hseg[2] <= seg7out:Nseg7out.port4
Hseg[3] <= seg7out:Nseg7out.port4
Hseg[4] <= seg7out:Nseg7out.port4
Hseg[5] <= seg7out:Nseg7out.port4
Hseg[6] <= seg7out:Nseg7out.port4


|simple|phasecounter:Iphasecounter
clock => f~reg0.CLK
clock => e~reg0.CLK
clock => d~reg0.CLK
clock => c~reg0.CLK
clock => b~reg0.CLK
clock => a~reg0.CLK
reset => ~NO_FANOUT~
exec => ~NO_FANOUT~
a <= a~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
c <= c~reg0.DB_MAX_OUTPUT_PORT_TYPE
d <= d~reg0.DB_MAX_OUTPUT_PORT_TYPE
e <= e~reg0.DB_MAX_OUTPUT_PORT_TYPE
f <= f~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|PC:IPC
clk => outaddress[0]~reg0.CLK
clk => outaddress[1]~reg0.CLK
clk => outaddress[2]~reg0.CLK
clk => outaddress[3]~reg0.CLK
clk => outaddress[4]~reg0.CLK
clk => outaddress[5]~reg0.CLK
clk => outaddress[6]~reg0.CLK
clk => outaddress[7]~reg0.CLK
clk => outaddress[8]~reg0.CLK
clk => outaddress[9]~reg0.CLK
clk => outaddress[10]~reg0.CLK
clk => outaddress[11]~reg0.CLK
inaddress[0] => ~NO_FANOUT~
inaddress[1] => ~NO_FANOUT~
inaddress[2] => ~NO_FANOUT~
inaddress[3] => ~NO_FANOUT~
inaddress[4] => ~NO_FANOUT~
inaddress[5] => ~NO_FANOUT~
inaddress[6] => ~NO_FANOUT~
inaddress[7] => ~NO_FANOUT~
inaddress[8] => ~NO_FANOUT~
inaddress[9] => ~NO_FANOUT~
inaddress[10] => ~NO_FANOUT~
inaddress[11] => ~NO_FANOUT~
addressplus => ~NO_FANOUT~
outaddress[0] <= outaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[1] <= outaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[2] <= outaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[3] <= outaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[4] <= outaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[5] <= outaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[6] <= outaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[7] <= outaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[8] <= outaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[9] <= outaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[10] <= outaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outaddress[11] <= outaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|ram01:ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple|ram01:ram|altsyncram:altsyncram_component
wren_a => altsyncram_hai1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hai1:auto_generated.data_a[0]
data_a[1] => altsyncram_hai1:auto_generated.data_a[1]
data_a[2] => altsyncram_hai1:auto_generated.data_a[2]
data_a[3] => altsyncram_hai1:auto_generated.data_a[3]
data_a[4] => altsyncram_hai1:auto_generated.data_a[4]
data_a[5] => altsyncram_hai1:auto_generated.data_a[5]
data_a[6] => altsyncram_hai1:auto_generated.data_a[6]
data_a[7] => altsyncram_hai1:auto_generated.data_a[7]
data_a[8] => altsyncram_hai1:auto_generated.data_a[8]
data_a[9] => altsyncram_hai1:auto_generated.data_a[9]
data_a[10] => altsyncram_hai1:auto_generated.data_a[10]
data_a[11] => altsyncram_hai1:auto_generated.data_a[11]
data_a[12] => altsyncram_hai1:auto_generated.data_a[12]
data_a[13] => altsyncram_hai1:auto_generated.data_a[13]
data_a[14] => altsyncram_hai1:auto_generated.data_a[14]
data_a[15] => altsyncram_hai1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hai1:auto_generated.address_a[0]
address_a[1] => altsyncram_hai1:auto_generated.address_a[1]
address_a[2] => altsyncram_hai1:auto_generated.address_a[2]
address_a[3] => altsyncram_hai1:auto_generated.address_a[3]
address_a[4] => altsyncram_hai1:auto_generated.address_a[4]
address_a[5] => altsyncram_hai1:auto_generated.address_a[5]
address_a[6] => altsyncram_hai1:auto_generated.address_a[6]
address_a[7] => altsyncram_hai1:auto_generated.address_a[7]
address_a[8] => altsyncram_hai1:auto_generated.address_a[8]
address_a[9] => altsyncram_hai1:auto_generated.address_a[9]
address_a[10] => altsyncram_hai1:auto_generated.address_a[10]
address_a[11] => altsyncram_hai1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hai1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hai1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hai1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hai1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hai1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hai1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hai1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hai1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hai1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hai1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hai1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hai1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hai1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hai1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hai1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hai1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hai1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated
address_a[0] => altsyncram_fk82:altsyncram1.address_a[0]
address_a[1] => altsyncram_fk82:altsyncram1.address_a[1]
address_a[2] => altsyncram_fk82:altsyncram1.address_a[2]
address_a[3] => altsyncram_fk82:altsyncram1.address_a[3]
address_a[4] => altsyncram_fk82:altsyncram1.address_a[4]
address_a[5] => altsyncram_fk82:altsyncram1.address_a[5]
address_a[6] => altsyncram_fk82:altsyncram1.address_a[6]
address_a[7] => altsyncram_fk82:altsyncram1.address_a[7]
address_a[8] => altsyncram_fk82:altsyncram1.address_a[8]
address_a[9] => altsyncram_fk82:altsyncram1.address_a[9]
address_a[10] => altsyncram_fk82:altsyncram1.address_a[10]
address_a[11] => altsyncram_fk82:altsyncram1.address_a[11]
clock0 => altsyncram_fk82:altsyncram1.clock0
data_a[0] => altsyncram_fk82:altsyncram1.data_a[0]
data_a[1] => altsyncram_fk82:altsyncram1.data_a[1]
data_a[2] => altsyncram_fk82:altsyncram1.data_a[2]
data_a[3] => altsyncram_fk82:altsyncram1.data_a[3]
data_a[4] => altsyncram_fk82:altsyncram1.data_a[4]
data_a[5] => altsyncram_fk82:altsyncram1.data_a[5]
data_a[6] => altsyncram_fk82:altsyncram1.data_a[6]
data_a[7] => altsyncram_fk82:altsyncram1.data_a[7]
data_a[8] => altsyncram_fk82:altsyncram1.data_a[8]
data_a[9] => altsyncram_fk82:altsyncram1.data_a[9]
data_a[10] => altsyncram_fk82:altsyncram1.data_a[10]
data_a[11] => altsyncram_fk82:altsyncram1.data_a[11]
data_a[12] => altsyncram_fk82:altsyncram1.data_a[12]
data_a[13] => altsyncram_fk82:altsyncram1.data_a[13]
data_a[14] => altsyncram_fk82:altsyncram1.data_a[14]
data_a[15] => altsyncram_fk82:altsyncram1.data_a[15]
q_a[0] <= altsyncram_fk82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fk82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fk82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fk82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_fk82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_fk82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_fk82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_fk82:altsyncram1.q_a[7]
q_a[8] <= altsyncram_fk82:altsyncram1.q_a[8]
q_a[9] <= altsyncram_fk82:altsyncram1.q_a[9]
q_a[10] <= altsyncram_fk82:altsyncram1.q_a[10]
q_a[11] <= altsyncram_fk82:altsyncram1.q_a[11]
q_a[12] <= altsyncram_fk82:altsyncram1.q_a[12]
q_a[13] <= altsyncram_fk82:altsyncram1.q_a[13]
q_a[14] <= altsyncram_fk82:altsyncram1.q_a[14]
q_a[15] <= altsyncram_fk82:altsyncram1.q_a[15]
wren_a => altsyncram_fk82:altsyncram1.wren_a


|simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|altsyncram_fk82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:no_name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:no_name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:no_name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => no_name_gen.IN0
jtag_state_cdr => no_name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => no_name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:no_name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:no_name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => no_name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simple|controller:Icontroller
clk => clk.IN1
reset => ~NO_FANOUT~
exec => ~NO_FANOUT~
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
AR_idx[0] <= decode:Idecode.port1
AR_idx[1] <= decode:Idecode.port1
AR_idx[2] <= decode:Idecode.port1
BR_idx[0] <= decode:Idecode.port2
BR_idx[1] <= decode:Idecode.port2
BR_idx[2] <= decode:Idecode.port2
wr_idx[0] <= decode:Idecode.port3
wr_idx[1] <= decode:Idecode.port3
wr_idx[2] <= decode:Idecode.port3
op3[0] <= decode:Idecode.port4
op3[1] <= decode:Idecode.port4
op3[2] <= decode:Idecode.port4
op3[3] <= decode:Idecode.port4
immd[0] <= decode:Idecode.port5
immd[1] <= decode:Idecode.port5
immd[2] <= decode:Idecode.port5
immd[3] <= decode:Idecode.port5
immd[4] <= decode:Idecode.port5
immd[5] <= decode:Idecode.port5
immd[6] <= decode:Idecode.port5
immd[7] <= decode:Idecode.port5
alu_en <= decode:Idecode.port6
sft_en <= decode:Idecode.port7
out_en <= decode:Idecode.port8
immd_en <= decode:Idecode.port9
rdAR_en <= decode:Idecode.port10
rdBR_en <= decode:Idecode.port11
wr_en <= decode:Idecode.port12


|simple|controller:Icontroller|fetch:Ifetch
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
data[0] => data_out[0]~reg0.DATAIN
data[1] => data_out[1]~reg0.DATAIN
data[2] => data_out[2]~reg0.DATAIN
data[3] => data_out[3]~reg0.DATAIN
data[4] => data_out[4]~reg0.DATAIN
data[5] => data_out[5]~reg0.DATAIN
data[6] => data_out[6]~reg0.DATAIN
data[7] => data_out[7]~reg0.DATAIN
data[8] => data_out[8]~reg0.DATAIN
data[9] => data_out[9]~reg0.DATAIN
data[10] => data_out[10]~reg0.DATAIN
data[11] => data_out[11]~reg0.DATAIN
data[12] => data_out[12]~reg0.DATAIN
data[13] => data_out[13]~reg0.DATAIN
data[14] => data_out[14]~reg0.DATAIN
data[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|controller:Icontroller|decode:Idecode
IR[0] => d[0].DATAIN
IR[1] => d[1].DATAIN
IR[2] => d[2].DATAIN
IR[3] => d[3].DATAIN
IR[4] => Decoder0.IN3
IR[4] => d.DATAA
IR[4] => op3[0]$latch.DATAIN
IR[5] => Decoder0.IN2
IR[5] => d.DATAA
IR[5] => op3[1]$latch.DATAIN
IR[6] => Decoder0.IN1
IR[6] => d.DATAA
IR[6] => op3[2]$latch.DATAIN
IR[7] => Decoder0.IN0
IR[7] => d.DATAA
IR[7] => op3[3]$latch.DATAIN
IR[8] => Mux3.IN4
IR[8] => Mux3.IN5
IR[8] => BR_idx[0].DATAIN
IR[9] => Mux2.IN4
IR[9] => Mux2.IN5
IR[9] => BR_idx[1].DATAIN
IR[10] => Mux1.IN4
IR[10] => Mux1.IN5
IR[10] => BR_idx[2].DATAIN
IR[11] => Equal0.IN5
IR[11] => AR_idx[0].DATAIN
IR[12] => Equal0.IN4
IR[12] => AR_idx[1].DATAIN
IR[13] => Equal0.IN3
IR[13] => AR_idx[2].DATAIN
IR[14] => Decoder1.IN1
IR[14] => Mux3.IN3
IR[14] => Mux2.IN3
IR[14] => Mux1.IN3
IR[14] => Mux0.IN5
IR[14] => Mux4.IN5
IR[14] => Mux5.IN5
IR[14] => Mux6.IN5
IR[14] => Mux7.IN5
IR[14] => Mux8.IN5
IR[14] => Mux9.IN5
IR[14] => Mux10.IN5
IR[14] => Mux11.IN5
IR[15] => Decoder1.IN0
IR[15] => Mux3.IN2
IR[15] => Mux2.IN2
IR[15] => Mux1.IN2
IR[15] => Mux0.IN4
IR[15] => Mux4.IN4
IR[15] => Mux5.IN4
IR[15] => Mux6.IN4
IR[15] => Mux7.IN4
IR[15] => Mux8.IN4
IR[15] => Mux9.IN4
IR[15] => Mux10.IN4
IR[15] => Mux11.IN4
AR_idx[0] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
AR_idx[1] <= IR[12].DB_MAX_OUTPUT_PORT_TYPE
AR_idx[2] <= IR[13].DB_MAX_OUTPUT_PORT_TYPE
BR_idx[0] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
BR_idx[1] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
BR_idx[2] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
wr_idx[0] <= wr_idx[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
wr_idx[1] <= wr_idx[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
wr_idx[2] <= wr_idx[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
op3[0] <= op3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
op3[1] <= op3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
op3[2] <= op3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
op3[3] <= op3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
alu_en <= alu_en$latch.DB_MAX_OUTPUT_PORT_TYPE
sft_en <= sft_en$latch.DB_MAX_OUTPUT_PORT_TYPE
out_en <= out_en$latch.DB_MAX_OUTPUT_PORT_TYPE
immd_en <= immd_en$latch.DB_MAX_OUTPUT_PORT_TYPE
rdAR_en <= rdAR_en$latch.DB_MAX_OUTPUT_PORT_TYPE
rdBR_en <= rdBR_en$latch.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath
clk => ~NO_FANOUT~
wrclk => wrclk.IN1
alu_en => bus_T[0].OE
alu_en => bus_T[1].OE
alu_en => bus_T[2].OE
alu_en => bus_T[3].OE
alu_en => bus_T[4].OE
alu_en => bus_T[5].OE
alu_en => bus_T[6].OE
alu_en => bus_T[7].OE
alu_en => bus_T[8].OE
alu_en => bus_T[9].OE
alu_en => bus_T[10].OE
alu_en => bus_T[11].OE
alu_en => bus_T[12].OE
alu_en => bus_T[13].OE
alu_en => bus_T[14].OE
alu_en => bus_T[15].OE
sft_en => bus_T[0].OE
sft_en => bus_T[1].OE
sft_en => bus_T[2].OE
sft_en => bus_T[3].OE
sft_en => bus_T[4].OE
sft_en => bus_T[5].OE
sft_en => bus_T[6].OE
sft_en => bus_T[7].OE
sft_en => bus_T[8].OE
sft_en => bus_T[9].OE
sft_en => bus_T[10].OE
sft_en => bus_T[11].OE
sft_en => bus_T[12].OE
sft_en => bus_T[13].OE
sft_en => bus_T[14].OE
sft_en => bus_T[15].OE
immd_en => bus_T[0].OE
immd_en => bus_T[1].OE
immd_en => bus_T[2].OE
immd_en => bus_T[3].OE
immd_en => bus_T[4].OE
immd_en => bus_T[5].OE
immd_en => bus_T[6].OE
immd_en => bus_T[7].OE
immd_en => bus_T[8].OE
immd_en => bus_T[9].OE
immd_en => bus_T[10].OE
immd_en => bus_T[11].OE
immd_en => bus_T[12].OE
immd_en => bus_T[13].OE
immd_en => bus_T[14].OE
immd_en => bus_T[15].OE
op3[0] => op3[0].IN2
op3[1] => op3[1].IN2
op3[2] => op3[2].IN2
op3[3] => op3[3].IN2
immd[0] => immd[0].IN1
immd[1] => immd[1].IN1
immd[2] => immd[2].IN1
immd[3] => immd[3].IN1
immd[4] => bus_T[4].DATAIN
immd[5] => bus_T[5].DATAIN
immd[6] => bus_T[6].DATAIN
immd[7] => bus_T[7].DATAIN
AR_idx[0] => AR_idx[0].IN1
AR_idx[1] => AR_idx[1].IN1
AR_idx[2] => AR_idx[2].IN1
BR_idx[0] => BR_idx[0].IN1
BR_idx[1] => BR_idx[1].IN1
BR_idx[2] => BR_idx[2].IN1
rdAR_en => rdAR_en.IN1
rdBR_en => rdBR_en.IN1
wr_idx[0] => wr_idx[0].IN1
wr_idx[1] => wr_idx[1].IN1
wr_idx[2] => wr_idx[2].IN1
wr_en => wr_en.IN1
data_in[0] => bus_T[0].DATAIN
data_in[1] => bus_T[1].DATAIN
data_in[2] => bus_T[2].DATAIN
data_in[3] => bus_T[3].DATAIN
data_in[4] => bus_T[4].DATAIN
data_in[5] => bus_T[5].DATAIN
data_in[6] => bus_T[6].DATAIN
data_in[7] => bus_T[7].DATAIN
data_in[8] => bus_T[8].DATAIN
data_in[9] => bus_T[9].DATAIN
data_in[10] => bus_T[10].DATAIN
data_in[11] => bus_T[11].DATAIN
data_in[12] => bus_T[12].DATAIN
data_in[13] => bus_T[13].DATAIN
data_in[14] => bus_T[14].DATAIN
data_in[15] => bus_T[15].DATAIN
in_en => bus_T[0].OE
in_en => bus_T[1].OE
in_en => bus_T[2].OE
in_en => bus_T[3].OE
in_en => bus_T[4].OE
in_en => bus_T[5].OE
in_en => bus_T[6].OE
in_en => bus_T[7].OE
in_en => bus_T[8].OE
in_en => bus_T[9].OE
in_en => bus_T[10].OE
in_en => bus_T[11].OE
in_en => bus_T[12].OE
in_en => bus_T[13].OE
in_en => bus_T[14].OE
in_en => bus_T[15].OE
out_en => ~NO_FANOUT~
data_out[0] <= bus_B[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= bus_B[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= bus_B[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= bus_B[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= bus_B[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= bus_B[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= bus_B[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= bus_B[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= bus_B[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= bus_B[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= bus_B[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= bus_B[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= bus_B[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= bus_B[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= bus_B[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= bus_B[15].DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file
clk => clk.IN8
AR_idx[0] => AR_idx[0].IN1
AR_idx[1] => AR_idx[1].IN1
AR_idx[2] => AR_idx[2].IN1
BR_idx[0] => BR_idx[0].IN1
BR_idx[1] => BR_idx[1].IN1
BR_idx[2] => BR_idx[2].IN1
rdAR_en => rdAR_dat[0].OE
rdAR_en => rdAR_dat[1].OE
rdAR_en => rdAR_dat[2].OE
rdAR_en => rdAR_dat[3].OE
rdAR_en => rdAR_dat[4].OE
rdAR_en => rdAR_dat[5].OE
rdAR_en => rdAR_dat[6].OE
rdAR_en => rdAR_dat[7].OE
rdAR_en => rdAR_dat[8].OE
rdAR_en => rdAR_dat[9].OE
rdAR_en => rdAR_dat[10].OE
rdAR_en => rdAR_dat[11].OE
rdAR_en => rdAR_dat[12].OE
rdAR_en => rdAR_dat[13].OE
rdAR_en => rdAR_dat[14].OE
rdAR_en => rdAR_dat[15].OE
rdBR_en => rdBR_dat[0].OE
rdBR_en => rdBR_dat[1].OE
rdBR_en => rdBR_dat[2].OE
rdBR_en => rdBR_dat[3].OE
rdBR_en => rdBR_dat[4].OE
rdBR_en => rdBR_dat[5].OE
rdBR_en => rdBR_dat[6].OE
rdBR_en => rdBR_dat[7].OE
rdBR_en => rdBR_dat[8].OE
rdBR_en => rdBR_dat[9].OE
rdBR_en => rdBR_dat[10].OE
rdBR_en => rdBR_dat[11].OE
rdBR_en => rdBR_dat[12].OE
rdBR_en => rdBR_dat[13].OE
rdBR_en => rdBR_dat[14].OE
rdBR_en => rdBR_dat[15].OE
wr_idx[0] => Equal0.IN2
wr_idx[0] => Equal1.IN0
wr_idx[0] => Equal2.IN2
wr_idx[0] => Equal3.IN1
wr_idx[0] => Equal4.IN2
wr_idx[0] => Equal5.IN1
wr_idx[0] => Equal6.IN2
wr_idx[0] => Equal7.IN2
wr_idx[1] => Equal0.IN1
wr_idx[1] => Equal1.IN2
wr_idx[1] => Equal2.IN0
wr_idx[1] => Equal3.IN0
wr_idx[1] => Equal4.IN1
wr_idx[1] => Equal5.IN2
wr_idx[1] => Equal6.IN1
wr_idx[1] => Equal7.IN1
wr_idx[2] => Equal0.IN0
wr_idx[2] => Equal1.IN1
wr_idx[2] => Equal2.IN1
wr_idx[2] => Equal3.IN2
wr_idx[2] => Equal4.IN0
wr_idx[2] => Equal5.IN0
wr_idx[2] => Equal6.IN0
wr_idx[2] => Equal7.IN0
wr_en => comb.IN1
wr_en => comb.IN1
wr_en => comb.IN1
wr_en => comb.IN1
wr_en => comb.IN1
wr_en => comb.IN1
wr_en => comb.IN1
wr_en => comb.IN1
wr_dat[0] => wr_dat[0].IN8
wr_dat[1] => wr_dat[1].IN8
wr_dat[2] => wr_dat[2].IN8
wr_dat[3] => wr_dat[3].IN8
wr_dat[4] => wr_dat[4].IN8
wr_dat[5] => wr_dat[5].IN8
wr_dat[6] => wr_dat[6].IN8
wr_dat[7] => wr_dat[7].IN8
wr_dat[8] => wr_dat[8].IN8
wr_dat[9] => wr_dat[9].IN8
wr_dat[10] => wr_dat[10].IN8
wr_dat[11] => wr_dat[11].IN8
wr_dat[12] => wr_dat[12].IN8
wr_dat[13] => wr_dat[13].IN8
wr_dat[14] => wr_dat[14].IN8
wr_dat[15] => wr_dat[15].IN8
rdAR_dat[0] <= rdAR_dat[0].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[1] <= rdAR_dat[1].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[2] <= rdAR_dat[2].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[3] <= rdAR_dat[3].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[4] <= rdAR_dat[4].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[5] <= rdAR_dat[5].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[6] <= rdAR_dat[6].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[7] <= rdAR_dat[7].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[8] <= rdAR_dat[8].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[9] <= rdAR_dat[9].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[10] <= rdAR_dat[10].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[11] <= rdAR_dat[11].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[12] <= rdAR_dat[12].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[13] <= rdAR_dat[13].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[14] <= rdAR_dat[14].DB_MAX_OUTPUT_PORT_TYPE
rdAR_dat[15] <= rdAR_dat[15].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[0] <= rdBR_dat[0].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[1] <= rdBR_dat[1].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[2] <= rdBR_dat[2].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[3] <= rdBR_dat[3].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[4] <= rdBR_dat[4].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[5] <= rdBR_dat[5].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[6] <= rdBR_dat[6].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[7] <= rdBR_dat[7].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[8] <= rdBR_dat[8].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[9] <= rdBR_dat[9].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[10] <= rdBR_dat[10].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[11] <= rdBR_dat[11].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[12] <= rdBR_dat[12].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[13] <= rdBR_dat[13].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[14] <= rdBR_dat[14].DB_MAX_OUTPUT_PORT_TYPE
rdBR_dat[15] <= rdBR_dat[15].DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7
clk => ~NO_FANOUT~
wr_en => rd_dat[0]$latch.LATCH_ENABLE
wr_en => rd_dat[1]$latch.LATCH_ENABLE
wr_en => rd_dat[2]$latch.LATCH_ENABLE
wr_en => rd_dat[3]$latch.LATCH_ENABLE
wr_en => rd_dat[4]$latch.LATCH_ENABLE
wr_en => rd_dat[5]$latch.LATCH_ENABLE
wr_en => rd_dat[6]$latch.LATCH_ENABLE
wr_en => rd_dat[7]$latch.LATCH_ENABLE
wr_en => rd_dat[8]$latch.LATCH_ENABLE
wr_en => rd_dat[9]$latch.LATCH_ENABLE
wr_en => rd_dat[10]$latch.LATCH_ENABLE
wr_en => rd_dat[11]$latch.LATCH_ENABLE
wr_en => rd_dat[12]$latch.LATCH_ENABLE
wr_en => rd_dat[13]$latch.LATCH_ENABLE
wr_en => rd_dat[14]$latch.LATCH_ENABLE
wr_en => rd_dat[15]$latch.LATCH_ENABLE
wr_dat[0] => rd_dat[0]$latch.DATAIN
wr_dat[1] => rd_dat[1]$latch.DATAIN
wr_dat[2] => rd_dat[2]$latch.DATAIN
wr_dat[3] => rd_dat[3]$latch.DATAIN
wr_dat[4] => rd_dat[4]$latch.DATAIN
wr_dat[5] => rd_dat[5]$latch.DATAIN
wr_dat[6] => rd_dat[6]$latch.DATAIN
wr_dat[7] => rd_dat[7]$latch.DATAIN
wr_dat[8] => rd_dat[8]$latch.DATAIN
wr_dat[9] => rd_dat[9]$latch.DATAIN
wr_dat[10] => rd_dat[10]$latch.DATAIN
wr_dat[11] => rd_dat[11]$latch.DATAIN
wr_dat[12] => rd_dat[12]$latch.DATAIN
wr_dat[13] => rd_dat[13]$latch.DATAIN
wr_dat[14] => rd_dat[14]$latch.DATAIN
wr_dat[15] => rd_dat[15]$latch.DATAIN
rd_dat[0] <= rd_dat[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[1] <= rd_dat[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[2] <= rd_dat[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[3] <= rd_dat[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[4] <= rd_dat[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[5] <= rd_dat[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[6] <= rd_dat[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[7] <= rd_dat[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[8] <= rd_dat[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[9] <= rd_dat[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[10] <= rd_dat[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[11] <= rd_dat[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[12] <= rd_dat[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[13] <= rd_dat[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[14] <= rd_dat[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_dat[15] <= rd_dat[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|select_reg:selAreg
reg_idx[0] => Mux0.IN2
reg_idx[0] => Mux1.IN2
reg_idx[0] => Mux2.IN2
reg_idx[0] => Mux3.IN2
reg_idx[0] => Mux4.IN2
reg_idx[0] => Mux5.IN2
reg_idx[0] => Mux6.IN2
reg_idx[0] => Mux7.IN2
reg_idx[0] => Mux8.IN2
reg_idx[0] => Mux9.IN2
reg_idx[0] => Mux10.IN2
reg_idx[0] => Mux11.IN2
reg_idx[0] => Mux12.IN2
reg_idx[0] => Mux13.IN2
reg_idx[0] => Mux14.IN2
reg_idx[0] => Mux15.IN2
reg_idx[1] => Mux0.IN1
reg_idx[1] => Mux1.IN1
reg_idx[1] => Mux2.IN1
reg_idx[1] => Mux3.IN1
reg_idx[1] => Mux4.IN1
reg_idx[1] => Mux5.IN1
reg_idx[1] => Mux6.IN1
reg_idx[1] => Mux7.IN1
reg_idx[1] => Mux8.IN1
reg_idx[1] => Mux9.IN1
reg_idx[1] => Mux10.IN1
reg_idx[1] => Mux11.IN1
reg_idx[1] => Mux12.IN1
reg_idx[1] => Mux13.IN1
reg_idx[1] => Mux14.IN1
reg_idx[1] => Mux15.IN1
reg_idx[2] => Mux0.IN0
reg_idx[2] => Mux1.IN0
reg_idx[2] => Mux2.IN0
reg_idx[2] => Mux3.IN0
reg_idx[2] => Mux4.IN0
reg_idx[2] => Mux5.IN0
reg_idx[2] => Mux6.IN0
reg_idx[2] => Mux7.IN0
reg_idx[2] => Mux8.IN0
reg_idx[2] => Mux9.IN0
reg_idx[2] => Mux10.IN0
reg_idx[2] => Mux11.IN0
reg_idx[2] => Mux12.IN0
reg_idx[2] => Mux13.IN0
reg_idx[2] => Mux14.IN0
reg_idx[2] => Mux15.IN0
reg0[0] => Mux15.IN3
reg0[1] => Mux14.IN3
reg0[2] => Mux13.IN3
reg0[3] => Mux12.IN3
reg0[4] => Mux11.IN3
reg0[5] => Mux10.IN3
reg0[6] => Mux9.IN3
reg0[7] => Mux8.IN3
reg0[8] => Mux7.IN3
reg0[9] => Mux6.IN3
reg0[10] => Mux5.IN3
reg0[11] => Mux4.IN3
reg0[12] => Mux3.IN3
reg0[13] => Mux2.IN3
reg0[14] => Mux1.IN3
reg0[15] => Mux0.IN3
reg1[0] => Mux15.IN4
reg1[1] => Mux14.IN4
reg1[2] => Mux13.IN4
reg1[3] => Mux12.IN4
reg1[4] => Mux11.IN4
reg1[5] => Mux10.IN4
reg1[6] => Mux9.IN4
reg1[7] => Mux8.IN4
reg1[8] => Mux7.IN4
reg1[9] => Mux6.IN4
reg1[10] => Mux5.IN4
reg1[11] => Mux4.IN4
reg1[12] => Mux3.IN4
reg1[13] => Mux2.IN4
reg1[14] => Mux1.IN4
reg1[15] => Mux0.IN4
reg2[0] => Mux15.IN5
reg2[1] => Mux14.IN5
reg2[2] => Mux13.IN5
reg2[3] => Mux12.IN5
reg2[4] => Mux11.IN5
reg2[5] => Mux10.IN5
reg2[6] => Mux9.IN5
reg2[7] => Mux8.IN5
reg2[8] => Mux7.IN5
reg2[9] => Mux6.IN5
reg2[10] => Mux5.IN5
reg2[11] => Mux4.IN5
reg2[12] => Mux3.IN5
reg2[13] => Mux2.IN5
reg2[14] => Mux1.IN5
reg2[15] => Mux0.IN5
reg3[0] => Mux15.IN6
reg3[1] => Mux14.IN6
reg3[2] => Mux13.IN6
reg3[3] => Mux12.IN6
reg3[4] => Mux11.IN6
reg3[5] => Mux10.IN6
reg3[6] => Mux9.IN6
reg3[7] => Mux8.IN6
reg3[8] => Mux7.IN6
reg3[9] => Mux6.IN6
reg3[10] => Mux5.IN6
reg3[11] => Mux4.IN6
reg3[12] => Mux3.IN6
reg3[13] => Mux2.IN6
reg3[14] => Mux1.IN6
reg3[15] => Mux0.IN6
reg4[0] => Mux15.IN7
reg4[1] => Mux14.IN7
reg4[2] => Mux13.IN7
reg4[3] => Mux12.IN7
reg4[4] => Mux11.IN7
reg4[5] => Mux10.IN7
reg4[6] => Mux9.IN7
reg4[7] => Mux8.IN7
reg4[8] => Mux7.IN7
reg4[9] => Mux6.IN7
reg4[10] => Mux5.IN7
reg4[11] => Mux4.IN7
reg4[12] => Mux3.IN7
reg4[13] => Mux2.IN7
reg4[14] => Mux1.IN7
reg4[15] => Mux0.IN7
reg5[0] => Mux15.IN8
reg5[1] => Mux14.IN8
reg5[2] => Mux13.IN8
reg5[3] => Mux12.IN8
reg5[4] => Mux11.IN8
reg5[5] => Mux10.IN8
reg5[6] => Mux9.IN8
reg5[7] => Mux8.IN8
reg5[8] => Mux7.IN8
reg5[9] => Mux6.IN8
reg5[10] => Mux5.IN8
reg5[11] => Mux4.IN8
reg5[12] => Mux3.IN8
reg5[13] => Mux2.IN8
reg5[14] => Mux1.IN8
reg5[15] => Mux0.IN8
reg6[0] => Mux15.IN9
reg6[1] => Mux14.IN9
reg6[2] => Mux13.IN9
reg6[3] => Mux12.IN9
reg6[4] => Mux11.IN9
reg6[5] => Mux10.IN9
reg6[6] => Mux9.IN9
reg6[7] => Mux8.IN9
reg6[8] => Mux7.IN9
reg6[9] => Mux6.IN9
reg6[10] => Mux5.IN9
reg6[11] => Mux4.IN9
reg6[12] => Mux3.IN9
reg6[13] => Mux2.IN9
reg6[14] => Mux1.IN9
reg6[15] => Mux0.IN9
reg7[0] => Mux15.IN10
reg7[1] => Mux14.IN10
reg7[2] => Mux13.IN10
reg7[3] => Mux12.IN10
reg7[4] => Mux11.IN10
reg7[5] => Mux10.IN10
reg7[6] => Mux9.IN10
reg7[7] => Mux8.IN10
reg7[8] => Mux7.IN10
reg7[9] => Mux6.IN10
reg7[10] => Mux5.IN10
reg7[11] => Mux4.IN10
reg7[12] => Mux3.IN10
reg7[13] => Mux2.IN10
reg7[14] => Mux1.IN10
reg7[15] => Mux0.IN10
reg_dat[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|reg_file:Ireg_file|select_reg:selBreg
reg_idx[0] => Mux0.IN2
reg_idx[0] => Mux1.IN2
reg_idx[0] => Mux2.IN2
reg_idx[0] => Mux3.IN2
reg_idx[0] => Mux4.IN2
reg_idx[0] => Mux5.IN2
reg_idx[0] => Mux6.IN2
reg_idx[0] => Mux7.IN2
reg_idx[0] => Mux8.IN2
reg_idx[0] => Mux9.IN2
reg_idx[0] => Mux10.IN2
reg_idx[0] => Mux11.IN2
reg_idx[0] => Mux12.IN2
reg_idx[0] => Mux13.IN2
reg_idx[0] => Mux14.IN2
reg_idx[0] => Mux15.IN2
reg_idx[1] => Mux0.IN1
reg_idx[1] => Mux1.IN1
reg_idx[1] => Mux2.IN1
reg_idx[1] => Mux3.IN1
reg_idx[1] => Mux4.IN1
reg_idx[1] => Mux5.IN1
reg_idx[1] => Mux6.IN1
reg_idx[1] => Mux7.IN1
reg_idx[1] => Mux8.IN1
reg_idx[1] => Mux9.IN1
reg_idx[1] => Mux10.IN1
reg_idx[1] => Mux11.IN1
reg_idx[1] => Mux12.IN1
reg_idx[1] => Mux13.IN1
reg_idx[1] => Mux14.IN1
reg_idx[1] => Mux15.IN1
reg_idx[2] => Mux0.IN0
reg_idx[2] => Mux1.IN0
reg_idx[2] => Mux2.IN0
reg_idx[2] => Mux3.IN0
reg_idx[2] => Mux4.IN0
reg_idx[2] => Mux5.IN0
reg_idx[2] => Mux6.IN0
reg_idx[2] => Mux7.IN0
reg_idx[2] => Mux8.IN0
reg_idx[2] => Mux9.IN0
reg_idx[2] => Mux10.IN0
reg_idx[2] => Mux11.IN0
reg_idx[2] => Mux12.IN0
reg_idx[2] => Mux13.IN0
reg_idx[2] => Mux14.IN0
reg_idx[2] => Mux15.IN0
reg0[0] => Mux15.IN3
reg0[1] => Mux14.IN3
reg0[2] => Mux13.IN3
reg0[3] => Mux12.IN3
reg0[4] => Mux11.IN3
reg0[5] => Mux10.IN3
reg0[6] => Mux9.IN3
reg0[7] => Mux8.IN3
reg0[8] => Mux7.IN3
reg0[9] => Mux6.IN3
reg0[10] => Mux5.IN3
reg0[11] => Mux4.IN3
reg0[12] => Mux3.IN3
reg0[13] => Mux2.IN3
reg0[14] => Mux1.IN3
reg0[15] => Mux0.IN3
reg1[0] => Mux15.IN4
reg1[1] => Mux14.IN4
reg1[2] => Mux13.IN4
reg1[3] => Mux12.IN4
reg1[4] => Mux11.IN4
reg1[5] => Mux10.IN4
reg1[6] => Mux9.IN4
reg1[7] => Mux8.IN4
reg1[8] => Mux7.IN4
reg1[9] => Mux6.IN4
reg1[10] => Mux5.IN4
reg1[11] => Mux4.IN4
reg1[12] => Mux3.IN4
reg1[13] => Mux2.IN4
reg1[14] => Mux1.IN4
reg1[15] => Mux0.IN4
reg2[0] => Mux15.IN5
reg2[1] => Mux14.IN5
reg2[2] => Mux13.IN5
reg2[3] => Mux12.IN5
reg2[4] => Mux11.IN5
reg2[5] => Mux10.IN5
reg2[6] => Mux9.IN5
reg2[7] => Mux8.IN5
reg2[8] => Mux7.IN5
reg2[9] => Mux6.IN5
reg2[10] => Mux5.IN5
reg2[11] => Mux4.IN5
reg2[12] => Mux3.IN5
reg2[13] => Mux2.IN5
reg2[14] => Mux1.IN5
reg2[15] => Mux0.IN5
reg3[0] => Mux15.IN6
reg3[1] => Mux14.IN6
reg3[2] => Mux13.IN6
reg3[3] => Mux12.IN6
reg3[4] => Mux11.IN6
reg3[5] => Mux10.IN6
reg3[6] => Mux9.IN6
reg3[7] => Mux8.IN6
reg3[8] => Mux7.IN6
reg3[9] => Mux6.IN6
reg3[10] => Mux5.IN6
reg3[11] => Mux4.IN6
reg3[12] => Mux3.IN6
reg3[13] => Mux2.IN6
reg3[14] => Mux1.IN6
reg3[15] => Mux0.IN6
reg4[0] => Mux15.IN7
reg4[1] => Mux14.IN7
reg4[2] => Mux13.IN7
reg4[3] => Mux12.IN7
reg4[4] => Mux11.IN7
reg4[5] => Mux10.IN7
reg4[6] => Mux9.IN7
reg4[7] => Mux8.IN7
reg4[8] => Mux7.IN7
reg4[9] => Mux6.IN7
reg4[10] => Mux5.IN7
reg4[11] => Mux4.IN7
reg4[12] => Mux3.IN7
reg4[13] => Mux2.IN7
reg4[14] => Mux1.IN7
reg4[15] => Mux0.IN7
reg5[0] => Mux15.IN8
reg5[1] => Mux14.IN8
reg5[2] => Mux13.IN8
reg5[3] => Mux12.IN8
reg5[4] => Mux11.IN8
reg5[5] => Mux10.IN8
reg5[6] => Mux9.IN8
reg5[7] => Mux8.IN8
reg5[8] => Mux7.IN8
reg5[9] => Mux6.IN8
reg5[10] => Mux5.IN8
reg5[11] => Mux4.IN8
reg5[12] => Mux3.IN8
reg5[13] => Mux2.IN8
reg5[14] => Mux1.IN8
reg5[15] => Mux0.IN8
reg6[0] => Mux15.IN9
reg6[1] => Mux14.IN9
reg6[2] => Mux13.IN9
reg6[3] => Mux12.IN9
reg6[4] => Mux11.IN9
reg6[5] => Mux10.IN9
reg6[6] => Mux9.IN9
reg6[7] => Mux8.IN9
reg6[8] => Mux7.IN9
reg6[9] => Mux6.IN9
reg6[10] => Mux5.IN9
reg6[11] => Mux4.IN9
reg6[12] => Mux3.IN9
reg6[13] => Mux2.IN9
reg6[14] => Mux1.IN9
reg6[15] => Mux0.IN9
reg7[0] => Mux15.IN10
reg7[1] => Mux14.IN10
reg7[2] => Mux13.IN10
reg7[3] => Mux12.IN10
reg7[4] => Mux11.IN10
reg7[5] => Mux10.IN10
reg7[6] => Mux9.IN10
reg7[7] => Mux8.IN10
reg7[8] => Mux7.IN10
reg7[9] => Mux6.IN10
reg7[10] => Mux5.IN10
reg7[11] => Mux4.IN10
reg7[12] => Mux3.IN10
reg7[13] => Mux2.IN10
reg7[14] => Mux1.IN10
reg7[15] => Mux0.IN10
reg_dat[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
reg_dat[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|ALU:IALU
in_a[0] => Add0.IN16
in_a[0] => Add1.IN32
in_a[0] => concat.IN0
in_a[0] => concat.IN0
in_a[0] => concat.IN0
in_a[0] => Add2.IN32
in_a[0] => Mux0.IN14
in_a[0] => Mux17.IN15
in_a[1] => Add0.IN15
in_a[1] => Add1.IN31
in_a[1] => concat.IN0
in_a[1] => concat.IN0
in_a[1] => concat.IN0
in_a[1] => Add2.IN31
in_a[1] => Mux1.IN14
in_a[1] => Mux18.IN15
in_a[2] => Add0.IN14
in_a[2] => Add1.IN30
in_a[2] => concat.IN0
in_a[2] => concat.IN0
in_a[2] => concat.IN0
in_a[2] => Add2.IN30
in_a[2] => Mux2.IN14
in_a[2] => Mux19.IN15
in_a[3] => Add0.IN13
in_a[3] => Add1.IN29
in_a[3] => concat.IN0
in_a[3] => concat.IN0
in_a[3] => concat.IN0
in_a[3] => Add2.IN29
in_a[3] => Mux3.IN14
in_a[3] => Mux20.IN15
in_a[4] => Add0.IN12
in_a[4] => Add1.IN28
in_a[4] => concat.IN0
in_a[4] => concat.IN0
in_a[4] => concat.IN0
in_a[4] => Add2.IN28
in_a[4] => Mux4.IN14
in_a[4] => Mux21.IN15
in_a[5] => Add0.IN11
in_a[5] => Add1.IN27
in_a[5] => concat.IN0
in_a[5] => concat.IN0
in_a[5] => concat.IN0
in_a[5] => Add2.IN27
in_a[5] => Mux5.IN14
in_a[5] => Mux22.IN15
in_a[6] => Add0.IN10
in_a[6] => Add1.IN26
in_a[6] => concat.IN0
in_a[6] => concat.IN0
in_a[6] => concat.IN0
in_a[6] => Add2.IN26
in_a[6] => Mux6.IN14
in_a[6] => Mux23.IN15
in_a[7] => Add0.IN9
in_a[7] => Add1.IN25
in_a[7] => concat.IN0
in_a[7] => concat.IN0
in_a[7] => concat.IN0
in_a[7] => Add2.IN25
in_a[7] => Mux7.IN14
in_a[7] => Mux24.IN15
in_a[8] => Add0.IN8
in_a[8] => Add1.IN24
in_a[8] => concat.IN0
in_a[8] => concat.IN0
in_a[8] => concat.IN0
in_a[8] => Add2.IN24
in_a[8] => Mux8.IN14
in_a[8] => Mux25.IN15
in_a[9] => Add0.IN7
in_a[9] => Add1.IN23
in_a[9] => concat.IN0
in_a[9] => concat.IN0
in_a[9] => concat.IN0
in_a[9] => Add2.IN23
in_a[9] => Mux9.IN14
in_a[9] => Mux26.IN15
in_a[10] => Add0.IN6
in_a[10] => Add1.IN22
in_a[10] => concat.IN0
in_a[10] => concat.IN0
in_a[10] => concat.IN0
in_a[10] => Add2.IN22
in_a[10] => Mux10.IN14
in_a[10] => Mux27.IN15
in_a[11] => Add0.IN5
in_a[11] => Add1.IN21
in_a[11] => concat.IN0
in_a[11] => concat.IN0
in_a[11] => concat.IN0
in_a[11] => Add2.IN21
in_a[11] => Mux11.IN14
in_a[11] => Mux28.IN15
in_a[12] => Add0.IN4
in_a[12] => Add1.IN20
in_a[12] => concat.IN0
in_a[12] => concat.IN0
in_a[12] => concat.IN0
in_a[12] => Add2.IN20
in_a[12] => Mux12.IN14
in_a[12] => Mux29.IN15
in_a[13] => Add0.IN3
in_a[13] => Add1.IN19
in_a[13] => concat.IN0
in_a[13] => concat.IN0
in_a[13] => concat.IN0
in_a[13] => Add2.IN19
in_a[13] => Mux13.IN14
in_a[13] => Mux30.IN15
in_a[14] => Add0.IN2
in_a[14] => Add1.IN18
in_a[14] => concat.IN0
in_a[14] => concat.IN0
in_a[14] => concat.IN0
in_a[14] => Add2.IN18
in_a[14] => Mux14.IN14
in_a[14] => Mux31.IN15
in_a[15] => Add0.IN1
in_a[15] => Add1.IN17
in_a[15] => concat.IN0
in_a[15] => concat.IN0
in_a[15] => concat.IN0
in_a[15] => Add2.IN17
in_a[15] => overflow.IN1
in_a[15] => Mux15.IN14
in_a[15] => Mux32.IN15
in_b[0] => Add0.IN32
in_b[0] => concat.IN1
in_b[0] => concat.IN1
in_b[0] => concat.IN1
in_b[0] => Mux0.IN19
in_b[0] => Add1.IN16
in_b[0] => Add2.IN16
in_b[1] => Add0.IN31
in_b[1] => concat.IN1
in_b[1] => concat.IN1
in_b[1] => concat.IN1
in_b[1] => Mux1.IN19
in_b[1] => Add1.IN15
in_b[1] => Add2.IN15
in_b[2] => Add0.IN30
in_b[2] => concat.IN1
in_b[2] => concat.IN1
in_b[2] => concat.IN1
in_b[2] => Mux2.IN19
in_b[2] => Add1.IN14
in_b[2] => Add2.IN14
in_b[3] => Add0.IN29
in_b[3] => concat.IN1
in_b[3] => concat.IN1
in_b[3] => concat.IN1
in_b[3] => Mux3.IN19
in_b[3] => Add1.IN13
in_b[3] => Add2.IN13
in_b[4] => Add0.IN28
in_b[4] => concat.IN1
in_b[4] => concat.IN1
in_b[4] => concat.IN1
in_b[4] => Mux4.IN19
in_b[4] => Add1.IN12
in_b[4] => Add2.IN12
in_b[5] => Add0.IN27
in_b[5] => concat.IN1
in_b[5] => concat.IN1
in_b[5] => concat.IN1
in_b[5] => Mux5.IN19
in_b[5] => Add1.IN11
in_b[5] => Add2.IN11
in_b[6] => Add0.IN26
in_b[6] => concat.IN1
in_b[6] => concat.IN1
in_b[6] => concat.IN1
in_b[6] => Mux6.IN19
in_b[6] => Add1.IN10
in_b[6] => Add2.IN10
in_b[7] => Add0.IN25
in_b[7] => concat.IN1
in_b[7] => concat.IN1
in_b[7] => concat.IN1
in_b[7] => Mux7.IN19
in_b[7] => Add1.IN9
in_b[7] => Add2.IN9
in_b[8] => Add0.IN24
in_b[8] => concat.IN1
in_b[8] => concat.IN1
in_b[8] => concat.IN1
in_b[8] => Mux8.IN19
in_b[8] => Add1.IN8
in_b[8] => Add2.IN8
in_b[9] => Add0.IN23
in_b[9] => concat.IN1
in_b[9] => concat.IN1
in_b[9] => concat.IN1
in_b[9] => Mux9.IN19
in_b[9] => Add1.IN7
in_b[9] => Add2.IN7
in_b[10] => Add0.IN22
in_b[10] => concat.IN1
in_b[10] => concat.IN1
in_b[10] => concat.IN1
in_b[10] => Mux10.IN19
in_b[10] => Add1.IN6
in_b[10] => Add2.IN6
in_b[11] => Add0.IN21
in_b[11] => concat.IN1
in_b[11] => concat.IN1
in_b[11] => concat.IN1
in_b[11] => Mux11.IN19
in_b[11] => Add1.IN5
in_b[11] => Add2.IN5
in_b[12] => Add0.IN20
in_b[12] => concat.IN1
in_b[12] => concat.IN1
in_b[12] => concat.IN1
in_b[12] => Mux12.IN19
in_b[12] => Add1.IN4
in_b[12] => Add2.IN4
in_b[13] => Add0.IN19
in_b[13] => concat.IN1
in_b[13] => concat.IN1
in_b[13] => concat.IN1
in_b[13] => Mux13.IN19
in_b[13] => Add1.IN3
in_b[13] => Add2.IN3
in_b[14] => Add0.IN18
in_b[14] => concat.IN1
in_b[14] => concat.IN1
in_b[14] => concat.IN1
in_b[14] => Mux14.IN19
in_b[14] => Add1.IN2
in_b[14] => Add2.IN2
in_b[15] => Add0.IN17
in_b[15] => concat.IN1
in_b[15] => concat.IN1
in_b[15] => concat.IN1
in_b[15] => Mux15.IN19
in_b[15] => Add1.IN1
in_b[15] => Add2.IN1
alu_ctl[0] => Mux0.IN18
alu_ctl[0] => Mux1.IN18
alu_ctl[0] => Mux2.IN18
alu_ctl[0] => Mux3.IN18
alu_ctl[0] => Mux4.IN18
alu_ctl[0] => Mux5.IN18
alu_ctl[0] => Mux6.IN18
alu_ctl[0] => Mux7.IN18
alu_ctl[0] => Mux8.IN18
alu_ctl[0] => Mux9.IN18
alu_ctl[0] => Mux10.IN18
alu_ctl[0] => Mux11.IN18
alu_ctl[0] => Mux12.IN18
alu_ctl[0] => Mux13.IN18
alu_ctl[0] => Mux14.IN18
alu_ctl[0] => Mux15.IN18
alu_ctl[0] => Mux16.IN19
alu_ctl[0] => Mux17.IN19
alu_ctl[0] => Mux18.IN19
alu_ctl[0] => Mux19.IN19
alu_ctl[0] => Mux20.IN19
alu_ctl[0] => Mux21.IN19
alu_ctl[0] => Mux22.IN19
alu_ctl[0] => Mux23.IN19
alu_ctl[0] => Mux24.IN19
alu_ctl[0] => Mux25.IN19
alu_ctl[0] => Mux26.IN19
alu_ctl[0] => Mux27.IN19
alu_ctl[0] => Mux28.IN19
alu_ctl[0] => Mux29.IN19
alu_ctl[0] => Mux30.IN19
alu_ctl[0] => Mux31.IN19
alu_ctl[0] => Mux32.IN19
alu_ctl[0] => Mux33.IN19
alu_ctl[1] => SZCV.IN1
alu_ctl[1] => Mux0.IN17
alu_ctl[1] => Mux1.IN17
alu_ctl[1] => Mux2.IN17
alu_ctl[1] => Mux3.IN17
alu_ctl[1] => Mux4.IN17
alu_ctl[1] => Mux5.IN17
alu_ctl[1] => Mux6.IN17
alu_ctl[1] => Mux7.IN17
alu_ctl[1] => Mux8.IN17
alu_ctl[1] => Mux9.IN17
alu_ctl[1] => Mux10.IN17
alu_ctl[1] => Mux11.IN17
alu_ctl[1] => Mux12.IN17
alu_ctl[1] => Mux13.IN17
alu_ctl[1] => Mux14.IN17
alu_ctl[1] => Mux15.IN17
alu_ctl[1] => Mux16.IN18
alu_ctl[1] => Mux17.IN18
alu_ctl[1] => Mux18.IN18
alu_ctl[1] => Mux19.IN18
alu_ctl[1] => Mux20.IN18
alu_ctl[1] => Mux21.IN18
alu_ctl[1] => Mux22.IN18
alu_ctl[1] => Mux23.IN18
alu_ctl[1] => Mux24.IN18
alu_ctl[1] => Mux25.IN18
alu_ctl[1] => Mux26.IN18
alu_ctl[1] => Mux27.IN18
alu_ctl[1] => Mux28.IN18
alu_ctl[1] => Mux29.IN18
alu_ctl[1] => Mux30.IN18
alu_ctl[1] => Mux31.IN18
alu_ctl[1] => Mux32.IN18
alu_ctl[1] => Mux33.IN18
alu_ctl[2] => SZCV.IN0
alu_ctl[2] => Mux0.IN16
alu_ctl[2] => Mux1.IN16
alu_ctl[2] => Mux2.IN16
alu_ctl[2] => Mux3.IN16
alu_ctl[2] => Mux4.IN16
alu_ctl[2] => Mux5.IN16
alu_ctl[2] => Mux6.IN16
alu_ctl[2] => Mux7.IN16
alu_ctl[2] => Mux8.IN16
alu_ctl[2] => Mux9.IN16
alu_ctl[2] => Mux10.IN16
alu_ctl[2] => Mux11.IN16
alu_ctl[2] => Mux12.IN16
alu_ctl[2] => Mux13.IN16
alu_ctl[2] => Mux14.IN16
alu_ctl[2] => Mux15.IN16
alu_ctl[2] => Mux16.IN17
alu_ctl[2] => Mux17.IN17
alu_ctl[2] => Mux18.IN17
alu_ctl[2] => Mux19.IN17
alu_ctl[2] => Mux20.IN17
alu_ctl[2] => Mux21.IN17
alu_ctl[2] => Mux22.IN17
alu_ctl[2] => Mux23.IN17
alu_ctl[2] => Mux24.IN17
alu_ctl[2] => Mux25.IN17
alu_ctl[2] => Mux26.IN17
alu_ctl[2] => Mux27.IN17
alu_ctl[2] => Mux28.IN17
alu_ctl[2] => Mux29.IN17
alu_ctl[2] => Mux30.IN17
alu_ctl[2] => Mux31.IN17
alu_ctl[2] => Mux32.IN17
alu_ctl[2] => Mux33.IN17
alu_ctl[3] => SZCV.IN1
alu_ctl[3] => Mux0.IN15
alu_ctl[3] => Mux1.IN15
alu_ctl[3] => Mux2.IN15
alu_ctl[3] => Mux3.IN15
alu_ctl[3] => Mux4.IN15
alu_ctl[3] => Mux5.IN15
alu_ctl[3] => Mux6.IN15
alu_ctl[3] => Mux7.IN15
alu_ctl[3] => Mux8.IN15
alu_ctl[3] => Mux9.IN15
alu_ctl[3] => Mux10.IN15
alu_ctl[3] => Mux11.IN15
alu_ctl[3] => Mux12.IN15
alu_ctl[3] => Mux13.IN15
alu_ctl[3] => Mux14.IN15
alu_ctl[3] => Mux15.IN15
alu_ctl[3] => Mux16.IN16
alu_ctl[3] => Mux17.IN16
alu_ctl[3] => Mux18.IN16
alu_ctl[3] => Mux19.IN16
alu_ctl[3] => Mux20.IN16
alu_ctl[3] => Mux21.IN16
alu_ctl[3] => Mux22.IN16
alu_ctl[3] => Mux23.IN16
alu_ctl[3] => Mux24.IN16
alu_ctl[3] => Mux25.IN16
alu_ctl[3] => Mux26.IN16
alu_ctl[3] => Mux27.IN16
alu_ctl[3] => Mux28.IN16
alu_ctl[3] => Mux29.IN16
alu_ctl[3] => Mux30.IN16
alu_ctl[3] => Mux31.IN16
alu_ctl[3] => Mux32.IN16
alu_ctl[3] => Mux33.IN16
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
SZCV[0] <= SZCV.DB_MAX_OUTPUT_PORT_TYPE
SZCV[1] <= carry.DB_MAX_OUTPUT_PORT_TYPE
SZCV[2] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
SZCV[3] <= forout[15].DB_MAX_OUTPUT_PORT_TYPE


|simple|datapath:Idatapath|Shift:IShift
in[0] => Mux1.IN19
in[0] => ShiftLeft0.IN20
in[0] => ShiftRight0.IN21
in[0] => ShiftRight1.IN20
in[0] => Mux11.IN19
in[1] => Mux1.IN18
in[1] => ShiftLeft0.IN19
in[1] => ShiftRight0.IN20
in[1] => ShiftRight1.IN19
in[1] => Mux11.IN18
in[2] => Mux1.IN17
in[2] => ShiftLeft0.IN18
in[2] => ShiftRight0.IN19
in[2] => ShiftRight1.IN18
in[2] => Mux11.IN17
in[3] => Mux1.IN16
in[3] => ShiftLeft0.IN17
in[3] => ShiftRight0.IN18
in[3] => ShiftRight1.IN17
in[3] => Mux11.IN16
in[4] => Mux1.IN15
in[4] => ShiftLeft0.IN16
in[4] => ShiftRight0.IN17
in[4] => ShiftRight1.IN16
in[4] => Mux11.IN15
in[5] => Mux1.IN14
in[5] => ShiftLeft0.IN15
in[5] => ShiftRight0.IN16
in[5] => ShiftRight1.IN15
in[5] => Mux11.IN14
in[6] => Mux1.IN13
in[6] => ShiftLeft0.IN14
in[6] => ShiftRight0.IN15
in[6] => ShiftRight1.IN14
in[6] => Mux11.IN13
in[7] => Mux1.IN12
in[7] => ShiftLeft0.IN13
in[7] => ShiftRight0.IN14
in[7] => ShiftRight1.IN13
in[7] => Mux11.IN12
in[8] => Mux1.IN11
in[8] => ShiftLeft0.IN12
in[8] => ShiftRight0.IN13
in[8] => ShiftRight1.IN12
in[8] => Mux11.IN11
in[9] => Mux1.IN10
in[9] => ShiftLeft0.IN11
in[9] => ShiftRight0.IN12
in[9] => ShiftRight1.IN11
in[9] => Mux11.IN10
in[10] => Mux1.IN9
in[10] => ShiftLeft0.IN10
in[10] => ShiftRight0.IN11
in[10] => ShiftRight1.IN10
in[10] => Mux11.IN9
in[11] => Mux1.IN8
in[11] => ShiftLeft0.IN9
in[11] => ShiftRight0.IN10
in[11] => ShiftRight1.IN9
in[11] => Mux11.IN8
in[12] => Mux1.IN7
in[12] => ShiftLeft0.IN8
in[12] => ShiftRight0.IN9
in[12] => ShiftRight1.IN8
in[12] => Mux11.IN7
in[13] => Mux1.IN6
in[13] => ShiftLeft0.IN7
in[13] => ShiftRight0.IN8
in[13] => ShiftRight1.IN7
in[13] => Mux11.IN6
in[14] => Mux1.IN5
in[14] => ShiftLeft0.IN6
in[14] => ShiftRight0.IN7
in[14] => ShiftRight1.IN6
in[14] => Mux11.IN5
in[15] => Mux1.IN4
in[15] => ShiftLeft0.IN5
in[15] => ShiftRight0.IN6
in[15] => ShiftLeft1.IN6
in[15] => ShiftLeft1.IN7
in[15] => ShiftLeft1.IN8
in[15] => ShiftLeft1.IN9
in[15] => ShiftLeft1.IN10
in[15] => ShiftLeft1.IN11
in[15] => ShiftLeft1.IN12
in[15] => ShiftLeft1.IN13
in[15] => ShiftLeft1.IN14
in[15] => ShiftLeft1.IN15
in[15] => ShiftLeft1.IN16
in[15] => ShiftLeft1.IN17
in[15] => ShiftLeft1.IN18
in[15] => ShiftLeft1.IN19
in[15] => ShiftLeft1.IN20
in[15] => ShiftLeft1.IN21
in[15] => ShiftRight1.IN5
in[15] => Mux11.IN4
sft_ctl[0] => Mux10.IN19
sft_ctl[0] => Mux9.IN19
sft_ctl[0] => Mux8.IN19
sft_ctl[0] => Mux7.IN19
sft_ctl[0] => Mux6.IN19
sft_ctl[0] => Mux5.IN19
sft_ctl[0] => Mux4.IN19
sft_ctl[0] => Mux3.IN19
sft_ctl[0] => Mux2.IN19
sft_ctl[0] => Mux0.IN19
sft_ctl[0] => Mux12.IN19
sft_ctl[0] => Mux13.IN19
sft_ctl[0] => Mux14.IN19
sft_ctl[0] => Mux15.IN19
sft_ctl[0] => Mux16.IN19
sft_ctl[0] => Mux17.IN19
sft_ctl[0] => Mux18.IN19
sft_ctl[0] => Mux19.IN19
sft_ctl[1] => Mux10.IN18
sft_ctl[1] => Mux9.IN18
sft_ctl[1] => Mux8.IN18
sft_ctl[1] => Mux7.IN18
sft_ctl[1] => Mux6.IN18
sft_ctl[1] => Mux5.IN18
sft_ctl[1] => Mux4.IN18
sft_ctl[1] => Mux3.IN18
sft_ctl[1] => Mux2.IN18
sft_ctl[1] => Mux0.IN18
sft_ctl[1] => Mux12.IN18
sft_ctl[1] => Mux13.IN18
sft_ctl[1] => Mux14.IN18
sft_ctl[1] => Mux15.IN18
sft_ctl[1] => Mux16.IN18
sft_ctl[1] => Mux17.IN18
sft_ctl[1] => Mux18.IN18
sft_ctl[1] => Mux19.IN18
sft_ctl[2] => Mux10.IN17
sft_ctl[2] => Mux9.IN17
sft_ctl[2] => Mux8.IN17
sft_ctl[2] => Mux7.IN17
sft_ctl[2] => Mux6.IN17
sft_ctl[2] => Mux5.IN17
sft_ctl[2] => Mux4.IN17
sft_ctl[2] => Mux3.IN17
sft_ctl[2] => Mux2.IN17
sft_ctl[2] => Mux0.IN17
sft_ctl[2] => Mux12.IN17
sft_ctl[2] => Mux13.IN17
sft_ctl[2] => Mux14.IN17
sft_ctl[2] => Mux15.IN17
sft_ctl[2] => Mux16.IN17
sft_ctl[2] => Mux17.IN17
sft_ctl[2] => Mux18.IN17
sft_ctl[2] => Mux19.IN17
sft_ctl[3] => Mux10.IN16
sft_ctl[3] => Mux9.IN16
sft_ctl[3] => Mux8.IN16
sft_ctl[3] => Mux7.IN16
sft_ctl[3] => Mux6.IN16
sft_ctl[3] => Mux5.IN16
sft_ctl[3] => Mux4.IN16
sft_ctl[3] => Mux3.IN16
sft_ctl[3] => Mux2.IN16
sft_ctl[3] => Mux0.IN16
sft_ctl[3] => Mux12.IN16
sft_ctl[3] => Mux13.IN16
sft_ctl[3] => Mux14.IN16
sft_ctl[3] => Mux15.IN16
sft_ctl[3] => Mux16.IN16
sft_ctl[3] => Mux17.IN16
sft_ctl[3] => Mux18.IN16
sft_ctl[3] => Mux19.IN16
d[0] => ShiftLeft0.IN4
d[0] => ShiftRight1.IN4
d[0] => Add1.IN8
d[0] => Add0.IN4
d[1] => ShiftLeft0.IN3
d[1] => ShiftRight1.IN3
d[1] => Add1.IN7
d[1] => Add0.IN3
d[2] => ShiftLeft0.IN2
d[2] => ShiftRight1.IN2
d[2] => Add1.IN6
d[2] => Add0.IN2
d[3] => ShiftLeft0.IN1
d[3] => ShiftRight1.IN1
d[3] => Add1.IN5
d[3] => Add0.IN1
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
SZCV[0] <= <GND>
SZCV[1] <= carry.DB_MAX_OUTPUT_PORT_TYPE
SZCV[2] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
SZCV[3] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Iseg7out
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
fourthseg[0] <= seg7withhex:fourth.port1
fourthseg[1] <= seg7withhex:fourth.port1
fourthseg[2] <= seg7withhex:fourth.port1
fourthseg[3] <= seg7withhex:fourth.port1
fourthseg[4] <= seg7withhex:fourth.port1
fourthseg[5] <= seg7withhex:fourth.port1
fourthseg[6] <= seg7withhex:fourth.port1
thirdseg[0] <= seg7withhex:third.port1
thirdseg[1] <= seg7withhex:third.port1
thirdseg[2] <= seg7withhex:third.port1
thirdseg[3] <= seg7withhex:third.port1
thirdseg[4] <= seg7withhex:third.port1
thirdseg[5] <= seg7withhex:third.port1
thirdseg[6] <= seg7withhex:third.port1
secondseg[0] <= seg7withhex:second.port1
secondseg[1] <= seg7withhex:second.port1
secondseg[2] <= seg7withhex:second.port1
secondseg[3] <= seg7withhex:second.port1
secondseg[4] <= seg7withhex:second.port1
secondseg[5] <= seg7withhex:second.port1
secondseg[6] <= seg7withhex:second.port1
firstseg[0] <= seg7withhex:first.port1
firstseg[1] <= seg7withhex:first.port1
firstseg[2] <= seg7withhex:first.port1
firstseg[3] <= seg7withhex:first.port1
firstseg[4] <= seg7withhex:first.port1
firstseg[5] <= seg7withhex:first.port1
firstseg[6] <= seg7withhex:first.port1


|simple|seg7out:Iseg7out|seg7withhex:fourth
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Iseg7out|seg7withhex:third
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Iseg7out|seg7withhex:second
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Iseg7out|seg7withhex:first
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Nseg7out
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
fourthseg[0] <= seg7withhex:fourth.port1
fourthseg[1] <= seg7withhex:fourth.port1
fourthseg[2] <= seg7withhex:fourth.port1
fourthseg[3] <= seg7withhex:fourth.port1
fourthseg[4] <= seg7withhex:fourth.port1
fourthseg[5] <= seg7withhex:fourth.port1
fourthseg[6] <= seg7withhex:fourth.port1
thirdseg[0] <= seg7withhex:third.port1
thirdseg[1] <= seg7withhex:third.port1
thirdseg[2] <= seg7withhex:third.port1
thirdseg[3] <= seg7withhex:third.port1
thirdseg[4] <= seg7withhex:third.port1
thirdseg[5] <= seg7withhex:third.port1
thirdseg[6] <= seg7withhex:third.port1
secondseg[0] <= seg7withhex:second.port1
secondseg[1] <= seg7withhex:second.port1
secondseg[2] <= seg7withhex:second.port1
secondseg[3] <= seg7withhex:second.port1
secondseg[4] <= seg7withhex:second.port1
secondseg[5] <= seg7withhex:second.port1
secondseg[6] <= seg7withhex:second.port1
firstseg[0] <= seg7withhex:first.port1
firstseg[1] <= seg7withhex:first.port1
firstseg[2] <= seg7withhex:first.port1
firstseg[3] <= seg7withhex:first.port1
firstseg[4] <= seg7withhex:first.port1
firstseg[5] <= seg7withhex:first.port1
firstseg[6] <= seg7withhex:first.port1


|simple|seg7out:Nseg7out|seg7withhex:fourth
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Nseg7out|seg7withhex:third
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Nseg7out|seg7withhex:second
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


|simple|seg7out:Nseg7out|seg7withhex:first
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN0
num[0] => seg1.IN1
num[0] => seg1.IN1
num[0] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[1] => seg1.IN1
num[1] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN1
num[2] => seg1.IN0
num[2] => seg1.IN0
num[2] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
num[3] => seg1.IN1
seg1[0] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= seg1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= seg1.DB_MAX_OUTPUT_PORT_TYPE


