<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA484" speed="8" partNumber="GW2A-LV18PG484C8/I7"/>
    <FileList>
        <File path="D:/Gowin/Gowin_V1.9.9Beta-6/IDE/ipcore/EDID_PROM/data/edid_prom_top.v" type="verilog"/>
        <File path="D:/Gowin/Gowin_V1.9.9Beta-6/IDE/ipcore/EDID_PROM/data/i2c_slave_wrapper.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="D:/Gowin/Gowin_V1.9.9Beta-6/IDE/ipcore/EDID_PROM/data"/>
        <Option type="include_path" value="D:/proj/Gowin_DVI_RX_RefDesign/project/src/edid_prom/temp/EDID_PROM"/>
        <Option type="output_file" value="edid_prom.vg"/>
        <Option type="output_template" value="edid_prom_tmp.v"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
