Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 18:58:55 2025
| Host         : SOUMYAJIT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_rx_control_sets_placed.rpt
| Design       : uart_rx
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal    |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  i_Clock_IBUF_BUFG | r_Rx_Byte[0]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_Byte[1]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_Byte[2]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_Byte[3]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_Byte[4]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_Byte[5]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_Byte[6]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_DV_i_1_n_0           |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG | r_Rx_Byte[7]_i_1_n_0      |                           |                1 |              1 |         1.00 |
|  i_Clock_IBUF_BUFG |                           |                           |                5 |              8 |         1.60 |
|  i_Clock_IBUF_BUFG | r_Clock_Count[14]_i_2_n_0 | r_Clock_Count[14]_i_1_n_0 |                8 |             15 |         1.88 |
+--------------------+---------------------------+---------------------------+------------------+----------------+--------------+


