# RV Day 5 - Complete Pipelined RISC-V CPU micro-architecture
## RV-D5SK1 - Pipelining the CPU
### RV_D5SK1_L1_Introduction To Control Flow Hazard And Read After Write Hazard

- Waterfall Logic diagram for pipelined CPU
![image](images/Screenshot%202025-05-09%20212259.png)\

### RV_D5SK1_L2_Lab To Create 3-Cycle Valid Signal

