Simulator report for Lab4
Thu Oct 15 13:21:14 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 309 nodes    ;
; Simulation Coverage         ;      40.51 % ;
; Total Number of Transitions ; 6518         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; test.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------+
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      40.51 % ;
; Total nodes checked                                 ; 309          ;
; Total output ports checked                          ; 316          ;
; Total output ports with complete 1/0-value coverage ; 128          ;
; Total output ports with no 1/0-value coverage       ; 147          ;
; Total output ports with no 1-value coverage         ; 172          ;
; Total output ports with no 0-value coverage         ; 163          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab4|address[6]                                                                                                   ; |Lab4|address[6]                                                                                                      ; pin_out          ;
; |Lab4|address[5]                                                                                                   ; |Lab4|address[5]                                                                                                      ; pin_out          ;
; |Lab4|address[4]                                                                                                   ; |Lab4|address[4]                                                                                                      ; pin_out          ;
; |Lab4|address[3]                                                                                                   ; |Lab4|address[3]                                                                                                      ; pin_out          ;
; |Lab4|address[2]                                                                                                   ; |Lab4|address[2]                                                                                                      ; pin_out          ;
; |Lab4|address[1]                                                                                                   ; |Lab4|address[1]                                                                                                      ; pin_out          ;
; |Lab4|address[0]                                                                                                   ; |Lab4|address[0]                                                                                                      ; pin_out          ;
; |Lab4|CLK                                                                                                          ; |Lab4|CLK                                                                                                             ; out              ;
; |Lab4|data[8]                                                                                                      ; |Lab4|data[8]                                                                                                         ; pin_out          ;
; |Lab4|data[3]                                                                                                      ; |Lab4|data[3]                                                                                                         ; pin_out          ;
; |Lab4|data[2]                                                                                                      ; |Lab4|data[2]                                                                                                         ; pin_out          ;
; |Lab4|data[1]                                                                                                      ; |Lab4|data[1]                                                                                                         ; pin_out          ;
; |Lab4|data[0]                                                                                                      ; |Lab4|data[0]                                                                                                         ; pin_out          ;
; |Lab4|data~0                                                                                                       ; |Lab4|data~0                                                                                                          ; out0             ;
; |Lab4|data~5                                                                                                       ; |Lab4|data~5                                                                                                          ; out0             ;
; |Lab4|data~6                                                                                                       ; |Lab4|data~6                                                                                                          ; out0             ;
; |Lab4|data~7                                                                                                       ; |Lab4|data~7                                                                                                          ; out0             ;
; |Lab4|data~8                                                                                                       ; |Lab4|data~8                                                                                                          ; out0             ;
; |Lab4|control[2]                                                                                                   ; |Lab4|control[2]                                                                                                      ; pin_out          ;
; |Lab4|control[1]                                                                                                   ; |Lab4|control[1]                                                                                                      ; pin_out          ;
; |Lab4|control[0]                                                                                                   ; |Lab4|control[0]                                                                                                      ; pin_out          ;
; |Lab4|ROM:inst|inst4                                                                                               ; |Lab4|ROM:inst|inst4                                                                                                  ; out0             ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a0           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[0]                    ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a1           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[1]                    ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a2           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[2]                    ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a3           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[3]                    ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a8           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[8]                    ; portadataout0    ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                           ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                              ; out              ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |Lab4|CU:inst20|gdfx_temp0[6]                                                                                      ; |Lab4|CU:inst20|gdfx_temp0[6]                                                                                         ; out0             ;
; |Lab4|CU:inst20|gdfx_temp0[5]                                                                                      ; |Lab4|CU:inst20|gdfx_temp0[5]                                                                                         ; out0             ;
; |Lab4|CU:inst20|gdfx_temp0[4]                                                                                      ; |Lab4|CU:inst20|gdfx_temp0[4]                                                                                         ; out0             ;
; |Lab4|CU:inst20|gdfx_temp0[3]                                                                                      ; |Lab4|CU:inst20|gdfx_temp0[3]                                                                                         ; out0             ;
; |Lab4|CU:inst20|gdfx_temp0[2]                                                                                      ; |Lab4|CU:inst20|gdfx_temp0[2]                                                                                         ; out0             ;
; |Lab4|CU:inst20|gdfx_temp0[1]                                                                                      ; |Lab4|CU:inst20|gdfx_temp0[1]                                                                                         ; out0             ;
; |Lab4|CU:inst20|gdfx_temp0[0]                                                                                      ; |Lab4|CU:inst20|gdfx_temp0[0]                                                                                         ; out0             ;
; |Lab4|CU:inst20|inst14                                                                                             ; |Lab4|CU:inst20|inst14                                                                                                ; out0             ;
; |Lab4|CU:inst20|inst6                                                                                              ; |Lab4|CU:inst20|inst6                                                                                                 ; out0             ;
; |Lab4|CU:inst20|inst17                                                                                             ; |Lab4|CU:inst20|inst17                                                                                                ; out0             ;
; |Lab4|CU:inst20|inst                                                                                               ; |Lab4|CU:inst20|inst                                                                                                  ; regout           ;
; |Lab4|CU:inst20|inst27                                                                                             ; |Lab4|CU:inst20|inst27                                                                                                ; out0             ;
; |Lab4|CU:inst20|inst23                                                                                             ; |Lab4|CU:inst20|inst23                                                                                                ; out0             ;
; |Lab4|CU:inst20|inst21                                                                                             ; |Lab4|CU:inst20|inst21                                                                                                ; out0             ;
; |Lab4|CU:inst20|inst26                                                                                             ; |Lab4|CU:inst20|inst26                                                                                                ; out0             ;
; |Lab4|CU:inst20|inst22                                                                                             ; |Lab4|CU:inst20|inst22                                                                                                ; out0             ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[8]                                         ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[8]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|_~17                 ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|_~17                    ; out0             ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita0   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita0   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita1   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita1   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita2   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita2   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita3   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita3      ; sumout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita3   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita4   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita4      ; sumout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita4   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita5   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita5   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita6   ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_comb_bita6      ; sumout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_reg_bit1a[5] ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[5]               ; regout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_reg_bit1a[4] ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[4]               ; regout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_reg_bit1a[3] ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[3]               ; regout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_reg_bit1a[2] ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[2]               ; regout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_reg_bit1a[1] ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[1]               ; regout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_reg_bit1a[0] ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[0]               ; regout           ;
; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita0    ; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita0    ; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1    ; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_reg_bit1a[1]  ; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1]                ; regout           ;
; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_reg_bit1a[0]  ; |Lab4|CU:inst20|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[0]                ; regout           ;
; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |Lab4|CU:inst20|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |Lab4|REG:inst1|inst9                                                                                              ; |Lab4|REG:inst1|inst9                                                                                                 ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]           ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]              ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]           ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]              ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]           ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]              ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2]             ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1]             ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[0]~0                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[0]~0                                                                       ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[1]~1                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[1]~1                                                                       ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[3]~3                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[3]~3                                                                       ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[4]~4                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[4]~4                                                                       ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[5]~5                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[5]~5                                                                       ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[7]~7                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[7]~7                                                                       ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                 ; Output Port Name                                                                                          ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |Lab4|000[8]                                                                                              ; |Lab4|000[8]                                                                                              ; pin_out          ;
; |Lab4|000[7]                                                                                              ; |Lab4|000[7]                                                                                              ; pin_out          ;
; |Lab4|000[6]                                                                                              ; |Lab4|000[6]                                                                                              ; pin_out          ;
; |Lab4|000[5]                                                                                              ; |Lab4|000[5]                                                                                              ; pin_out          ;
; |Lab4|000[4]                                                                                              ; |Lab4|000[4]                                                                                              ; pin_out          ;
; |Lab4|000[3]                                                                                              ; |Lab4|000[3]                                                                                              ; pin_out          ;
; |Lab4|data[7]                                                                                             ; |Lab4|data[7]                                                                                             ; pin_out          ;
; |Lab4|data[6]                                                                                             ; |Lab4|data[6]                                                                                             ; pin_out          ;
; |Lab4|data[5]                                                                                             ; |Lab4|data[5]                                                                                             ; pin_out          ;
; |Lab4|data[4]                                                                                             ; |Lab4|data[4]                                                                                             ; pin_out          ;
; |Lab4|data~1                                                                                              ; |Lab4|data~1                                                                                              ; out0             ;
; |Lab4|data~2                                                                                              ; |Lab4|data~2                                                                                              ; out0             ;
; |Lab4|data~3                                                                                              ; |Lab4|data~3                                                                                              ; out0             ;
; |Lab4|data~4                                                                                              ; |Lab4|data~4                                                                                              ; out0             ;
; |Lab4|control[3]                                                                                          ; |Lab4|control[3]                                                                                          ; pin_out          ;
; |Lab4|001[8]                                                                                              ; |Lab4|001[8]                                                                                              ; pin_out          ;
; |Lab4|001[7]                                                                                              ; |Lab4|001[7]                                                                                              ; pin_out          ;
; |Lab4|001[6]                                                                                              ; |Lab4|001[6]                                                                                              ; pin_out          ;
; |Lab4|001[5]                                                                                              ; |Lab4|001[5]                                                                                              ; pin_out          ;
; |Lab4|001[4]                                                                                              ; |Lab4|001[4]                                                                                              ; pin_out          ;
; |Lab4|001[3]                                                                                              ; |Lab4|001[3]                                                                                              ; pin_out          ;
; |Lab4|001[2]                                                                                              ; |Lab4|001[2]                                                                                              ; pin_out          ;
; |Lab4|001[1]                                                                                              ; |Lab4|001[1]                                                                                              ; pin_out          ;
; |Lab4|001[0]                                                                                              ; |Lab4|001[0]                                                                                              ; pin_out          ;
; |Lab4|010[8]                                                                                              ; |Lab4|010[8]                                                                                              ; pin_out          ;
; |Lab4|010[7]                                                                                              ; |Lab4|010[7]                                                                                              ; pin_out          ;
; |Lab4|010[6]                                                                                              ; |Lab4|010[6]                                                                                              ; pin_out          ;
; |Lab4|010[5]                                                                                              ; |Lab4|010[5]                                                                                              ; pin_out          ;
; |Lab4|010[4]                                                                                              ; |Lab4|010[4]                                                                                              ; pin_out          ;
; |Lab4|010[3]                                                                                              ; |Lab4|010[3]                                                                                              ; pin_out          ;
; |Lab4|010[2]                                                                                              ; |Lab4|010[2]                                                                                              ; pin_out          ;
; |Lab4|010[1]                                                                                              ; |Lab4|010[1]                                                                                              ; pin_out          ;
; |Lab4|010[0]                                                                                              ; |Lab4|010[0]                                                                                              ; pin_out          ;
; |Lab4|011[8]                                                                                              ; |Lab4|011[8]                                                                                              ; pin_out          ;
; |Lab4|011[7]                                                                                              ; |Lab4|011[7]                                                                                              ; pin_out          ;
; |Lab4|011[6]                                                                                              ; |Lab4|011[6]                                                                                              ; pin_out          ;
; |Lab4|011[5]                                                                                              ; |Lab4|011[5]                                                                                              ; pin_out          ;
; |Lab4|011[4]                                                                                              ; |Lab4|011[4]                                                                                              ; pin_out          ;
; |Lab4|011[3]                                                                                              ; |Lab4|011[3]                                                                                              ; pin_out          ;
; |Lab4|011[2]                                                                                              ; |Lab4|011[2]                                                                                              ; pin_out          ;
; |Lab4|011[1]                                                                                              ; |Lab4|011[1]                                                                                              ; pin_out          ;
; |Lab4|011[0]                                                                                              ; |Lab4|011[0]                                                                                              ; pin_out          ;
; |Lab4|100[8]                                                                                              ; |Lab4|100[8]                                                                                              ; pin_out          ;
; |Lab4|100[7]                                                                                              ; |Lab4|100[7]                                                                                              ; pin_out          ;
; |Lab4|100[6]                                                                                              ; |Lab4|100[6]                                                                                              ; pin_out          ;
; |Lab4|100[5]                                                                                              ; |Lab4|100[5]                                                                                              ; pin_out          ;
; |Lab4|100[4]                                                                                              ; |Lab4|100[4]                                                                                              ; pin_out          ;
; |Lab4|100[3]                                                                                              ; |Lab4|100[3]                                                                                              ; pin_out          ;
; |Lab4|100[2]                                                                                              ; |Lab4|100[2]                                                                                              ; pin_out          ;
; |Lab4|101[8]                                                                                              ; |Lab4|101[8]                                                                                              ; pin_out          ;
; |Lab4|101[7]                                                                                              ; |Lab4|101[7]                                                                                              ; pin_out          ;
; |Lab4|101[6]                                                                                              ; |Lab4|101[6]                                                                                              ; pin_out          ;
; |Lab4|101[5]                                                                                              ; |Lab4|101[5]                                                                                              ; pin_out          ;
; |Lab4|101[4]                                                                                              ; |Lab4|101[4]                                                                                              ; pin_out          ;
; |Lab4|101[3]                                                                                              ; |Lab4|101[3]                                                                                              ; pin_out          ;
; |Lab4|101[2]                                                                                              ; |Lab4|101[2]                                                                                              ; pin_out          ;
; |Lab4|101[1]                                                                                              ; |Lab4|101[1]                                                                                              ; pin_out          ;
; |Lab4|101[0]                                                                                              ; |Lab4|101[0]                                                                                              ; pin_out          ;
; |Lab4|110[8]                                                                                              ; |Lab4|110[8]                                                                                              ; pin_out          ;
; |Lab4|110[7]                                                                                              ; |Lab4|110[7]                                                                                              ; pin_out          ;
; |Lab4|110[6]                                                                                              ; |Lab4|110[6]                                                                                              ; pin_out          ;
; |Lab4|110[5]                                                                                              ; |Lab4|110[5]                                                                                              ; pin_out          ;
; |Lab4|110[4]                                                                                              ; |Lab4|110[4]                                                                                              ; pin_out          ;
; |Lab4|110[3]                                                                                              ; |Lab4|110[3]                                                                                              ; pin_out          ;
; |Lab4|110[2]                                                                                              ; |Lab4|110[2]                                                                                              ; pin_out          ;
; |Lab4|110[1]                                                                                              ; |Lab4|110[1]                                                                                              ; pin_out          ;
; |Lab4|110[0]                                                                                              ; |Lab4|110[0]                                                                                              ; pin_out          ;
; |Lab4|111[7]                                                                                              ; |Lab4|111[7]                                                                                              ; pin_out          ;
; |Lab4|111[6]                                                                                              ; |Lab4|111[6]                                                                                              ; pin_out          ;
; |Lab4|111[5]                                                                                              ; |Lab4|111[5]                                                                                              ; pin_out          ;
; |Lab4|111[4]                                                                                              ; |Lab4|111[4]                                                                                              ; pin_out          ;
; |Lab4|111[3]                                                                                              ; |Lab4|111[3]                                                                                              ; pin_out          ;
; |Lab4|111[2]                                                                                              ; |Lab4|111[2]                                                                                              ; pin_out          ;
; |Lab4|111[1]                                                                                              ; |Lab4|111[1]                                                                                              ; pin_out          ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a4  ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[4]        ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a5  ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[5]        ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a6  ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[6]        ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a7  ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[7]        ; portadataout0    ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                  ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                  ; out              ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                  ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                  ; out              ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                  ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                  ; out              ;
; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                  ; |Lab4|ROM:inst|lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                  ; out              ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[6]                                ; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[5]                                ; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[4]                                ; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                ; |Lab4|CU:inst20|lpm_bustri2:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|CU:inst20|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                            ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2] ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2] ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2] ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2] ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[2]~2                                                           ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[2]~2                                                           ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[6]~6                                                           ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[6]~6                                                           ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[6]                                ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; regout           ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |Lab4|000[8]                                                                                                       ; |Lab4|000[8]                                                                                              ; pin_out          ;
; |Lab4|000[7]                                                                                                       ; |Lab4|000[7]                                                                                              ; pin_out          ;
; |Lab4|000[6]                                                                                                       ; |Lab4|000[6]                                                                                              ; pin_out          ;
; |Lab4|000[5]                                                                                                       ; |Lab4|000[5]                                                                                              ; pin_out          ;
; |Lab4|000[4]                                                                                                       ; |Lab4|000[4]                                                                                              ; pin_out          ;
; |Lab4|000[3]                                                                                                       ; |Lab4|000[3]                                                                                              ; pin_out          ;
; |Lab4|000[2]                                                                                                       ; |Lab4|000[2]                                                                                              ; pin_out          ;
; |Lab4|000[1]                                                                                                       ; |Lab4|000[1]                                                                                              ; pin_out          ;
; |Lab4|000[0]                                                                                                       ; |Lab4|000[0]                                                                                              ; pin_out          ;
; |Lab4|control[3]                                                                                                   ; |Lab4|control[3]                                                                                          ; pin_out          ;
; |Lab4|001[8]                                                                                                       ; |Lab4|001[8]                                                                                              ; pin_out          ;
; |Lab4|001[7]                                                                                                       ; |Lab4|001[7]                                                                                              ; pin_out          ;
; |Lab4|001[6]                                                                                                       ; |Lab4|001[6]                                                                                              ; pin_out          ;
; |Lab4|001[5]                                                                                                       ; |Lab4|001[5]                                                                                              ; pin_out          ;
; |Lab4|001[4]                                                                                                       ; |Lab4|001[4]                                                                                              ; pin_out          ;
; |Lab4|001[3]                                                                                                       ; |Lab4|001[3]                                                                                              ; pin_out          ;
; |Lab4|001[2]                                                                                                       ; |Lab4|001[2]                                                                                              ; pin_out          ;
; |Lab4|001[1]                                                                                                       ; |Lab4|001[1]                                                                                              ; pin_out          ;
; |Lab4|001[0]                                                                                                       ; |Lab4|001[0]                                                                                              ; pin_out          ;
; |Lab4|010[8]                                                                                                       ; |Lab4|010[8]                                                                                              ; pin_out          ;
; |Lab4|010[7]                                                                                                       ; |Lab4|010[7]                                                                                              ; pin_out          ;
; |Lab4|010[6]                                                                                                       ; |Lab4|010[6]                                                                                              ; pin_out          ;
; |Lab4|010[5]                                                                                                       ; |Lab4|010[5]                                                                                              ; pin_out          ;
; |Lab4|010[4]                                                                                                       ; |Lab4|010[4]                                                                                              ; pin_out          ;
; |Lab4|010[3]                                                                                                       ; |Lab4|010[3]                                                                                              ; pin_out          ;
; |Lab4|010[2]                                                                                                       ; |Lab4|010[2]                                                                                              ; pin_out          ;
; |Lab4|010[1]                                                                                                       ; |Lab4|010[1]                                                                                              ; pin_out          ;
; |Lab4|010[0]                                                                                                       ; |Lab4|010[0]                                                                                              ; pin_out          ;
; |Lab4|011[8]                                                                                                       ; |Lab4|011[8]                                                                                              ; pin_out          ;
; |Lab4|011[7]                                                                                                       ; |Lab4|011[7]                                                                                              ; pin_out          ;
; |Lab4|011[6]                                                                                                       ; |Lab4|011[6]                                                                                              ; pin_out          ;
; |Lab4|011[5]                                                                                                       ; |Lab4|011[5]                                                                                              ; pin_out          ;
; |Lab4|011[4]                                                                                                       ; |Lab4|011[4]                                                                                              ; pin_out          ;
; |Lab4|011[3]                                                                                                       ; |Lab4|011[3]                                                                                              ; pin_out          ;
; |Lab4|011[2]                                                                                                       ; |Lab4|011[2]                                                                                              ; pin_out          ;
; |Lab4|011[1]                                                                                                       ; |Lab4|011[1]                                                                                              ; pin_out          ;
; |Lab4|011[0]                                                                                                       ; |Lab4|011[0]                                                                                              ; pin_out          ;
; |Lab4|100[8]                                                                                                       ; |Lab4|100[8]                                                                                              ; pin_out          ;
; |Lab4|100[7]                                                                                                       ; |Lab4|100[7]                                                                                              ; pin_out          ;
; |Lab4|100[6]                                                                                                       ; |Lab4|100[6]                                                                                              ; pin_out          ;
; |Lab4|100[5]                                                                                                       ; |Lab4|100[5]                                                                                              ; pin_out          ;
; |Lab4|100[4]                                                                                                       ; |Lab4|100[4]                                                                                              ; pin_out          ;
; |Lab4|100[3]                                                                                                       ; |Lab4|100[3]                                                                                              ; pin_out          ;
; |Lab4|100[2]                                                                                                       ; |Lab4|100[2]                                                                                              ; pin_out          ;
; |Lab4|100[1]                                                                                                       ; |Lab4|100[1]                                                                                              ; pin_out          ;
; |Lab4|100[0]                                                                                                       ; |Lab4|100[0]                                                                                              ; pin_out          ;
; |Lab4|101[8]                                                                                                       ; |Lab4|101[8]                                                                                              ; pin_out          ;
; |Lab4|101[7]                                                                                                       ; |Lab4|101[7]                                                                                              ; pin_out          ;
; |Lab4|101[6]                                                                                                       ; |Lab4|101[6]                                                                                              ; pin_out          ;
; |Lab4|101[5]                                                                                                       ; |Lab4|101[5]                                                                                              ; pin_out          ;
; |Lab4|101[4]                                                                                                       ; |Lab4|101[4]                                                                                              ; pin_out          ;
; |Lab4|101[3]                                                                                                       ; |Lab4|101[3]                                                                                              ; pin_out          ;
; |Lab4|101[2]                                                                                                       ; |Lab4|101[2]                                                                                              ; pin_out          ;
; |Lab4|101[1]                                                                                                       ; |Lab4|101[1]                                                                                              ; pin_out          ;
; |Lab4|101[0]                                                                                                       ; |Lab4|101[0]                                                                                              ; pin_out          ;
; |Lab4|110[8]                                                                                                       ; |Lab4|110[8]                                                                                              ; pin_out          ;
; |Lab4|110[7]                                                                                                       ; |Lab4|110[7]                                                                                              ; pin_out          ;
; |Lab4|110[6]                                                                                                       ; |Lab4|110[6]                                                                                              ; pin_out          ;
; |Lab4|110[5]                                                                                                       ; |Lab4|110[5]                                                                                              ; pin_out          ;
; |Lab4|110[4]                                                                                                       ; |Lab4|110[4]                                                                                              ; pin_out          ;
; |Lab4|110[3]                                                                                                       ; |Lab4|110[3]                                                                                              ; pin_out          ;
; |Lab4|110[2]                                                                                                       ; |Lab4|110[2]                                                                                              ; pin_out          ;
; |Lab4|110[1]                                                                                                       ; |Lab4|110[1]                                                                                              ; pin_out          ;
; |Lab4|110[0]                                                                                                       ; |Lab4|110[0]                                                                                              ; pin_out          ;
; |Lab4|111[8]                                                                                                       ; |Lab4|111[8]                                                                                              ; pin_out          ;
; |Lab4|111[7]                                                                                                       ; |Lab4|111[7]                                                                                              ; pin_out          ;
; |Lab4|111[6]                                                                                                       ; |Lab4|111[6]                                                                                              ; pin_out          ;
; |Lab4|111[5]                                                                                                       ; |Lab4|111[5]                                                                                              ; pin_out          ;
; |Lab4|111[4]                                                                                                       ; |Lab4|111[4]                                                                                              ; pin_out          ;
; |Lab4|111[3]                                                                                                       ; |Lab4|111[3]                                                                                              ; pin_out          ;
; |Lab4|111[2]                                                                                                       ; |Lab4|111[2]                                                                                              ; pin_out          ;
; |Lab4|111[1]                                                                                                       ; |Lab4|111[1]                                                                                              ; pin_out          ;
; |Lab4|111[0]                                                                                                       ; |Lab4|111[0]                                                                                              ; pin_out          ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a4           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[4]        ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a5           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[5]        ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a6           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[6]        ; portadataout0    ;
; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|ram_block1a7           ; |Lab4|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|q_a[7]        ; portadataout0    ;
; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |Lab4|CU:inst20|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                ; out              ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|CU:inst20|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|counter_reg_bit1a[6] ; |Lab4|CU:inst20|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_1aj:auto_generated|safe_q[6]   ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |Lab4|REG:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2] ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] ; out0             ;
; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2]          ; |Lab4|REG:inst1|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2] ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[2]~2                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[2]~2                                                           ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[6]~6                                                                    ; |Lab4|REG:inst1|lpm_bustri1:inst31|tridata[6]~6                                                           ; out0             ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |Lab4|REG:inst1|lpm_bustri1:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; regout           ;
; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |Lab4|REG:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; regout           ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 15 13:21:13 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info: Using vector source file "C:/altera/91sp2/quartus/SiFO/Lab4/test.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of test.vwf called Lab4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      40.51 %
Info: Number of transitions in simulation is 6518
Info: Vector file test.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Thu Oct 15 13:21:14 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


