// Seed: 81576177
macromodule module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  uwire id_2
);
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output wand id_3,
    input tri id_4,
    input tri0 id_5
    , id_10,
    output uwire id_6,
    output wor id_7,
    input wire id_8
);
  supply1 id_11;
  assign id_2 = id_11 << id_4;
  module_0();
endmodule
module module_3 (
    output tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply0 id_6,
    output tri id_7
);
  wire id_9;
  module_0();
endmodule
