#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x139607e70 .scope module, "IFU" "IFU" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "instruction";
L_0x140050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139618f20_0 .net/2u *"_ivl_0", 1 0, L_0x140050010;  1 drivers
o0x140018340 .functor BUFZ 1, C4<z>; HiZ drive
v0x139618fe0_0 .net "branch", 0 0, o0x140018340;  0 drivers
o0x1400181f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x139619080_0 .net "clk", 0 0, o0x1400181f0;  0 drivers
v0x139619130_0 .net "curAddr", 31 2, v0x139618d60_0;  1 drivers
v0x1396191e0_0 .net "extend_imme", 31 2, L_0x139619af0;  1 drivers
v0x1396192b0_0 .net "instruction", 31 0, v0x139618890_0;  1 drivers
o0x140018370 .functor BUFZ 1, C4<z>; HiZ drive
v0x139619360_0 .net "jump", 0 0, o0x140018370;  0 drivers
v0x1396193f0_0 .var "nextAddr", 31 2;
o0x1400183a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1396194a0_0 .net "zero", 0 0, o0x1400183a0;  0 drivers
L_0x139619630 .concat [ 2 30 0 0], L_0x140050010, v0x139618d60_0;
L_0x139619b90 .part v0x139618890_0, 0, 16;
S_0x139608090 .scope module, "extend16to30" "Extend16to30" 2 26, 3 1 0, S_0x139607e70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 30 "out";
v0x139608290_0 .net *"_ivl_1", 0 0, L_0x139619750;  1 drivers
v0x139618350_0 .net *"_ivl_2", 13 0, L_0x1396197f0;  1 drivers
v0x1396183f0_0 .net "in", 15 0, L_0x139619b90;  1 drivers
v0x1396184a0_0 .net "out", 29 0, L_0x139619af0;  alias, 1 drivers
L_0x139619750 .part L_0x139619b90, 15, 1;
LS_0x1396197f0_0_0 .concat [ 1 1 1 1], L_0x139619750, L_0x139619750, L_0x139619750, L_0x139619750;
LS_0x1396197f0_0_4 .concat [ 1 1 1 1], L_0x139619750, L_0x139619750, L_0x139619750, L_0x139619750;
LS_0x1396197f0_0_8 .concat [ 1 1 1 1], L_0x139619750, L_0x139619750, L_0x139619750, L_0x139619750;
LS_0x1396197f0_0_12 .concat [ 1 1 0 0], L_0x139619750, L_0x139619750;
L_0x1396197f0 .concat [ 4 4 4 2], LS_0x1396197f0_0_0, LS_0x1396197f0_0_4, LS_0x1396197f0_0_8, LS_0x1396197f0_0_12;
L_0x139619af0 .concat [ 16 14 0 0], L_0x139619b90, L_0x1396197f0;
S_0x139618580 .scope module, "insMem" "InsMEM" 2 21, 4 1 0, S_0x139607e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InsAddr";
    .port_info 1 /OUTPUT 32 "InsData";
v0x1396187d0_0 .net "InsAddr", 31 0, L_0x139619630;  1 drivers
v0x139618890_0 .var "InsData", 31 0;
v0x139618940 .array "rom", 0 127, 7 0;
E_0x139618770 .event anyedge, v0x1396187d0_0;
S_0x139618a20 .scope module, "pc" "PC" 2 15, 5 1 0, S_0x139607e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "nextAddr";
    .port_info 2 /OUTPUT 30 "curAddr";
v0x139618cb0_0 .net "clk", 0 0, o0x1400181f0;  alias, 0 drivers
v0x139618d60_0 .var "curAddr", 29 0;
v0x139618e10_0 .net "nextAddr", 29 0, v0x1396193f0_0;  1 drivers
E_0x139618c70 .event posedge, v0x139618cb0_0;
    .scope S_0x139618a20;
T_0 ;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x139618d60_0, 0;
    %end;
    .thread T_0;
    .scope S_0x139618a20;
T_1 ;
    %wait E_0x139618c70;
    %load/vec4 v0x139618e10_0;
    %assign/vec4 v0x139618d60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139618580;
T_2 ;
    %vpi_call 4 9 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/data/Instruction.txt", v0x139618940 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x139618580;
T_3 ;
    %wait E_0x139618770;
    %load/vec4 v0x1396187d0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x139618940, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139618890_0, 4, 8;
    %load/vec4 v0x1396187d0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x139618940, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139618890_0, 4, 8;
    %load/vec4 v0x1396187d0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x139618940, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139618890_0, 4, 8;
    %ix/getv 4, v0x1396187d0_0;
    %load/vec4a v0x139618940, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x139618890_0, 4, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x139607e70;
T_4 ;
    %wait E_0x139618c70;
    %load/vec4 v0x139619360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x139619130_0;
    %parti/s 4, 26, 6;
    %pad/u 26;
    %load/vec4 v0x1396192b0_0;
    %parti/s 26, 0, 2;
    %add;
    %pad/u 30;
    %assign/vec4 v0x1396193f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x139618fe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x1396194a0_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x139619130_0;
    %addi 1, 0, 30;
    %load/vec4 v0x1396191e0_0;
    %add;
    %assign/vec4 v0x1396193f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x139619130_0;
    %addi 1, 0, 30;
    %assign/vec4 v0x1396193f0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "IFU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/Extend16to30.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/src/InsMEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/PC.v";
