# Simple tester
# Tests instructions: sll
# ** Comments must have a space between "#"" and text **

addi $r1, $r0, 4
jr $r1
addi $r2, $r0, 2
addi $r3, $r0, 3
addi $r4, $r0, 4
addi $r5, $r0, 5

# mul
# div 

# sw $r7, 1($r1)			# MEM[3 + 1] = 12				#9 10
# lw $r11, 1($r1)			# $r11 = MEM[3 + 1] = 12		#10 11

# j 0						# PC = 0						#11

# "cycles 30" runs the clock for 30 cycles before checking registers for correctness

cycles 20

# "checkreg A, B" checks register "A" for value "B".

 checkreg 1, 4
 checkreg 2, 0
 checkreg 3, 0
 checkreg 4, 4
 checkreg 5, 5
