
AVRASM ver. 2.1.30  E:\cvar\Bai tap\servo\Debug\List\servo3.asm Wed Oct 09 11:05:41 2019

E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1090): warning: Register r4 already defined by the .DEF directive
E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1091): warning: Register r5 already defined by the .DEF directive
E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1092): warning: Register r6 already defined by the .DEF directive
E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1093): warning: Register r7 already defined by the .DEF directive
E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1094): warning: Register r9 already defined by the .DEF directive
E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1095): warning: Register r8 already defined by the .DEF directive
E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1096): warning: Register r11 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega128
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _RC=R4
                 	.DEF _RC_msb=R5
                 	.DEF _dem=R6
                 	.DEF _dem_msb=R7
                 	.DEF __lcd_x=R9
                 	.DEF __lcd_y=R8
                 	.DEF __lcd_maxx=R11
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0056 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0086 	JMP  _timer0_ovf_isr
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000046 0064
000047 0000      	.DB  0x64,0x0,0x0,0x0
                 
                 _0x0:
000048 6f47
000049 3a63
00004a 392d
00004b 2030      	.DB  0x47,0x6F,0x63,0x3A,0x2D,0x39,0x30,0x20
00004c 6f64
E:\cvar\Bai tap\servo\Debug\List\servo3.asm(1147): warning: .cseg .db misalignment - padding zero byte
00004d 0000      	.DB  0x64,0x6F,0x0
                 _0x2000003:
00004e c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00004f 0004      	.DW  0x04
000050 0004      	.DW  0x04
000051 008c      	.DW  __REG_VARS*2
                 
000052 0002      	.DW  0x02
000053 0500      	.DW  __base_y_G100
000054 009c      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000055 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000056 94f8      	CLI
000057 27ee      	CLR  R30
000058 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000059 e0f1      	LDI  R31,1
00005a bff5      	OUT  MCUCR,R31
00005b bfe5      	OUT  MCUCR,R30
00005c 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
00005e e08d      	LDI  R24,(14-2)+1
00005f e0a2      	LDI  R26,2
000060 27bb      	CLR  R27
                 __CLEAR_REG:
000061 93ed      	ST   X+,R30
000062 958a      	DEC  R24
000063 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000064 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000065 e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000066 e0a0      	LDI  R26,LOW(__SRAM_START)
000067 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000068 93ed      	ST   X+,R30
000069 9701      	SBIW R24,1
00006a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00006b e9ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00006c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00006d 9185      	LPM  R24,Z+
00006e 9195      	LPM  R25,Z+
00006f 9700      	SBIW R24,0
000070 f061      	BREQ __GLOBAL_INI_END
000071 91a5      	LPM  R26,Z+
000072 91b5      	LPM  R27,Z+
000073 9005      	LPM  R0,Z+
000074 9015      	LPM  R1,Z+
000075 01bf      	MOVW R22,R30
000076 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000077 9005      	LPM  R0,Z+
000078 920d      	ST   X+,R0
000079 9701      	SBIW R24,1
00007a f7e1      	BRNE __GLOBAL_INI_LOOP
00007b 01fb      	MOVW R30,R22
00007c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
00007d bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00007e efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00007f bfed      	OUT  SPL,R30
000080 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000081 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000082 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000083 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000084 940c 00a1 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 09/10/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega128.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;unsigned int RC=100,dem=0;
                 ;unsigned char chuoi[16];
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0022 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
000086 93ea      	ST   -Y,R30
000087 93fa      	ST   -Y,R31
000088 b7ef      	IN   R30,SREG
000089 93ea      	ST   -Y,R30
                 ; 0000 0023 // Reinitialize Timer 0 value
                 ; 0000 0024 TCNT0=0xB0;
00008a ebe0      	LDI  R30,LOW(176)
00008b bfe2      	OUT  0x32,R30
                 ; 0000 0025 dem++;
00008c 01f3      	MOVW R30,R6
00008d 9631      	ADIW R30,1
00008e 013f      	MOVW R6,R30
                 ; 0000 0026 if(dem==2000)
00008f ede0      	LDI  R30,LOW(2000)
000090 e0f7      	LDI  R31,HIGH(2000)
000091 15e6      	CP   R30,R6
000092 05f7      	CPC  R31,R7
000093 f411      	BRNE _0x3
                 ; 0000 0027 {
                 ; 0000 0028     dem=0;
000094 2466      	CLR  R6
000095 2477      	CLR  R7
                 ; 0000 0029 }
                 ; 0000 002A if(dem<RC)
                 _0x3:
                +
000096 1464     +CP R6 , R4
000097 0475     +CPC R7 , R5
                 	__CPWRR 6,7,4,5
000098 f410      	BRSH _0x4
                 ; 0000 002B {
                 ; 0000 002C     PORTB.5=1;
000099 9ac5      	SBI  0x18,5
                 ; 0000 002D }
                 ; 0000 002E else
00009a c001      	RJMP _0x7
                 _0x4:
                 ; 0000 002F {
                 ; 0000 0030     PORTB.5=0;
00009b 98c5      	CBI  0x18,5
                 ; 0000 0031 }
                 _0x7:
                 ; 0000 0032 }
00009c 91e9      	LD   R30,Y+
00009d bfef      	OUT  SREG,R30
00009e 91f9      	LD   R31,Y+
00009f 91e9      	LD   R30,Y+
0000a0 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0035 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0036 // Declare your local variables here
                 ; 0000 0037 
                 ; 0000 0038 // Input/Output Ports initialization
                 ; 0000 0039 // Port A initialization
                 ; 0000 003A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003B DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000a1 e0e0      	LDI  R30,LOW(0)
0000a2 bbea      	OUT  0x1A,R30
                 ; 0000 003C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003D PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000a3 bbeb      	OUT  0x1B,R30
                 ; 0000 003E 
                 ; 0000 003F // Port B initialization
                 ; 0000 0040 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0041 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000a4 bbe7      	OUT  0x17,R30
                 ; 0000 0042 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0043 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000a5 bbe8      	OUT  0x18,R30
                 ; 0000 0044 
                 ; 0000 0045 // Port C initialization
                 ; 0000 0046 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0047 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000a6 bbe4      	OUT  0x14,R30
                 ; 0000 0048 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0049 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000a7 bbe5      	OUT  0x15,R30
                 ; 0000 004A 
                 ; 0000 004B // Port D initialization
                 ; 0000 004C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004D DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000a8 bbe1      	OUT  0x11,R30
                 ; 0000 004E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004F PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000a9 bbe2      	OUT  0x12,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port E initialization
                 ; 0000 0052 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0053 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
0000aa b9e2      	OUT  0x2,R30
                 ; 0000 0054 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0055 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0000ab b9e3      	OUT  0x3,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port F initialization
                 ; 0000 0058 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0059 DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
0000ac 93e0 0061 	STS  97,R30
                 ; 0000 005A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005B PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0000ae 93e0 0062 	STS  98,R30
                 ; 0000 005C 
                 ; 0000 005D // Port G initialization
                 ; 0000 005E // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005F DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
0000b0 93e0 0064 	STS  100,R30
                 ; 0000 0060 // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0061 PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000b2 93e0 0065 	STS  101,R30
                 ; 0000 0062 
                 ; 0000 0063 // Timer/Counter 0 initialization
                 ; 0000 0064 // Clock source: System Clock
                 ; 0000 0065 // Clock value: 8000,000 kHz
                 ; 0000 0066 // Mode: Normal top=0xFF
                 ; 0000 0067 // OC0 output: Disconnected
                 ; 0000 0068 // Timer Period: 0,01 ms
                 ; 0000 0069 ASSR=0<<AS0;
0000b4 bfe0      	OUT  0x30,R30
                 ; 0000 006A TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (1<<CS00);
0000b5 e0e1      	LDI  R30,LOW(1)
0000b6 bfe3      	OUT  0x33,R30
                 ; 0000 006B TCNT0=0xB0;
0000b7 ebe0      	LDI  R30,LOW(176)
0000b8 bfe2      	OUT  0x32,R30
                 ; 0000 006C OCR0=0x00;
0000b9 e0e0      	LDI  R30,LOW(0)
0000ba bfe1      	OUT  0x31,R30
                 ; 0000 006D 
                 ; 0000 006E // Timer/Counter 1 initialization
                 ; 0000 006F // Clock source: System Clock
                 ; 0000 0070 // Clock value: Timer1 Stopped
                 ; 0000 0071 // Mode: Normal top=0xFFFF
                 ; 0000 0072 // OC1A output: Disconnected
                 ; 0000 0073 // OC1B output: Disconnected
                 ; 0000 0074 // OC1C output: Disconnected
                 ; 0000 0075 // Noise Canceler: Off
                 ; 0000 0076 // Input Capture on Falling Edge
                 ; 0000 0077 // Timer1 Overflow Interrupt: Off
                 ; 0000 0078 // Input Capture Interrupt: Off
                 ; 0000 0079 // Compare A Match Interrupt: Off
                 ; 0000 007A // Compare B Match Interrupt: Off
                 ; 0000 007B // Compare C Match Interrupt: Off
                 ; 0000 007C TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000bb bdef      	OUT  0x2F,R30
                 ; 0000 007D TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000bc bdee      	OUT  0x2E,R30
                 ; 0000 007E TCNT1H=0x00;
0000bd bded      	OUT  0x2D,R30
                 ; 0000 007F TCNT1L=0x00;
0000be bdec      	OUT  0x2C,R30
                 ; 0000 0080 ICR1H=0x00;
0000bf bde7      	OUT  0x27,R30
                 ; 0000 0081 ICR1L=0x00;
0000c0 bde6      	OUT  0x26,R30
                 ; 0000 0082 OCR1AH=0x00;
0000c1 bdeb      	OUT  0x2B,R30
                 ; 0000 0083 OCR1AL=0x00;
0000c2 bdea      	OUT  0x2A,R30
                 ; 0000 0084 OCR1BH=0x00;
0000c3 bde9      	OUT  0x29,R30
                 ; 0000 0085 OCR1BL=0x00;
0000c4 bde8      	OUT  0x28,R30
                 ; 0000 0086 OCR1CH=0x00;
0000c5 93e0 0079 	STS  121,R30
                 ; 0000 0087 OCR1CL=0x00;
0000c7 93e0 0078 	STS  120,R30
                 ; 0000 0088 
                 ; 0000 0089 // Timer/Counter 2 initialization
                 ; 0000 008A // Clock source: System Clock
                 ; 0000 008B // Clock value: Timer2 Stopped
                 ; 0000 008C // Mode: Normal top=0xFF
                 ; 0000 008D // OC2 output: Disconnected
                 ; 0000 008E TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000c9 bde5      	OUT  0x25,R30
                 ; 0000 008F TCNT2=0x00;
0000ca bde4      	OUT  0x24,R30
                 ; 0000 0090 OCR2=0x00;
0000cb bde3      	OUT  0x23,R30
                 ; 0000 0091 
                 ; 0000 0092 // Timer/Counter 3 initialization
                 ; 0000 0093 // Clock source: System Clock
                 ; 0000 0094 // Clock value: Timer3 Stopped
                 ; 0000 0095 // Mode: Normal top=0xFFFF
                 ; 0000 0096 // OC3A output: Disconnected
                 ; 0000 0097 // OC3B output: Disconnected
                 ; 0000 0098 // OC3C output: Disconnected
                 ; 0000 0099 // Noise Canceler: Off
                 ; 0000 009A // Input Capture on Falling Edge
                 ; 0000 009B // Timer3 Overflow Interrupt: Off
                 ; 0000 009C // Input Capture Interrupt: Off
                 ; 0000 009D // Compare A Match Interrupt: Off
                 ; 0000 009E // Compare B Match Interrupt: Off
                 ; 0000 009F // Compare C Match Interrupt: Off
                 ; 0000 00A0 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0000cc 93e0 008b 	STS  139,R30
                 ; 0000 00A1 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
0000ce 93e0 008a 	STS  138,R30
                 ; 0000 00A2 TCNT3H=0x00;
0000d0 93e0 0089 	STS  137,R30
                 ; 0000 00A3 TCNT3L=0x00;
0000d2 93e0 0088 	STS  136,R30
                 ; 0000 00A4 ICR3H=0x00;
0000d4 93e0 0081 	STS  129,R30
                 ; 0000 00A5 ICR3L=0x00;
0000d6 93e0 0080 	STS  128,R30
                 ; 0000 00A6 OCR3AH=0x00;
0000d8 93e0 0087 	STS  135,R30
                 ; 0000 00A7 OCR3AL=0x00;
0000da 93e0 0086 	STS  134,R30
                 ; 0000 00A8 OCR3BH=0x00;
0000dc 93e0 0085 	STS  133,R30
                 ; 0000 00A9 OCR3BL=0x00;
0000de 93e0 0084 	STS  132,R30
                 ; 0000 00AA OCR3CH=0x00;
0000e0 93e0 0083 	STS  131,R30
                 ; 0000 00AB OCR3CL=0x00;
0000e2 93e0 0082 	STS  130,R30
                 ; 0000 00AC 
                 ; 0000 00AD // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00AE TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (1<<TOIE0);
0000e4 e0e1      	LDI  R30,LOW(1)
0000e5 bfe7      	OUT  0x37,R30
                 ; 0000 00AF ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
0000e6 e0e0      	LDI  R30,LOW(0)
0000e7 93e0 007d 	STS  125,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // External Interrupt(s) initialization
                 ; 0000 00B2 // INT0: Off
                 ; 0000 00B3 // INT1: Off
                 ; 0000 00B4 // INT2: Off
                 ; 0000 00B5 // INT3: Off
                 ; 0000 00B6 // INT4: Off
                 ; 0000 00B7 // INT5: Off
                 ; 0000 00B8 // INT6: Off
                 ; 0000 00B9 // INT7: Off
                 ; 0000 00BA EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000e9 93e0 006a 	STS  106,R30
                 ; 0000 00BB EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
0000eb bfea      	OUT  0x3A,R30
                 ; 0000 00BC EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
0000ec bfe9      	OUT  0x39,R30
                 ; 0000 00BD 
                 ; 0000 00BE // USART0 initialization
                 ; 0000 00BF // USART0 disabled
                 ; 0000 00C0 UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0000ed b9ea      	OUT  0xA,R30
                 ; 0000 00C1 
                 ; 0000 00C2 // USART1 initialization
                 ; 0000 00C3 // USART1 disabled
                 ; 0000 00C4 UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
0000ee 93e0 009a 	STS  154,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // Analog Comparator initialization
                 ; 0000 00C7 // Analog Comparator: Off
                 ; 0000 00C8 // The Analog Comparator's positive input is
                 ; 0000 00C9 // connected to the AIN0 pin
                 ; 0000 00CA // The Analog Comparator's negative input is
                 ; 0000 00CB // connected to the AIN1 pin
                 ; 0000 00CC ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000f0 e8e0      	LDI  R30,LOW(128)
0000f1 b9e8      	OUT  0x8,R30
                 ; 0000 00CD SFIOR=(0<<ACME);
0000f2 e0e0      	LDI  R30,LOW(0)
0000f3 bde0      	OUT  0x20,R30
                 ; 0000 00CE 
                 ; 0000 00CF // ADC initialization
                 ; 0000 00D0 // ADC disabled
                 ; 0000 00D1 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000f4 b9e6      	OUT  0x6,R30
                 ; 0000 00D2 
                 ; 0000 00D3 // SPI initialization
                 ; 0000 00D4 // SPI disabled
                 ; 0000 00D5 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000f5 b9ed      	OUT  0xD,R30
                 ; 0000 00D6 
                 ; 0000 00D7 // TWI initialization
                 ; 0000 00D8 // TWI disabled
                 ; 0000 00D9 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000f6 93e0 0074 	STS  116,R30
                 ; 0000 00DA 
                 ; 0000 00DB // Global enable interrupts
                 ; 0000 00DC #asm("sei")
0000f8 9478      	sei
                 ; 0000 00DD lcd_init(16);
0000f9 e1a0      	LDI  R26,LOW(16)
0000fa d09d      	RCALL _lcd_init
                 ; 0000 00DE DDRB.5=1;
0000fb 9abd      	SBI  0x17,5
                 ; 0000 00DF DDRD=0x00;
0000fc e0e0      	LDI  R30,LOW(0)
0000fd bbe1      	OUT  0x11,R30
                 ; 0000 00E0 PORTD=0xFF;
0000fe efef      	LDI  R30,LOW(255)
0000ff bbe2      	OUT  0x12,R30
                 ; 0000 00E1 //chuoi[16]=
                 ; 0000 00E2 while (1)
                 _0xC:
                 ; 0000 00E3       {
                 ; 0000 00E4         lcd_clear();
000100 d065      	RCALL _lcd_clear
                 ; 0000 00E5         lcd_gotoxy(0,0);
000101 e0e0      	LDI  R30,LOW(0)
000102 93ea      	ST   -Y,R30
000103 e0a0      	LDI  R26,LOW(0)
000104 d054      	RCALL _lcd_gotoxy
                 ; 0000 00E6         lcd_putsf("Goc:-90 do");
                +
000105 e9a0     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
000106 e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
000107 d07d      	RCALL _lcd_putsf
                 ; 0000 00E7         if(!PIND.3)
000108 9983      	SBIC 0x10,3
000109 c00d      	RJMP _0xF
                 ; 0000 00E8         {
                 ; 0000 00E9             delay_ms(50);
00010a e3a2      	LDI  R26,LOW(50)
00010b e0b0      	LDI  R27,0
00010c 940e 01d0 	CALL _delay_ms
                 ; 0000 00EA             RC++;
00010e 01f2      	MOVW R30,R4
00010f 9631      	ADIW R30,1
000110 012f      	MOVW R4,R30
                 ; 0000 00EB             if(RC>=200)
000111 ece8      	LDI  R30,LOW(200)
000112 e0f0      	LDI  R31,HIGH(200)
000113 164e      	CP   R4,R30
000114 065f      	CPC  R5,R31
000115 f008      	BRLO _0x10
                 ; 0000 00EC             {
                 ; 0000 00ED                 RC=200;
000116 012f      	MOVW R4,R30
                 ; 0000 00EE             }
                 ; 0000 00EF         }
                 _0x10:
                 ; 0000 00F0         if(!PIND.5)
                 _0xF:
000117 9985      	SBIC 0x10,5
000118 c00d      	RJMP _0x11
                 ; 0000 00F1         {
                 ; 0000 00F2             delay_ms(50);
000119 e3a2      	LDI  R26,LOW(50)
00011a e0b0      	LDI  R27,0
00011b 940e 01d0 	CALL _delay_ms
                 ; 0000 00F3             RC--;
00011d 01f2      	MOVW R30,R4
00011e 9731      	SBIW R30,1
00011f 012f      	MOVW R4,R30
                 ; 0000 00F4             if(RC<=100)
000120 e6e4      	LDI  R30,LOW(100)
000121 e0f0      	LDI  R31,HIGH(100)
000122 15e4      	CP   R30,R4
000123 05f5      	CPC  R31,R5
000124 f008      	BRLO _0x12
                 ; 0000 00F5             {
                 ; 0000 00F6                 RC=100;
000125 012f      	MOVW R4,R30
                 ; 0000 00F7             }
                 ; 0000 00F8         }
                 _0x12:
                 ; 0000 00F9       }
                 _0x11:
000126 cfd9      	RJMP _0xC
                 ; 0000 00FA }
                 _0x13:
000127 cfff      	RJMP _0x13
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000128 93aa      	ST   -Y,R26
000129 81e8      	LD   R30,Y
00012a 71e0      	ANDI R30,LOW(0x10)
00012b f011      	BREQ _0x2000004
00012c 9adb      	SBI  0x1B,3
00012d c001      	RJMP _0x2000005
                 _0x2000004:
00012e 98db      	CBI  0x1B,3
                 _0x2000005:
00012f 81e8      	LD   R30,Y
000130 72e0      	ANDI R30,LOW(0x20)
000131 f011      	BREQ _0x2000006
000132 9ada      	SBI  0x1B,2
000133 c001      	RJMP _0x2000007
                 _0x2000006:
000134 98da      	CBI  0x1B,2
                 _0x2000007:
000135 81e8      	LD   R30,Y
000136 74e0      	ANDI R30,LOW(0x40)
000137 f011      	BREQ _0x2000008
000138 9ad9      	SBI  0x1B,1
000139 c001      	RJMP _0x2000009
                 _0x2000008:
00013a 98d9      	CBI  0x1B,1
                 _0x2000009:
00013b 81e8      	LD   R30,Y
00013c 78e0      	ANDI R30,LOW(0x80)
00013d f011      	BREQ _0x200000A
00013e 9ad8      	SBI  0x1B,0
00013f c001      	RJMP _0x200000B
                 _0x200000A:
000140 98d8      	CBI  0x1B,0
                 _0x200000B:
                +
000141 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000142 958a     +DEC R24
000143 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000144 9adc      	SBI  0x1B,4
                +
000145 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000146 958a     +DEC R24
000147 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000148 98dc      	CBI  0x1B,4
                +
000149 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00014a 958a     +DEC R24
00014b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00014c c075      	RJMP _0x2020001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00014d 93aa      	ST   -Y,R26
00014e 81a8      	LD   R26,Y
00014f dfd8      	RCALL __lcd_write_nibble_G100
000150 81e8          ld    r30,y
000151 95e2          swap  r30
000152 83e8          st    y,r30
000153 81a8      	LD   R26,Y
000154 dfd3      	RCALL __lcd_write_nibble_G100
                +
000155 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
000156 958a     +DEC R24
000157 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
000158 c069      	RJMP _0x2020001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000159 93aa      	ST   -Y,R26
00015a 81e8      	LD   R30,Y
00015b e0f0      	LDI  R31,0
00015c 50e0      	SUBI R30,LOW(-__base_y_G100)
00015d 4ffb      	SBCI R31,HIGH(-__base_y_G100)
00015e 81e0      	LD   R30,Z
00015f 81a9      	LDD  R26,Y+1
000160 0fae      	ADD  R26,R30
000161 dfeb      	RCALL __lcd_write_data
000162 8099      	LDD  R9,Y+1
000163 8088      	LDD  R8,Y+0
000164 9622      	ADIW R28,2
000165 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000166 e0a2      	LDI  R26,LOW(2)
000167 d05c      	RCALL SUBOPT_0x0
000168 e0ac      	LDI  R26,LOW(12)
000169 dfe3      	RCALL __lcd_write_data
00016a e0a1      	LDI  R26,LOW(1)
00016b d058      	RCALL SUBOPT_0x0
00016c e0e0      	LDI  R30,LOW(0)
00016d 2e8e      	MOV  R8,R30
00016e 2e9e      	MOV  R9,R30
00016f 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000170 93aa      	ST   -Y,R26
000171 81a8      	LD   R26,Y
000172 30aa      	CPI  R26,LOW(0xA)
000173 f011      	BREQ _0x2000011
000174 149b      	CP   R9,R11
000175 f048      	BRLO _0x2000010
                 _0x2000011:
000176 e0e0      	LDI  R30,LOW(0)
000177 93ea      	ST   -Y,R30
000178 9483      	INC  R8
000179 2da8      	MOV  R26,R8
00017a dfde      	RCALL _lcd_gotoxy
00017b 81a8      	LD   R26,Y
00017c 30aa      	CPI  R26,LOW(0xA)
00017d f409      	BRNE _0x2000013
00017e c043      	RJMP _0x2020001
                 _0x2000013:
                 _0x2000010:
00017f 9493      	INC  R9
000180 9ade      	SBI  0x1B,6
000181 81a8      	LD   R26,Y
000182 dfca      	RCALL __lcd_write_data
000183 98de      	CBI  0x1B,6
000184 c03d      	RJMP _0x2020001
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
000185 93ba      	ST   -Y,R27
000186 93aa      	ST   -Y,R26
000187 931a      	ST   -Y,R17
                 _0x2000017:
000188 81e9      	LDD  R30,Y+1
000189 81fa      	LDD  R31,Y+1+1
00018a 9631      	ADIW R30,1
00018b 83e9      	STD  Y+1,R30
00018c 83fa      	STD  Y+1+1,R31
00018d 9731      	SBIW R30,1
00018e 91e4      	LPM  R30,Z
00018f 2f1e      	MOV  R17,R30
000190 30e0      	CPI  R30,0
000191 f019      	BREQ _0x2000019
000192 2fa1      	MOV  R26,R17
000193 dfdc      	RCALL _lcd_putchar
000194 cff3      	RJMP _0x2000017
                 _0x2000019:
000195 8118      	LDD  R17,Y+0
000196 9623      	ADIW R28,3
000197 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000198 93aa      	ST   -Y,R26
000199 9ad3      	SBI  0x1A,3
00019a 9ad2      	SBI  0x1A,2
00019b 9ad1      	SBI  0x1A,1
00019c 9ad0      	SBI  0x1A,0
00019d 9ad4      	SBI  0x1A,4
00019e 9ad6      	SBI  0x1A,6
00019f 9ad5      	SBI  0x1A,5
0001a0 98dc      	CBI  0x1B,4
0001a1 98de      	CBI  0x1B,6
0001a2 98dd      	CBI  0x1B,5
0001a3 80b8      	LDD  R11,Y+0
0001a4 81e8      	LD   R30,Y
0001a5 58e0      	SUBI R30,-LOW(128)
                +
0001a6 93e0 0502+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0001a8 81e8      	LD   R30,Y
0001a9 54e0      	SUBI R30,-LOW(192)
                +
0001aa 93e0 0503+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0001ac e1a4      	LDI  R26,LOW(20)
0001ad e0b0      	LDI  R27,0
0001ae 940e 01d0 	CALL _delay_ms
0001b0 d018      	RCALL SUBOPT_0x1
0001b1 d017      	RCALL SUBOPT_0x1
0001b2 d016      	RCALL SUBOPT_0x1
0001b3 e2a0      	LDI  R26,LOW(32)
0001b4 df73      	RCALL __lcd_write_nibble_G100
                +
0001b5 ec88     +LDI R24 , LOW ( 200 )
0001b6 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0001b7 9701     +SBIW R24 , 1
0001b8 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0001b9 e2a8      	LDI  R26,LOW(40)
0001ba df92      	RCALL __lcd_write_data
0001bb e0a4      	LDI  R26,LOW(4)
0001bc df90      	RCALL __lcd_write_data
0001bd e8a5      	LDI  R26,LOW(133)
0001be df8e      	RCALL __lcd_write_data
0001bf e0a6      	LDI  R26,LOW(6)
0001c0 df8c      	RCALL __lcd_write_data
0001c1 dfa4      	RCALL _lcd_clear
                 _0x2020001:
0001c2 9621      	ADIW R28,1
0001c3 9508      	RET
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000500           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0001c4 df88      	RCALL __lcd_write_data
0001c5 e0a3      	LDI  R26,LOW(3)
0001c6 e0b0      	LDI  R27,0
0001c7 940c 01d0 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
0001c9 e3a0      	LDI  R26,LOW(48)
0001ca df5d      	RCALL __lcd_write_nibble_G100
                +
0001cb ec88     +LDI R24 , LOW ( 200 )
0001cc e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0001cd 9701     +SBIW R24 , 1
0001ce f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0001cf 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0001d0 9610      	adiw r26,0
0001d1 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001d2 ed80     +LDI R24 , LOW ( 0x7D0 )
0001d3 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0001d4 9701     +SBIW R24 , 1
0001d5 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0001d6 95a8      	wdr
0001d7 9711      	sbiw r26,1
0001d8 f7c9      	brne __delay_ms0
                 __delay_ms1:
0001d9 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   9 r5 :   3 r6 :   5 r7 :   3 
r8 :   4 r9 :   4 r10:   0 r11:   2 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  22 r25:   5 r26:  38 r27:   9 r28:   4 r29:   1 r30: 143 r31:  15 
x  :   3 y  :  39 z  :   9 
Registers used: 22 out of 35 (62.9%)

ATmega128 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   1 
adiw  :   7 and   :   0 andi  :   4 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   8 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 
brlt  :   0 brmi  :   0 brne  :  13 brpl  :   0 brsh  :   1 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   3 
cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   4 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   5 cpc   :   4 cpi   :   3 cpse  :   0 dec   :   5 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   1 inc   :   2 jmp   :  37 ld    :  17 ldd   :   7 
ldi   :  65 lds   :   0 lpm   :   9 lsl   :   0 lsr   :   0 mov   :   5 
movw  :  11 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   0 ori   :   0 out   :  45 pop   :   0 push  :   0 rcall :  24 
ret   :   6 reti  :   1 rjmp  :  15 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   1 sbi   :  15 sbic  :   2 sbis  :   0 sbiw  :   9 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  17 std   :   2 sts   :  25 sub   :   0 subi  :   3 
swap  :   1 tst   :   0 wdr   :   1 
Instructions used: 40 out of 117 (34.2%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003b4    916     32    948  131072   0.7%
[.dseg] 0x000100 0x000504      0      4      4    4096   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 8 warnings
