<stg><name>cache_access</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="10" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:12 %address_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %address

]]></Node>
<StgValue><ssdm name="address_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %tag = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %address_read, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tag"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %index = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %address_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="11">
<![CDATA[
entry:15 %offset = trunc i11 %address_read

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
entry:18 %zerod = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 0

]]></Node>
<StgValue><ssdm name="zerod"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
entry:20 %zext_ln43 = zext i3 %zerod

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %cache_tag_addr = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="cache_tag_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3">
<![CDATA[
entry:22 %cache_tag_load = load i3 %cache_tag_addr

]]></Node>
<StgValue><ssdm name="cache_tag_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="11">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %address

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %address, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %action

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %action, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mymem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mymem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %action_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %action

]]></Node>
<StgValue><ssdm name="action_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %value_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %value_r

]]></Node>
<StgValue><ssdm name="value_r_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="6">
<![CDATA[
entry:16 %zext_ln38 = zext i6 %offset

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17 %address_1 = sub i11 %address_read, i11 %zext_ln38

]]></Node>
<StgValue><ssdm name="address_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:19 %oned = or i3 %zerod, i3 1

]]></Node>
<StgValue><ssdm name="oned"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3">
<![CDATA[
entry:22 %cache_tag_load = load i3 %cache_tag_addr

]]></Node>
<StgValue><ssdm name="cache_tag_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:23 %icmp_ln43 = icmp_eq  i3 %cache_tag_load, i3 %tag

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:24 %br_ln43 = br i1 %icmp_ln43, void %if.else, void %if.end52

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
if.else:0 %zext_ln46 = zext i3 %oned

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:1 %cache_tag_addr_1 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="cache_tag_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3">
<![CDATA[
if.else:2 %cache_tag_load_1 = load i3 %cache_tag_addr_1

]]></Node>
<StgValue><ssdm name="cache_tag_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3">
<![CDATA[
if.else:2 %cache_tag_load_1 = load i3 %cache_tag_addr_1

]]></Node>
<StgValue><ssdm name="cache_tag_load_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:3 %icmp_ln46 = icmp_eq  i3 %cache_tag_load_1, i3 %tag

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:4 %br_ln46 = br i1 %icmp_ln46, void %if.else41, void %if.end52

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1">
<![CDATA[
if.else41:0 %set_old_3_load = load i1 %set_old_3

]]></Node>
<StgValue><ssdm name="set_old_3_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1">
<![CDATA[
if.else41:1 %set_old_0_load = load i1 %set_old_0

]]></Node>
<StgValue><ssdm name="set_old_0_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1">
<![CDATA[
if.else41:2 %set_old_1_load = load i1 %set_old_1

]]></Node>
<StgValue><ssdm name="set_old_1_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1">
<![CDATA[
if.else41:3 %set_old_2_load = load i1 %set_old_2

]]></Node>
<StgValue><ssdm name="set_old_2_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.else41:4 %icmp_ln9 = icmp_eq  i2 %index, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else41:5 %select_ln9 = select i1 %icmp_ln9, i1 %set_old_0_load, i1 %set_old_3_load

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.else41:6 %icmp_ln9_1 = icmp_eq  i2 %index, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else41:7 %select_ln9_1 = select i1 %icmp_ln9_1, i1 %set_old_1_load, i1 %select_ln9

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.else41:8 %icmp_ln9_2 = icmp_eq  i2 %index, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else41:9 %select_ln9_2 = select i1 %icmp_ln9_2, i1 %set_old_2_load, i1 %select_ln9_1

]]></Node>
<StgValue><ssdm name="select_ln9_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
if.else41:10 %cache_index = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 %select_ln9_2

]]></Node>
<StgValue><ssdm name="cache_index"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else41:11 %xor_ln52 = xor i1 %select_ln9_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.else41:12 %switch_ln52 = switch i2 %index, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln52"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_0

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln52 = store i1 %xor_ln52, i1 %set_old_3

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
<literal name="index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln52 = br void %if.else416

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.else416:0 %br_ln0 = br void %if.end52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
if.end52:0 %cache_index_1 = phi i3 %cache_index, void %if.else416, i3 %zerod, void %entry, i3 %oned, void %if.else

]]></Node>
<StgValue><ssdm name="cache_index_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="3">
<![CDATA[
if.end52:2 %zext_ln57 = zext i3 %cache_index_1

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end52:4 %cache_valid_addr = getelementptr i1 %cache_valid, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_valid_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3">
<![CDATA[
if.end52:5 %cache_valid_load = load i3 %cache_valid_addr

]]></Node>
<StgValue><ssdm name="cache_valid_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end52:1 %not_in_cache = phi i1 1, void %if.else416, i1 0, void %entry, i1 0, void %if.else

]]></Node>
<StgValue><ssdm name="not_in_cache"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
if.end52:3 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3">
<![CDATA[
if.end52:5 %cache_valid_load = load i3 %cache_valid_addr

]]></Node>
<StgValue><ssdm name="cache_valid_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52:6 %xor_ln57 = xor i1 %cache_valid_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln57"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end52:7 %or_ln57 = or i1 %not_in_cache, i1 %xor_ln57

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end52:8 %br_ln57 = br i1 %or_ln57, void %if.end84, void %if.then57

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then57:0 %cache_dirty_addr = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_dirty_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3">
<![CDATA[
if.then57:1 %cache_dirty_load = load i3 %cache_dirty_addr

]]></Node>
<StgValue><ssdm name="cache_dirty_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3">
<![CDATA[
if.then57:1 %cache_dirty_load = load i3 %cache_dirty_addr

]]></Node>
<StgValue><ssdm name="cache_dirty_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then57:2 %br_ln58 = br i1 %cache_dirty_load, void %if.end71, void %if.then61

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then61:0 %cache_tag_addr_2 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_tag_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3">
<![CDATA[
if.then61:1 %cache_tag_load_2 = load i3 %cache_tag_addr_2

]]></Node>
<StgValue><ssdm name="cache_tag_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3">
<![CDATA[
if.then61:1 %cache_tag_load_2 = load i3 %cache_tag_addr_2

]]></Node>
<StgValue><ssdm name="cache_tag_load_2"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="3" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
if.then61:2 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="3" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
if.then61:2 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cache_dirty_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
if.then61:3 %br_ln0 = br void %if.end71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end71:1 %store_ln66 = store i1 0, i3 %cache_dirty_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end71:2 %store_ln67 = store i1 1, i3 %cache_valid_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end71:3 %cache_tag_addr_3 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_tag_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end71:4 %store_ln68 = store i3 %tag, i3 %cache_tag_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="11" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end71:0 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="11" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end71:0 %call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.end71:5 %br_ln69 = br void %if.end84

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
if.end84:0 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 %offset

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
if.end84:1 %zext_ln72 = zext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end84:2 %cache_addr = getelementptr i32 %cache, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="cache_addr"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end84:3 %br_ln70 = br i1 %action_read, void %if.else90, void %if.then85

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else90:1 %cache_dirty_addr_1 = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="cache_dirty_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else90:2 %store_ln76 = store i1 1, i3 %cache_dirty_addr_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else90:0 %store_ln75 = store i32 %value_r_read, i9 %cache_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
if.else90:3 %br_ln0 = br void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then85:0 %ret_value = load i9 %cache_addr

]]></Node>
<StgValue><ssdm name="ret_value"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then85:0 %ret_value = load i9 %cache_addr

]]></Node>
<StgValue><ssdm name="ret_value"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="action_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
if.then85:1 %br_ln73 = br void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end98:0 %ret_value_1 = phi i32 %ret_value, void %if.then85, i32 %value_r_read, void %if.else90

]]></Node>
<StgValue><ssdm name="ret_value_1"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32">
<![CDATA[
if.end98:1 %ret_ln79 = ret i32 %ret_value_1

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
