INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDD/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-311] analyzing module WCLK_WCLK_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Ejercicios/Ejercicio4/module_register_pp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_register_pp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Ejercicios/Compartido/module_seg7_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_seg7_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Ejercicios/Ejercicio4/top_simulate_7seg_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulate_7seg_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Ejercicios/Ejercicio4/tb_7seg_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_7seg_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio4/vivido_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio4/vivido_project.sim/sim_1/behav/xsim/glbl.v:6]
