// Seed: 1062067209
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2
);
  wire id_4;
  assign module_1.id_11 = 0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5
    , id_18,
    input supply0 id_6,
    output wor id_7,
    output uwire id_8,
    output wire id_9,
    input uwire id_10
    , id_19,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    input supply0 id_14,
    output tri0 id_15,
    output tri id_16
);
  wire id_20;
  assign id_19 = id_3;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_6
  );
  wire id_21, id_22;
endmodule
