#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 23 23:58:16 2020
# Process ID: 19180
# Current directory: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent676 C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\CSE320_Lab2\CSE320_Lab2.xpr
# Log file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/vivado.log
# Journal file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 974.613 ; gain = 343.477
update_compile_order -fileset sources_1
close_project
create_project {test 1} {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
file mkdir C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new
can't create directory "C:/Users/stefa/iCloudDrive/ASU/Spring": file already exists
file mkdir C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new
can't create directory "C:/Users/stefa/iCloudDrive/ASU/Spring": file already exists
file mkdir C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new
can't create directory "C:/Users/stefa/iCloudDrive/ASU/Spring": file already exists
file mkdir C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new
can't create directory "C:/Users/stefa/iCloudDrive/ASU/Spring": file already exists
file mkdir C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new
can't create directory "C:/Users/stefa/iCloudDrive/ASU/Spring": file already exists
file mkdir C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new
can't create directory "C:/Users/stefa/iCloudDrive/ASU/Spring": file already exists
file mkdir {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new}
close [ open {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new/test1.v} w ]
add_files {{C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new/test1.v}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.srcs/sources_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.sim/sim_1/behav/xsim'
"xelab -wto bb93880840104645a34fb1dd3df69711 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_behav xil_defaultlib.test1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb93880840104645a34fb1dd3df69711 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_behav xil_defaultlib.test1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/stefa/iCloudDrive/ASU/Spring -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/stefa/iCloudDrive/ASU/Spring" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 24 00:06:40 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/test 1/test 1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test1_behav -key {Behavioral:sim_1:Functional:test1} -tclbatch {test1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.543 ; gain = 2.676
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 00:07:15 2020...
