// Seed: 1808662194
module module_0 ();
  wire id_1, id_2 = id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  always id_11 <= -1;
  assign id_8 = id_8;
  id_16(
      id_11, id_7, 1
  );
  wire id_17;
  module_0 modCall_1 ();
endmodule
