// Seed: 1596444344
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input uwire id_13,
    output uwire id_14,
    input tri0 id_15,
    output tri1 id_16,
    input tri id_17,
    input tri id_18
);
  wire id_20;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5
);
  assign id_1 = 1'b0;
  module_0(
      id_2,
      id_0,
      id_4,
      id_4,
      id_0,
      id_4,
      id_3,
      id_4,
      id_2,
      id_5,
      id_5,
      id_4,
      id_2,
      id_3,
      id_4,
      id_0,
      id_4,
      id_3,
      id_2
  );
  for (id_7 = 1; id_5; id_7 = 1'd0) begin
    initial begin
      @(1);
      id_1 <= 1;
    end
  end
endmodule
