# IEEE-754-Floating-point-number-Adder
Design of adder/subtractor for commonly used Single Precision Floating point number format (IEEE 754). Verilog HDL is used in implementing this adder/subtractor. The Hardware implementation consists of 5-stage Pipelining.
