Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 18 16:03:05 2025
| Host         : DESKTOP-VKHET3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (280)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (280)
--------------------------------
 There are 280 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.162        0.000                      0                  712        0.011        0.000                      0                  712        3.000        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clkfbout_mmcm    {0.000 25.000}     50.000          20.000          
  clkout_mmcm      {0.000 10.417}     20.833          48.000          
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  clkfbout_mmcm_1  {0.000 25.000}     50.000          20.000          
  clkout_mmcm_1    {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_mmcm                                                                                                                                                     47.845        0.000                       0                     3  
  clkout_mmcm            7.162        0.000                      0                  712        0.152        0.000                      0                  712        9.917        0.000                       0                   282  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_mmcm_1                                                                                                                                                   47.845        0.000                       0                     3  
  clkout_mmcm_1          7.165        0.000                      0                  712        0.152        0.000                      0                  712        9.917        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout_mmcm_1  clkout_mmcm          7.162        0.000                      0                  712        0.011        0.000                      0                  712  
clkout_mmcm    clkout_mmcm_1        7.162        0.000                      0                  712        0.011        0.000                      0                  712  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clkfbout_mmcm                     
(none)           clkfbout_mmcm_1                   
(none)           clkout_mmcm                       
(none)           clkout_mmcm_1                     
(none)                            clkout_mmcm      
(none)                            clkout_mmcm_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm
  To Clock:  clkout_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 5.405ns (40.751%)  route 7.858ns (59.249%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.697    12.586    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 5.791ns (43.774%)  route 7.438ns (56.226%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.552    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_6
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.115ns  (logic 5.405ns (41.214%)  route 7.710ns (58.786%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.548    12.437    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 5.696ns (43.367%)  route 7.438ns (56.633%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.457 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.457    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_5
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[31]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.680ns (43.298%)  route 7.438ns (56.702%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.441 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.441    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_7
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 5.371ns (41.336%)  route 7.622ns (58.664%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.586    12.316    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.989ns  (logic 5.371ns (41.352%)  route 7.618ns (58.648%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.248    10.847    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.173 f  soc_inst/cpu_inst/regf_reg_1_i_146/O
                         net (fo=1, routed)           0.402    11.575    soc_inst/cpu_inst/regf_reg_1_i_146_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.699 r  soc_inst/cpu_inst/regf_reg_1_i_36/O
                         net (fo=2, routed)           0.612    12.311    soc_inst/cpu_inst/wback[18]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 5.371ns (41.492%)  route 7.574ns (58.508%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.537    12.267    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 5.371ns (41.497%)  route 7.572ns (58.503%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.109    10.708    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.326    11.034 r  soc_inst/cpu_inst/regf_reg_1_i_151/O
                         net (fo=1, routed)           0.466    11.500    soc_inst/cpu_inst/regf_reg_1_i_151_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    11.624 r  soc_inst/cpu_inst/regf_reg_1_i_38/O
                         net (fo=2, routed)           0.642    12.266    soc_inst/cpu_inst/wback[16]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 5.371ns (41.499%)  route 7.571ns (58.501%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.098    10.697    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.023 f  soc_inst/cpu_inst/regf_reg_1_i_134/O
                         net (fo=1, routed)           0.466    11.489    soc_inst/cpu_inst/regf_reg_1_i_134_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124    11.613 r  soc_inst/cpu_inst/regf_reg_1_i_33/O
                         net (fo=2, routed)           0.652    12.265    soc_inst/cpu_inst/wback[21]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  7.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.669    -0.495    soc_inst/cpu_inst/clkout
    SLICE_X3Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/Q
                         net (fo=40, routed)          0.099    -0.254    soc_inst/cpu_inst/sr[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  soc_inst/cpu_inst/FSM_sequential_sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    soc_inst/cpu_inst/sn[1]
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.946    -0.727    soc_inst/cpu_inst/clkout
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.120    -0.362    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/Q
                         net (fo=1, routed)           0.140    -0.243    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[2]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.046    -0.197 r  soc_inst/uart_inst/iface/rr[rdata][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    soc_inst/uart_inst/iface/rn[rdata][2]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.380    soc_inst/uart_inst/iface/rr_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/Q
                         net (fo=1, routed)           0.148    -0.234    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[6]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.048    -0.186 r  soc_inst/uart_inst/iface/rr[rdata][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    soc_inst/uart_inst/iface/rn[rdata][6]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.380    soc_inst/uart_inst/iface/rr_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/core/txp/clkout
    SLICE_X14Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/core/txp/rr[parity]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/core/txp/clkout
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.091    -0.420    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[9]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  soc_inst/uart_inst/iface/rr[rdata][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/iface/rn[rdata][9]
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.091    -0.420    soc_inst/uart_inst/iface/rr_reg[rdata][9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X17Y40         FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.172    -0.212    soc_inst/uart_inst/iface/D[8]
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X13Y40         FDCE (Hold_fdce_C_D)         0.075    -0.412    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/br_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y127         FDRE                                         r  soc_inst/spi_inst/coms/br_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  soc_inst/spi_inst/coms/br_reg_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.288    soc_inst/spi_inst/coms/br_reg[0]
    SLICE_X2Y127         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.858    -0.815    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y127         FDCE (Hold_fdce_C_D)         0.121    -0.442    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/Prueba/clkout
    SLICE_X1Y127         FDCE                                         r  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/Q
                         net (fo=12, routed)          0.147    -0.289    soc_inst/spi_inst/coms/instruction_reg_reg[3]_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.244 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X2Y126         FDPE (Hold_fdpe_C_D)         0.121    -0.444    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.128    -0.450 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.070    -0.380    soc_inst/spi_inst/coms/enable_Serial
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.099    -0.281 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1_n_0
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X1Y126         FDCE (Hold_fdce_C_D)         0.091    -0.487    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/instr_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.284%)  route 0.249ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/cpu_inst/clkout
    SLICE_X8Y39          FDCE                                         r  soc_inst/cpu_inst/instr_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  soc_inst/cpu_inst/instr_reg[rd][2]/Q
                         net (fo=4, routed)           0.249    -0.128    soc_inst/cpu_inst/instr_reg[rd][2]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.957    -0.716    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.335    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_mmcm
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y9      soc_inst/mem_inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB36_X0Y9      soc_inst/mem_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y16   mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm_1
  To Clock:  clkout_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        7.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 5.405ns (40.751%)  route 7.858ns (59.249%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.697    12.586    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 5.791ns (43.774%)  route 7.438ns (56.226%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.552    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_6
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.138    19.769    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.831    soc_inst/cpu_inst/pcr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.115ns  (logic 5.405ns (41.214%)  route 7.710ns (58.786%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.548    12.437    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 5.696ns (43.367%)  route 7.438ns (56.633%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.457 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.457    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_5
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.138    19.769    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.831    soc_inst/cpu_inst/pcr_reg[31]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.680ns (43.298%)  route 7.438ns (56.702%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.441 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.441    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_7
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.138    19.769    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.831    soc_inst/cpu_inst/pcr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 5.371ns (41.336%)  route 7.622ns (58.664%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.586    12.316    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.989ns  (logic 5.371ns (41.352%)  route 7.618ns (58.648%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.248    10.847    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.173 f  soc_inst/cpu_inst/regf_reg_1_i_146/O
                         net (fo=1, routed)           0.402    11.575    soc_inst/cpu_inst/regf_reg_1_i_146_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.699 r  soc_inst/cpu_inst/regf_reg_1_i_36/O
                         net (fo=2, routed)           0.612    12.311    soc_inst/cpu_inst/wback[18]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 5.371ns (41.492%)  route 7.574ns (58.508%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.537    12.267    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  7.484    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 5.371ns (41.497%)  route 7.572ns (58.503%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.109    10.708    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.326    11.034 r  soc_inst/cpu_inst/regf_reg_1_i_151/O
                         net (fo=1, routed)           0.466    11.500    soc_inst/cpu_inst/regf_reg_1_i_151_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    11.624 r  soc_inst/cpu_inst/regf_reg_1_i_38/O
                         net (fo=2, routed)           0.642    12.266    soc_inst/cpu_inst/wback[16]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 5.371ns (41.499%)  route 7.571ns (58.501%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.098    10.697    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.023 f  soc_inst/cpu_inst/regf_reg_1_i_134/O
                         net (fo=1, routed)           0.466    11.489    soc_inst/cpu_inst/regf_reg_1_i_134_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124    11.613 r  soc_inst/cpu_inst/regf_reg_1_i_33/O
                         net (fo=2, routed)           0.652    12.265    soc_inst/cpu_inst/wback[21]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.138    19.992    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    19.751    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  7.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.669    -0.495    soc_inst/cpu_inst/clkout
    SLICE_X3Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/Q
                         net (fo=40, routed)          0.099    -0.254    soc_inst/cpu_inst/sr[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  soc_inst/cpu_inst/FSM_sequential_sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    soc_inst/cpu_inst/sn[1]
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.946    -0.727    soc_inst/cpu_inst/clkout
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.120    -0.362    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/Q
                         net (fo=1, routed)           0.140    -0.243    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[2]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.046    -0.197 r  soc_inst/uart_inst/iface/rr[rdata][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    soc_inst/uart_inst/iface/rn[rdata][2]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.380    soc_inst/uart_inst/iface/rr_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/Q
                         net (fo=1, routed)           0.148    -0.234    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[6]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.048    -0.186 r  soc_inst/uart_inst/iface/rr[rdata][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    soc_inst/uart_inst/iface/rn[rdata][6]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.380    soc_inst/uart_inst/iface/rr_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/core/txp/clkout
    SLICE_X14Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/core/txp/rr[parity]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/core/txp/clkout
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.091    -0.420    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[9]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  soc_inst/uart_inst/iface/rr[rdata][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/iface/rn[rdata][9]
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.091    -0.420    soc_inst/uart_inst/iface/rr_reg[rdata][9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X17Y40         FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.172    -0.212    soc_inst/uart_inst/iface/D[8]
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X13Y40         FDCE (Hold_fdce_C_D)         0.075    -0.412    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/br_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y127         FDRE                                         r  soc_inst/spi_inst/coms/br_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  soc_inst/spi_inst/coms/br_reg_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.288    soc_inst/spi_inst/coms/br_reg[0]
    SLICE_X2Y127         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.858    -0.815    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y127         FDCE (Hold_fdce_C_D)         0.121    -0.442    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/Prueba/clkout
    SLICE_X1Y127         FDCE                                         r  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/Q
                         net (fo=12, routed)          0.147    -0.289    soc_inst/spi_inst/coms/instruction_reg_reg[3]_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.244 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X2Y126         FDPE (Hold_fdpe_C_D)         0.121    -0.444    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.128    -0.450 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.070    -0.380    soc_inst/spi_inst/coms/enable_Serial
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.099    -0.281 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1_n_0
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X1Y126         FDCE (Hold_fdce_C_D)         0.091    -0.487    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/instr_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.284%)  route 0.249ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/cpu_inst/clkout
    SLICE_X8Y39          FDCE                                         r  soc_inst/cpu_inst/instr_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  soc_inst/cpu_inst/instr_reg[rd][2]/Q
                         net (fo=4, routed)           0.249    -0.128    soc_inst/cpu_inst/instr_reg[rd][2]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.957    -0.716    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.335    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_mmcm_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y16     soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X0Y17     soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB36_X0Y9      soc_inst/mem_inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB36_X0Y9      soc_inst/mem_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y16   mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y2  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X3Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X2Y41      soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X7Y43      soc_inst/cpu_inst/instr_reg[funct3][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X10Y45     soc_inst/cpu_inst/instr_reg[funct3][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm_1
  To Clock:  clkout_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 5.405ns (40.751%)  route 7.858ns (59.249%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.697    12.586    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 5.791ns (43.774%)  route 7.438ns (56.226%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.552    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_6
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.115ns  (logic 5.405ns (41.214%)  route 7.710ns (58.786%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.548    12.437    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 5.696ns (43.367%)  route 7.438ns (56.633%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.457 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.457    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_5
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[31]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.680ns (43.298%)  route 7.438ns (56.702%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.441 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.441    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_7
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 5.371ns (41.336%)  route 7.622ns (58.664%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.586    12.316    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.989ns  (logic 5.371ns (41.352%)  route 7.618ns (58.648%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.248    10.847    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.173 f  soc_inst/cpu_inst/regf_reg_1_i_146/O
                         net (fo=1, routed)           0.402    11.575    soc_inst/cpu_inst/regf_reg_1_i_146_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.699 r  soc_inst/cpu_inst/regf_reg_1_i_36/O
                         net (fo=2, routed)           0.612    12.311    soc_inst/cpu_inst/wback[18]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 5.371ns (41.492%)  route 7.574ns (58.508%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.537    12.267    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 5.371ns (41.497%)  route 7.572ns (58.503%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.109    10.708    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.326    11.034 r  soc_inst/cpu_inst/regf_reg_1_i_151/O
                         net (fo=1, routed)           0.466    11.500    soc_inst/cpu_inst/regf_reg_1_i_151_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    11.624 r  soc_inst/cpu_inst/regf_reg_1_i_38/O
                         net (fo=2, routed)           0.642    12.266    soc_inst/cpu_inst/wback[16]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm rise@20.833ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 5.371ns (41.499%)  route 7.571ns (58.501%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.098    10.697    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.023 f  soc_inst/cpu_inst/regf_reg_1_i_134/O
                         net (fo=1, routed)           0.466    11.489    soc_inst/cpu_inst/regf_reg_1_i_134_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124    11.613 r  soc_inst/cpu_inst/regf_reg_1_i_33/O
                         net (fo=2, routed)           0.652    12.265    soc_inst/cpu_inst/wback[21]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  7.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.669    -0.495    soc_inst/cpu_inst/clkout
    SLICE_X3Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/Q
                         net (fo=40, routed)          0.099    -0.254    soc_inst/cpu_inst/sr[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  soc_inst/cpu_inst/FSM_sequential_sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    soc_inst/cpu_inst/sn[1]
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.946    -0.727    soc_inst/cpu_inst/clkout
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.141    -0.340    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.120    -0.220    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/Q
                         net (fo=1, routed)           0.140    -0.243    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[2]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.046    -0.197 r  soc_inst/uart_inst/iface/rr[rdata][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    soc_inst/uart_inst/iface/rn[rdata][2]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.238    soc_inst/uart_inst/iface/rr_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/Q
                         net (fo=1, routed)           0.148    -0.234    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[6]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.048    -0.186 r  soc_inst/uart_inst/iface/rr[rdata][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    soc_inst/uart_inst/iface/rn[rdata][6]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.238    soc_inst/uart_inst/iface/rr_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/core/txp/clkout
    SLICE_X14Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/core/txp/rr[parity]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/core/txp/clkout
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.091    -0.278    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[9]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  soc_inst/uart_inst/iface/rr[rdata][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/iface/rn[rdata][9]
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.091    -0.278    soc_inst/uart_inst/iface/rr_reg[rdata][9]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X17Y40         FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.172    -0.212    soc_inst/uart_inst/iface/D[8]
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.141    -0.345    
    SLICE_X13Y40         FDCE (Hold_fdce_C_D)         0.075    -0.270    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/br_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y127         FDRE                                         r  soc_inst/spi_inst/coms/br_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  soc_inst/spi_inst/coms/br_reg_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.288    soc_inst/spi_inst/coms/br_reg[0]
    SLICE_X2Y127         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.858    -0.815    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.141    -0.422    
    SLICE_X2Y127         FDCE (Hold_fdce_C_D)         0.121    -0.301    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/Prueba/clkout
    SLICE_X1Y127         FDCE                                         r  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/Q
                         net (fo=12, routed)          0.147    -0.289    soc_inst/spi_inst/coms/instruction_reg_reg[3]_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.244 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.141    -0.424    
    SLICE_X2Y126         FDPE (Hold_fdpe_C_D)         0.121    -0.303    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.128    -0.450 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.070    -0.380    soc_inst/spi_inst/coms/enable_Serial
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.099    -0.281 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1_n_0
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.141    -0.437    
    SLICE_X1Y126         FDCE (Hold_fdce_C_D)         0.091    -0.346    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/instr_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm rise@0.000ns - clkout_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.284%)  route 0.249ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/cpu_inst/clkout
    SLICE_X8Y39          FDCE                                         r  soc_inst/cpu_inst/instr_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  soc_inst/cpu_inst/instr_reg[rd][2]/Q
                         net (fo=4, routed)           0.249    -0.128    soc_inst/cpu_inst/instr_reg[rd][2]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.957    -0.716    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.141    -0.324    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.194    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clkout_mmcm
  To Clock:  clkout_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        7.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.263ns  (logic 5.405ns (40.751%)  route 7.858ns (59.249%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.697    12.586    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 5.791ns (43.774%)  route 7.438ns (56.226%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.552    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_6
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[30]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.115ns  (logic 5.405ns (41.214%)  route 7.710ns (58.786%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.764     8.609    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.733 f  soc_inst/cpu_inst/regf_reg_1_i_315/O
                         net (fo=1, routed)           0.800     9.532    soc_inst/cpu_inst/regf_reg_1_i_315_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  soc_inst/cpu_inst/regf_reg_1_i_163/O
                         net (fo=26, routed)          1.130    10.786    soc_inst/cpu_inst/regf_reg_1_i_163_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.150    10.936 r  soc_inst/cpu_inst/regf_reg_1_i_62/O
                         net (fo=1, routed)           0.625    11.561    soc_inst/cpu_inst/regf_reg_1_i_62_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I2_O)        0.328    11.889 r  soc_inst/cpu_inst/regf_reg_1_i_12/O
                         net (fo=2, routed)           0.548    12.437    soc_inst/cpu_inst/wback[10]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 5.696ns (43.367%)  route 7.438ns (56.633%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.457 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.457    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_5
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[31]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[31]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/pcr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.680ns (43.298%)  route 7.438ns (56.702%))
  Logic Levels:           15  (CARRY4=11 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 19.419 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_1/DOADO[1]
                         net (fo=20, routed)          3.890     5.666    soc_inst/cpu_inst/rs2[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.790 r  soc_inst/cpu_inst/pcr[1]_i_133/O
                         net (fo=1, routed)           0.000     5.790    soc_inst/cpu_inst/pcr[1]_i_133_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.303 r  soc_inst/cpu_inst/pcr_reg[1]_i_94/CO[3]
                         net (fo=1, routed)           0.000     6.303    soc_inst/cpu_inst/pcr_reg[1]_i_94_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.420 r  soc_inst/cpu_inst/pcr_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.001     6.421    soc_inst/cpu_inst/pcr_reg[1]_i_58_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.650 r  soc_inst/cpu_inst/pcr_reg[1]_i_22/CO[2]
                         net (fo=1, routed)           0.667     7.317    soc_inst/cpu_inst/data0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.334     7.651 r  soc_inst/cpu_inst/pcr[1]_i_16/O
                         net (fo=1, routed)           0.810     8.461    soc_inst/cpu_inst/pcr[1]_i_16_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.328     8.789 r  soc_inst/cpu_inst/pcr[1]_i_10/O
                         net (fo=61, routed)          2.071    10.860    soc_inst/cpu_inst/pcr[1]_i_10_n_0
    SLICE_X1Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.984 r  soc_inst/cpu_inst/pcr[1]_i_8/O
                         net (fo=1, routed)           0.000    10.984    soc_inst/cpu_inst/pcr[1]_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  soc_inst/cpu_inst/pcr_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.534    soc_inst/cpu_inst/pcr_reg[1]_i_1_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  soc_inst/cpu_inst/pcr_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    soc_inst/cpu_inst/pcr_reg[5]_i_1_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  soc_inst/cpu_inst/pcr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    soc_inst/cpu_inst/pcr_reg[9]_i_1_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  soc_inst/cpu_inst/pcr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    soc_inst/cpu_inst/pcr_reg[13]_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  soc_inst/cpu_inst/pcr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    soc_inst/cpu_inst/pcr_reg[17]_i_1_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  soc_inst/cpu_inst/pcr_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    soc_inst/cpu_inst/pcr_reg[21]_i_1_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  soc_inst/cpu_inst/pcr_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.218    soc_inst/cpu_inst/pcr_reg[25]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.441 r  soc_inst/cpu_inst/pcr_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.441    soc_inst/cpu_inst/pcr_reg[29]_i_1_n_7
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.606    19.419    soc_inst/cpu_inst/clkout
    SLICE_X1Y50          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[29]/C
                         clock pessimism              0.487    19.907    
                         clock uncertainty           -0.141    19.765    
    SLICE_X1Y50          FDCE (Setup_fdce_C_D)        0.062    19.827    soc_inst/cpu_inst/pcr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 5.371ns (41.336%)  route 7.622ns (58.664%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.586    12.316    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.989ns  (logic 5.371ns (41.352%)  route 7.618ns (58.648%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.248    10.847    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.173 f  soc_inst/cpu_inst/regf_reg_1_i_146/O
                         net (fo=1, routed)           0.402    11.575    soc_inst/cpu_inst/regf_reg_1_i_146_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124    11.699 r  soc_inst/cpu_inst/regf_reg_1_i_36/O
                         net (fo=2, routed)           0.612    12.311    soc_inst/cpu_inst/wback[18]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 5.371ns (41.492%)  route 7.574ns (58.508%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.267    10.866    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.192 f  soc_inst/cpu_inst/regf_reg_1_i_128/O
                         net (fo=1, routed)           0.415    11.607    soc_inst/cpu_inst/regf_reg_1_i_128_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.731 r  soc_inst/cpu_inst/regf_reg_1_i_31/O
                         net (fo=2, routed)           0.537    12.267    soc_inst/cpu_inst/wback[23]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 5.371ns (41.497%)  route 7.572ns (58.503%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.109    10.708    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.326    11.034 r  soc_inst/cpu_inst/regf_reg_1_i_151/O
                         net (fo=1, routed)           0.466    11.500    soc_inst/cpu_inst/regf_reg_1_i_151_n_0
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    11.624 r  soc_inst/cpu_inst/regf_reg_1_i_38/O
                         net (fo=2, routed)           0.642    12.266    soc_inst/cpu_inst/wback[16]
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_2
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout_mmcm_1 rise@20.833ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 5.371ns (41.499%)  route 7.571ns (58.501%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 19.546 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.863    -0.677    soc_inst/cpu_inst/clkout
    RAMB18_X0Y17         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.777 r  soc_inst/cpu_inst/regf_reg_2/DOADO[1]
                         net (fo=29, routed)          1.127     2.904    soc_inst/cpu_inst/rs1[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     3.028 r  soc_inst/cpu_inst/pcr[0]_i_6/O
                         net (fo=1, routed)           0.000     3.028    soc_inst/cpu_inst/pcr[0]_i_6_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.578 r  soc_inst/cpu_inst/pcr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.578    soc_inst/cpu_inst/pcr_reg[0]_i_3_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.692 r  soc_inst/cpu_inst/mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.692    soc_inst/cpu_inst/mem_reg_i_44_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  soc_inst/cpu_inst/mem_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     3.806    soc_inst/cpu_inst/mem_reg_i_42_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  soc_inst/cpu_inst/pcr_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.920    soc_inst/cpu_inst/pcr_reg[9]_i_15_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  soc_inst/cpu_inst/pcr_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.034    soc_inst/cpu_inst/pcr_reg[13]_i_15_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  soc_inst/cpu_inst/pcr_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.148    soc_inst/cpu_inst/pcr_reg[17]_i_15_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.262 r  soc_inst/cpu_inst/pcr_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.001     4.263    soc_inst/cpu_inst/pcr_reg[21]_i_15_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.576 r  soc_inst/cpu_inst/instr_reg[rd][4]_i_13/O[3]
                         net (fo=2, routed)           0.602     5.178    soc_inst/cpu_inst/lsaddr00_out[31]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.306     5.484 r  soc_inst/cpu_inst/instr[rd][4]_i_17/O
                         net (fo=2, routed)           1.210     6.694    soc_inst/cpu_inst/master_dn[addr][31]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  soc_inst/cpu_inst/instr[rd][4]_i_10/O
                         net (fo=1, routed)           0.903     7.720    soc_inst/cpu_inst/instr[rd][4]_i_10_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     7.844 f  soc_inst/cpu_inst/instr[rd][4]_i_3/O
                         net (fo=25, routed)          0.981     8.825    soc_inst/cpu_inst/instr[rd][4]_i_3_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124     8.949 f  soc_inst/cpu_inst/regf_reg_1_i_158/O
                         net (fo=5, routed)           0.532     9.481    soc_inst/cpu_inst/regf_reg_1_i_158_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I2_O)        0.118     9.599 f  soc_inst/cpu_inst/regf_reg_1_i_236/O
                         net (fo=15, routed)          1.098    10.697    soc_inst/cpu_inst/regf_reg_1_i_236_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.023 f  soc_inst/cpu_inst/regf_reg_1_i_134/O
                         net (fo=1, routed)           0.466    11.489    soc_inst/cpu_inst/regf_reg_1_i_134_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124    11.613 r  soc_inst/cpu_inst/regf_reg_1_i_33/O
                         net (fo=2, routed)           0.652    12.265    soc_inst/cpu_inst/wback[21]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.733    19.546    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.584    20.130    
                         clock uncertainty           -0.141    19.989    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    19.748    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  7.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.669    -0.495    soc_inst/cpu_inst/clkout
    SLICE_X3Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  soc_inst/cpu_inst/FSM_sequential_sr_reg[0]/Q
                         net (fo=40, routed)          0.099    -0.254    soc_inst/cpu_inst/sr[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  soc_inst/cpu_inst/FSM_sequential_sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    soc_inst/cpu_inst/sn[1]
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.946    -0.727    soc_inst/cpu_inst/clkout
    SLICE_X2Y41          FDCE                                         r  soc_inst/cpu_inst/FSM_sequential_sr_reg[1]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.141    -0.340    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.120    -0.220    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][2]/Q
                         net (fo=1, routed)           0.140    -0.243    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[2]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.046    -0.197 r  soc_inst/uart_inst/iface/rr[rdata][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    soc_inst/uart_inst/iface/rn[rdata][2]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][2]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.238    soc_inst/uart_inst/iface/rr_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][6]/Q
                         net (fo=1, routed)           0.148    -0.234    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[6]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.048    -0.186 r  soc_inst/uart_inst/iface/rr[rdata][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    soc_inst/uart_inst/iface/rn[rdata][6]
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][6]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.131    -0.238    soc_inst/uart_inst/iface/rr_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/core/txp/rr_reg[parity]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/core/txp/clkout
    SLICE_X14Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/core/txp/rr_reg[data][0]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/core/txp/rr_reg[data_n_0_][0]
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  soc_inst/uart_inst/core/txp/rr[parity]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/core/txp/rr[parity]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/core/txp/clkout
    SLICE_X15Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/rr_reg[parity]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.091    -0.278    soc_inst/uart_inst/core/txp/rr_reg[parity]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.640    -0.524    soc_inst/uart_inst/iface/clkout
    SLICE_X12Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  soc_inst/uart_inst/iface/rr_reg[mmap][2][9]/Q
                         net (fo=2, routed)           0.093    -0.266    soc_inst/uart_inst/iface/rr_reg[mmap][2]_0[9]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  soc_inst/uart_inst/iface/rr[rdata][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    soc_inst/uart_inst/iface/rn[rdata][9]
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y41         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[rdata][9]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.141    -0.369    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.091    -0.278    soc_inst/uart_inst/iface/rr_reg[rdata][9]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.112%)  route 0.172ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/uart_inst/core/rxp/clkout
    SLICE_X17Y40         FDRE                                         r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  soc_inst/uart_inst/core/rxp/rr_reg[data][8]/Q
                         net (fo=2, routed)           0.172    -0.212    soc_inst/uart_inst/iface/D[8]
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.915    -0.758    soc_inst/uart_inst/iface/clkout
    SLICE_X13Y40         FDCE                                         r  soc_inst/uart_inst/iface/rr_reg[mmap][2][8]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.141    -0.345    
    SLICE_X13Y40         FDCE (Hold_fdce_C_D)         0.075    -0.270    soc_inst/uart_inst/iface/rr_reg[mmap][2][8]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/br_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y127         FDRE                                         r  soc_inst/spi_inst/coms/br_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  soc_inst/spi_inst/coms/br_reg_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.288    soc_inst/spi_inst/coms/br_reg[0]
    SLICE_X2Y127         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    soc_inst/spi_inst/coms/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.858    -0.815    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y127         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.141    -0.422    
    SLICE_X2Y127         FDCE (Hold_fdce_C_D)         0.121    -0.301    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.588    -0.576    soc_inst/spi_inst/Prueba/clkout
    SLICE_X1Y127         FDCE                                         r  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  soc_inst/spi_inst/Prueba/instruction_reg_reg[0]/Q
                         net (fo=12, routed)          0.147    -0.289    soc_inst/spi_inst/coms/instruction_reg_reg[3]_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.244 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    soc_inst/spi_inst/coms/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.141    -0.424    
    SLICE_X2Y126         FDPE (Hold_fdpe_C_D)         0.121    -0.303    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.128    -0.450 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.070    -0.380    soc_inst/spi_inst/coms/enable_Serial
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.099    -0.281 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    soc_inst/spi_inst/coms/FSM_onehot_state_reg[6]_i_1_n_0
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.855    -0.817    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.141    -0.437    
    SLICE_X1Y126         FDCE (Hold_fdce_C_D)         0.091    -0.346    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_inst/cpu_inst/instr_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_mmcm_1 rise@0.000ns - clkout_mmcm rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.284%)  route 0.249ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/cpu_inst/clkout
    SLICE_X8Y39          FDCE                                         r  soc_inst/cpu_inst/instr_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.148    -0.377 r  soc_inst/cpu_inst/instr_reg[rd][2]/Q
                         net (fo=4, routed)           0.249    -0.128    soc_inst/cpu_inst/instr_reg[rd][2]
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.957    -0.716    soc_inst/cpu_inst/clkout
    RAMB18_X0Y16         RAMB18E1                                     r  soc_inst/cpu_inst/regf_reg_1/CLKBWRCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.141    -0.324    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.194    soc_inst/cpu_inst/regf_reg_1
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.066    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.389ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.389ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkfbout_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    mmcm_inst/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_mmcm
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.222ns  (logic 4.397ns (35.980%)  route 7.824ns (64.020%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.818    -0.722    soc_inst/uart_inst/core/txp/clkout
    SLICE_X16Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/Q
                         net (fo=24, routed)          0.857     0.554    soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.299     0.853 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.580     1.433    soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_2_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.557 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.388     7.945    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.500 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.500    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/address_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.482ns (53.618%)  route 3.877ns (46.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.695    -0.845    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  soc_inst/spi_inst/coms/address_reg_reg[7]/Q
                         net (fo=1, routed)           0.844     0.455    soc_inst/spi_inst/coms/p_1_in
    SLICE_X3Y128         LUT4 (Prop_lut4_I0_O)        0.124     0.579 r  soc_inst/spi_inst/coms/mosi_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.964     1.543    soc_inst/spi_inst/coms/mosi_OBUF_inst_i_2_n_0
    SLICE_X1Y126         LUT5 (Prop_lut5_I4_O)        0.152     1.695 r  soc_inst/spi_inst/coms/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.069     3.764    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.750     7.514 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.514    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.118ns (58.193%)  route 2.959ns (41.807%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.691    -0.849    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.456    -0.393 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/Q
                         net (fo=9, routed)           1.272     0.879    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg_n_0_[6]
    SLICE_X1Y126         LUT3 (Prop_lut3_I1_O)        0.124     1.003 r  soc_inst/spi_inst/coms/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.686     2.690    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     6.228 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     6.228    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.170ns (60.157%)  route 2.762ns (39.843%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.691    -0.849    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.880     0.549    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124     0.673 r  soc_inst/spi_inst/coms/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.882     2.555    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528     6.082 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.082    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.448ns (73.804%)  route 0.514ns (26.196%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=16, routed)          0.163    -0.252    soc_inst/spi_inst/coms/Q[0]
    SLICE_X1Y126         LUT3 (Prop_lut3_I0_O)        0.045    -0.207 r  soc_inst/spi_inst/coms/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     0.145    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     1.384 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.384    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/cr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.455ns (70.749%)  route 0.601ns (29.251%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y126         FDRE                                         r  soc_inst/spi_inst/coms/cr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  soc_inst/spi_inst/coms/cr_reg_reg[3]/Q
                         net (fo=3, routed)           0.170    -0.281    soc_inst/spi_inst/coms/cr_reg[3]
    SLICE_X2Y126         LUT4 (Prop_lut4_I0_O)        0.098    -0.183 r  soc_inst/spi_inst/coms/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.432     0.249    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     1.478 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.478    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.523ns (69.595%)  route 0.665ns (30.405%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=16, routed)          0.163    -0.252    soc_inst/spi_inst/coms/Q[0]
    SLICE_X1Y126         LUT5 (Prop_lut5_I0_O)        0.049    -0.203 r  soc_inst/spi_inst/coms/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.503     0.300    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.310     1.610 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.610    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.157ns  (logic 1.442ns (34.686%)  route 2.715ns (65.314%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/uart_inst/core/txp/clkout
    SLICE_X16Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/Q
                         net (fo=9, routed)           0.170    -0.214    soc_inst/uart_inst/core/txp/rr_reg[state][0]
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.546     2.377    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.632 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.632    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_mmcm_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.222ns  (logic 4.397ns (35.980%)  route 7.824ns (64.020%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.818    -0.722    soc_inst/uart_inst/core/txp/clkout
    SLICE_X16Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]/Q
                         net (fo=24, routed)          0.857     0.554    soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][1]_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.299     0.853 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.580     1.433    soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_2_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.557 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.388     7.945    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.500 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.500    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/address_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.482ns (53.618%)  route 3.877ns (46.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.695    -0.845    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  soc_inst/spi_inst/coms/address_reg_reg[7]/Q
                         net (fo=1, routed)           0.844     0.455    soc_inst/spi_inst/coms/p_1_in
    SLICE_X3Y128         LUT4 (Prop_lut4_I0_O)        0.124     0.579 r  soc_inst/spi_inst/coms/mosi_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.964     1.543    soc_inst/spi_inst/coms/mosi_OBUF_inst_i_2_n_0
    SLICE_X1Y126         LUT5 (Prop_lut5_I4_O)        0.152     1.695 r  soc_inst/spi_inst/coms/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.069     3.764    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.750     7.514 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.514    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.118ns (58.193%)  route 2.959ns (41.807%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.691    -0.849    soc_inst/spi_inst/coms/clkout
    SLICE_X1Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDCE (Prop_fdce_C_Q)         0.456    -0.393 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[6]/Q
                         net (fo=9, routed)           1.272     0.879    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg_n_0_[6]
    SLICE_X1Y126         LUT3 (Prop_lut3_I1_O)        0.124     1.003 r  soc_inst/spi_inst/coms/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.686     2.690    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     6.228 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     6.228    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.170ns (60.157%)  route 2.762ns (39.843%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.691    -0.849    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDCE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.880     0.549    soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.124     0.673 r  soc_inst/spi_inst/coms/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.882     2.555    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528     6.082 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.082    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.448ns (73.804%)  route 0.514ns (26.196%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=16, routed)          0.163    -0.252    soc_inst/spi_inst/coms/Q[0]
    SLICE_X1Y126         LUT3 (Prop_lut3_I0_O)        0.045    -0.207 r  soc_inst/spi_inst/coms/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     0.145    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     1.384 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.384    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/cr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.455ns (70.749%)  route 0.601ns (29.251%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y126         FDRE                                         r  soc_inst/spi_inst/coms/cr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  soc_inst/spi_inst/coms/cr_reg_reg[3]/Q
                         net (fo=3, routed)           0.170    -0.281    soc_inst/spi_inst/coms/cr_reg[3]
    SLICE_X2Y126         LUT4 (Prop_lut4_I0_O)        0.098    -0.183 r  soc_inst/spi_inst/coms/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.432     0.249    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     1.478 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.478    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.523ns (69.595%)  route 0.665ns (30.405%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.586    -0.578    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y126         FDPE                                         r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  soc_inst/spi_inst/coms/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=16, routed)          0.163    -0.252    soc_inst/spi_inst/coms/Q[0]
    SLICE_X1Y126         LUT5 (Prop_lut5_I0_O)        0.049    -0.203 r  soc_inst/spi_inst/coms/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.503     0.300    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.310     1.610 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.610    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.157ns  (logic 1.442ns (34.686%)  route 2.715ns (65.314%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.639    -0.525    soc_inst/uart_inst/core/txp/clkout
    SLICE_X16Y42         FDRE                                         r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  soc_inst/uart_inst/core/txp/FSM_sequential_rr_reg[state][0]/Q
                         net (fo=9, routed)           0.170    -0.214    soc_inst/uart_inst/core/txp/rr_reg[state][0]
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.169 r  soc_inst/uart_inst/core/txp/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.546     2.377    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.632 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.632    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout_mmcm

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[13]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[14]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[15]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[16]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[5]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[6]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[7]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[8]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[1]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.797ns  (logic 1.631ns (16.648%)  route 8.166ns (83.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.010     9.797    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y43          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y43          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[2]/CLR
                            (recovery check against rising-edge clock clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.797ns  (logic 1.631ns (16.648%)  route 8.166ns (83.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.010     9.797    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y43          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y43          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/fr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.321ns (32.844%)  route 0.656ns (67.156%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.656     0.930    soc_inst/spi_inst/Prueba/rst_IBUF
    SLICE_X2Y128         LUT5 (Prop_lut5_I2_O)        0.046     0.976 r  soc_inst/spi_inst/Prueba/fr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.976    soc_inst/spi_inst/coms/fr_reg_reg[1]_0
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/fr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/fr_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.365ns (33.026%)  route 0.739ns (66.974%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.172     1.059    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.045     1.104 r  soc_inst/spi_inst/coms/instruction_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.104    soc_inst/spi_inst/coms/instruction_reg[3]_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout_mmcm_1

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[13]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[14]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[15]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[16]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 1.631ns (16.183%)  route 8.448ns (83.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.292    10.079    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y46          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y46          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[5]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[6]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[7]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[8]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.929ns  (logic 1.631ns (16.426%)  route 8.298ns (83.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.142     9.929    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y44          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y44          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[1]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.797ns  (logic 1.631ns (16.648%)  route 8.166ns (83.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.010     9.797    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y43          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y43          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/cpu_inst/pcr_reg[2]/CLR
                            (recovery check against rising-edge clock clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.797ns  (logic 1.631ns (16.648%)  route 8.166ns (83.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=10, routed)          2.156     3.663    soc_inst/rst_IBUF
    SLICE_X2Y126         LUT1 (Prop_lut1_I0_O)        0.124     3.787 f  soc_inst/FSM_sequential_sr[1]_i_2/O
                         net (fo=147, routed)         6.010     9.797    soc_inst/cpu_inst/FSM_sequential_sr_reg[1]_1
    SLICE_X1Y43          FDCE                                         f  soc_inst/cpu_inst/pcr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         1.771    -1.250    soc_inst/cpu_inst/clkout
    SLICE_X1Y43          FDCE                                         r  soc_inst/cpu_inst/pcr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/fr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.321ns (32.844%)  route 0.656ns (67.156%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.656     0.930    soc_inst/spi_inst/Prueba/rst_IBUF
    SLICE_X2Y128         LUT5 (Prop_lut5_I2_O)        0.046     0.976 r  soc_inst/spi_inst/Prueba/fr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.976    soc_inst/spi_inst/coms/fr_reg_reg[1]_0
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/fr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/fr_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.320ns (31.004%)  route 0.711ns (68.996%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.144     1.031    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.860    -0.813    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y129         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/address_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.320ns (29.133%)  route 0.777ns (70.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.565     0.839    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  soc_inst/spi_inst/coms/address_reg[7]_i_2/O
                         net (fo=6, routed)           0.213     1.097    soc_inst/spi_inst/coms/address_reg0
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X3Y128         FDRE                                         r  soc_inst/spi_inst/coms/address_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            soc_inst/spi_inst/coms/instruction_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout_mmcm_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.365ns (33.026%)  route 0.739ns (66.974%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=10, routed)          0.568     0.842    soc_inst/spi_inst/coms/rst_IBUF
    SLICE_X3Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.887 r  soc_inst/spi_inst/coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.172     1.059    soc_inst/spi_inst/coms/instruction_reg0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.045     1.104 r  soc_inst/spi_inst/coms/instruction_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.104    soc_inst/spi_inst/coms/instruction_reg[3]_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mmcm_inst/inst/clkin_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mmcm_inst/inst/clkout_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=280, routed)         0.859    -0.814    soc_inst/spi_inst/coms/clkout
    SLICE_X2Y128         FDRE                                         r  soc_inst/spi_inst/coms/instruction_reg_reg[3]/C





