LISTING FOR LOGIC DESCRIPTION FILE: RC_GAL_IDE.pld                   Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Feb 25 15:23:16 2017

  1:Name     RC_GAL_IDE ;
  2:PartNo   02 ;
  3:Date     1/24/2017 ;
  4:Revision 01 ;
  5:Designer Alex ;
  6:Company  AB0TJ ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g16v8 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1 = CLK;                            /* Latch data lines                     */
 13:PIN [2..9] = [D0..D7];          /* Data bus in                  */
 14:
 15:/* *************** OUTPUT PINS *********************/
 16:PIN [19..17] = [A0..A2];                /* IDE address lines                    */
 17:PIN 16 = !CS0;                  /* IDE CS0                              */
 18:PIN 15 = !CS1;                  /* IDE CS1                              */
 19:PIN 14 = !DIOW;                 /* IDE write strobe                     */
 20:PIN 13 = !DIOR;                 /* IDE read strobe                      */
 21:PIN 12 = !RESET;                        /* IDE reset                            */
 22:
 23:/* ********** EQUATIONS ********** */
 24:A0.D = D0;
 25:A1.D = D1;
 26:A2.D = D2;
 27:CS0.D = D3;
 28:CS1.D = D4;
 29:DIOW.D = D5;
 30:DIOR.D = D6;
 31:RESET.D = D7;
 32:
 33:
 34:
 35:
 36:



Jedec Fuse Checksum       (27f9)
Jedec Transmit Checksum   (a96a)
