

================================================================
== Vitis HLS Report for 'cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22'
================================================================
* Date:           Fri Aug 29 16:37:30 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_eval
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.225 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_1_VITIS_LOOP_78_2  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       94|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|      166|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln77_1_fu_124_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln77_fu_112_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln78_fu_202_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln79_1_fu_191_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln79_fu_172_p2       |         +|   0|  0|  12|           4|           4|
    |icmp_ln77_fu_106_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln78_fu_130_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln77_1_fu_144_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln77_fu_136_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |state_d0                 |       xor|   0|  0|   8|           8|           8|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  94|          42|          39|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten18_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_fu_50                                 |   9|          2|    3|          6|
    |indvar_flatten18_fu_54                  |   9|          2|    5|         10|
    |j_fu_46                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_50                  |  3|   0|    3|          0|
    |indvar_flatten18_fu_54   |  5|   0|    5|          0|
    |j_fu_46                  |  3|   0|    3|          0|
    |state_addr_reg_254       |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_22|  return value|
|state_address0     |  out|    4|   ap_memory|                                             state|         array|
|state_ce0          |  out|    1|   ap_memory|                                             state|         array|
|state_we0          |  out|    1|   ap_memory|                                             state|         array|
|state_d0           |  out|    8|   ap_memory|                                             state|         array|
|state_address1     |  out|    4|   ap_memory|                                             state|         array|
|state_ce1          |  out|    1|   ap_memory|                                             state|         array|
|state_q1           |   in|    8|   ap_memory|                                             state|         array|
|RoundKey_address0  |  out|    8|   ap_memory|                                          RoundKey|         array|
|RoundKey_ce0       |  out|    1|   ap_memory|                                          RoundKey|         array|
|RoundKey_q0        |   in|    8|   ap_memory|                                          RoundKey|         array|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

