<?xml version="1.0"?>
<configuration platform="TGLU">
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2021, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

<!--
XML configuration file for TigerLake based platforms

http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html

* 11th Generation Intel(R) Core Processor Family Datasheet

* Intel(R) 500 Series Chipset Family on-package Platform Controller Hub (PCH)
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info family="core" detection_value="0x806c1, 0x806c2, 0x806d1">
    <sku did="0x9A12" name="TigerLake" code="TGLU" longname="TGL UP4 4 Cores"/>
    <sku did="0x9A02" name="TigerLake" code="TGLU" longname="TGL UP4 2 Cores"/>
    <sku did="0x9A14" name="TigerLake" code="TGLU" longname="TGL UP3 4 Cores"/>
    <sku did="0x9A04" name="TigerLake" code="TGLU" longname="TGL UP3 2 Cores"/>
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>
  </pci>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->
  <mmio>
    <bar name="MCHBAR" bus="0" dev="0" fun="0" reg="0x48" width="8" mask="0x7FFFFE0000" size="0x8000" enable_bit="0" desc="Host Memory Mapped Register Range"/>
  </mmio>

  <!-- #################################### -->
  <!--                                      -->
  <!-- I/O spaces (I/O BARs)                -->
  <!--                                      -->
  <!-- #################################### -->
  <io>
  </io>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory ranges                        -->
  <!--                                      -->
  <!-- #################################### -->
  <memory>
  </memory>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MSR Definitions              -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- CPU Model Specific Registers -->
    <register name="PRMRR_MASK" type="msr" msr="0x1F5" desc="PRMRR MASK register">
      <field name="PRMRR_LOCK" bit="10" size="1" desc = "PRMRR Lock Bit" />
      <field name="PRMRR_VLD" bit="11" size="1" desc = "PRMRR Valid Bit set by mcheck" />
      <field name="PRMRR_mask_bits"   bit="12"  size="40" desc="PRMRR mask bits" />
    </register>
    <register name="PRMRR_PHYBASE" type="msr" msr="0x2A0" desc="PRMRR BASE Address 0">
      <field name="PRMRR_MEMTYPE" bit="0" size="3" desc="PRMRR Memory Type" />
      <field name="PRMRR_CONFIGURED" bit="3" size="1" desc="PRMRR Base Configured" />
      <field name="PRMRR_base_address_fields" bit="12" size="40" desc="PRMRR base address bits" />
    </register>
    <register name="MSR_BIOS_DONE" type="msr" msr="0x151" desc="BIOS Done Status">
      <field name="SoC_BIOS_DONE" bit="1" size="1" desc="SoC init done"/>
      <field name="IA_UNTRUSTED" bit="0" size="1" desc="Untrusted mode enable bit"/>
    </register>
    <register name="MSR_SMM_FEATURE_CONTROL" type="msr" msr="0x4E0" desc="Enhanced SMM Feature Control">
      <field name="LOCK"            bit="0" size="1"  desc="Lock bit" />
      <field name="SMM_CODE_CHK_EN" bit="2" size="1"  desc="Prevents SMM from executing code outside the ranges defined by the SMRR" />
    </register>
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- Sideband Register Access Registers -->

    <!-- Power Management Controller -->

    <!-- SMBus Host Controller -->

    <!-- SPI Interface Controller -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <register name="PCI0.0.0_REMAPBASE"  type="mmio" bar="MCHBAR" offset="0x5090" size="8" desc="Memory Remap Base Address" />
    <register name="PCI0.0.0_REMAPLIMIT" type="mmio" bar="MCHBAR" offset="0x5098" size="8" desc="Memory Remap Limit Address" />

    <!-- PCH SPIBAR registers -->

    <!-- PCH RTC registers -->

    <!-- PCI MCH Registers -->
    <register name="PCI0.0.0_GGC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x50" size="2" desc="Graphics Control">
        <field name="GMS"     bit="8" size="8" desc="GMS" />
        <field name="GGMS"    bit="6" size="2" desc="GGMS" />
        <field name="VAMEN"   bit="2" size="1" desc="VAMEN" />
        <field name="IVD"     bit="1" size="1" desc="IVD" />
        <field name="GGCLOCK" bit="0" size="1" desc="GGC Lock"/>
    </register>
    <register name="PCI0.0.0_PAVPC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x58" size="4" desc="PAVP Control">
        <field name="PCMBASE" bit="20" size="12" desc="PCMBASE" />
        <field name="WOPCM" bit="7" size="2" desc="WOPCM Size" />
        <field name="ASMFEN" bit="6" size="1" desc="ASMF Method Enable" />
        <field name="OVTATTACK" bit="4" size="1" desc="Override Unsolicited Connection State Attack and Terminate" />
        <field name="HVYMODSEL" bit="3" size="1" desc="HVY mode selection" />
        <field name="PAVPLCK" bit="2" size="1" desc="PAVP Lock" />
        <field name="PAVPE" bit="1" size="1" desc="PAVP Enable" />
        <field name="PCME" bit="0" size="1" desc="PCM Enable" />
    </register>
    <register name="PCI0.0.0_DPR" type="pcicfg" bus="0" dev="0" fun="0" offset="0x5C" size="4" desc="DMA Protected Region">
        <field name="TOPOFDPR" bit="20" size="12" desc="Top of DPR" />
        <field name="DPRSIZE" bit="4" size="8" desc="DPR Size" />
        <field name="EPM" bit="2" size="1" desc="DPR Enable" />
        <field name="PRS" bit="1" size="1" desc="DPR Status" />
        <field name="LOCK" bit="0" size="1" desc="DPR Lock" />
    </register>
    <register name="PCI0.0.0_BDSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB0" size="4" desc="Base of Graphics Stolen Memory">
        <field name="BDSM" bit="20" size="12" desc="DSM Base" />
        <field name="LOCK" bit="0"  size="1"  desc="Lock" />
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- I/O registers (I/O ports)    -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- PCH TCOBASE (SMBus TCO) I/O registers -->

    <!-- MCHBAR registers -->
    <register name="IMR_IA_EX_BASE" type="mmio" bar="MCHBAR" offset="0x6A40" size="8" desc="IMR IA Exclude Range base">
        <field name="LOCK" bit="0" size="1" desc="Lock" />
        <field name="BASE" bit="10" size="29" desc="Base" />
    </register>
    <register name="IMR_IA_EX_LIMIT" type="mmio" bar="MCHBAR" offset="0x6A48" size="8" desc="IMR IA Exclude Range mask">
        <field name="LOCK" bit="0" size="1" desc="Lock" />
        <field name="LIMIT" bit="10" size="29" desc="Mask" />
    </register>
    <register name="IMR_GT_EX_BASE" type="mmio" bar="MCHBAR" offset="0x6A50" size="8" desc="IMR GT Exclude Range base">
        <field name="LOCK" bit="0" size="1" desc="Lock" />
        <field name="BASE" bit="10" size="29" desc="Base" />
    </register>
    <register name="IMR_GT_EX_LIMIT" type="mmio" bar="MCHBAR" offset="0x6A58" size="8" desc="IMR GT Exclude Range mask">
        <field name="LOCK" bit="0" size="1" desc="Lock" />
        <field name="LIMIT" bit="10" size="29" desc="Mask" />
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!--      Undefined Registers     -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <register name="PCI0.0.0_MESEG_BASE" undef="MESEG mapping method has changed." />
    <register name="PCI0.0.0_MESEG_MASK" undef="MESEG mapping method has changed." />
    <register name="PCI0.0.0_SMRAMC" undef="Compatible SMRAM is not supported." />
    <register name="MSR_LT_LOCK_MEMORY" undef="Not defined for platform" />
    <register name="PRMRR_UNCORE_PHYBASE" undef="Not defined for the platform" />
    <register name="PRMRR_UNCORE_MASK" undef="Not defined for the platform" />   
  </registers>


  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
  </controls>

</configuration>
