#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  4 12:33:32 2021
# Process ID: 1656
# Current directory: C:/Users/mamughal/Desktop/ATM_Machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18144 C:\Users\mamughal\Desktop\ATM_Machine\ATM_Machine.xpr
# Log file: C:/Users/mamughal/Desktop/ATM_Machine/vivado.log
# Journal file: C:/Users/mamughal/Desktop/ATM_Machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.242 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar  4 12:34:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.242 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B7A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.434 ; gain = 1527.191
set_property PROGRAM.FILE {C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2988.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3233.750 ; gain = 526.461
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_Module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3916.391 ; gain = 560.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:1]
	Parameter zero bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'Binary_BCD_Converter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Binary_BCD_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_Add3_algorithm' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Shift_Add_3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Add3_algorithm' (2#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Shift_Add_3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Binary_BCD_Converter' (3#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Binary_BCD_Converter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_BCD_Converter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:32]
INFO: [Synth 8-6157] synthesizing module 'four_to_one_Mux' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/four_to_one_Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_to_one_Mux' (4#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/four_to_one_Mux.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'C' does not match port width (2) of module 'four_to_one_Mux' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:34]
INFO: [Synth 8-6157] synthesizing module 'SlowClock_100Hz' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/SlowClock_100Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock_100Hz' (5#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/SlowClock_100Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_counter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/eight_bit_counter.v:16]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_counter' (6#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/eight_bit_counter.v:16]
WARNING: [Synth 8-689] width (2) of port connection 'Q' does not match port width (8) of module 'eight_bit_counter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:38]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (7#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_Seven_Segment' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Seven_Segment' (8#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6157] synthesizing module 'Deposit' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Deposit.v:23]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Deposit' (9#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Deposit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Withdraw' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Withdraw.v:23]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Withdraw' (10#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Withdraw.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (11#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ATM' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/ATM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ATM' (12#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/ATM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (13#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3962.410 ; gain = 606.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3985.172 ; gain = 628.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3985.172 ; gain = 628.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3985.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4095.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4141.258 ; gain = 784.949
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4141.258 ; gain = 784.949
write_schematic -format pdf -orientation landscape C:/Users/mamughal/Desktop/schematic.pdf
C:/Users/mamughal/Desktop/schematic.pdf
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar  4 20:30:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/synth_1/runme.log
[Thu Mar  4 20:30:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar  4 20:31:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A387B7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar  4 20:34:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/synth_1/runme.log
[Thu Mar  4 20:34:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar  4 20:36:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar  4 20:38:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/synth_1/runme.log
[Thu Mar  4 20:38:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar  4 20:40:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/impl_1/Top_Module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4189.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 4350.480 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 4350.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4350.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
write_schematic -format pdf -orientation portrait C:/Users/mamughal/Desktop/schematic.pdf
C:/Users/mamughal/Desktop/schematic.pdf
write_schematic -format pdf -orientation landscape C:/Users/mamughal/Desktop/schematic.pdf
C:/Users/mamughal/Desktop/schematic.pdf
write_schematic -format pdf -orientation landscape C:/Users/mamughal/Desktop/ATM_Machine/schematic.pdf
C:/Users/mamughal/Desktop/ATM_Machine/schematic.pdf
write_schematic C:/Users/mamughal/Desktop/ATM_Machine/schematic.sch
C:/Users/mamughal/Desktop/ATM_Machine/schematic.sch
write_schematic -format pdf -orientation landscape C:/Users/mamughal/Desktop/schematic.pdf
C:/Users/mamughal/Desktop/schematic.pdf
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Mar  4 20:47:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4535.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4535.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
current_design synth_1
current_design impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Mar  4 20:51:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.runs/synth_1/runme.log
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4607.422 ; gain = 69.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:1]
	Parameter zero bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'Binary_BCD_Converter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Binary_BCD_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_Add3_algorithm' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Shift_Add_3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Add3_algorithm' (2#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Shift_Add_3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Binary_BCD_Converter' (3#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Binary_BCD_Converter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_BCD_Converter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:32]
INFO: [Synth 8-6157] synthesizing module 'four_to_one_Mux' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/four_to_one_Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_to_one_Mux' (4#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/four_to_one_Mux.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'C' does not match port width (2) of module 'four_to_one_Mux' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:34]
INFO: [Synth 8-6157] synthesizing module 'SlowClock_100Hz' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/SlowClock_100Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock_100Hz' (5#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/SlowClock_100Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_counter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/eight_bit_counter.v:16]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_counter' (6#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/eight_bit_counter.v:16]
WARNING: [Synth 8-689] width (2) of port connection 'Q' does not match port width (8) of module 'eight_bit_counter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:38]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (7#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_Seven_Segment' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Seven_Segment' (8#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/BCD_Seven_Segment.v:3]
INFO: [Synth 8-6157] synthesizing module 'Deposit' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Deposit.v:23]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Deposit' (9#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Deposit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Withdraw' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Withdraw.v:23]
	Parameter S00 bound to: 0 - type: integer 
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Withdraw' (10#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Withdraw.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (11#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ATM' [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/ATM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ATM' (12#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/ATM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (13#1) [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/sources_1/new/Top_Module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4646.777 ; gain = 108.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4668.633 ; gain = 130.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4668.633 ; gain = 130.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4725.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/mamughal/Desktop/ATM_Machine/ATM_Machine.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4725.535 ; gain = 187.484
write_schematic -format pdf -orientation landscape C:/Users/mamughal/Desktop/schematic.pdf
C:/Users/mamughal/Desktop/schematic.pdf
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A387B7A
