#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sat Nov  2 23:41:52 2019
# Process ID: 4302
# Current directory: /home/austin/Desktop/projects/zybo/img_proc/vivado
# Command line: vivado
# Log file: /home/austin/Desktop/projects/zybo/img_proc/vivado/vivado.log
# Journal file: /home/austin/Desktop/projects/zybo/img_proc/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/austin/Desktop/projects/zybo/img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property  ip_repo_paths  /home/austin/Desktop/projects/zybo/img_proc/vhdl/digilent/vivado-library [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
endgroup
set_property location {0.5 -14 -446} [get_bd_cells dvi2rgb_0]
set_property -dict [list CONFIG.kEmulateDDC {true} CONFIG.kEnableSerialClkOutput {false} CONFIG.kRstActiveHigh {false} CONFIG.kClkRange {1} CONFIG.kAddBUFG {true} CONFIG.kDebug {true}] [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1.5 54 -633} [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
set_property location {2 193 -189} [get_bd_cells v_tc_0]
set_property -dict [list CONFIG.enable_generation {false}] [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
set_property location {1 27 -284} [get_bd_cells v_vid_in_axi4s_0]
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {2 221 -550} [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_TUSER_WIDTH.VALUE_SRC USER CONFIG.M_TUSER_WIDTH.VALUE_SRC USER CONFIG.S_HAS_TLAST.VALUE_SRC USER CONFIG.M_HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.M_TDATA_NUM_BYTES {3} CONFIG.S_TUSER_WIDTH {1} CONFIG.M_TUSER_WIDTH {1} CONFIG.S_HAS_TLAST {1} CONFIG.M_HAS_TLAST {1} CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]} CONFIG.TUSER_REMAP {tuser[0:0]} CONFIG.TLAST_REMAP {tlast[0]}] [get_bd_cells axis_subset_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {1 -12 -269} [get_bd_cells axi_vdma_0]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_include_s2mm_dre {1} CONFIG.c_include_mm2s_dre {1}] [get_bd_cells axi_vdma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_1
endgroup
set_property location {2 362 -617} [get_bd_cells v_tc_1]
set_property -dict [list CONFIG.enable_detection {false}] [get_bd_cells v_tc_1]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {1 -16 -527} [get_bd_cells rgb2dvi_0]
set_property -dict [list CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {hdmi_in_ddc ( HDMI In ) } Manual_Source {Auto}}  [get_bd_intf_pins dvi2rgb_0/DDC]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dvi2rgb_0/RefClk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rgb2dvi_0/PixelClk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rgb2dvi_0/SerialClk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tc_0/ctrl} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins v_tc_0/ctrl]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tc_1/ctrl} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins v_tc_1/ctrl]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {3 945 1067} [get_bd_cells v_axi4s_vid_out_0]
regenerate_bd_layout
set_property location {2 542 979} [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_reset]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_intf_ports hdmi_in_ddc]
regenerate_bd_layout
regenerate_bd_layout
set_property location {3 850 1063} [get_bd_cells dvi2rgb_0]
set_property location {1 99 644} [get_bd_cells v_tc_0]
set_property location {2 469 1045} [get_bd_cells v_axi4s_vid_out_0]
set_property location {0.5 -109 864} [get_bd_cells dvi2rgb_0]
set_property location {4 972 1065} [get_bd_cells rgb2dvi_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
set_property location {4 880 1046} [get_bd_cells rgb2dvi_0]
set_property location {2 112 1058} [get_bd_cells v_tc_0]
set_property location {1 -239 493} [get_bd_cells v_tc_0]
set_property location {2 138 1025} [get_bd_cells v_tc_1]
set_property location {2 165 1090} [get_bd_cells v_tc_1]
connect_bd_intf_net [get_bd_intf_pins v_tc_1/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
set_property location {2 156 1015} [get_bd_cells v_tc_1]
set_property location {2 165 1023} [get_bd_cells v_tc_1]
set_property location {2 192 720} [get_bd_cells dvi2rgb_0]
set_property location {0.5 -285 1004} [get_bd_cells ps7_0_axi_periph]
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells ps7_0_axi_periph]
connect_bd_intf_net [get_bd_intf_pins v_tc_1/ctrl] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
set_property location {1 -285 953} [get_bd_cells ps7_0_axi_periph]
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_out
connect_bd_intf_net [get_bd_intf_pins rgb2dvi_0/TMDS] [get_bd_intf_ports hdmi_out]
endgroup
set_property location {1119 1013} [get_bd_intf_ports hdmi_out]
set_property location {1123 985} [get_bd_intf_ports hdmi_out]
save_bd_design
