
usb_device_mdlwr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015410  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0801565c  0801565c  0001665c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015700  08015700  00017170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015700  08015700  00016700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015708  08015708  00017170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015708  08015708  00016708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801570c  0801570c  0001670c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  08015710  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fa4  20000170  08015880  00017170  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004114  08015880  00018114  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00017170  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ed17  00000000  00000000  000171a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b57  00000000  00000000  00045ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  0004ba18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001102  00000000  00000000  0004d148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038e1a  00000000  00000000  0004e24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bf1a  00000000  00000000  00087064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00141032  00000000  00000000  000b2f7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f3fb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056b8  00000000  00000000  001f3ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  001f96ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000170 	.word	0x20000170
 8000268:	00000000 	.word	0x00000000
 800026c:	08015644 	.word	0x08015644

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000174 	.word	0x20000174
 8000288:	08015644 	.word	0x08015644

0800028c <strlen>:
 800028c:	4603      	mov	r3, r0
 800028e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000292:	2a00      	cmp	r2, #0
 8000294:	d1fb      	bne.n	800028e <strlen+0x2>
 8000296:	1a18      	subs	r0, r3, r0
 8000298:	3801      	subs	r0, #1
 800029a:	4770      	bx	lr

0800029c <__aeabi_uldivmod>:
 800029c:	b953      	cbnz	r3, 80002b4 <__aeabi_uldivmod+0x18>
 800029e:	b94a      	cbnz	r2, 80002b4 <__aeabi_uldivmod+0x18>
 80002a0:	2900      	cmp	r1, #0
 80002a2:	bf08      	it	eq
 80002a4:	2800      	cmpeq	r0, #0
 80002a6:	bf1c      	itt	ne
 80002a8:	f04f 31ff 	movne.w	r1, #4294967295
 80002ac:	f04f 30ff 	movne.w	r0, #4294967295
 80002b0:	f000 b9b0 	b.w	8000614 <__aeabi_idiv0>
 80002b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002bc:	f000 f806 	bl	80002cc <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4770      	bx	lr

080002cc <__udivmoddi4>:
 80002cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002d0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002d2:	4688      	mov	r8, r1
 80002d4:	4604      	mov	r4, r0
 80002d6:	468e      	mov	lr, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14a      	bne.n	8000372 <__udivmoddi4+0xa6>
 80002dc:	428a      	cmp	r2, r1
 80002de:	4617      	mov	r7, r2
 80002e0:	d95f      	bls.n	80003a2 <__udivmoddi4+0xd6>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	b14e      	cbz	r6, 80002fc <__udivmoddi4+0x30>
 80002e8:	f1c6 0320 	rsb	r3, r6, #32
 80002ec:	fa01 fe06 	lsl.w	lr, r1, r6
 80002f0:	40b7      	lsls	r7, r6
 80002f2:	40b4      	lsls	r4, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002fc:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	0c23      	lsrs	r3, r4, #16
 8000306:	fbbe f1f8 	udiv	r1, lr, r8
 800030a:	fb08 ee11 	mls	lr, r8, r1, lr
 800030e:	fb01 f20c 	mul.w	r2, r1, ip
 8000312:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x5e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x5c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 8154 	bhi.w	80005d0 <__udivmoddi4+0x304>
 8000328:	4601      	mov	r1, r0
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	b2a2      	uxth	r2, r4
 800032e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000332:	fb08 3310 	mls	r3, r8, r0, r3
 8000336:	fb00 fc0c 	mul.w	ip, r0, ip
 800033a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800033e:	4594      	cmp	ip, r2
 8000340:	d90b      	bls.n	800035a <__udivmoddi4+0x8e>
 8000342:	18ba      	adds	r2, r7, r2
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	bf2c      	ite	cs
 800034a:	2401      	movcs	r4, #1
 800034c:	2400      	movcc	r4, #0
 800034e:	4594      	cmp	ip, r2
 8000350:	d902      	bls.n	8000358 <__udivmoddi4+0x8c>
 8000352:	2c00      	cmp	r4, #0
 8000354:	f000 813f 	beq.w	80005d6 <__udivmoddi4+0x30a>
 8000358:	4618      	mov	r0, r3
 800035a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035e:	eba2 020c 	sub.w	r2, r2, ip
 8000362:	2100      	movs	r1, #0
 8000364:	b11d      	cbz	r5, 800036e <__udivmoddi4+0xa2>
 8000366:	40f2      	lsrs	r2, r6
 8000368:	2300      	movs	r3, #0
 800036a:	e9c5 2300 	strd	r2, r3, [r5]
 800036e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000372:	428b      	cmp	r3, r1
 8000374:	d905      	bls.n	8000382 <__udivmoddi4+0xb6>
 8000376:	b10d      	cbz	r5, 800037c <__udivmoddi4+0xb0>
 8000378:	e9c5 0100 	strd	r0, r1, [r5]
 800037c:	2100      	movs	r1, #0
 800037e:	4608      	mov	r0, r1
 8000380:	e7f5      	b.n	800036e <__udivmoddi4+0xa2>
 8000382:	fab3 f183 	clz	r1, r3
 8000386:	2900      	cmp	r1, #0
 8000388:	d14e      	bne.n	8000428 <__udivmoddi4+0x15c>
 800038a:	4543      	cmp	r3, r8
 800038c:	f0c0 8112 	bcc.w	80005b4 <__udivmoddi4+0x2e8>
 8000390:	4282      	cmp	r2, r0
 8000392:	f240 810f 	bls.w	80005b4 <__udivmoddi4+0x2e8>
 8000396:	4608      	mov	r0, r1
 8000398:	2d00      	cmp	r5, #0
 800039a:	d0e8      	beq.n	800036e <__udivmoddi4+0xa2>
 800039c:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a0:	e7e5      	b.n	800036e <__udivmoddi4+0xa2>
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	f000 80ac 	beq.w	8000500 <__udivmoddi4+0x234>
 80003a8:	fab2 f682 	clz	r6, r2
 80003ac:	2e00      	cmp	r6, #0
 80003ae:	f040 80bb 	bne.w	8000528 <__udivmoddi4+0x25c>
 80003b2:	1a8b      	subs	r3, r1, r2
 80003b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b8:	b2bc      	uxth	r4, r7
 80003ba:	2101      	movs	r1, #1
 80003bc:	0c02      	lsrs	r2, r0, #16
 80003be:	b280      	uxth	r0, r0
 80003c0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003cc:	fb04 f20c 	mul.w	r2, r4, ip
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d90e      	bls.n	80003f2 <__udivmoddi4+0x126>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003da:	bf2c      	ite	cs
 80003dc:	f04f 0901 	movcs.w	r9, #1
 80003e0:	f04f 0900 	movcc.w	r9, #0
 80003e4:	429a      	cmp	r2, r3
 80003e6:	d903      	bls.n	80003f0 <__udivmoddi4+0x124>
 80003e8:	f1b9 0f00 	cmp.w	r9, #0
 80003ec:	f000 80ec 	beq.w	80005c8 <__udivmoddi4+0x2fc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003fc:	fb04 f408 	mul.w	r4, r4, r8
 8000400:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000404:	4294      	cmp	r4, r2
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x154>
 8000408:	18ba      	adds	r2, r7, r2
 800040a:	f108 33ff 	add.w	r3, r8, #4294967295
 800040e:	bf2c      	ite	cs
 8000410:	2001      	movcs	r0, #1
 8000412:	2000      	movcc	r0, #0
 8000414:	4294      	cmp	r4, r2
 8000416:	d902      	bls.n	800041e <__udivmoddi4+0x152>
 8000418:	2800      	cmp	r0, #0
 800041a:	f000 80d1 	beq.w	80005c0 <__udivmoddi4+0x2f4>
 800041e:	4698      	mov	r8, r3
 8000420:	1b12      	subs	r2, r2, r4
 8000422:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000426:	e79d      	b.n	8000364 <__udivmoddi4+0x98>
 8000428:	f1c1 0620 	rsb	r6, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa08 f401 	lsl.w	r4, r8, r1
 8000432:	fa00 f901 	lsl.w	r9, r0, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	fa28 f806 	lsr.w	r8, r8, r6
 800043e:	408a      	lsls	r2, r1
 8000440:	431f      	orrs	r7, r3
 8000442:	fa20 f306 	lsr.w	r3, r0, r6
 8000446:	0c38      	lsrs	r0, r7, #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa1f fc87 	uxth.w	ip, r7
 800044e:	0c1c      	lsrs	r4, r3, #16
 8000450:	fbb8 fef0 	udiv	lr, r8, r0
 8000454:	fb00 881e 	mls	r8, r0, lr, r8
 8000458:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800045c:	fb0e f80c 	mul.w	r8, lr, ip
 8000460:	45a0      	cmp	r8, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1b6>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f10e 3aff 	add.w	sl, lr, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a0      	cmp	r8, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b4>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 80b8 	beq.w	80005f0 <__udivmoddi4+0x324>
 8000480:	46d6      	mov	lr, sl
 8000482:	eba4 0408 	sub.w	r4, r4, r8
 8000486:	fa1f f883 	uxth.w	r8, r3
 800048a:	fbb4 f3f0 	udiv	r3, r4, r0
 800048e:	fb00 4413 	mls	r4, r0, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d90e      	bls.n	80004bc <__udivmoddi4+0x1f0>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a4:	bf2c      	ite	cs
 80004a6:	f04f 0801 	movcs.w	r8, #1
 80004aa:	f04f 0800 	movcc.w	r8, #0
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d903      	bls.n	80004ba <__udivmoddi4+0x1ee>
 80004b2:	f1b8 0f00 	cmp.w	r8, #0
 80004b6:	f000 809f 	beq.w	80005f8 <__udivmoddi4+0x32c>
 80004ba:	4603      	mov	r3, r0
 80004bc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c0:	eba4 040c 	sub.w	r4, r4, ip
 80004c4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c8:	4564      	cmp	r4, ip
 80004ca:	4673      	mov	r3, lr
 80004cc:	46e0      	mov	r8, ip
 80004ce:	d302      	bcc.n	80004d6 <__udivmoddi4+0x20a>
 80004d0:	d107      	bne.n	80004e2 <__udivmoddi4+0x216>
 80004d2:	45f1      	cmp	r9, lr
 80004d4:	d205      	bcs.n	80004e2 <__udivmoddi4+0x216>
 80004d6:	ebbe 0302 	subs.w	r3, lr, r2
 80004da:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004de:	3801      	subs	r0, #1
 80004e0:	46e0      	mov	r8, ip
 80004e2:	b15d      	cbz	r5, 80004fc <__udivmoddi4+0x230>
 80004e4:	ebb9 0203 	subs.w	r2, r9, r3
 80004e8:	eb64 0408 	sbc.w	r4, r4, r8
 80004ec:	fa04 f606 	lsl.w	r6, r4, r6
 80004f0:	fa22 f301 	lsr.w	r3, r2, r1
 80004f4:	40cc      	lsrs	r4, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	e9c5 6400 	strd	r6, r4, [r5]
 80004fc:	2100      	movs	r1, #0
 80004fe:	e736      	b.n	800036e <__udivmoddi4+0xa2>
 8000500:	fbb1 fcf2 	udiv	ip, r1, r2
 8000504:	0c01      	lsrs	r1, r0, #16
 8000506:	4614      	mov	r4, r2
 8000508:	b280      	uxth	r0, r0
 800050a:	4696      	mov	lr, r2
 800050c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000510:	2620      	movs	r6, #32
 8000512:	4690      	mov	r8, r2
 8000514:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000518:	4610      	mov	r0, r2
 800051a:	fbb1 f1f2 	udiv	r1, r1, r2
 800051e:	eba3 0308 	sub.w	r3, r3, r8
 8000522:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000526:	e74b      	b.n	80003c0 <__udivmoddi4+0xf4>
 8000528:	40b7      	lsls	r7, r6
 800052a:	f1c6 0320 	rsb	r3, r6, #32
 800052e:	fa01 f206 	lsl.w	r2, r1, r6
 8000532:	fa21 f803 	lsr.w	r8, r1, r3
 8000536:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800053a:	fa20 f303 	lsr.w	r3, r0, r3
 800053e:	b2bc      	uxth	r4, r7
 8000540:	40b0      	lsls	r0, r6
 8000542:	4313      	orrs	r3, r2
 8000544:	0c02      	lsrs	r2, r0, #16
 8000546:	0c19      	lsrs	r1, r3, #16
 8000548:	b280      	uxth	r0, r0
 800054a:	fbb8 f9fe 	udiv	r9, r8, lr
 800054e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000552:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000556:	fb09 f804 	mul.w	r8, r9, r4
 800055a:	4588      	cmp	r8, r1
 800055c:	d951      	bls.n	8000602 <__udivmoddi4+0x336>
 800055e:	1879      	adds	r1, r7, r1
 8000560:	f109 3cff 	add.w	ip, r9, #4294967295
 8000564:	bf2c      	ite	cs
 8000566:	f04f 0a01 	movcs.w	sl, #1
 800056a:	f04f 0a00 	movcc.w	sl, #0
 800056e:	4588      	cmp	r8, r1
 8000570:	d902      	bls.n	8000578 <__udivmoddi4+0x2ac>
 8000572:	f1ba 0f00 	cmp.w	sl, #0
 8000576:	d031      	beq.n	80005dc <__udivmoddi4+0x310>
 8000578:	eba1 0108 	sub.w	r1, r1, r8
 800057c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000580:	fb09 f804 	mul.w	r8, r9, r4
 8000584:	fb0e 1119 	mls	r1, lr, r9, r1
 8000588:	b29b      	uxth	r3, r3
 800058a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058e:	4543      	cmp	r3, r8
 8000590:	d235      	bcs.n	80005fe <__udivmoddi4+0x332>
 8000592:	18fb      	adds	r3, r7, r3
 8000594:	f109 31ff 	add.w	r1, r9, #4294967295
 8000598:	bf2c      	ite	cs
 800059a:	f04f 0a01 	movcs.w	sl, #1
 800059e:	f04f 0a00 	movcc.w	sl, #0
 80005a2:	4543      	cmp	r3, r8
 80005a4:	d2bb      	bcs.n	800051e <__udivmoddi4+0x252>
 80005a6:	f1ba 0f00 	cmp.w	sl, #0
 80005aa:	d1b8      	bne.n	800051e <__udivmoddi4+0x252>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e7b4      	b.n	800051e <__udivmoddi4+0x252>
 80005b4:	1a84      	subs	r4, r0, r2
 80005b6:	eb68 0203 	sbc.w	r2, r8, r3
 80005ba:	2001      	movs	r0, #1
 80005bc:	4696      	mov	lr, r2
 80005be:	e6eb      	b.n	8000398 <__udivmoddi4+0xcc>
 80005c0:	443a      	add	r2, r7
 80005c2:	f1a8 0802 	sub.w	r8, r8, #2
 80005c6:	e72b      	b.n	8000420 <__udivmoddi4+0x154>
 80005c8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005cc:	443b      	add	r3, r7
 80005ce:	e710      	b.n	80003f2 <__udivmoddi4+0x126>
 80005d0:	3902      	subs	r1, #2
 80005d2:	443b      	add	r3, r7
 80005d4:	e6a9      	b.n	800032a <__udivmoddi4+0x5e>
 80005d6:	443a      	add	r2, r7
 80005d8:	3802      	subs	r0, #2
 80005da:	e6be      	b.n	800035a <__udivmoddi4+0x8e>
 80005dc:	eba7 0808 	sub.w	r8, r7, r8
 80005e0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e4:	4441      	add	r1, r8
 80005e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ea:	fb09 f804 	mul.w	r8, r9, r4
 80005ee:	e7c9      	b.n	8000584 <__udivmoddi4+0x2b8>
 80005f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f4:	443c      	add	r4, r7
 80005f6:	e744      	b.n	8000482 <__udivmoddi4+0x1b6>
 80005f8:	3b02      	subs	r3, #2
 80005fa:	443c      	add	r4, r7
 80005fc:	e75e      	b.n	80004bc <__udivmoddi4+0x1f0>
 80005fe:	4649      	mov	r1, r9
 8000600:	e78d      	b.n	800051e <__udivmoddi4+0x252>
 8000602:	eba1 0108 	sub.w	r1, r1, r8
 8000606:	46cc      	mov	ip, r9
 8000608:	fbb1 f9fe 	udiv	r9, r1, lr
 800060c:	fb09 f804 	mul.w	r8, r9, r4
 8000610:	e7b8      	b.n	8000584 <__udivmoddi4+0x2b8>
 8000612:	bf00      	nop

08000614 <__aeabi_idiv0>:
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b5b0      	push	{r4, r5, r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061e:	f000 fca1 	bl	8000f64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000622:	f000 f841 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000626:	f000 f96b 	bl	8000900 <MX_GPIO_Init>
  MX_FileX_Init();
 800062a:	f00b f8a5 	bl	800b778 <MX_FileX_Init>
  MX_I2C4_Init();
 800062e:	f000 f8b3 	bl	8000798 <MX_I2C4_Init>
  MX_SAI2_Init();
 8000632:	f000 f8f1 	bl	8000818 <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_PCD_Init();
 8000636:	f000 f929 	bl	800088c <MX_USB_PCD_Init>


      /* Initialize the USB Device stack */
  	USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 800063a:	2200      	movs	r2, #0
 800063c:	4915      	ldr	r1, [pc, #84]	@ (8000694 <main+0x7c>)
 800063e:	4816      	ldr	r0, [pc, #88]	@ (8000698 <main+0x80>)
 8000640:	f012 fe7c 	bl	801333c <USBD_Init>
//  	  	 USBD_RegisterClass(&hUsbDeviceFS, &USBD_PRNT);
//  	  	USBD_PRNT_RegisterInterface(&hUsbDeviceFS, &USBD_PRNT_Template_fops);

  	/*  usbd PRINTER class logic */

  	  	 USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8000644:	4915      	ldr	r1, [pc, #84]	@ (800069c <main+0x84>)
 8000646:	4814      	ldr	r0, [pc, #80]	@ (8000698 <main+0x80>)
 8000648:	f012 fea8 	bl	801339c <USBD_RegisterClass>
  	  	USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_CDC_Template_fops);
 800064c:	4914      	ldr	r1, [pc, #80]	@ (80006a0 <main+0x88>)
 800064e:	4812      	ldr	r0, [pc, #72]	@ (8000698 <main+0x80>)
 8000650:	f014 fdf2 	bl	8015238 <USBD_CDC_RegisterInterface>
  	/* Start the USB Device */
    USBD_Start(&hUsbDeviceFS);
 8000654:	4810      	ldr	r0, [pc, #64]	@ (8000698 <main+0x80>)
 8000656:	f012 fed7 	bl	8013408 <USBD_Start>

    uint8_t msg[] = "hello from aiXtrusion!\r\n";
 800065a:	4b12      	ldr	r3, [pc, #72]	@ (80006a4 <main+0x8c>)
 800065c:	1d3c      	adds	r4, r7, #4
 800065e:	461d      	mov	r5, r3
 8000660:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000662:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000664:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000668:	c403      	stmia	r4!, {r0, r1}
 800066a:	7022      	strb	r2, [r4, #0]
//	    	    report[0] = 0xAA;  // Just test pattern
//	    	    USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, report, sizeof(report));
//	    	    HAL_Delay(100);

	  /*for CDC*/
	  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, msg, strlen((char*)msg));
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f7ff fe0c 	bl	800028c <strlen>
 8000674:	4602      	mov	r2, r0
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	4619      	mov	r1, r3
 800067a:	4807      	ldr	r0, [pc, #28]	@ (8000698 <main+0x80>)
 800067c:	f014 fdf6 	bl	801526c <USBD_CDC_SetTxBuffer>
	  USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8000680:	4805      	ldr	r0, [pc, #20]	@ (8000698 <main+0x80>)
 8000682:	f014 fe33 	bl	80152ec <USBD_CDC_TransmitPacket>
	  HAL_Delay(1000);
 8000686:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068a:	f000 fd29 	bl	80010e0 <HAL_Delay>
	  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, msg, strlen((char*)msg));
 800068e:	bf00      	nop
 8000690:	e7ec      	b.n	800066c <main+0x54>
 8000692:	bf00      	nop
 8000694:	20000078 	.word	0x20000078
 8000698:	2000055c 	.word	0x2000055c
 800069c:	200000d4 	.word	0x200000d4
 80006a0:	20000154 	.word	0x20000154
 80006a4:	0801565c 	.word	0x0801565c

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b09c      	sub	sp, #112	@ 0x70
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0320 	add.w	r3, r7, #32
 80006b2:	2250      	movs	r2, #80	@ 0x50
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f014 ff8a 	bl	80155d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]
 80006cc:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80006ce:	4b30      	ldr	r3, [pc, #192]	@ (8000790 <SystemClock_Config+0xe8>)
 80006d0:	691b      	ldr	r3, [r3, #16]
 80006d2:	4a2f      	ldr	r2, [pc, #188]	@ (8000790 <SystemClock_Config+0xe8>)
 80006d4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80006d8:	6113      	str	r3, [r2, #16]
 80006da:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <SystemClock_Config+0xe8>)
 80006dc:	691b      	ldr	r3, [r3, #16]
 80006de:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006e6:	bf00      	nop
 80006e8:	4b29      	ldr	r3, [pc, #164]	@ (8000790 <SystemClock_Config+0xe8>)
 80006ea:	695b      	ldr	r3, [r3, #20]
 80006ec:	f003 0308 	and.w	r3, r3, #8
 80006f0:	2b08      	cmp	r3, #8
 80006f2:	d1f9      	bne.n	80006e8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 80006f4:	2331      	movs	r3, #49	@ 0x31
 80006f6:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_CSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000702:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000704:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000708:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 800070a:	2320      	movs	r3, #32
 800070c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070e:	2302      	movs	r3, #2
 8000710:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8000712:	2303      	movs	r3, #3
 8000714:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000716:	2305      	movs	r3, #5
 8000718:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800071a:	2364      	movs	r3, #100	@ 0x64
 800071c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800071e:	2302      	movs	r3, #2
 8000720:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000722:	2302      	movs	r3, #2
 8000724:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000726:	2302      	movs	r3, #2
 8000728:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 800072a:	2308      	movs	r3, #8
 800072c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800072e:	2300      	movs	r3, #0
 8000730:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	4618      	mov	r0, r3
 800073c:	f002 fe6a 	bl	8003414 <HAL_RCC_OscConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000746:	f000 f977 	bl	8000a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074a:	231f      	movs	r3, #31
 800074c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074e:	2303      	movs	r3, #3
 8000750:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075a:	2300      	movs	r3, #0
 800075c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000762:	f107 0308 	add.w	r3, r7, #8
 8000766:	2105      	movs	r1, #5
 8000768:	4618      	mov	r0, r3
 800076a:	f003 fa8b 	bl	8003c84 <HAL_RCC_ClockConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000774:	f000 f960 	bl	8000a38 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <SystemClock_Config+0xec>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000780:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <SystemClock_Config+0xec>)
 8000782:	f043 0320 	orr.w	r3, r3, #32
 8000786:	6013      	str	r3, [r2, #0]
}
 8000788:	bf00      	nop
 800078a:	3770      	adds	r7, #112	@ 0x70
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	44020800 	.word	0x44020800
 8000794:	40022000 	.word	0x40022000

08000798 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 800079c:	4b1b      	ldr	r3, [pc, #108]	@ (800080c <MX_I2C4_Init+0x74>)
 800079e:	4a1c      	ldr	r2, [pc, #112]	@ (8000810 <MX_I2C4_Init+0x78>)
 80007a0:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x60808CD3;
 80007a2:	4b1a      	ldr	r3, [pc, #104]	@ (800080c <MX_I2C4_Init+0x74>)
 80007a4:	4a1b      	ldr	r2, [pc, #108]	@ (8000814 <MX_I2C4_Init+0x7c>)
 80007a6:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80007a8:	4b18      	ldr	r3, [pc, #96]	@ (800080c <MX_I2C4_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ae:	4b17      	ldr	r3, [pc, #92]	@ (800080c <MX_I2C4_Init+0x74>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b4:	4b15      	ldr	r3, [pc, #84]	@ (800080c <MX_I2C4_Init+0x74>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80007ba:	4b14      	ldr	r3, [pc, #80]	@ (800080c <MX_I2C4_Init+0x74>)
 80007bc:	2200      	movs	r2, #0
 80007be:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007c0:	4b12      	ldr	r3, [pc, #72]	@ (800080c <MX_I2C4_Init+0x74>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c6:	4b11      	ldr	r3, [pc, #68]	@ (800080c <MX_I2C4_Init+0x74>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <MX_I2C4_Init+0x74>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80007d2:	480e      	ldr	r0, [pc, #56]	@ (800080c <MX_I2C4_Init+0x74>)
 80007d4:	f000 ffc8 	bl	8001768 <HAL_I2C_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80007de:	f000 f92b 	bl	8000a38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007e2:	2100      	movs	r1, #0
 80007e4:	4809      	ldr	r0, [pc, #36]	@ (800080c <MX_I2C4_Init+0x74>)
 80007e6:	f001 f85a 	bl	800189e <HAL_I2CEx_ConfigAnalogFilter>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80007f0:	f000 f922 	bl	8000a38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80007f4:	2100      	movs	r1, #0
 80007f6:	4805      	ldr	r0, [pc, #20]	@ (800080c <MX_I2C4_Init+0x74>)
 80007f8:	f001 f89c 	bl	8001934 <HAL_I2CEx_ConfigDigitalFilter>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000802:	f000 f919 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	2000018c 	.word	0x2000018c
 8000810:	44002c00 	.word	0x44002c00
 8000814:	60808cd3 	.word	0x60808cd3

08000818 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 800081c:	4b18      	ldr	r3, [pc, #96]	@ (8000880 <MX_SAI2_Init+0x68>)
 800081e:	4a19      	ldr	r2, [pc, #100]	@ (8000884 <MX_SAI2_Init+0x6c>)
 8000820:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000822:	4b17      	ldr	r3, [pc, #92]	@ (8000880 <MX_SAI2_Init+0x68>)
 8000824:	2200      	movs	r2, #0
 8000826:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000828:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <MX_SAI2_Init+0x68>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800082e:	4b14      	ldr	r3, [pc, #80]	@ (8000880 <MX_SAI2_Init+0x68>)
 8000830:	2200      	movs	r2, #0
 8000832:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000834:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <MX_SAI2_Init+0x68>)
 8000836:	2200      	movs	r2, #0
 8000838:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800083a:	4b11      	ldr	r3, [pc, #68]	@ (8000880 <MX_SAI2_Init+0x68>)
 800083c:	2200      	movs	r2, #0
 800083e:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000840:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <MX_SAI2_Init+0x68>)
 8000842:	4a11      	ldr	r2, [pc, #68]	@ (8000888 <MX_SAI2_Init+0x70>)
 8000844:	621a      	str	r2, [r3, #32]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000846:	4b0e      	ldr	r3, [pc, #56]	@ (8000880 <MX_SAI2_Init+0x68>)
 8000848:	2200      	movs	r2, #0
 800084a:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MckOutput = SAI_MCK_OUTPUT_ENABLE;
 800084c:	4b0c      	ldr	r3, [pc, #48]	@ (8000880 <MX_SAI2_Init+0x68>)
 800084e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000852:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000854:	4b0a      	ldr	r3, [pc, #40]	@ (8000880 <MX_SAI2_Init+0x68>)
 8000856:	2200      	movs	r2, #0
 8000858:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 800085a:	4b09      	ldr	r3, [pc, #36]	@ (8000880 <MX_SAI2_Init+0x68>)
 800085c:	2200      	movs	r2, #0
 800085e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000860:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <MX_SAI2_Init+0x68>)
 8000862:	2200      	movs	r2, #0
 8000864:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000866:	2302      	movs	r3, #2
 8000868:	2200      	movs	r2, #0
 800086a:	2100      	movs	r1, #0
 800086c:	4804      	ldr	r0, [pc, #16]	@ (8000880 <MX_SAI2_Init+0x68>)
 800086e:	f008 fda3 	bl	80093b8 <HAL_SAI_InitProtocol>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_SAI2_Init+0x64>
  {
    Error_Handler();
 8000878:	f000 f8de 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}
 8000880:	200001e0 	.word	0x200001e0
 8000884:	40015804 	.word	0x40015804
 8000888:	0002ee00 	.word	0x0002ee00

0800088c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
void MX_USB_PCD_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8000890:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 8000892:	4a1a      	ldr	r2, [pc, #104]	@ (80008fc <MX_USB_PCD_Init+0x70>)
 8000894:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8000896:	4b18      	ldr	r3, [pc, #96]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 8000898:	2208      	movs	r2, #8
 800089a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 800089c:	4b16      	ldr	r3, [pc, #88]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 800089e:	2202      	movs	r2, #2
 80008a0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008a2:	4b15      	ldr	r3, [pc, #84]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008a4:	2202      	movs	r2, #2
 80008a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 80008a8:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 80008ae:	4b12      	ldr	r3, [pc, #72]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 80008b4:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 80008ba:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 80008c0:	4b0d      	ldr	r3, [pc, #52]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 80008c6:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 80008cc:	4b0a      	ldr	r3, [pc, #40]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 80008d2:	4809      	ldr	r0, [pc, #36]	@ (80008f8 <MX_USB_PCD_Init+0x6c>)
 80008d4:	f001 f8dd 	bl	8001a92 <HAL_PCD_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_USB_PCD_Init+0x56>
  {
    Error_Handler();
 80008de:	f000 f8ab 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
  HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2105      	movs	r1, #5
 80008e6:	204a      	movs	r0, #74	@ 0x4a
 80008e8:	f000 fcd6 	bl	8001298 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 80008ec:	204a      	movs	r0, #74	@ 0x4a
 80008ee:	f000 fced 	bl	80012cc <HAL_NVIC_EnableIRQ>
  /* USER CODE END USB_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000278 	.word	0x20000278
 80008fc:	40016000 	.word	0x40016000

08000900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	@ 0x28
 8000904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000916:	4b43      	ldr	r3, [pc, #268]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800091c:	4a41      	ldr	r2, [pc, #260]	@ (8000a24 <MX_GPIO_Init+0x124>)
 800091e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000922:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000926:	4b3f      	ldr	r3, [pc, #252]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000928:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800092c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000930:	613b      	str	r3, [r7, #16]
 8000932:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000934:	4b3b      	ldr	r3, [pc, #236]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000936:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800093a:	4a3a      	ldr	r2, [pc, #232]	@ (8000a24 <MX_GPIO_Init+0x124>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000944:	4b37      	ldr	r3, [pc, #220]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000946:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b34      	ldr	r3, [pc, #208]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000954:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000958:	4a32      	ldr	r2, [pc, #200]	@ (8000a24 <MX_GPIO_Init+0x124>)
 800095a:	f043 0301 	orr.w	r3, r3, #1
 800095e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000962:	4b30      	ldr	r3, [pc, #192]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000964:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000968:	f003 0301 	and.w	r3, r3, #1
 800096c:	60bb      	str	r3, [r7, #8]
 800096e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000970:	4b2c      	ldr	r3, [pc, #176]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000972:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000976:	4a2b      	ldr	r2, [pc, #172]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000980:	4b28      	ldr	r3, [pc, #160]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000982:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000986:	f003 0304 	and.w	r3, r3, #4
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098e:	4b25      	ldr	r3, [pc, #148]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000990:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000994:	4a23      	ldr	r2, [pc, #140]	@ (8000a24 <MX_GPIO_Init+0x124>)
 8000996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800099a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800099e:	4b21      	ldr	r3, [pc, #132]	@ (8000a24 <MX_GPIO_Init+0x124>)
 80009a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_9|GPIO_PIN_8, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80009b2:	481d      	ldr	r0, [pc, #116]	@ (8000a28 <MX_GPIO_Init+0x128>)
 80009b4:	f000 fea6 	bl	8001704 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AUDIO_NRST_GPIO_Port, AUDIO_NRST_Pin, GPIO_PIN_RESET);
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009be:	481b      	ldr	r0, [pc, #108]	@ (8000a2c <MX_GPIO_Init+0x12c>)
 80009c0:	f000 fea0 	bl	8001704 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI9 PI8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 80009c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ca:	2301      	movs	r3, #1
 80009cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80009d6:	f107 0314 	add.w	r3, r7, #20
 80009da:	4619      	mov	r1, r3
 80009dc:	4812      	ldr	r0, [pc, #72]	@ (8000a28 <MX_GPIO_Init+0x128>)
 80009de:	f000 fd33 	bl	8001448 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80009e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009e8:	4b11      	ldr	r3, [pc, #68]	@ (8000a30 <MX_GPIO_Init+0x130>)
 80009ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f0:	f107 0314 	add.w	r3, r7, #20
 80009f4:	4619      	mov	r1, r3
 80009f6:	480f      	ldr	r0, [pc, #60]	@ (8000a34 <MX_GPIO_Init+0x134>)
 80009f8:	f000 fd26 	bl	8001448 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_NRST_Pin */
  GPIO_InitStruct.Pin = AUDIO_NRST_Pin;
 80009fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(AUDIO_NRST_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	4619      	mov	r1, r3
 8000a14:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <MX_GPIO_Init+0x12c>)
 8000a16:	f000 fd17 	bl	8001448 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a1a:	bf00      	nop
 8000a1c:	3728      	adds	r7, #40	@ 0x28
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	44020c00 	.word	0x44020c00
 8000a28:	42022000 	.word	0x42022000
 8000a2c:	42021c00 	.word	0x42021c00
 8000a30:	10110000 	.word	0x10110000
 8000a34:	42020800 	.word	0x42020800

08000a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a3c:	b672      	cpsid	i
}
 8000a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <Error_Handler+0x8>

08000a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
	...

08000a54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b0cc      	sub	sp, #304	@ 0x130
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000a62:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a74:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a78:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000a82:	461a      	mov	r2, r3
 8000a84:	2100      	movs	r1, #0
 8000a86:	f014 fda3 	bl	80155d0 <memset>
  if(hi2c->Instance==I2C4)
 8000a8a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a8e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a33      	ldr	r2, [pc, #204]	@ (8000b64 <HAL_I2C_MspInit+0x110>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d15e      	bne.n	8000b5a <HAL_I2C_MspInit+0x106>

    /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8000a9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000aa0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000aa4:	f04f 0200 	mov.w	r2, #0
 8000aa8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aac:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK3;
 8000ab0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ab4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000abe:	f107 0310 	add.w	r3, r7, #16
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f003 fc20 	bl	8004308 <HAL_RCCEx_PeriphCLKConfig>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8000ace:	f7ff ffb3 	bl	8000a38 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad2:	4b25      	ldr	r3, [pc, #148]	@ (8000b68 <HAL_I2C_MspInit+0x114>)
 8000ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ad8:	4a23      	ldr	r2, [pc, #140]	@ (8000b68 <HAL_I2C_MspInit+0x114>)
 8000ada:	f043 0302 	orr.w	r3, r3, #2
 8000ade:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ae2:	4b21      	ldr	r3, [pc, #132]	@ (8000b68 <HAL_I2C_MspInit+0x114>)
 8000ae4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ae8:	f003 0202 	and.w	r2, r3, #2
 8000aec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000af0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000afa:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000afe:	681b      	ldr	r3, [r3, #0]
    /**I2C4 GPIO Configuration
    PB9     ------> I2C4_SDA
    PB8     ------> I2C4_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000b00:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b04:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b08:	2312      	movs	r3, #18
 8000b0a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8000b1a:	2306      	movs	r3, #6
 8000b1c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b20:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000b24:	4619      	mov	r1, r3
 8000b26:	4811      	ldr	r0, [pc, #68]	@ (8000b6c <HAL_I2C_MspInit+0x118>)
 8000b28:	f000 fc8e 	bl	8001448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <HAL_I2C_MspInit+0x114>)
 8000b2e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8000b32:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <HAL_I2C_MspInit+0x114>)
 8000b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b38:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <HAL_I2C_MspInit+0x114>)
 8000b3e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8000b42:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8000b46:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b4a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000b54:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000b58:	681b      	ldr	r3, [r3, #0]

    /* USER CODE END I2C4_MspInit 1 */

  }

}
 8000b5a:	bf00      	nop
 8000b5c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	44002c00 	.word	0x44002c00
 8000b68:	44020c00 	.word	0x44020c00
 8000b6c:	42020400 	.word	0x42020400

08000b70 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b0c6      	sub	sp, #280	@ 0x118
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b7a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000b7e:	6018      	str	r0, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b80:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000b8e:	461a      	mov	r2, r3
 8000b90:	2100      	movs	r1, #0
 8000b92:	f014 fd1d 	bl	80155d0 <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8000b96:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b9a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a22      	ldr	r2, [pc, #136]	@ (8000c2c <HAL_PCD_MspInit+0xbc>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d13b      	bne.n	8000c20 <HAL_PCD_MspInit+0xb0>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000ba8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000bac:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8000bb0:	f04f 0200 	mov.w	r2, #0
 8000bb4:	f04f 0310 	mov.w	r3, #16
 8000bb8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000bbc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000bc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000bc4:	2230      	movs	r2, #48	@ 0x30
 8000bc6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bca:	f107 0310 	add.w	r3, r7, #16
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f003 fb9a 	bl	8004308 <HAL_RCCEx_PeriphCLKConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <HAL_PCD_MspInit+0x6e>
    {
      Error_Handler();
 8000bda:	f7ff ff2d 	bl	8000a38 <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
 8000bde:	f002 fc09 	bl	80033f4 <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000be2:	4b13      	ldr	r3, [pc, #76]	@ (8000c30 <HAL_PCD_MspInit+0xc0>)
 8000be4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000be8:	4a11      	ldr	r2, [pc, #68]	@ (8000c30 <HAL_PCD_MspInit+0xc0>)
 8000bea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bee:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <HAL_PCD_MspInit+0xc0>)
 8000bf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000bf8:	f003 7280 	and.w	r2, r3, #16777216	@ 0x1000000
 8000bfc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000c0a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000c0e:	681b      	ldr	r3, [r3, #0]
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2105      	movs	r1, #5
 8000c14:	204a      	movs	r0, #74	@ 0x4a
 8000c16:	f000 fb3f 	bl	8001298 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8000c1a:	204a      	movs	r0, #74	@ 0x4a
 8000c1c:	f000 fb56 	bl	80012cc <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8000c20:	bf00      	nop
 8000c22:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40016000 	.word	0x40016000
 8000c30:	44020c00 	.word	0x44020c00

08000c34 <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b0cc      	sub	sp, #304	@ 0x130
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c42:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c44:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c48:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000c52:	461a      	mov	r2, r3
 8000c54:	2100      	movs	r1, #0
 8000c56:	f014 fcbb 	bl	80155d0 <memset>
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8000c5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a4b      	ldr	r2, [pc, #300]	@ (8000d94 <HAL_SAI_MspInit+0x160>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	f040 808e 	bne.w	8000d8a <HAL_SAI_MspInit+0x156>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000c6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c72:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000c76:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000c7a:	f04f 0300 	mov.w	r3, #0
 8000c7e:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_CSI;
 8000c82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c86:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	609a      	str	r2, [r3, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000c8e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c92:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000c96:	2201      	movs	r2, #1
 8000c98:	60da      	str	r2, [r3, #12]
    PeriphClkInitStruct.PLL2.PLL2N = 32;
 8000c9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000c9e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000ca2:	2220      	movs	r2, #32
 8000ca4:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLL2.PLL2P = 1;
 8000ca6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000caa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cae:	2201      	movs	r2, #1
 8000cb0:	615a      	str	r2, [r3, #20]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000cb2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000cb6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cba:	2202      	movs	r2, #2
 8000cbc:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000cc2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	61da      	str	r2, [r3, #28]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000cca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000cce:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cd2:	2208      	movs	r2, #8
 8000cd4:	621a      	str	r2, [r3, #32]
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000cd6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000cda:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cde:	2200      	movs	r2, #0
 8000ce0:	625a      	str	r2, [r3, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000ce2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ce6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cea:	2200      	movs	r2, #0
 8000cec:	629a      	str	r2, [r3, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVP;
 8000cee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000cf2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000cf6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
    PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLL2P;
 8000cfc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d00:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000d04:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d08:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d0c:	f107 0310 	add.w	r3, r7, #16
 8000d10:	4618      	mov	r0, r3
 8000d12:	f003 faf9 	bl	8004308 <HAL_RCCEx_PeriphCLKConfig>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <HAL_SAI_MspInit+0xec>
    {
      Error_Handler();
 8000d1c:	f7ff fe8c 	bl	8000a38 <Error_Handler>
    }

    if (SAI2_client == 0)
 8000d20:	4b1d      	ldr	r3, [pc, #116]	@ (8000d98 <HAL_SAI_MspInit+0x164>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d116      	bne.n	8000d56 <HAL_SAI_MspInit+0x122>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000d28:	4b1c      	ldr	r3, [pc, #112]	@ (8000d9c <HAL_SAI_MspInit+0x168>)
 8000d2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000d2e:	4a1b      	ldr	r2, [pc, #108]	@ (8000d9c <HAL_SAI_MspInit+0x168>)
 8000d30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d34:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000d38:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <HAL_SAI_MspInit+0x168>)
 8000d3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000d3e:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8000d42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d46:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000d50:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000d54:	681b      	ldr	r3, [r3, #0]
    }
    SAI2_client ++;
 8000d56:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <HAL_SAI_MspInit+0x164>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	4a0e      	ldr	r2, [pc, #56]	@ (8000d98 <HAL_SAI_MspInit+0x164>)
 8000d5e:	6013      	str	r3, [r2, #0]
    PI7     ------> SAI2_FS_A
    PI5     ------> SAI2_SCK_A
    PI4     ------> SAI2_MCLK_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6;
 8000d60:	23f0      	movs	r3, #240	@ 0xf0
 8000d62:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d66:	2302      	movs	r3, #2
 8000d68:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	2300      	movs	r3, #0
 8000d74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000d78:	230a      	movs	r3, #10
 8000d7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000d7e:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000d82:	4619      	mov	r1, r3
 8000d84:	4806      	ldr	r0, [pc, #24]	@ (8000da0 <HAL_SAI_MspInit+0x16c>)
 8000d86:	f000 fb5f 	bl	8001448 <HAL_GPIO_Init>

    }
}
 8000d8a:	bf00      	nop
 8000d8c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40015804 	.word	0x40015804
 8000d98:	20000838 	.word	0x20000838
 8000d9c:	44020c00 	.word	0x44020c00
 8000da0:	42022000 	.word	0x42022000

08000da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <NMI_Handler+0x4>

08000dac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <HardFault_Handler+0x4>

08000db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <MemManage_Handler+0x4>

08000dbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <BusFault_Handler+0x4>

08000dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <UsageFault_Handler+0x4>

08000dcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dfa:	f000 f951 	bl	80010a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8000e08:	4802      	ldr	r0, [pc, #8]	@ (8000e14 <USB_DRD_FS_IRQHandler+0x10>)
 8000e0a:	f000 ff65 	bl	8001cd8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000278 	.word	0x20000278

08000e18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e1e:	4b35      	ldr	r3, [pc, #212]	@ (8000ef4 <SystemInit+0xdc>)
 8000e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e24:	4a33      	ldr	r2, [pc, #204]	@ (8000ef4 <SystemInit+0xdc>)
 8000e26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e2a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000e2e:	4b32      	ldr	r3, [pc, #200]	@ (8000ef8 <SystemInit+0xe0>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000e34:	4b30      	ldr	r3, [pc, #192]	@ (8000ef8 <SystemInit+0xe0>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef8 <SystemInit+0xe0>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000e40:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef8 <SystemInit+0xe0>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	492c      	ldr	r1, [pc, #176]	@ (8000ef8 <SystemInit+0xe0>)
 8000e46:	4b2d      	ldr	r3, [pc, #180]	@ (8000efc <SystemInit+0xe4>)
 8000e48:	4013      	ands	r3, r2
 8000e4a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000e4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef8 <SystemInit+0xe0>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000e52:	4b29      	ldr	r3, [pc, #164]	@ (8000ef8 <SystemInit+0xe0>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000e58:	4b27      	ldr	r3, [pc, #156]	@ (8000ef8 <SystemInit+0xe0>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000e5e:	4b26      	ldr	r3, [pc, #152]	@ (8000ef8 <SystemInit+0xe0>)
 8000e60:	4a27      	ldr	r2, [pc, #156]	@ (8000f00 <SystemInit+0xe8>)
 8000e62:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <SystemInit+0xe0>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <SystemInit+0xe0>)
 8000e6c:	4a24      	ldr	r2, [pc, #144]	@ (8000f00 <SystemInit+0xe8>)
 8000e6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000e70:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <SystemInit+0xe0>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000e76:	4b20      	ldr	r3, [pc, #128]	@ (8000ef8 <SystemInit+0xe0>)
 8000e78:	4a21      	ldr	r2, [pc, #132]	@ (8000f00 <SystemInit+0xe8>)
 8000e7a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef8 <SystemInit+0xe0>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000e82:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef8 <SystemInit+0xe0>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a1c      	ldr	r2, [pc, #112]	@ (8000ef8 <SystemInit+0xe0>)
 8000e88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e8c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <SystemInit+0xe0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e94:	4b17      	ldr	r3, [pc, #92]	@ (8000ef4 <SystemInit+0xdc>)
 8000e96:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e9a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <SystemInit+0xec>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000ea4:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000eac:	d003      	beq.n	8000eb6 <SystemInit+0x9e>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000eb4:	d117      	bne.n	8000ee6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000eb6:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <SystemInit+0xec>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d005      	beq.n	8000ece <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000ec2:	4b10      	ldr	r3, [pc, #64]	@ (8000f04 <SystemInit+0xec>)
 8000ec4:	4a10      	ldr	r2, [pc, #64]	@ (8000f08 <SystemInit+0xf0>)
 8000ec6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f04 <SystemInit+0xec>)
 8000eca:	4a10      	ldr	r2, [pc, #64]	@ (8000f0c <SystemInit+0xf4>)
 8000ecc:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000ece:	4b0d      	ldr	r3, [pc, #52]	@ (8000f04 <SystemInit+0xec>)
 8000ed0:	69db      	ldr	r3, [r3, #28]
 8000ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8000f04 <SystemInit+0xec>)
 8000ed4:	f043 0302 	orr.w	r3, r3, #2
 8000ed8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000eda:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <SystemInit+0xec>)
 8000edc:	69db      	ldr	r3, [r3, #28]
 8000ede:	4a09      	ldr	r2, [pc, #36]	@ (8000f04 <SystemInit+0xec>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	61d3      	str	r3, [r2, #28]
  }
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000ed00 	.word	0xe000ed00
 8000ef8:	44020c00 	.word	0x44020c00
 8000efc:	eae2eae3 	.word	0xeae2eae3
 8000f00:	01010280 	.word	0x01010280
 8000f04:	40022000 	.word	0x40022000
 8000f08:	08192a3b 	.word	0x08192a3b
 8000f0c:	4c5d6e7f 	.word	0x4c5d6e7f

08000f10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f10:	480d      	ldr	r0, [pc, #52]	@ (8000f48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f12:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f14:	f7ff ff80 	bl	8000e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f18:	480c      	ldr	r0, [pc, #48]	@ (8000f4c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f1a:	490d      	ldr	r1, [pc, #52]	@ (8000f50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <LoopForever+0xe>)
  movs r3, #0
 8000f1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f20:	e002      	b.n	8000f28 <LoopCopyDataInit>

08000f22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f26:	3304      	adds	r3, #4

08000f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f2c:	d3f9      	bcc.n	8000f22 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f30:	4c0a      	ldr	r4, [pc, #40]	@ (8000f5c <LoopForever+0x16>)
  movs r3, #0
 8000f32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f34:	e001      	b.n	8000f3a <LoopFillZerobss>

08000f36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f38:	3204      	adds	r2, #4

08000f3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f3c:	d3fb      	bcc.n	8000f36 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f3e:	f014 fb4f 	bl	80155e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f42:	f7ff fb69 	bl	8000618 <main>

08000f46 <LoopForever>:

LoopForever:
    b LoopForever
 8000f46:	e7fe      	b.n	8000f46 <LoopForever>
  ldr   r0, =_estack
 8000f48:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f50:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8000f54:	08015710 	.word	0x08015710
  ldr r2, =_sbss
 8000f58:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8000f5c:	20004114 	.word	0x20004114

08000f60 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f60:	e7fe      	b.n	8000f60 <ADC1_IRQHandler>
	...

08000f64 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f68:	2003      	movs	r0, #3
 8000f6a:	f000 f98a 	bl	8001282 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000f6e:	f003 f841 	bl	8003ff4 <HAL_RCC_GetSysClockFreq>
 8000f72:	4602      	mov	r2, r0
 8000f74:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <HAL_Init+0x44>)
 8000f76:	6a1b      	ldr	r3, [r3, #32]
 8000f78:	f003 030f 	and.w	r3, r3, #15
 8000f7c:	490b      	ldr	r1, [pc, #44]	@ (8000fac <HAL_Init+0x48>)
 8000f7e:	5ccb      	ldrb	r3, [r1, r3]
 8000f80:	fa22 f303 	lsr.w	r3, r2, r3
 8000f84:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <HAL_Init+0x4c>)
 8000f86:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f88:	2004      	movs	r0, #4
 8000f8a:	f000 f9cf 	bl	800132c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f8e:	200f      	movs	r0, #15
 8000f90:	f000 f810 	bl	8000fb4 <HAL_InitTick>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e002      	b.n	8000fa4 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f9e:	f7ff fd51 	bl	8000a44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fa2:	2300      	movs	r3, #0
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	44020c00 	.word	0x44020c00
 8000fac:	080156e8 	.word	0x080156e8
 8000fb0:	20000000 	.word	0x20000000

08000fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000fc0:	4b33      	ldr	r3, [pc, #204]	@ (8001090 <HAL_InitTick+0xdc>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d101      	bne.n	8000fcc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e05c      	b.n	8001086 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000fcc:	4b31      	ldr	r3, [pc, #196]	@ (8001094 <HAL_InitTick+0xe0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0304 	and.w	r3, r3, #4
 8000fd4:	2b04      	cmp	r3, #4
 8000fd6:	d10c      	bne.n	8000ff2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000fd8:	4b2f      	ldr	r3, [pc, #188]	@ (8001098 <HAL_InitTick+0xe4>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b2c      	ldr	r3, [pc, #176]	@ (8001090 <HAL_InitTick+0xdc>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	e037      	b.n	8001062 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000ff2:	f000 f9f3 	bl	80013dc <HAL_SYSTICK_GetCLKSourceConfig>
 8000ff6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d023      	beq.n	8001046 <HAL_InitTick+0x92>
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	2b02      	cmp	r3, #2
 8001002:	d82d      	bhi.n	8001060 <HAL_InitTick+0xac>
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <HAL_InitTick+0x5e>
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d00d      	beq.n	800102c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001010:	e026      	b.n	8001060 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001012:	4b21      	ldr	r3, [pc, #132]	@ (8001098 <HAL_InitTick+0xe4>)
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <HAL_InitTick+0xdc>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001020:	fbb3 f3f1 	udiv	r3, r3, r1
 8001024:	fbb2 f3f3 	udiv	r3, r2, r3
 8001028:	60fb      	str	r3, [r7, #12]
        break;
 800102a:	e01a      	b.n	8001062 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <HAL_InitTick+0xdc>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461a      	mov	r2, r3
 8001032:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001036:	fbb3 f3f2 	udiv	r3, r3, r2
 800103a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800103e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001042:	60fb      	str	r3, [r7, #12]
        break;
 8001044:	e00d      	b.n	8001062 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001046:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <HAL_InitTick+0xdc>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	461a      	mov	r2, r3
 800104c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001050:	fbb3 f3f2 	udiv	r3, r3, r2
 8001054:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001058:	fbb2 f3f3 	udiv	r3, r2, r3
 800105c:	60fb      	str	r3, [r7, #12]
        break;
 800105e:	e000      	b.n	8001062 <HAL_InitTick+0xae>
        break;
 8001060:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f000 f940 	bl	80012e8 <HAL_SYSTICK_Config>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e009      	b.n	8001086 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001072:	2200      	movs	r2, #0
 8001074:	6879      	ldr	r1, [r7, #4]
 8001076:	f04f 30ff 	mov.w	r0, #4294967295
 800107a:	f000 f90d 	bl	8001298 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800107e:	4a07      	ldr	r2, [pc, #28]	@ (800109c <HAL_InitTick+0xe8>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000008 	.word	0x20000008
 8001094:	e000e010 	.word	0xe000e010
 8001098:	20000000 	.word	0x20000000
 800109c:	20000004 	.word	0x20000004

080010a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <HAL_IncTick+0x20>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <HAL_IncTick+0x24>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	4a04      	ldr	r2, [pc, #16]	@ (80010c4 <HAL_IncTick+0x24>)
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000008 	.word	0x20000008
 80010c4:	2000083c 	.word	0x2000083c

080010c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <HAL_GetTick+0x14>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	2000083c 	.word	0x2000083c

080010e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff ffee 	bl	80010c8 <HAL_GetTick>
 80010ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f8:	d005      	beq.n	8001106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <HAL_Delay+0x44>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	461a      	mov	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4413      	add	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001106:	bf00      	nop
 8001108:	f7ff ffde 	bl	80010c8 <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d8f7      	bhi.n	8001108 <HAL_Delay+0x28>
  {
  }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000008 	.word	0x20000008

08001128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001138:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <__NVIC_GetPriorityGrouping+0x18>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	f003 0307 	and.w	r3, r3, #7
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001196:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800119a:	2b00      	cmp	r3, #0
 800119c:	db0b      	blt.n	80011b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	f003 021f 	and.w	r2, r3, #31
 80011a4:	4907      	ldr	r1, [pc, #28]	@ (80011c4 <__NVIC_EnableIRQ+0x38>)
 80011a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	2001      	movs	r0, #1
 80011ae:	fa00 f202 	lsl.w	r2, r0, r2
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e100 	.word	0xe000e100

080011c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	db0a      	blt.n	80011f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	490c      	ldr	r1, [pc, #48]	@ (8001214 <__NVIC_SetPriority+0x4c>)
 80011e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e6:	0112      	lsls	r2, r2, #4
 80011e8:	b2d2      	uxtb	r2, r2
 80011ea:	440b      	add	r3, r1
 80011ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f0:	e00a      	b.n	8001208 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	b2da      	uxtb	r2, r3
 80011f6:	4908      	ldr	r1, [pc, #32]	@ (8001218 <__NVIC_SetPriority+0x50>)
 80011f8:	88fb      	ldrh	r3, [r7, #6]
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	3b04      	subs	r3, #4
 8001200:	0112      	lsls	r2, r2, #4
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	440b      	add	r3, r1
 8001206:	761a      	strb	r2, [r3, #24]
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000e100 	.word	0xe000e100
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800121c:	b480      	push	{r7}
 800121e:	b089      	sub	sp, #36	@ 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	f1c3 0307 	rsb	r3, r3, #7
 8001236:	2b04      	cmp	r3, #4
 8001238:	bf28      	it	cs
 800123a:	2304      	movcs	r3, #4
 800123c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3304      	adds	r3, #4
 8001242:	2b06      	cmp	r3, #6
 8001244:	d902      	bls.n	800124c <NVIC_EncodePriority+0x30>
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3b03      	subs	r3, #3
 800124a:	e000      	b.n	800124e <NVIC_EncodePriority+0x32>
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001250:	f04f 32ff 	mov.w	r2, #4294967295
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43da      	mvns	r2, r3
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	401a      	ands	r2, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001264:	f04f 31ff 	mov.w	r1, #4294967295
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	43d9      	mvns	r1, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	4313      	orrs	r3, r2
         );
}
 8001276:	4618      	mov	r0, r3
 8001278:	3724      	adds	r7, #36	@ 0x24
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff ff4c 	bl	8001128 <__NVIC_SetPriorityGrouping>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
 80012a4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012a6:	f7ff ff63 	bl	8001170 <__NVIC_GetPriorityGrouping>
 80012aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	68b9      	ldr	r1, [r7, #8]
 80012b0:	6978      	ldr	r0, [r7, #20]
 80012b2:	f7ff ffb3 	bl	800121c <NVIC_EncodePriority>
 80012b6:	4602      	mov	r2, r0
 80012b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012bc:	4611      	mov	r1, r2
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ff82 	bl	80011c8 <__NVIC_SetPriority>
}
 80012c4:	bf00      	nop
 80012c6:	3718      	adds	r7, #24
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff ff56 	bl	800118c <__NVIC_EnableIRQ>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012f8:	d301      	bcc.n	80012fe <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00d      	b.n	800131a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <HAL_SYSTICK_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001306:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <HAL_SYSTICK_Config+0x40>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HAL_SYSTICK_Config+0x40>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a05      	ldr	r2, [pc, #20]	@ (8001328 <HAL_SYSTICK_Config+0x40>)
 8001312:	f043 0303 	orr.w	r3, r3, #3
 8001316:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b04      	cmp	r3, #4
 8001338:	d844      	bhi.n	80013c4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800133a:	a201      	add	r2, pc, #4	@ (adr r2, 8001340 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800133c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001340:	08001363 	.word	0x08001363
 8001344:	08001381 	.word	0x08001381
 8001348:	080013a3 	.word	0x080013a3
 800134c:	080013c5 	.word	0x080013c5
 8001350:	08001355 	.word	0x08001355
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001354:	4b1f      	ldr	r3, [pc, #124]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a1e      	ldr	r2, [pc, #120]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800135a:	f043 0304 	orr.w	r3, r3, #4
 800135e:	6013      	str	r3, [r2, #0]
      break;
 8001360:	e031      	b.n	80013c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001362:	4b1c      	ldr	r3, [pc, #112]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a1b      	ldr	r2, [pc, #108]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001368:	f023 0304 	bic.w	r3, r3, #4
 800136c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800136e:	4b1a      	ldr	r3, [pc, #104]	@ (80013d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001370:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001374:	4a18      	ldr	r2, [pc, #96]	@ (80013d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001376:	f023 030c 	bic.w	r3, r3, #12
 800137a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800137e:	e022      	b.n	80013c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001380:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a13      	ldr	r2, [pc, #76]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001386:	f023 0304 	bic.w	r3, r3, #4
 800138a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 800138c:	4b12      	ldr	r3, [pc, #72]	@ (80013d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800138e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001392:	f023 030c 	bic.w	r3, r3, #12
 8001396:	4a10      	ldr	r2, [pc, #64]	@ (80013d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80013a0:	e011      	b.n	80013c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80013a2:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a0b      	ldr	r2, [pc, #44]	@ (80013d4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80013a8:	f023 0304 	bic.w	r3, r3, #4
 80013ac:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80013ae:	4b0a      	ldr	r3, [pc, #40]	@ (80013d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80013b4:	f023 030c 	bic.w	r3, r3, #12
 80013b8:	4a07      	ldr	r2, [pc, #28]	@ (80013d8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80013ba:	f043 0308 	orr.w	r3, r3, #8
 80013be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80013c2:	e000      	b.n	80013c6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80013c4:	bf00      	nop
  }
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000e010 	.word	0xe000e010
 80013d8:	44020c00 	.word	0x44020c00

080013dc <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80013e2:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0304 	and.w	r3, r3, #4
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d002      	beq.n	80013f4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80013ee:	2304      	movs	r3, #4
 80013f0:	607b      	str	r3, [r7, #4]
 80013f2:	e01e      	b.n	8001432 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80013f4:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80013f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2b08      	cmp	r3, #8
 8001404:	d00f      	beq.n	8001426 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	2b08      	cmp	r3, #8
 800140a:	d80f      	bhi.n	800142c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	2b04      	cmp	r3, #4
 8001416:	d003      	beq.n	8001420 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001418:	e008      	b.n	800142c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
        break;
 800141e:	e008      	b.n	8001432 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001420:	2301      	movs	r3, #1
 8001422:	607b      	str	r3, [r7, #4]
        break;
 8001424:	e005      	b.n	8001432 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001426:	2302      	movs	r3, #2
 8001428:	607b      	str	r3, [r7, #4]
        break;
 800142a:	e002      	b.n	8001432 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800142c:	2300      	movs	r3, #0
 800142e:	607b      	str	r3, [r7, #4]
        break;
 8001430:	bf00      	nop
    }
  }
  return systick_source;
 8001432:	687b      	ldr	r3, [r7, #4]
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	e000e010 	.word	0xe000e010
 8001444:	44020c00 	.word	0x44020c00

08001448 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001456:	e142      	b.n	80016de <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	2101      	movs	r1, #1
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	fa01 f303 	lsl.w	r3, r1, r3
 8001464:	4013      	ands	r3, r2
 8001466:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 8134 	beq.w	80016d8 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b02      	cmp	r3, #2
 8001476:	d003      	beq.n	8001480 <HAL_GPIO_Init+0x38>
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	2b12      	cmp	r3, #18
 800147e:	d125      	bne.n	80014cc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	08da      	lsrs	r2, r3, #3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3208      	adds	r2, #8
 8001488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800148c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	f003 0307 	and.w	r3, r3, #7
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	220f      	movs	r2, #15
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	4013      	ands	r3, r2
 80014a2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	691b      	ldr	r3, [r3, #16]
 80014a8:	f003 020f 	and.w	r2, r3, #15
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	08da      	lsrs	r2, r3, #3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3208      	adds	r2, #8
 80014c6:	6979      	ldr	r1, [r7, #20]
 80014c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	2203      	movs	r2, #3
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	4013      	ands	r3, r2
 80014e2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0203 	and.w	r2, r3, #3
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	697a      	ldr	r2, [r7, #20]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	697a      	ldr	r2, [r7, #20]
 80014fe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d00b      	beq.n	8001520 <HAL_GPIO_Init+0xd8>
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	2b02      	cmp	r3, #2
 800150e:	d007      	beq.n	8001520 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001514:	2b11      	cmp	r3, #17
 8001516:	d003      	beq.n	8001520 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b12      	cmp	r3, #18
 800151e:	d130      	bne.n	8001582 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	2203      	movs	r2, #3
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	43db      	mvns	r3, r3
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4013      	ands	r3, r2
 8001536:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	4313      	orrs	r3, r2
 8001548:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001556:	2201      	movs	r2, #1
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	43db      	mvns	r3, r3
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	4013      	ands	r3, r2
 8001564:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	091b      	lsrs	r3, r3, #4
 800156c:	f003 0201 	and.w	r2, r3, #1
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	4313      	orrs	r3, r2
 800157a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 0303 	and.w	r3, r3, #3
 800158a:	2b03      	cmp	r3, #3
 800158c:	d109      	bne.n	80015a2 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001596:	2b03      	cmp	r3, #3
 8001598:	d11b      	bne.n	80015d2 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d017      	beq.n	80015d2 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	2203      	movs	r2, #3
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	43db      	mvns	r3, r3
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	4013      	ands	r3, r2
 80015b8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d07c      	beq.n	80016d8 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80015de:	4a47      	ldr	r2, [pc, #284]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	3318      	adds	r3, #24
 80015e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ea:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	f003 0303 	and.w	r3, r3, #3
 80015f2:	00db      	lsls	r3, r3, #3
 80015f4:	220f      	movs	r2, #15
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	4013      	ands	r3, r2
 8001600:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	0a9a      	lsrs	r2, r3, #10
 8001606:	4b3e      	ldr	r3, [pc, #248]	@ (8001700 <HAL_GPIO_Init+0x2b8>)
 8001608:	4013      	ands	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	f002 0203 	and.w	r2, r2, #3
 8001610:	00d2      	lsls	r2, r2, #3
 8001612:	4093      	lsls	r3, r2
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	4313      	orrs	r3, r2
 8001618:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800161a:	4938      	ldr	r1, [pc, #224]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	089b      	lsrs	r3, r3, #2
 8001620:	3318      	adds	r3, #24
 8001622:	697a      	ldr	r2, [r7, #20]
 8001624:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001628:	4b34      	ldr	r3, [pc, #208]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	43db      	mvns	r3, r3
 8001632:	697a      	ldr	r2, [r7, #20]
 8001634:	4013      	ands	r3, r2
 8001636:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d003      	beq.n	800164c <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4313      	orrs	r3, r2
 800164a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800164c:	4a2b      	ldr	r2, [pc, #172]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001652:	4b2a      	ldr	r3, [pc, #168]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	43db      	mvns	r3, r3
 800165c:	697a      	ldr	r2, [r7, #20]
 800165e:	4013      	ands	r3, r2
 8001660:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d003      	beq.n	8001676 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4313      	orrs	r3, r2
 8001674:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001676:	4a21      	ldr	r2, [pc, #132]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 800167e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001682:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	43db      	mvns	r3, r3
 8001688:	697a      	ldr	r2, [r7, #20]
 800168a:	4013      	ands	r3, r2
 800168c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4313      	orrs	r3, r2
 80016a0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80016a2:	4a16      	ldr	r2, [pc, #88]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80016aa:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 80016ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016b0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	43db      	mvns	r3, r3
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	4013      	ands	r3, r2
 80016ba:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80016c8:	697a      	ldr	r2, [r7, #20]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80016d0:	4a0a      	ldr	r2, [pc, #40]	@ (80016fc <HAL_GPIO_Init+0x2b4>)
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	3301      	adds	r3, #1
 80016dc:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	fa22 f303 	lsr.w	r3, r2, r3
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f47f aeb5 	bne.w	8001458 <HAL_GPIO_Init+0x10>
  }
}
 80016ee:	bf00      	nop
 80016f0:	bf00      	nop
 80016f2:	371c      	adds	r7, #28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	44022000 	.word	0x44022000
 8001700:	002f7f7f 	.word	0x002f7f7f

08001704 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	807b      	strh	r3, [r7, #2]
 8001710:	4613      	mov	r3, r2
 8001712:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001714:	787b      	ldrb	r3, [r7, #1]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800171a:	887a      	ldrh	r2, [r7, #2]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001720:	e002      	b.n	8001728 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001722:	887a      	ldrh	r2, [r7, #2]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001746:	887a      	ldrh	r2, [r7, #2]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4013      	ands	r3, r2
 800174c:	041a      	lsls	r2, r3, #16
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	43d9      	mvns	r1, r3
 8001752:	887b      	ldrh	r3, [r7, #2]
 8001754:	400b      	ands	r3, r1
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	619a      	str	r2, [r3, #24]
}
 800175c:	bf00      	nop
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e08d      	b.n	8001896 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d106      	bne.n	8001794 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff f960 	bl	8000a54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2224      	movs	r2, #36	@ 0x24
 8001798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 0201 	bic.w	r2, r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d107      	bne.n	80017e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	689a      	ldr	r2, [r3, #8]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	e006      	b.n	80017f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80017ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d108      	bne.n	800180a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	e007      	b.n	800181a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001818:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001828:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800182c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	68da      	ldr	r2, [r3, #12]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800183c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691a      	ldr	r2, [r3, #16]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	430a      	orrs	r2, r1
 8001856:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	69d9      	ldr	r1, [r3, #28]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a1a      	ldr	r2, [r3, #32]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f042 0201 	orr.w	r2, r2, #1
 8001876:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2220      	movs	r2, #32
 8001882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	2b20      	cmp	r3, #32
 80018b2:	d138      	bne.n	8001926 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d101      	bne.n	80018c2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80018be:	2302      	movs	r3, #2
 80018c0:	e032      	b.n	8001928 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2224      	movs	r2, #36	@ 0x24
 80018ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f022 0201 	bic.w	r2, r2, #1
 80018e0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80018f0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	6819      	ldr	r1, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	683a      	ldr	r2, [r7, #0]
 80018fe:	430a      	orrs	r2, r1
 8001900:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f042 0201 	orr.w	r2, r2, #1
 8001910:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2220      	movs	r2, #32
 8001916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001922:	2300      	movs	r3, #0
 8001924:	e000      	b.n	8001928 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001926:	2302      	movs	r3, #2
  }
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b20      	cmp	r3, #32
 8001948:	d139      	bne.n	80019be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001954:	2302      	movs	r3, #2
 8001956:	e033      	b.n	80019c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2224      	movs	r2, #36	@ 0x24
 8001964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f022 0201 	bic.w	r2, r2, #1
 8001976:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001986:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	68fa      	ldr	r2, [r7, #12]
 800198e:	4313      	orrs	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f042 0201 	orr.w	r2, r2, #1
 80019a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2220      	movs	r2, #32
 80019ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80019ba:	2300      	movs	r3, #0
 80019bc:	e000      	b.n	80019c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80019be:	2302      	movs	r3, #2
  }
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3714      	adds	r7, #20
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	460b      	mov	r3, r1
 80019d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80019d8:	230a      	movs	r3, #10
 80019da:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80019dc:	e002      	b.n	80019e4 <PCD_GET_EP_RX_CNT+0x18>
  {
    count--;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1f9      	bne.n	80019de <PCD_GET_EP_RX_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 80019ea:	887b      	ldrh	r3, [r7, #2]
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80019f2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	0c1b      	lsrs	r3, r3, #16
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a00:	b29b      	uxth	r3, r3
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b085      	sub	sp, #20
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
 8001a16:	460b      	mov	r3, r1
 8001a18:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8001a1a:	230a      	movs	r3, #10
 8001a1c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8001a1e:	e002      	b.n	8001a26 <PCD_GET_EP_DBUF0_CNT+0x18>
  {
    count--;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1f9      	bne.n	8001a20 <PCD_GET_EP_DBUF0_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8001a2c:	887b      	ldrh	r3, [r7, #2]
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001a34:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	0c1b      	lsrs	r3, r3, #16
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a42:	b29b      	uxth	r3, r3
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8001a5c:	230a      	movs	r3, #10
 8001a5e:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8001a60:	e002      	b.n	8001a68 <PCD_GET_EP_DBUF1_CNT+0x18>
  {
    count--;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	3b01      	subs	r3, #1
 8001a66:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1f9      	bne.n	8001a62 <PCD_GET_EP_DBUF1_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8001a6e:	887b      	ldrh	r3, [r7, #2]
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001a76:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	0c1b      	lsrs	r3, r3, #16
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a84:	b29b      	uxth	r3, r3
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b086      	sub	sp, #24
 8001a96:	af02      	add	r7, sp, #8
 8001a98:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e0f3      	b.n	8001c8c <HAL_PCD_Init+0x1fa>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d106      	bne.n	8001abe <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff f859 	bl	8000b70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f008 f851 	bl	8009b72 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6818      	ldr	r0, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	7c1a      	ldrb	r2, [r3, #16]
 8001ad8:	f88d 2000 	strb.w	r2, [sp]
 8001adc:	3304      	adds	r3, #4
 8001ade:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ae0:	f008 f815 	bl	8009b0e <USB_CoreInit>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d005      	beq.n	8001af6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2202      	movs	r2, #2
 8001aee:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e0ca      	b.n	8001c8c <HAL_PCD_Init+0x1fa>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2100      	movs	r1, #0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f008 f84d 	bl	8009b9c <USB_SetCurrentMode>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d005      	beq.n	8001b14 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e0bb      	b.n	8001c8c <HAL_PCD_Init+0x1fa>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	73fb      	strb	r3, [r7, #15]
 8001b18:	e03f      	b.n	8001b9a <HAL_PCD_Init+0x108>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b1a:	7bfa      	ldrb	r2, [r7, #15]
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4413      	add	r3, r2
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	440b      	add	r3, r1
 8001b28:	3315      	adds	r3, #21
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001b2e:	7bfa      	ldrb	r2, [r7, #15]
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	4613      	mov	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	440b      	add	r3, r1
 8001b3c:	3314      	adds	r3, #20
 8001b3e:	7bfa      	ldrb	r2, [r7, #15]
 8001b40:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b42:	7bfa      	ldrb	r2, [r7, #15]
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	4613      	mov	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	440b      	add	r3, r1
 8001b50:	3317      	adds	r3, #23
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001b56:	7bfa      	ldrb	r2, [r7, #15]
 8001b58:	6879      	ldr	r1, [r7, #4]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	440b      	add	r3, r1
 8001b64:	3324      	adds	r3, #36	@ 0x24
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b6a:	7bfa      	ldrb	r2, [r7, #15]
 8001b6c:	6879      	ldr	r1, [r7, #4]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	4413      	add	r3, r2
 8001b74:	00db      	lsls	r3, r3, #3
 8001b76:	440b      	add	r3, r1
 8001b78:	3328      	adds	r3, #40	@ 0x28
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	6879      	ldr	r1, [r7, #4]
 8001b82:	1c5a      	adds	r2, r3, #1
 8001b84:	4613      	mov	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	00db      	lsls	r3, r3, #3
 8001b8c:	440b      	add	r3, r1
 8001b8e:	3304      	adds	r3, #4
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	3301      	adds	r3, #1
 8001b98:	73fb      	strb	r3, [r7, #15]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	791b      	ldrb	r3, [r3, #4]
 8001b9e:	7bfa      	ldrb	r2, [r7, #15]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d3ba      	bcc.n	8001b1a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	73fb      	strb	r3, [r7, #15]
 8001ba8:	e044      	b.n	8001c34 <HAL_PCD_Init+0x1a2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001baa:	7bfa      	ldrb	r2, [r7, #15]
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	4413      	add	r3, r2
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	440b      	add	r3, r1
 8001bb8:	f203 1355 	addw	r3, r3, #341	@ 0x155
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	440b      	add	r3, r1
 8001bce:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001bd2:	7bfa      	ldrb	r2, [r7, #15]
 8001bd4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001bd6:	7bfa      	ldrb	r2, [r7, #15]
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	440b      	add	r3, r1
 8001be4:	f203 1357 	addw	r3, r3, #343	@ 0x157
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001bec:	7bfa      	ldrb	r2, [r7, #15]
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	4413      	add	r3, r2
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	440b      	add	r3, r1
 8001bfa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c02:	7bfa      	ldrb	r2, [r7, #15]
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	4613      	mov	r3, r2
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	4413      	add	r3, r2
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	440b      	add	r3, r1
 8001c10:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c18:	7bfa      	ldrb	r2, [r7, #15]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	440b      	add	r3, r1
 8001c26:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c2e:	7bfb      	ldrb	r3, [r7, #15]
 8001c30:	3301      	adds	r3, #1
 8001c32:	73fb      	strb	r3, [r7, #15]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	791b      	ldrb	r3, [r3, #4]
 8001c38:	7bfa      	ldrb	r2, [r7, #15]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d3b5      	bcc.n	8001baa <HAL_PCD_Init+0x118>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6818      	ldr	r0, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	7c1a      	ldrb	r2, [r3, #16]
 8001c46:	f88d 2000 	strb.w	r2, [sp]
 8001c4a:	3304      	adds	r3, #4
 8001c4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c4e:	f007 ffc8 	bl	8009be2 <USB_DevInit>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d005      	beq.n	8001c64 <HAL_PCD_Init+0x1d2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e013      	b.n	8001c8c <HAL_PCD_Init+0x1fa>
  }

  hpcd->USB_Address = 0U;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	7b1b      	ldrb	r3, [r3, #12]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d102      	bne.n	8001c80 <HAL_PCD_Init+0x1ee>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f001 fb8b 	bl	8003396 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f009 fc99 	bl	800b5bc <USB_DevDisconnect>

  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d101      	bne.n	8001caa <HAL_PCD_Start+0x16>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e012      	b.n	8001cd0 <HAL_PCD_Start+0x3c>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f007 ff47 	bl	8009b4a <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f009 fc6a 	bl	800b59a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8001cce:	2300      	movs	r3, #0
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f009 fc7a 	bl	800b5de <USB_ReadInterrupts>
 8001cea:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 fade 	bl	80022b8 <PCD_EP_ISR_Handler>

    return;
 8001cfc:	e0de      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d010      	beq.n	8001d2a <HAL_PCD_IRQHandler+0x52>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	f64f 33ff 	movw	r3, #64511	@ 0xfbff
 8001d16:	400b      	ands	r3, r1
 8001d18:	6453      	str	r3, [r2, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f011 f9ce 	bl	80130bc <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001d20:	2100      	movs	r1, #0
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 f8cd 	bl	8001ec2 <HAL_PCD_SetAddress>

    return;
 8001d28:	e0c8      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d009      	beq.n	8001d48 <HAL_PCD_IRQHandler+0x70>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	f64b 73ff 	movw	r3, #49151	@ 0xbfff
 8001d42:	400b      	ands	r3, r1
 8001d44:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001d46:	e0b9      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d009      	beq.n	8001d66 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8001d60:	400b      	ands	r3, r1
 8001d62:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001d64:	e0aa      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d029      	beq.n	8001dc4 <HAL_PCD_IRQHandler+0xec>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f022 0204 	bic.w	r2, r2, #4
 8001d7e:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f022 0208 	bic.w	r2, r2, #8
 8001d8e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 32cc 	ldrb.w	r3, [r3, #716]	@ 0x2cc
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d107      	bne.n	8001daa <HAL_PCD_IRQHandler+0xd2>
    {
      hpcd->LPM_State = LPM_L0;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001da2:	2100      	movs	r1, #0
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f001 fb18 	bl	80033da <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f011 f9ae 	bl	801310c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8001dbe:	400b      	ands	r3, r1
 8001dc0:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001dc2:	e07b      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d01c      	beq.n	8001e08 <HAL_PCD_IRQHandler+0x130>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f042 0208 	orr.w	r2, r2, #8
 8001ddc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	f24f 73ff 	movw	r3, #63487	@ 0xf7ff
 8001dec:	400b      	ands	r3, r1
 8001dee:	6453      	str	r3, [r2, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0204 	orr.w	r2, r2, #4
 8001dfe:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f011 f975 	bl	80130f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e06:	e059      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d033      	beq.n	8001e7a <HAL_PCD_IRQHandler+0x1a2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 8001e20:	400b      	ands	r3, r1
 8001e22:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 32cc 	ldrb.w	r3, [r3, #716]	@ 0x2cc
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d121      	bne.n	8001e72 <HAL_PCD_IRQHandler+0x19a>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f042 0204 	orr.w	r2, r2, #4
 8001e3c:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 0208 	orr.w	r2, r2, #8
 8001e4c:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e5c:	089b      	lsrs	r3, r3, #2
 8001e5e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001e68:	2101      	movs	r1, #1
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f001 fab5 	bl	80033da <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001e70:	e024      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
      HAL_PCD_SuspendCallback(hpcd);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f011 f93c 	bl	80130f0 <HAL_PCD_SuspendCallback>
    return;
 8001e78:	e020      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00c      	beq.n	8001e9e <HAL_PCD_IRQHandler+0x1c6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	f64f 53ff 	movw	r3, #65023	@ 0xfdff
 8001e92:	400b      	ands	r3, r1
 8001e94:	6453      	str	r3, [r2, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f011 f946 	bl	8013128 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e9c:	e00e      	b.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d009      	beq.n	8001ebc <HAL_PCD_IRQHandler+0x1e4>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	f64f 63ff 	movw	r3, #65279	@ 0xfeff
 8001eb6:	400b      	ands	r3, r1
 8001eb8:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001eba:	bf00      	nop
  }
}
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b082      	sub	sp, #8
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d101      	bne.n	8001edc <HAL_PCD_SetAddress+0x1a>
 8001ed8:	2302      	movs	r3, #2
 8001eda:	e012      	b.n	8001f02 <HAL_PCD_SetAddress+0x40>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  hpcd->USB_Address = address;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	78fa      	ldrb	r2, [r7, #3]
 8001ee8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	78fa      	ldrb	r2, [r7, #3]
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f009 fb3e 	bl	800b574 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b084      	sub	sp, #16
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	4608      	mov	r0, r1
 8001f14:	4611      	mov	r1, r2
 8001f16:	461a      	mov	r2, r3
 8001f18:	4603      	mov	r3, r0
 8001f1a:	70fb      	strb	r3, [r7, #3]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	803b      	strh	r3, [r7, #0]
 8001f20:	4613      	mov	r3, r2
 8001f22:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	da0f      	bge.n	8001f50 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f30:	78fb      	ldrb	r3, [r7, #3]
 8001f32:	f003 0207 	and.w	r2, r3, #7
 8001f36:	4613      	mov	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	3310      	adds	r3, #16
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	4413      	add	r3, r2
 8001f44:	3304      	adds	r3, #4
 8001f46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	705a      	strb	r2, [r3, #1]
 8001f4e:	e00f      	b.n	8001f70 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	f003 0207 	and.w	r2, r3, #7
 8001f56:	4613      	mov	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	3304      	adds	r3, #4
 8001f68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f7c:	883b      	ldrh	r3, [r7, #0]
 8001f7e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	78ba      	ldrb	r2, [r7, #2]
 8001f8a:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f8c:	78bb      	ldrb	r3, [r7, #2]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d102      	bne.n	8001f98 <HAL_PCD_EP_Open+0x8e>
  {
    ep->data_pid_start = 0U;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d101      	bne.n	8001fa6 <HAL_PCD_EP_Open+0x9c>
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	e00e      	b.n	8001fc4 <HAL_PCD_EP_Open+0xba>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68f9      	ldr	r1, [r7, #12]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f007 fe37 	bl	8009c28 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return ret;
 8001fc2:	7afb      	ldrb	r3, [r7, #11]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	da0f      	bge.n	8002000 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fe0:	78fb      	ldrb	r3, [r7, #3]
 8001fe2:	f003 0207 	and.w	r2, r3, #7
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	3310      	adds	r3, #16
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	3304      	adds	r3, #4
 8001ff6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	705a      	strb	r2, [r3, #1]
 8001ffe:	e00f      	b.n	8002020 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002000:	78fb      	ldrb	r3, [r7, #3]
 8002002:	f003 0207 	and.w	r2, r3, #7
 8002006:	4613      	mov	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4413      	add	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	4413      	add	r3, r2
 8002016:	3304      	adds	r3, #4
 8002018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002020:	78fb      	ldrb	r3, [r7, #3]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	b2da      	uxtb	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8002032:	2b01      	cmp	r3, #1
 8002034:	d101      	bne.n	800203a <HAL_PCD_EP_Close+0x6e>
 8002036:	2302      	movs	r3, #2
 8002038:	e00e      	b.n	8002058 <HAL_PCD_EP_Close+0x8c>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68f9      	ldr	r1, [r7, #12]
 8002048:	4618      	mov	r0, r3
 800204a:	f008 fa89 	bl	800a560 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	607a      	str	r2, [r7, #4]
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	460b      	mov	r3, r1
 800206e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002070:	7afb      	ldrb	r3, [r7, #11]
 8002072:	f003 0207 	and.w	r2, r3, #7
 8002076:	4613      	mov	r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	4413      	add	r3, r2
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4413      	add	r3, r2
 8002086:	3304      	adds	r3, #4
 8002088:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	683a      	ldr	r2, [r7, #0]
 8002094:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	2200      	movs	r2, #0
 800209a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	2200      	movs	r2, #0
 80020a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020a2:	7afb      	ldrb	r3, [r7, #11]
 80020a4:	f003 0307 	and.w	r3, r3, #7
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	701a      	strb	r2, [r3, #0]
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6979      	ldr	r1, [r7, #20]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f008 fbdd 	bl	800a874 <USB_EPStartXfer>
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	f003 0207 	and.w	r2, r3, #7
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	440b      	add	r3, r1
 80020e2:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 80020e6:	681b      	ldr	r3, [r3, #0]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	607a      	str	r2, [r7, #4]
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	460b      	mov	r3, r1
 8002102:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002104:	7afb      	ldrb	r3, [r7, #11]
 8002106:	f003 0207 	and.w	r2, r3, #7
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	3310      	adds	r3, #16
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	4413      	add	r3, r2
 8002118:	3304      	adds	r3, #4
 800211a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	619a      	str	r2, [r3, #24]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	621a      	str	r2, [r3, #32]
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	2200      	movs	r2, #0
 800213a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	2201      	movs	r2, #1
 8002140:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002142:	7afb      	ldrb	r3, [r7, #11]
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	b2da      	uxtb	r2, r3
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	701a      	strb	r2, [r3, #0]
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6979      	ldr	r1, [r7, #20]
 8002154:	4618      	mov	r0, r3
 8002156:	f008 fb8d 	bl	800a874 <USB_EPStartXfer>
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002170:	78fb      	ldrb	r3, [r7, #3]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	7912      	ldrb	r2, [r2, #4]
 800217a:	4293      	cmp	r3, r2
 800217c:	d901      	bls.n	8002182 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e040      	b.n	8002204 <HAL_PCD_EP_SetStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002182:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002186:	2b00      	cmp	r3, #0
 8002188:	da0f      	bge.n	80021aa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800218a:	78fb      	ldrb	r3, [r7, #3]
 800218c:	f003 0207 	and.w	r2, r3, #7
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	3310      	adds	r3, #16
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	3304      	adds	r3, #4
 80021a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2201      	movs	r2, #1
 80021a6:	705a      	strb	r2, [r3, #1]
 80021a8:	e00d      	b.n	80021c6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	4413      	add	r3, r2
 80021bc:	3304      	adds	r3, #4
 80021be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2201      	movs	r2, #1
 80021ca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021cc:	78fb      	ldrb	r3, [r7, #3]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_PCD_EP_SetStall+0x82>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e00e      	b.n	8002204 <HAL_PCD_EP_SetStall+0xa0>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68f9      	ldr	r1, [r7, #12]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f009 f8e7 	bl	800b3c8 <USB_EPSetStall>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	7912      	ldrb	r2, [r2, #4]
 8002222:	4293      	cmp	r3, r2
 8002224:	d901      	bls.n	800222a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e042      	b.n	80022b0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800222a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800222e:	2b00      	cmp	r3, #0
 8002230:	da0f      	bge.n	8002252 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002232:	78fb      	ldrb	r3, [r7, #3]
 8002234:	f003 0207 	and.w	r2, r3, #7
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	3310      	adds	r3, #16
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	3304      	adds	r3, #4
 8002248:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2201      	movs	r2, #1
 800224e:	705a      	strb	r2, [r3, #1]
 8002250:	e00f      	b.n	8002272 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002252:	78fb      	ldrb	r3, [r7, #3]
 8002254:	f003 0207 	and.w	r2, r3, #7
 8002258:	4613      	mov	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	4413      	add	r3, r2
 8002268:	3304      	adds	r3, #4
 800226a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2200      	movs	r2, #0
 8002270:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002278:	78fb      	ldrb	r3, [r7, #3]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	b2da      	uxtb	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 800228a:	2b01      	cmp	r3, #1
 800228c:	d101      	bne.n	8002292 <HAL_PCD_EP_ClrStall+0x86>
 800228e:	2302      	movs	r3, #2
 8002290:	e00e      	b.n	80022b0 <HAL_PCD_EP_ClrStall+0xa4>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2201      	movs	r2, #1
 8002296:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68f9      	ldr	r1, [r7, #12]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f009 f8d7 	bl	800b454 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b092      	sub	sp, #72	@ 0x48
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80022c0:	e316      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 80022ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    if (epindex == 0U)
 80022d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f040 810e 	bne.w	80024fc <PCD_EP_ISR_Handler+0x244>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80022e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d13e      	bne.n	8002368 <PCD_EP_ISR_Handler+0xb0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4b7e      	ldr	r3, [pc, #504]	@ (80024ec <PCD_EP_ISR_Handler+0x234>)
 80022f2:	4013      	ands	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002300:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3314      	adds	r3, #20
 8002306:	647b      	str	r3, [r7, #68]	@ 0x44

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002312:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	0c1b      	lsrs	r3, r3, #16
 800231a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800231e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002320:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002322:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002324:	695a      	ldr	r2, [r3, #20]
 8002326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	441a      	add	r2, r3
 800232c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800232e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002330:	2100      	movs	r1, #0
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f010 fea7 	bl	8013086 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	7c5b      	ldrb	r3, [r3, #17]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 82d6 	beq.w	80028f0 <PCD_EP_ISR_Handler+0x638>
 8002344:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	2b00      	cmp	r3, #0
 800234a:	f040 82d1 	bne.w	80028f0 <PCD_EP_ISR_Handler+0x638>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	7c5b      	ldrb	r3, [r3, #17]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002358:	b2da      	uxtb	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	745a      	strb	r2, [r3, #17]
 8002366:	e2c3      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800236e:	647b      	str	r3, [r7, #68]	@ 0x44
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800237a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800237e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002382:	2b00      	cmp	r3, #0
 8002384:	d05d      	beq.n	8002442 <PCD_EP_ISR_Handler+0x18a>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	4619      	mov	r1, r3
 8002390:	4610      	mov	r0, r2
 8002392:	f7ff fb1b 	bl	80019cc <PCD_GET_EP_RX_CNT>
 8002396:	4603      	mov	r3, r0
 8002398:	461a      	mov	r2, r3
 800239a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800239c:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 800239e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d031      	beq.n	800240a <PCD_EP_ISR_Handler+0x152>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b50      	ldr	r3, [pc, #320]	@ (80024f0 <PCD_EP_ISR_Handler+0x238>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80023b8:	61bb      	str	r3, [r7, #24]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023c8:	6013      	str	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	4b48      	ldr	r3, [pc, #288]	@ (80024f4 <PCD_EP_ISR_Handler+0x23c>)
 80023d2:	4013      	ands	r3, r2
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	f083 0310 	eor.w	r3, r3, #16
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023ec:	6013      	str	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4b40      	ldr	r3, [pc, #256]	@ (80024f8 <PCD_EP_ISR_Handler+0x240>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002404:	601a      	str	r2, [r3, #0]

            return HAL_OK;
 8002406:	2300      	movs	r3, #0
 8002408:	e27b      	b.n	8002902 <PCD_EP_ISR_Handler+0x64a>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 8002414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002416:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800241a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800241c:	b29b      	uxth	r3, r3
 800241e:	f009 f94d 	bl	800b6bc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b33      	ldr	r3, [pc, #204]	@ (80024f8 <PCD_EP_ISR_Handler+0x240>)
 800242a:	4013      	ands	r3, r2
 800242c:	61fb      	str	r3, [r7, #28]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	69fa      	ldr	r2, [r7, #28]
 8002434:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002438:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f010 fdf6 	bl	801302c <HAL_PCD_SetupStageCallback>
 8002440:	e256      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8002442:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002446:	2b00      	cmp	r3, #0
 8002448:	f280 8252 	bge.w	80028f0 <PCD_EP_ISR_Handler+0x638>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4b29      	ldr	r3, [pc, #164]	@ (80024f8 <PCD_EP_ISR_Handler+0x240>)
 8002454:	4013      	ands	r3, r2
 8002456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800245e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002462:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	4619      	mov	r1, r3
 800246e:	4610      	mov	r0, r2
 8002470:	f7ff faac 	bl	80019cc <PCD_GET_EP_RX_CNT>
 8002474:	4603      	mov	r3, r0
 8002476:	461a      	mov	r2, r3
 8002478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800247a:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 800247c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d116      	bne.n	80024b2 <PCD_EP_ISR_Handler+0x1fa>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	4b19      	ldr	r3, [pc, #100]	@ (80024f0 <PCD_EP_ISR_Handler+0x238>)
 800248c:	4013      	ands	r3, r2
 800248e:	623b      	str	r3, [r7, #32]
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002496:	623b      	str	r3, [r7, #32]
 8002498:	6a3b      	ldr	r3, [r7, #32]
 800249a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800249e:	623b      	str	r3, [r7, #32]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	6a3b      	ldr	r3, [r7, #32]
 80024a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	e21e      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 80024b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 821a 	beq.w	80028f0 <PCD_EP_ISR_Handler+0x638>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6818      	ldr	r0, [r3, #0]
 80024c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024c2:	6959      	ldr	r1, [r3, #20]
 80024c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024c6:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 80024c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024ca:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	f009 f8f5 	bl	800b6bc <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 80024d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024d4:	695a      	ldr	r2, [r3, #20]
 80024d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	441a      	add	r2, r3
 80024dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024de:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80024e0:	2100      	movs	r1, #0
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f010 fdb4 	bl	8013050 <HAL_PCD_DataOutStageCallback>
 80024e8:	e202      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
 80024ea:	bf00      	nop
 80024ec:	07ff8f0f 	.word	0x07ff8f0f
 80024f0:	07ffbf8f 	.word	0x07ffbf8f
 80024f4:	07ff8fbf 	.word	0x07ff8fbf
 80024f8:	07ff0f8f 	.word	0x07ff0f8f
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      if ((wEPVal & USB_EP_VTRX) != 0U)
 8002510:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002514:	2b00      	cmp	r3, #0
 8002516:	f280 80be 	bge.w	8002696 <PCD_EP_ISR_Handler+0x3de>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	461a      	mov	r2, r3
 8002520:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	4ba0      	ldr	r3, [pc, #640]	@ (80027ac <PCD_EP_ISR_Handler+0x4f4>)
 800252c:	4013      	ands	r3, r2
 800252e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	4413      	add	r3, r2
 800253e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002540:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002544:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002546:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800254a:	4613      	mov	r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4413      	add	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	4413      	add	r3, r2
 800255a:	3304      	adds	r3, #4
 800255c:	647b      	str	r3, [r7, #68]	@ 0x44

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800255e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002560:	7b1b      	ldrb	r3, [r3, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d116      	bne.n	8002594 <PCD_EP_ISR_Handler+0x2dc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	4619      	mov	r1, r3
 8002570:	4610      	mov	r0, r2
 8002572:	f7ff fa2b 	bl	80019cc <PCD_GET_EP_RX_CNT>
 8002576:	4603      	mov	r3, r0
 8002578:	86bb      	strh	r3, [r7, #52]	@ 0x34

          if (count != 0U)
 800257a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800257c:	2b00      	cmp	r3, #0
 800257e:	d068      	beq.n	8002652 <PCD_EP_ISR_Handler+0x39a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6818      	ldr	r0, [r3, #0]
 8002584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002586:	6959      	ldr	r1, [r3, #20]
 8002588:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800258a:	88da      	ldrh	r2, [r3, #6]
 800258c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800258e:	f009 f895 	bl	800b6bc <USB_ReadPMA>
 8002592:	e05e      	b.n	8002652 <PCD_EP_ISR_Handler+0x39a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002594:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002596:	78db      	ldrb	r3, [r3, #3]
 8002598:	2b02      	cmp	r3, #2
 800259a:	d109      	bne.n	80025b0 <PCD_EP_ISR_Handler+0x2f8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800259c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80025a0:	461a      	mov	r2, r3
 80025a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 f9b1 	bl	800290c <HAL_PCD_EP_DB_Receive>
 80025aa:	4603      	mov	r3, r0
 80025ac:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80025ae:	e050      	b.n	8002652 <PCD_EP_ISR_Handler+0x39a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	461a      	mov	r2, r3
 80025b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	4413      	add	r3, r2
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	4b7b      	ldr	r3, [pc, #492]	@ (80027b0 <PCD_EP_ISR_Handler+0x4f8>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	441a      	add	r2, r3
 80025d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80025de:	6013      	str	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d016      	beq.n	8002626 <PCD_EP_ISR_Handler+0x36e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	4619      	mov	r1, r3
 8002602:	4610      	mov	r0, r2
 8002604:	f7ff fa03 	bl	8001a0e <PCD_GET_EP_DBUF0_CNT>
 8002608:	4603      	mov	r3, r0
 800260a:	86bb      	strh	r3, [r7, #52]	@ 0x34

              if (count != 0U)
 800260c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800260e:	2b00      	cmp	r3, #0
 8002610:	d01f      	beq.n	8002652 <PCD_EP_ISR_Handler+0x39a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002618:	6959      	ldr	r1, [r3, #20]
 800261a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800261c:	891a      	ldrh	r2, [r3, #8]
 800261e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002620:	f009 f84c 	bl	800b6bc <USB_ReadPMA>
 8002624:	e015      	b.n	8002652 <PCD_EP_ISR_Handler+0x39a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	4619      	mov	r1, r3
 8002630:	4610      	mov	r0, r2
 8002632:	f7ff fa0d 	bl	8001a50 <PCD_GET_EP_DBUF1_CNT>
 8002636:	4603      	mov	r3, r0
 8002638:	86bb      	strh	r3, [r7, #52]	@ 0x34

              if (count != 0U)
 800263a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800263c:	2b00      	cmp	r3, #0
 800263e:	d008      	beq.n	8002652 <PCD_EP_ISR_Handler+0x39a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6818      	ldr	r0, [r3, #0]
 8002644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002646:	6959      	ldr	r1, [r3, #20]
 8002648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800264a:	895a      	ldrh	r2, [r3, #10]
 800264c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800264e:	f009 f835 	bl	800b6bc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002652:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002654:	69da      	ldr	r2, [r3, #28]
 8002656:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002658:	441a      	add	r2, r3
 800265a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800265c:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800265e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d004      	beq.n	8002670 <PCD_EP_ISR_Handler+0x3b8>
 8002666:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	429a      	cmp	r2, r3
 800266e:	d206      	bcs.n	800267e <PCD_EP_ISR_Handler+0x3c6>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002670:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	4619      	mov	r1, r3
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f010 fcea 	bl	8013050 <HAL_PCD_DataOutStageCallback>
 800267c:	e00b      	b.n	8002696 <PCD_EP_ISR_Handler+0x3de>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 800267e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002680:	695a      	ldr	r2, [r3, #20]
 8002682:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002684:	441a      	add	r2, r3
 8002686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002688:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002690:	4618      	mov	r0, r3
 8002692:	f008 f8ef 	bl	800a874 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8002696:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800269a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f000 8126 	beq.w	80028f0 <PCD_EP_ISR_Handler+0x638>
      {
        ep = &hpcd->IN_ep[epindex];
 80026a4:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	3310      	adds	r3, #16
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	3304      	adds	r3, #4
 80026b8:	647b      	str	r3, [r7, #68]	@ 0x44

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	461a      	mov	r2, r3
 80026c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	4b3a      	ldr	r3, [pc, #232]	@ (80027b4 <PCD_EP_ISR_Handler+0x4fc>)
 80026cc:	4013      	ands	r3, r2
 80026ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	461a      	mov	r2, r3
 80026d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80026e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80026e4:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 80026e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026e8:	78db      	ldrb	r3, [r3, #3]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	f040 80b9 	bne.w	8002862 <PCD_EP_ISR_Handler+0x5aa>
        {
          ep->xfer_len = 0U;
 80026f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80026f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026f8:	7b1b      	ldrb	r3, [r3, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f000 80aa 	beq.w	8002854 <PCD_EP_ISR_Handler+0x59c>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002700:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002708:	2b00      	cmp	r3, #0
 800270a:	d055      	beq.n	80027b8 <PCD_EP_ISR_Handler+0x500>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800270c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800270e:	785b      	ldrb	r3, [r3, #1]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d124      	bne.n	800275e <PCD_EP_ISR_Handler+0x4a6>
 8002714:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800271e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800272e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002732:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002742:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002752:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002756:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	e07a      	b.n	8002854 <PCD_EP_ISR_Handler+0x59c>
 800275e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002760:	785b      	ldrb	r3, [r3, #1]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d176      	bne.n	8002854 <PCD_EP_ISR_Handler+0x59c>
 8002766:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002770:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002780:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002784:	b292      	uxth	r2, r2
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8002792:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027a0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80027a4:	6812      	ldr	r2, [r2, #0]
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	e054      	b.n	8002854 <PCD_EP_ISR_Handler+0x59c>
 80027aa:	bf00      	nop
 80027ac:	07ff0f8f 	.word	0x07ff0f8f
 80027b0:	07ff8f8f 	.word	0x07ff8f8f
 80027b4:	07ff8f0f 	.word	0x07ff8f0f
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80027b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027ba:	785b      	ldrb	r3, [r3, #1]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d124      	bne.n	800280a <PCD_EP_ISR_Handler+0x552>
 80027c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027ca:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027da:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80027de:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027ee:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027fe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002802:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	e024      	b.n	8002854 <PCD_EP_ISR_Handler+0x59c>
 800280a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800280c:	785b      	ldrb	r3, [r3, #1]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d120      	bne.n	8002854 <PCD_EP_ISR_Handler+0x59c>
 8002812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800281c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800282c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002830:	b292      	uxth	r2, r2
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 800283e:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002842:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800284c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002850:	6852      	ldr	r2, [r2, #4]
 8002852:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002854:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	4619      	mov	r1, r3
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f010 fc13 	bl	8013086 <HAL_PCD_DataInStageCallback>
 8002860:	e046      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002862:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800286a:	2b00      	cmp	r3, #0
 800286c:	d139      	bne.n	80028e2 <PCD_EP_ISR_Handler+0x62a>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800286e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002878:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	0c1b      	lsrs	r3, r3, #16
 8002880:	b29b      	uxth	r3, r3
 8002882:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002886:	86fb      	strh	r3, [r7, #54]	@ 0x36

            if (ep->xfer_len > TxPctSize)
 8002888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800288a:	699a      	ldr	r2, [r3, #24]
 800288c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800288e:	429a      	cmp	r2, r3
 8002890:	d906      	bls.n	80028a0 <PCD_EP_ISR_Handler+0x5e8>
            {
              ep->xfer_len -= TxPctSize;
 8002892:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002894:	699a      	ldr	r2, [r3, #24]
 8002896:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002898:	1ad2      	subs	r2, r2, r3
 800289a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800289c:	619a      	str	r2, [r3, #24]
 800289e:	e002      	b.n	80028a6 <PCD_EP_ISR_Handler+0x5ee>
            }
            else
            {
              ep->xfer_len = 0U;
 80028a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028a2:	2200      	movs	r2, #0
 80028a4:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80028a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d106      	bne.n	80028bc <PCD_EP_ISR_Handler+0x604>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80028ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	4619      	mov	r1, r3
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f010 fbe6 	bl	8013086 <HAL_PCD_DataInStageCallback>
 80028ba:	e019      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80028bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028be:	695a      	ldr	r2, [r3, #20]
 80028c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80028c2:	441a      	add	r2, r3
 80028c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028c6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80028c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028ca:	69da      	ldr	r2, [r3, #28]
 80028cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80028ce:	441a      	add	r2, r3
 80028d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028d2:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80028da:	4618      	mov	r0, r3
 80028dc:	f007 ffca 	bl	800a874 <USB_EPStartXfer>
 80028e0:	e006      	b.n	80028f0 <PCD_EP_ISR_Handler+0x638>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80028e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80028e6:	461a      	mov	r2, r3
 80028e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f8e8 	bl	8002ac0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f47f ace1 	bne.w	80022c2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3748      	adds	r7, #72	@ 0x48
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop

0800290c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08a      	sub	sp, #40	@ 0x28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	4613      	mov	r3, r2
 8002918:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d062      	beq.n	80029ea <HAL_PCD_EP_DB_Receive+0xde>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	4619      	mov	r1, r3
 800292e:	4610      	mov	r0, r2
 8002930:	f7ff f86d 	bl	8001a0e <PCD_GET_EP_DBUF0_CNT>
 8002934:	4603      	mov	r3, r0
 8002936:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	699a      	ldr	r2, [r3, #24]
 800293c:	8bfb      	ldrh	r3, [r7, #30]
 800293e:	429a      	cmp	r2, r3
 8002940:	d306      	bcc.n	8002950 <HAL_PCD_EP_DB_Receive+0x44>
    {
      ep->xfer_len -= count;
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	699a      	ldr	r2, [r3, #24]
 8002946:	8bfb      	ldrh	r3, [r7, #30]
 8002948:	1ad2      	subs	r2, r2, r3
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	619a      	str	r2, [r3, #24]
 800294e:	e002      	b.n	8002956 <HAL_PCD_EP_DB_Receive+0x4a>
    }
    else
    {
      ep->xfer_len = 0U;
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	2200      	movs	r2, #0
 8002954:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	699b      	ldr	r3, [r3, #24]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d11b      	bne.n	8002996 <HAL_PCD_EP_DB_Receive+0x8a>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	461a      	mov	r2, r3
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	4b52      	ldr	r3, [pc, #328]	@ (8002ab8 <HAL_PCD_EP_DB_Receive+0x1ac>)
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800297a:	61bb      	str	r3, [r7, #24]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	441a      	add	r2, r3
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002994:	6013      	str	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002996:	88fb      	ldrh	r3, [r7, #6]
 8002998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800299c:	2b00      	cmp	r3, #0
 800299e:	d017      	beq.n	80029d0 <HAL_PCD_EP_DB_Receive+0xc4>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	461a      	mov	r2, r3
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	4b42      	ldr	r3, [pc, #264]	@ (8002abc <HAL_PCD_EP_DB_Receive+0x1b0>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	617b      	str	r3, [r7, #20]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	461a      	mov	r2, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	441a      	add	r2, r3
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80029ce:	6013      	str	r3, [r2, #0]
    }

    if (count != 0U)
 80029d0:	8bfb      	ldrh	r3, [r7, #30]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d06b      	beq.n	8002aae <HAL_PCD_EP_DB_Receive+0x1a2>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	6959      	ldr	r1, [r3, #20]
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	891a      	ldrh	r2, [r3, #8]
 80029e2:	8bfb      	ldrh	r3, [r7, #30]
 80029e4:	f008 fe6a 	bl	800b6bc <USB_ReadPMA>
 80029e8:	e061      	b.n	8002aae <HAL_PCD_EP_DB_Receive+0x1a2>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	4619      	mov	r1, r3
 80029f4:	4610      	mov	r0, r2
 80029f6:	f7ff f82b 	bl	8001a50 <PCD_GET_EP_DBUF1_CNT>
 80029fa:	4603      	mov	r3, r0
 80029fc:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	699a      	ldr	r2, [r3, #24]
 8002a02:	8bfb      	ldrh	r3, [r7, #30]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d306      	bcc.n	8002a16 <HAL_PCD_EP_DB_Receive+0x10a>
    {
      ep->xfer_len -= count;
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	699a      	ldr	r2, [r3, #24]
 8002a0c:	8bfb      	ldrh	r3, [r7, #30]
 8002a0e:	1ad2      	subs	r2, r2, r3
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	619a      	str	r2, [r3, #24]
 8002a14:	e002      	b.n	8002a1c <HAL_PCD_EP_DB_Receive+0x110>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d11b      	bne.n	8002a5c <HAL_PCD_EP_DB_Receive+0x150>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4413      	add	r3, r2
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4b20      	ldr	r3, [pc, #128]	@ (8002ab8 <HAL_PCD_EP_DB_Receive+0x1ac>)
 8002a36:	4013      	ands	r3, r2
 8002a38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	441a      	add	r2, r3
 8002a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a5a:	6013      	str	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002a5c:	88fb      	ldrh	r3, [r7, #6]
 8002a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d117      	bne.n	8002a96 <HAL_PCD_EP_DB_Receive+0x18a>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <HAL_PCD_EP_DB_Receive+0x1b0>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	623b      	str	r3, [r7, #32]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	441a      	add	r2, r3
 8002a8a:	6a3b      	ldr	r3, [r7, #32]
 8002a8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a90:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002a94:	6013      	str	r3, [r2, #0]
    }

    if (count != 0U)
 8002a96:	8bfb      	ldrh	r3, [r7, #30]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d008      	beq.n	8002aae <HAL_PCD_EP_DB_Receive+0x1a2>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6818      	ldr	r0, [r3, #0]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	6959      	ldr	r1, [r3, #20]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	895a      	ldrh	r2, [r3, #10]
 8002aa8:	8bfb      	ldrh	r3, [r7, #30]
 8002aaa:	f008 fe07 	bl	800b6bc <USB_ReadPMA>
    }
  }

  return count;
 8002aae:	8bfb      	ldrh	r3, [r7, #30]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3728      	adds	r7, #40	@ 0x28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	07ffbf8f 	.word	0x07ffbf8f
 8002abc:	07ff8f8f 	.word	0x07ff8f8f

08002ac0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b090      	sub	sp, #64	@ 0x40
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	4613      	mov	r3, r2
 8002acc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ace:	88fb      	ldrh	r3, [r7, #6]
 8002ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 81f5 	beq.w	8002ec4 <HAL_PCD_EP_DB_Transmit+0x404>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4610      	mov	r0, r2
 8002ae6:	f7fe ff92 	bl	8001a0e <PCD_GET_EP_DBUF0_CNT>
 8002aea:	4603      	mov	r3, r0
 8002aec:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len > TxPctSize)
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	699a      	ldr	r2, [r3, #24]
 8002af2:	8bfb      	ldrh	r3, [r7, #30]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d906      	bls.n	8002b06 <HAL_PCD_EP_DB_Transmit+0x46>
    {
      ep->xfer_len -= TxPctSize;
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	699a      	ldr	r2, [r3, #24]
 8002afc:	8bfb      	ldrh	r3, [r7, #30]
 8002afe:	1ad2      	subs	r2, r2, r3
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	619a      	str	r2, [r3, #24]
 8002b04:	e002      	b.n	8002b0c <HAL_PCD_EP_DB_Transmit+0x4c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f040 80e1 	bne.w	8002cd8 <HAL_PCD_EP_DB_Transmit+0x218>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	785b      	ldrb	r3, [r3, #1]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d124      	bne.n	8002b68 <HAL_PCD_EP_DB_Transmit+0xa8>
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b28:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b38:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002b3c:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	00db      	lsls	r3, r3, #3
 8002b48:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b4c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	00db      	lsls	r3, r3, #3
 8002b58:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b5c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002b60:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	e024      	b.n	8002bb2 <HAL_PCD_EP_DB_Transmit+0xf2>
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	785b      	ldrb	r3, [r3, #1]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d120      	bne.n	8002bb2 <HAL_PCD_EP_DB_Transmit+0xf2>
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b7a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b8a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002b8e:	b292      	uxth	r2, r2
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8002b9c:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002baa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	785b      	ldrb	r3, [r3, #1]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d124      	bne.n	8002c04 <HAL_PCD_EP_DB_Transmit+0x144>
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	00db      	lsls	r3, r3, #3
 8002bc0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bc4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	00db      	lsls	r3, r3, #3
 8002bd0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bd4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bd8:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002be8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bf8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bfc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	e024      	b.n	8002c4e <HAL_PCD_EP_DB_Transmit+0x18e>
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	785b      	ldrb	r3, [r3, #1]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d120      	bne.n	8002c4e <HAL_PCD_EP_DB_Transmit+0x18e>
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c16:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c26:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c2a:	b292      	uxth	r2, r2
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	00db      	lsls	r3, r3, #3
 8002c34:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8002c38:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c46:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c4a:	6852      	ldr	r2, [r2, #4]
 8002c4c:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	78db      	ldrb	r3, [r3, #3]
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d11b      	bne.n	8002c8e <HAL_PCD_EP_DB_Transmit+0x1ce>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	4ba2      	ldr	r3, [pc, #648]	@ (8002ef0 <HAL_PCD_EP_DB_Transmit+0x430>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c6e:	f083 0320 	eor.w	r3, r3, #32
 8002c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	441a      	add	r2, r3
 8002c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c8c:	6013      	str	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	4619      	mov	r1, r3
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f010 f9f6 	bl	8013086 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002c9a:	88fb      	ldrh	r3, [r7, #6]
 8002c9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d017      	beq.n	8002cd4 <HAL_PCD_EP_DB_Transmit+0x214>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4413      	add	r3, r2
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	4b8f      	ldr	r3, [pc, #572]	@ (8002ef4 <HAL_PCD_EP_DB_Transmit+0x434>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	441a      	add	r2, r3
 8002cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002cce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cd2:	6013      	str	r3, [r2, #0]
      }

      return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	e312      	b.n	80032fe <HAL_PCD_EP_DB_Transmit+0x83e>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002cd8:	88fb      	ldrh	r3, [r7, #6]
 8002cda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d017      	beq.n	8002d12 <HAL_PCD_EP_DB_Transmit+0x252>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	4b80      	ldr	r3, [pc, #512]	@ (8002ef4 <HAL_PCD_EP_DB_Transmit+0x434>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	441a      	add	r2, r3
 8002d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d10:	6013      	str	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	f040 82cf 	bne.w	80032bc <HAL_PCD_EP_DB_Transmit+0x7fc>
      {
        ep->xfer_buff += TxPctSize;
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	695a      	ldr	r2, [r3, #20]
 8002d22:	8bfb      	ldrh	r3, [r7, #30]
 8002d24:	441a      	add	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	69da      	ldr	r2, [r3, #28]
 8002d2e:	8bfb      	ldrh	r3, [r7, #30]
 8002d30:	441a      	add	r2, r3
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	6a1a      	ldr	r2, [r3, #32]
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d309      	bcc.n	8002d56 <HAL_PCD_EP_DB_Transmit+0x296>
        {
          len = ep->maxpacket;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	6a1a      	ldr	r2, [r3, #32]
 8002d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d4e:	1ad2      	subs	r2, r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	621a      	str	r2, [r3, #32]
 8002d54:	e014      	b.n	8002d80 <HAL_PCD_EP_DB_Transmit+0x2c0>
        }
        else if (ep->xfer_len_db == 0U)
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <HAL_PCD_EP_DB_Transmit+0x2ac>
        {
          len = TxPctSize;
 8002d5e:	8bfb      	ldrh	r3, [r7, #30]
 8002d60:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002d6a:	e009      	b.n	8002d80 <HAL_PCD_EP_DB_Transmit+0x2c0>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	785b      	ldrb	r3, [r3, #1]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d16a      	bne.n	8002e5e <HAL_PCD_EP_DB_Transmit+0x39e>
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	00db      	lsls	r3, r3, #3
 8002d8e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d92:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002da2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002da6:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d112      	bne.n	8002dd8 <HAL_PCD_EP_DB_Transmit+0x318>
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002dbc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002dcc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002dd0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	e06a      	b.n	8002eae <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dda:	2b3e      	cmp	r3, #62	@ 0x3e
 8002ddc:	d81e      	bhi.n	8002e1c <HAL_PCD_EP_DB_Transmit+0x35c>
 8002dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de0:	085b      	lsrs	r3, r3, #1
 8002de2:	633b      	str	r3, [r7, #48]	@ 0x30
 8002de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d002      	beq.n	8002df4 <HAL_PCD_EP_DB_Transmit+0x334>
 8002dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df0:	3301      	adds	r3, #1
 8002df2:	633b      	str	r3, [r7, #48]	@ 0x30
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002dfe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e02:	6819      	ldr	r1, [r3, #0]
 8002e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e06:	069a      	lsls	r2, r3, #26
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e12:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e16:	430a      	orrs	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]
 8002e1a:	e048      	b.n	8002eae <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1e:	095b      	lsrs	r3, r3, #5
 8002e20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e24:	f003 031f 	and.w	r3, r3, #31
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d102      	bne.n	8002e32 <HAL_PCD_EP_DB_Transmit+0x372>
 8002e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e3c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e44:	069b      	lsls	r3, r3, #26
 8002e46:	431a      	orrs	r2, r3
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e52:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e56:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	e027      	b.n	8002eae <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	785b      	ldrb	r3, [r3, #1]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d123      	bne.n	8002eae <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e70:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e80:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e84:	b292      	uxth	r2, r2
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e92:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e96:	6819      	ldr	r1, [r3, #0]
 8002e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e9a:	041a      	lsls	r2, r3, #16
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002ea6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	6959      	ldr	r1, [r3, #20]
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	891a      	ldrh	r2, [r3, #8]
 8002eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	f008 fb9c 	bl	800b5fa <USB_WritePMA>
 8002ec2:	e1fb      	b.n	80032bc <HAL_PCD_EP_DB_Transmit+0x7fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4610      	mov	r0, r2
 8002ed0:	f7fe fdbe 	bl	8001a50 <PCD_GET_EP_DBUF1_CNT>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= TxPctSize)
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	699a      	ldr	r2, [r3, #24]
 8002edc:	8bfb      	ldrh	r3, [r7, #30]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d30a      	bcc.n	8002ef8 <HAL_PCD_EP_DB_Transmit+0x438>
    {
      ep->xfer_len -= TxPctSize;
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	699a      	ldr	r2, [r3, #24]
 8002ee6:	8bfb      	ldrh	r3, [r7, #30]
 8002ee8:	1ad2      	subs	r2, r2, r3
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	619a      	str	r2, [r3, #24]
 8002eee:	e006      	b.n	8002efe <HAL_PCD_EP_DB_Transmit+0x43e>
 8002ef0:	07ff8fbf 	.word	0x07ff8fbf
 8002ef4:	07ff8f8f 	.word	0x07ff8f8f
    }
    else
    {
      ep->xfer_len = 0U;
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2200      	movs	r2, #0
 8002efc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f040 80e1 	bne.w	80030ca <HAL_PCD_EP_DB_Transmit+0x60a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	785b      	ldrb	r3, [r3, #1]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d124      	bne.n	8002f5a <HAL_PCD_EP_DB_Transmit+0x49a>
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f1a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f2a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002f2e:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	00db      	lsls	r3, r3, #3
 8002f3a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f3e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f4e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002f52:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	e024      	b.n	8002fa4 <HAL_PCD_EP_DB_Transmit+0x4e4>
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	785b      	ldrb	r3, [r3, #1]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d120      	bne.n	8002fa4 <HAL_PCD_EP_DB_Transmit+0x4e4>
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f6c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f7c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002f80:	b292      	uxth	r2, r2
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8002f8e:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	00db      	lsls	r3, r3, #3
 8002f98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002f9c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	785b      	ldrb	r3, [r3, #1]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d124      	bne.n	8002ff6 <HAL_PCD_EP_DB_Transmit+0x536>
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fb6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	00db      	lsls	r3, r3, #3
 8002fc2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fc6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fca:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002fce:	605a      	str	r2, [r3, #4]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fda:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fea:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fee:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002ff2:	605a      	str	r2, [r3, #4]
 8002ff4:	e024      	b.n	8003040 <HAL_PCD_EP_DB_Transmit+0x580>
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	785b      	ldrb	r3, [r3, #1]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d120      	bne.n	8003040 <HAL_PCD_EP_DB_Transmit+0x580>
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003008:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	00db      	lsls	r3, r3, #3
 8003014:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003018:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800301c:	b292      	uxth	r2, r2
 800301e:	605a      	str	r2, [r3, #4]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 800302a:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003038:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800303c:	6852      	ldr	r2, [r2, #4]
 800303e:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	78db      	ldrb	r3, [r3, #3]
 8003044:	2b02      	cmp	r3, #2
 8003046:	d11b      	bne.n	8003080 <HAL_PCD_EP_DB_Transmit+0x5c0>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	4b7d      	ldr	r3, [pc, #500]	@ (8003250 <HAL_PCD_EP_DB_Transmit+0x790>)
 800305a:	4013      	ands	r3, r2
 800305c:	627b      	str	r3, [r7, #36]	@ 0x24
 800305e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003060:	f083 0320 	eor.w	r3, r3, #32
 8003064:	627b      	str	r3, [r7, #36]	@ 0x24
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	461a      	mov	r2, r3
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	441a      	add	r2, r3
 8003074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003076:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800307a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800307e:	6013      	str	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	4619      	mov	r1, r3
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f00f fffd 	bl	8013086 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d117      	bne.n	80030c6 <HAL_PCD_EP_DB_Transmit+0x606>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	4413      	add	r3, r2
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	4b6b      	ldr	r3, [pc, #428]	@ (8003254 <HAL_PCD_EP_DB_Transmit+0x794>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	623b      	str	r3, [r7, #32]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	461a      	mov	r2, r3
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	441a      	add	r2, r3
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030c4:	6013      	str	r3, [r2, #0]
      }

      return HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e119      	b.n	80032fe <HAL_PCD_EP_DB_Transmit+0x83e>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80030ca:	88fb      	ldrh	r3, [r7, #6]
 80030cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d117      	bne.n	8003104 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	461a      	mov	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	4b5b      	ldr	r3, [pc, #364]	@ (8003254 <HAL_PCD_EP_DB_Transmit+0x794>)
 80030e6:	4013      	ands	r3, r2
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	461a      	mov	r2, r3
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	441a      	add	r2, r3
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003102:	6013      	str	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800310a:	2b01      	cmp	r3, #1
 800310c:	f040 80d6 	bne.w	80032bc <HAL_PCD_EP_DB_Transmit+0x7fc>
      {
        ep->xfer_buff += TxPctSize;
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	695a      	ldr	r2, [r3, #20]
 8003114:	8bfb      	ldrh	r3, [r7, #30]
 8003116:	441a      	add	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	69da      	ldr	r2, [r3, #28]
 8003120:	8bfb      	ldrh	r3, [r7, #30]
 8003122:	441a      	add	r2, r3
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	6a1a      	ldr	r2, [r3, #32]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	429a      	cmp	r2, r3
 8003132:	d309      	bcc.n	8003148 <HAL_PCD_EP_DB_Transmit+0x688>
        {
          len = ep->maxpacket;
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	6a1a      	ldr	r2, [r3, #32]
 800313e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003140:	1ad2      	subs	r2, r2, r3
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	621a      	str	r2, [r3, #32]
 8003146:	e014      	b.n	8003172 <HAL_PCD_EP_DB_Transmit+0x6b2>
        }
        else if (ep->xfer_len_db == 0U)
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d106      	bne.n	800315e <HAL_PCD_EP_DB_Transmit+0x69e>
        {
          len = TxPctSize;
 8003150:	8bfb      	ldrh	r3, [r7, #30]
 8003152:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800315c:	e009      	b.n	8003172 <HAL_PCD_EP_DB_Transmit+0x6b2>
        }
        else
        {
          len = ep->xfer_len_db;
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2200      	movs	r2, #0
 8003168:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	785b      	ldrb	r3, [r3, #1]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d16e      	bne.n	8003258 <HAL_PCD_EP_DB_Transmit+0x798>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003184:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003194:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003198:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800319c:	605a      	str	r2, [r3, #4]
 800319e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d112      	bne.n	80031ca <HAL_PCD_EP_DB_Transmit+0x70a>
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80031ae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80031be:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80031c2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80031c6:	605a      	str	r2, [r3, #4]
 80031c8:	e06e      	b.n	80032a8 <HAL_PCD_EP_DB_Transmit+0x7e8>
 80031ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80031ce:	d81e      	bhi.n	800320e <HAL_PCD_EP_DB_Transmit+0x74e>
 80031d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d2:	085b      	lsrs	r3, r3, #1
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d002      	beq.n	80031e6 <HAL_PCD_EP_DB_Transmit+0x726>
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	3301      	adds	r3, #1
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80031f0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80031f4:	6859      	ldr	r1, [r3, #4]
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	069a      	lsls	r2, r3, #26
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003204:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003208:	430a      	orrs	r2, r1
 800320a:	605a      	str	r2, [r3, #4]
 800320c:	e04c      	b.n	80032a8 <HAL_PCD_EP_DB_Transmit+0x7e8>
 800320e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003210:	095b      	lsrs	r3, r3, #5
 8003212:	61bb      	str	r3, [r7, #24]
 8003214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003216:	f003 031f 	and.w	r3, r3, #31
 800321a:	2b00      	cmp	r3, #0
 800321c:	d102      	bne.n	8003224 <HAL_PCD_EP_DB_Transmit+0x764>
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	3b01      	subs	r3, #1
 8003222:	61bb      	str	r3, [r7, #24]
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	00db      	lsls	r3, r3, #3
 800322a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800322e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	069b      	lsls	r3, r3, #26
 8003238:	431a      	orrs	r2, r3
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003244:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003248:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800324c:	605a      	str	r2, [r3, #4]
 800324e:	e02b      	b.n	80032a8 <HAL_PCD_EP_DB_Transmit+0x7e8>
 8003250:	07ff8fbf 	.word	0x07ff8fbf
 8003254:	07ff8f8f 	.word	0x07ff8f8f
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	785b      	ldrb	r3, [r3, #1]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d123      	bne.n	80032a8 <HAL_PCD_EP_DB_Transmit+0x7e8>
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800326a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800327a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800327e:	b292      	uxth	r2, r2
 8003280:	605a      	str	r2, [r3, #4]
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800328c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003290:	6859      	ldr	r1, [r3, #4]
 8003292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003294:	041a      	lsls	r2, r3, #16
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80032a0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80032a4:	430a      	orrs	r2, r1
 80032a6:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	6959      	ldr	r1, [r3, #20]
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	895a      	ldrh	r2, [r3, #10]
 80032b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	f008 f99f 	bl	800b5fa <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	461a      	mov	r2, r3
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003308 <HAL_PCD_EP_DB_Transmit+0x848>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80032d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032d4:	f083 0310 	eor.w	r3, r3, #16
 80032d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80032da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032dc:	f083 0320 	eor.w	r3, r3, #32
 80032e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	441a      	add	r2, r3
 80032f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032fa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3740      	adds	r7, #64	@ 0x40
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	07ff8fbf 	.word	0x07ff8fbf

0800330c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800330c:	b480      	push	{r7}
 800330e:	b087      	sub	sp, #28
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	607b      	str	r3, [r7, #4]
 8003316:	460b      	mov	r3, r1
 8003318:	817b      	strh	r3, [r7, #10]
 800331a:	4613      	mov	r3, r2
 800331c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800331e:	897b      	ldrh	r3, [r7, #10]
 8003320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00c      	beq.n	8003344 <HAL_PCDEx_PMAConfig+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800332a:	897b      	ldrh	r3, [r7, #10]
 800332c:	f003 0207 	and.w	r2, r3, #7
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	3310      	adds	r3, #16
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4413      	add	r3, r2
 800333e:	3304      	adds	r3, #4
 8003340:	617b      	str	r3, [r7, #20]
 8003342:	e00a      	b.n	800335a <HAL_PCDEx_PMAConfig+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003344:	897a      	ldrh	r2, [r7, #10]
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	4413      	add	r3, r2
 8003356:	3304      	adds	r3, #4
 8003358:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800335a:	893b      	ldrh	r3, [r7, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d107      	bne.n	8003370 <HAL_PCDEx_PMAConfig+0x64>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2200      	movs	r2, #0
 8003364:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	b29a      	uxth	r2, r3
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	80da      	strh	r2, [r3, #6]
 800336e:	e00b      	b.n	8003388 <HAL_PCDEx_PMAConfig+0x7c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	2201      	movs	r2, #1
 8003374:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	b29a      	uxth	r2, r3
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	0c1b      	lsrs	r3, r3, #16
 8003382:	b29a      	uxth	r2, r3
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	371c      	adds	r7, #28
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr

08003396 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003396:	b480      	push	{r7}
 8003398:	b085      	sub	sp, #20
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  hpcd->LPM_State = LPM_L0;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b8:	f043 0201 	orr.w	r2, r3, #1
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c4:	f043 0202 	orr.w	r2, r3, #2
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3714      	adds	r7, #20
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80033da:	b480      	push	{r7}
 80033dc:	b083      	sub	sp, #12
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
 80033e2:	460b      	mov	r3, r1
 80033e4:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80033e6:	bf00      	nop
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
	...

080033f4 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33SV);
 80033f8:	4b05      	ldr	r3, [pc, #20]	@ (8003410 <HAL_PWREx_EnableVddUSB+0x1c>)
 80033fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033fc:	4a04      	ldr	r2, [pc, #16]	@ (8003410 <HAL_PWREx_EnableVddUSB+0x1c>)
 80033fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003402:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003404:	bf00      	nop
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	44020800 	.word	0x44020800

08003414 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d102      	bne.n	8003428 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	f000 bc28 	b.w	8003c78 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003428:	4b94      	ldr	r3, [pc, #592]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	f003 0318 	and.w	r3, r3, #24
 8003430:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003432:	4b92      	ldr	r3, [pc, #584]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0310 	and.w	r3, r3, #16
 8003444:	2b00      	cmp	r3, #0
 8003446:	d05b      	beq.n	8003500 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	2b08      	cmp	r3, #8
 800344c:	d005      	beq.n	800345a <HAL_RCC_OscConfig+0x46>
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	2b18      	cmp	r3, #24
 8003452:	d114      	bne.n	800347e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	2b02      	cmp	r3, #2
 8003458:	d111      	bne.n	800347e <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d102      	bne.n	8003468 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	f000 bc08 	b.w	8003c78 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003468:	4b84      	ldr	r3, [pc, #528]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a1b      	ldr	r3, [r3, #32]
 8003474:	041b      	lsls	r3, r3, #16
 8003476:	4981      	ldr	r1, [pc, #516]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003478:	4313      	orrs	r3, r2
 800347a:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800347c:	e040      	b.n	8003500 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	69db      	ldr	r3, [r3, #28]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d023      	beq.n	80034ce <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003486:	4b7d      	ldr	r3, [pc, #500]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a7c      	ldr	r2, [pc, #496]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800348c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003492:	f7fd fe19 	bl	80010c8 <HAL_GetTick>
 8003496:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800349a:	f7fd fe15 	bl	80010c8 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e3e5      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80034ac:	4b73      	ldr	r3, [pc, #460]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80034b8:	4b70      	ldr	r3, [pc, #448]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	041b      	lsls	r3, r3, #16
 80034c6:	496d      	ldr	r1, [pc, #436]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	618b      	str	r3, [r1, #24]
 80034cc:	e018      	b.n	8003500 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80034ce:	4b6b      	ldr	r3, [pc, #428]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a6a      	ldr	r2, [pc, #424]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80034d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034da:	f7fd fdf5 	bl	80010c8 <HAL_GetTick>
 80034de:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80034e0:	e008      	b.n	80034f4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80034e2:	f7fd fdf1 	bl	80010c8 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e3c1      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80034f4:	4b61      	ldr	r3, [pc, #388]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1f0      	bne.n	80034e2 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 80a0 	beq.w	800364e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	2b10      	cmp	r3, #16
 8003512:	d005      	beq.n	8003520 <HAL_RCC_OscConfig+0x10c>
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	2b18      	cmp	r3, #24
 8003518:	d109      	bne.n	800352e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b03      	cmp	r3, #3
 800351e:	d106      	bne.n	800352e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	f040 8092 	bne.w	800364e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e3a4      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003536:	d106      	bne.n	8003546 <HAL_RCC_OscConfig+0x132>
 8003538:	4b50      	ldr	r3, [pc, #320]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a4f      	ldr	r2, [pc, #316]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800353e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	e058      	b.n	80035f8 <HAL_RCC_OscConfig+0x1e4>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d112      	bne.n	8003574 <HAL_RCC_OscConfig+0x160>
 800354e:	4b4b      	ldr	r3, [pc, #300]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a4a      	ldr	r2, [pc, #296]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003554:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003558:	6013      	str	r3, [r2, #0]
 800355a:	4b48      	ldr	r3, [pc, #288]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a47      	ldr	r2, [pc, #284]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003560:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	4b45      	ldr	r3, [pc, #276]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a44      	ldr	r2, [pc, #272]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800356c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	e041      	b.n	80035f8 <HAL_RCC_OscConfig+0x1e4>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800357c:	d112      	bne.n	80035a4 <HAL_RCC_OscConfig+0x190>
 800357e:	4b3f      	ldr	r3, [pc, #252]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a3e      	ldr	r2, [pc, #248]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003584:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b3c      	ldr	r3, [pc, #240]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a3b      	ldr	r2, [pc, #236]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003590:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003594:	6013      	str	r3, [r2, #0]
 8003596:	4b39      	ldr	r3, [pc, #228]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a38      	ldr	r2, [pc, #224]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800359c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a0:	6013      	str	r3, [r2, #0]
 80035a2:	e029      	b.n	80035f8 <HAL_RCC_OscConfig+0x1e4>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80035ac:	d112      	bne.n	80035d4 <HAL_RCC_OscConfig+0x1c0>
 80035ae:	4b33      	ldr	r3, [pc, #204]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a32      	ldr	r2, [pc, #200]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035b8:	6013      	str	r3, [r2, #0]
 80035ba:	4b30      	ldr	r3, [pc, #192]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a2f      	ldr	r2, [pc, #188]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035c4:	6013      	str	r3, [r2, #0]
 80035c6:	4b2d      	ldr	r3, [pc, #180]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a2c      	ldr	r2, [pc, #176]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d0:	6013      	str	r3, [r2, #0]
 80035d2:	e011      	b.n	80035f8 <HAL_RCC_OscConfig+0x1e4>
 80035d4:	4b29      	ldr	r3, [pc, #164]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a28      	ldr	r2, [pc, #160]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035de:	6013      	str	r3, [r2, #0]
 80035e0:	4b26      	ldr	r3, [pc, #152]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a25      	ldr	r2, [pc, #148]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	4b23      	ldr	r3, [pc, #140]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a22      	ldr	r2, [pc, #136]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 80035f2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80035f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d013      	beq.n	8003628 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003600:	f7fd fd62 	bl	80010c8 <HAL_GetTick>
 8003604:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003608:	f7fd fd5e 	bl	80010c8 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b64      	cmp	r3, #100	@ 0x64
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e32e      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800361a:	4b18      	ldr	r3, [pc, #96]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x1f4>
 8003626:	e012      	b.n	800364e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003628:	f7fd fd4e 	bl	80010c8 <HAL_GetTick>
 800362c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003630:	f7fd fd4a 	bl	80010c8 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b64      	cmp	r3, #100	@ 0x64
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e31a      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003642:	4b0e      	ldr	r3, [pc, #56]	@ (800367c <HAL_RCC_OscConfig+0x268>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f0      	bne.n	8003630 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	f000 809a 	beq.w	8003790 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d005      	beq.n	800366e <HAL_RCC_OscConfig+0x25a>
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	2b18      	cmp	r3, #24
 8003666:	d149      	bne.n	80036fc <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d146      	bne.n	80036fc <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d104      	bne.n	8003680 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e2fe      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
 800367a:	bf00      	nop
 800367c:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d11c      	bne.n	80036c0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003686:	4b9a      	ldr	r3, [pc, #616]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0218 	and.w	r2, r3, #24
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	429a      	cmp	r2, r3
 8003694:	d014      	beq.n	80036c0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003696:	4b96      	ldr	r3, [pc, #600]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f023 0218 	bic.w	r2, r3, #24
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	4993      	ldr	r1, [pc, #588]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80036a8:	f000 fdd0 	bl	800424c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80036ac:	4b91      	ldr	r3, [pc, #580]	@ (80038f4 <HAL_RCC_OscConfig+0x4e0>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fd fc7f 	bl	8000fb4 <HAL_InitTick>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e2db      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c0:	f7fd fd02 	bl	80010c8 <HAL_GetTick>
 80036c4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80036c8:	f7fd fcfe 	bl	80010c8 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e2ce      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036da:	4b85      	ldr	r3, [pc, #532]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0f0      	beq.n	80036c8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80036e6:	4b82      	ldr	r3, [pc, #520]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	041b      	lsls	r3, r3, #16
 80036f4:	497e      	ldr	r1, [pc, #504]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80036fa:	e049      	b.n	8003790 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d02c      	beq.n	800375e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003704:	4b7a      	ldr	r3, [pc, #488]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f023 0218 	bic.w	r2, r3, #24
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	4977      	ldr	r1, [pc, #476]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003712:	4313      	orrs	r3, r2
 8003714:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003716:	4b76      	ldr	r3, [pc, #472]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a75      	ldr	r2, [pc, #468]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 800371c:	f043 0301 	orr.w	r3, r3, #1
 8003720:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003722:	f7fd fcd1 	bl	80010c8 <HAL_GetTick>
 8003726:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800372a:	f7fd fccd 	bl	80010c8 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e29d      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800373c:	4b6c      	ldr	r3, [pc, #432]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0f0      	beq.n	800372a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003748:	4b69      	ldr	r3, [pc, #420]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	041b      	lsls	r3, r3, #16
 8003756:	4966      	ldr	r1, [pc, #408]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003758:	4313      	orrs	r3, r2
 800375a:	610b      	str	r3, [r1, #16]
 800375c:	e018      	b.n	8003790 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800375e:	4b64      	ldr	r3, [pc, #400]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a63      	ldr	r2, [pc, #396]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003764:	f023 0301 	bic.w	r3, r3, #1
 8003768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376a:	f7fd fcad 	bl	80010c8 <HAL_GetTick>
 800376e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003770:	e008      	b.n	8003784 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003772:	f7fd fca9 	bl	80010c8 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e279      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003784:	4b5a      	ldr	r3, [pc, #360]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1f0      	bne.n	8003772 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0308 	and.w	r3, r3, #8
 8003798:	2b00      	cmp	r3, #0
 800379a:	d03c      	beq.n	8003816 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d01c      	beq.n	80037de <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037a4:	4b52      	ldr	r3, [pc, #328]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80037a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037aa:	4a51      	ldr	r2, [pc, #324]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80037ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80037b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b4:	f7fd fc88 	bl	80010c8 <HAL_GetTick>
 80037b8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80037bc:	f7fd fc84 	bl	80010c8 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e254      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80037ce:	4b48      	ldr	r3, [pc, #288]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80037d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0ef      	beq.n	80037bc <HAL_RCC_OscConfig+0x3a8>
 80037dc:	e01b      	b.n	8003816 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037de:	4b44      	ldr	r3, [pc, #272]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80037e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037e4:	4a42      	ldr	r2, [pc, #264]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80037e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80037ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ee:	f7fd fc6b 	bl	80010c8 <HAL_GetTick>
 80037f2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80037f4:	e008      	b.n	8003808 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80037f6:	f7fd fc67 	bl	80010c8 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d901      	bls.n	8003808 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e237      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003808:	4b39      	ldr	r3, [pc, #228]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 800380a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800380e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1ef      	bne.n	80037f6 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0304 	and.w	r3, r3, #4
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 80d2 	beq.w	80039c8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003824:	4b34      	ldr	r3, [pc, #208]	@ (80038f8 <HAL_RCC_OscConfig+0x4e4>)
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	d118      	bne.n	8003862 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003830:	4b31      	ldr	r3, [pc, #196]	@ (80038f8 <HAL_RCC_OscConfig+0x4e4>)
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	4a30      	ldr	r2, [pc, #192]	@ (80038f8 <HAL_RCC_OscConfig+0x4e4>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800383c:	f7fd fc44 	bl	80010c8 <HAL_GetTick>
 8003840:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003844:	f7fd fc40 	bl	80010c8 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e210      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003856:	4b28      	ldr	r3, [pc, #160]	@ (80038f8 <HAL_RCC_OscConfig+0x4e4>)
 8003858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0f0      	beq.n	8003844 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d108      	bne.n	800387c <HAL_RCC_OscConfig+0x468>
 800386a:	4b21      	ldr	r3, [pc, #132]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 800386c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003870:	4a1f      	ldr	r2, [pc, #124]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003872:	f043 0301 	orr.w	r3, r3, #1
 8003876:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800387a:	e074      	b.n	8003966 <HAL_RCC_OscConfig+0x552>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d118      	bne.n	80038b6 <HAL_RCC_OscConfig+0x4a2>
 8003884:	4b1a      	ldr	r3, [pc, #104]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003886:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800388a:	4a19      	ldr	r2, [pc, #100]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 800388c:	f023 0301 	bic.w	r3, r3, #1
 8003890:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003894:	4b16      	ldr	r3, [pc, #88]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 8003896:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800389a:	4a15      	ldr	r2, [pc, #84]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 800389c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038a4:	4b12      	ldr	r3, [pc, #72]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038aa:	4a11      	ldr	r2, [pc, #68]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038ac:	f023 0304 	bic.w	r3, r3, #4
 80038b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038b4:	e057      	b.n	8003966 <HAL_RCC_OscConfig+0x552>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	2b05      	cmp	r3, #5
 80038bc:	d11e      	bne.n	80038fc <HAL_RCC_OscConfig+0x4e8>
 80038be:	4b0c      	ldr	r3, [pc, #48]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038c4:	4a0a      	ldr	r2, [pc, #40]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038c6:	f043 0304 	orr.w	r3, r3, #4
 80038ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038ce:	4b08      	ldr	r3, [pc, #32]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038d4:	4a06      	ldr	r2, [pc, #24]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038de:	4b04      	ldr	r3, [pc, #16]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038e4:	4a02      	ldr	r2, [pc, #8]	@ (80038f0 <HAL_RCC_OscConfig+0x4dc>)
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80038ee:	e03a      	b.n	8003966 <HAL_RCC_OscConfig+0x552>
 80038f0:	44020c00 	.word	0x44020c00
 80038f4:	20000004 	.word	0x20000004
 80038f8:	44020800 	.word	0x44020800
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	2b85      	cmp	r3, #133	@ 0x85
 8003902:	d118      	bne.n	8003936 <HAL_RCC_OscConfig+0x522>
 8003904:	4ba2      	ldr	r3, [pc, #648]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003906:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800390a:	4aa1      	ldr	r2, [pc, #644]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 800390c:	f043 0304 	orr.w	r3, r3, #4
 8003910:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003914:	4b9e      	ldr	r3, [pc, #632]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003916:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800391a:	4a9d      	ldr	r2, [pc, #628]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 800391c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003920:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003924:	4b9a      	ldr	r3, [pc, #616]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003926:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800392a:	4a99      	ldr	r2, [pc, #612]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003934:	e017      	b.n	8003966 <HAL_RCC_OscConfig+0x552>
 8003936:	4b96      	ldr	r3, [pc, #600]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800393c:	4a94      	ldr	r2, [pc, #592]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 800393e:	f023 0301 	bic.w	r3, r3, #1
 8003942:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003946:	4b92      	ldr	r3, [pc, #584]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003948:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800394c:	4a90      	ldr	r2, [pc, #576]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 800394e:	f023 0304 	bic.w	r3, r3, #4
 8003952:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003956:	4b8e      	ldr	r3, [pc, #568]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003958:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800395c:	4a8c      	ldr	r2, [pc, #560]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 800395e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003962:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d016      	beq.n	800399c <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800396e:	f7fd fbab 	bl	80010c8 <HAL_GetTick>
 8003972:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003974:	e00a      	b.n	800398c <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003976:	f7fd fba7 	bl	80010c8 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003984:	4293      	cmp	r3, r2
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e175      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800398c:	4b80      	ldr	r3, [pc, #512]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 800398e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d0ed      	beq.n	8003976 <HAL_RCC_OscConfig+0x562>
 800399a:	e015      	b.n	80039c8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399c:	f7fd fb94 	bl	80010c8 <HAL_GetTick>
 80039a0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039a2:	e00a      	b.n	80039ba <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a4:	f7fd fb90 	bl	80010c8 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e15e      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039ba:	4b75      	ldr	r3, [pc, #468]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 80039bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1ed      	bne.n	80039a4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0320 	and.w	r3, r3, #32
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d036      	beq.n	8003a42 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d019      	beq.n	8003a10 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039dc:	4b6c      	ldr	r3, [pc, #432]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a6b      	ldr	r2, [pc, #428]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 80039e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e8:	f7fd fb6e 	bl	80010c8 <HAL_GetTick>
 80039ec:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80039f0:	f7fd fb6a 	bl	80010c8 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e13a      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a02:	4b63      	ldr	r3, [pc, #396]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0f0      	beq.n	80039f0 <HAL_RCC_OscConfig+0x5dc>
 8003a0e:	e018      	b.n	8003a42 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a10:	4b5f      	ldr	r3, [pc, #380]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a5e      	ldr	r2, [pc, #376]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1c:	f7fd fb54 	bl	80010c8 <HAL_GetTick>
 8003a20:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003a24:	f7fd fb50 	bl	80010c8 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e120      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a36:	4b56      	ldr	r3, [pc, #344]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f000 8115 	beq.w	8003c76 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	2b18      	cmp	r3, #24
 8003a50:	f000 80af 	beq.w	8003bb2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	f040 8086 	bne.w	8003b6a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003a5e:	4b4c      	ldr	r3, [pc, #304]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a4b      	ldr	r2, [pc, #300]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6a:	f7fd fb2d 	bl	80010c8 <HAL_GetTick>
 8003a6e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003a70:	e008      	b.n	8003a84 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003a72:	f7fd fb29 	bl	80010c8 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d901      	bls.n	8003a84 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e0f9      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003a84:	4b42      	ldr	r3, [pc, #264]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1f0      	bne.n	8003a72 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8003a90:	4b3f      	ldr	r3, [pc, #252]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a94:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a98:	f023 0303 	bic.w	r3, r3, #3
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003aa4:	0212      	lsls	r2, r2, #8
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	4939      	ldr	r1, [pc, #228]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	628b      	str	r3, [r1, #40]	@ 0x28
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003abc:	3b01      	subs	r3, #1
 8003abe:	025b      	lsls	r3, r3, #9
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	041b      	lsls	r3, r3, #16
 8003acc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	061b      	lsls	r3, r3, #24
 8003ada:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003ade:	492c      	ldr	r1, [pc, #176]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	4a29      	ldr	r2, [pc, #164]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003aea:	f023 0310 	bic.w	r3, r3, #16
 8003aee:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af4:	4a26      	ldr	r2, [pc, #152]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003afa:	4b25      	ldr	r3, [pc, #148]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afe:	4a24      	ldr	r2, [pc, #144]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b00:	f043 0310 	orr.w	r3, r3, #16
 8003b04:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003b06:	4b22      	ldr	r3, [pc, #136]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0a:	f023 020c 	bic.w	r2, r3, #12
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	491f      	ldr	r1, [pc, #124]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003b18:	4b1d      	ldr	r3, [pc, #116]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b1c:	f023 0220 	bic.w	r2, r3, #32
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b24:	491a      	ldr	r1, [pc, #104]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b2a:	4b19      	ldr	r3, [pc, #100]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2e:	4a18      	ldr	r2, [pc, #96]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b34:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003b36:	4b16      	ldr	r3, [pc, #88]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a15      	ldr	r2, [pc, #84]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b42:	f7fd fac1 	bl	80010c8 <HAL_GetTick>
 8003b46:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003b48:	e008      	b.n	8003b5c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003b4a:	f7fd fabd 	bl	80010c8 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e08d      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d0f0      	beq.n	8003b4a <HAL_RCC_OscConfig+0x736>
 8003b68:	e085      	b.n	8003c76 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003b6a:	4b09      	ldr	r3, [pc, #36]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a08      	ldr	r2, [pc, #32]	@ (8003b90 <HAL_RCC_OscConfig+0x77c>)
 8003b70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b76:	f7fd faa7 	bl	80010c8 <HAL_GetTick>
 8003b7a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b7c:	e00a      	b.n	8003b94 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003b7e:	f7fd faa3 	bl	80010c8 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d903      	bls.n	8003b94 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e073      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
 8003b90:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003b94:	4b3a      	ldr	r3, [pc, #232]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1ee      	bne.n	8003b7e <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003ba0:	4b37      	ldr	r3, [pc, #220]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba4:	4a36      	ldr	r2, [pc, #216]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003ba6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003baa:	f023 0303 	bic.w	r3, r3, #3
 8003bae:	6293      	str	r3, [r2, #40]	@ 0x28
 8003bb0:	e061      	b.n	8003c76 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003bb2:	4b33      	ldr	r3, [pc, #204]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003bb8:	4b31      	ldr	r3, [pc, #196]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bbc:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d031      	beq.n	8003c2a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f003 0203 	and.w	r2, r3, #3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d12a      	bne.n	8003c2a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	0a1b      	lsrs	r3, r3, #8
 8003bd8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d122      	bne.n	8003c2a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bee:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d11a      	bne.n	8003c2a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	0a5b      	lsrs	r3, r3, #9
 8003bf8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c00:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d111      	bne.n	8003c2a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	0c1b      	lsrs	r3, r3, #16
 8003c0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c12:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d108      	bne.n	8003c2a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	0e1b      	lsrs	r3, r3, #24
 8003c1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d001      	beq.n	8003c2e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e024      	b.n	8003c78 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003c2e:	4b14      	ldr	r3, [pc, #80]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c32:	08db      	lsrs	r3, r3, #3
 8003c34:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d01a      	beq.n	8003c76 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003c40:	4b0f      	ldr	r3, [pc, #60]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c44:	4a0e      	ldr	r2, [pc, #56]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003c46:	f023 0310 	bic.w	r3, r3, #16
 8003c4a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4c:	f7fd fa3c 	bl	80010c8 <HAL_GetTick>
 8003c50:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003c52:	bf00      	nop
 8003c54:	f7fd fa38 	bl	80010c8 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d0f9      	beq.n	8003c54 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c64:	4a06      	ldr	r2, [pc, #24]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003c6a:	4b05      	ldr	r3, [pc, #20]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6e:	4a04      	ldr	r2, [pc, #16]	@ (8003c80 <HAL_RCC_OscConfig+0x86c>)
 8003c70:	f043 0310 	orr.w	r3, r3, #16
 8003c74:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3720      	adds	r7, #32
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	44020c00 	.word	0x44020c00

08003c84 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e19e      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c98:	4b83      	ldr	r3, [pc, #524]	@ (8003ea8 <HAL_RCC_ClockConfig+0x224>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 030f 	and.w	r3, r3, #15
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d910      	bls.n	8003cc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca6:	4b80      	ldr	r3, [pc, #512]	@ (8003ea8 <HAL_RCC_ClockConfig+0x224>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f023 020f 	bic.w	r2, r3, #15
 8003cae:	497e      	ldr	r1, [pc, #504]	@ (8003ea8 <HAL_RCC_ClockConfig+0x224>)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb6:	4b7c      	ldr	r3, [pc, #496]	@ (8003ea8 <HAL_RCC_ClockConfig+0x224>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 030f 	and.w	r3, r3, #15
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d001      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e186      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0310 	and.w	r3, r3, #16
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d012      	beq.n	8003cfa <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	695a      	ldr	r2, [r3, #20]
 8003cd8:	4b74      	ldr	r3, [pc, #464]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	0a1b      	lsrs	r3, r3, #8
 8003cde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d909      	bls.n	8003cfa <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003ce6:	4b71      	ldr	r3, [pc, #452]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	021b      	lsls	r3, r3, #8
 8003cf4:	496d      	ldr	r1, [pc, #436]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0308 	and.w	r3, r3, #8
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d012      	beq.n	8003d2c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691a      	ldr	r2, [r3, #16]
 8003d0a:	4b68      	ldr	r3, [pc, #416]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d0c:	6a1b      	ldr	r3, [r3, #32]
 8003d0e:	091b      	lsrs	r3, r3, #4
 8003d10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d909      	bls.n	8003d2c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003d18:	4b64      	ldr	r3, [pc, #400]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	011b      	lsls	r3, r3, #4
 8003d26:	4961      	ldr	r1, [pc, #388]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0304 	and.w	r3, r3, #4
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d010      	beq.n	8003d5a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	4b5b      	ldr	r3, [pc, #364]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d908      	bls.n	8003d5a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003d48:	4b58      	ldr	r3, [pc, #352]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	4955      	ldr	r1, [pc, #340]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d010      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689a      	ldr	r2, [r3, #8]
 8003d6a:	4b50      	ldr	r3, [pc, #320]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d908      	bls.n	8003d88 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003d76:	4b4d      	ldr	r3, [pc, #308]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	f023 020f 	bic.w	r2, r3, #15
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	494a      	ldr	r1, [pc, #296]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 8093 	beq.w	8003ebc <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	d107      	bne.n	8003dae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003d9e:	4b43      	ldr	r3, [pc, #268]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d121      	bne.n	8003dee <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e113      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003db6:	4b3d      	ldr	r3, [pc, #244]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d115      	bne.n	8003dee <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e107      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d107      	bne.n	8003dde <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003dce:	4b37      	ldr	r3, [pc, #220]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d109      	bne.n	8003dee <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e0fb      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dde:	4b33      	ldr	r3, [pc, #204]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e0f3      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003dee:	4b2f      	ldr	r3, [pc, #188]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	f023 0203 	bic.w	r2, r3, #3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	492c      	ldr	r1, [pc, #176]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e00:	f7fd f962 	bl	80010c8 <HAL_GetTick>
 8003e04:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	2b03      	cmp	r3, #3
 8003e0c:	d112      	bne.n	8003e34 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e0e:	e00a      	b.n	8003e26 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e10:	f7fd f95a 	bl	80010c8 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e0d7      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e26:	4b21      	ldr	r3, [pc, #132]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	f003 0318 	and.w	r3, r3, #24
 8003e2e:	2b18      	cmp	r3, #24
 8003e30:	d1ee      	bne.n	8003e10 <HAL_RCC_ClockConfig+0x18c>
 8003e32:	e043      	b.n	8003ebc <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d112      	bne.n	8003e62 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e3c:	e00a      	b.n	8003e54 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e3e:	f7fd f943 	bl	80010c8 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e0c0      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e54:	4b15      	ldr	r3, [pc, #84]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	f003 0318 	and.w	r3, r3, #24
 8003e5c:	2b10      	cmp	r3, #16
 8003e5e:	d1ee      	bne.n	8003e3e <HAL_RCC_ClockConfig+0x1ba>
 8003e60:	e02c      	b.n	8003ebc <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d122      	bne.n	8003eb0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003e6a:	e00a      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e6c:	f7fd f92c 	bl	80010c8 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e0a9      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003e82:	4b0a      	ldr	r3, [pc, #40]	@ (8003eac <HAL_RCC_ClockConfig+0x228>)
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f003 0318 	and.w	r3, r3, #24
 8003e8a:	2b08      	cmp	r3, #8
 8003e8c:	d1ee      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x1e8>
 8003e8e:	e015      	b.n	8003ebc <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003e90:	f7fd f91a 	bl	80010c8 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d906      	bls.n	8003eb0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e097      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
 8003ea6:	bf00      	nop
 8003ea8:	40022000 	.word	0x40022000
 8003eac:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eb0:	4b4b      	ldr	r3, [pc, #300]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	f003 0318 	and.w	r3, r3, #24
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1e9      	bne.n	8003e90 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d010      	beq.n	8003eea <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	4b44      	ldr	r3, [pc, #272]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	f003 030f 	and.w	r3, r3, #15
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d208      	bcs.n	8003eea <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003ed8:	4b41      	ldr	r3, [pc, #260]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	f023 020f 	bic.w	r2, r3, #15
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	493e      	ldr	r1, [pc, #248]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eea:	4b3e      	ldr	r3, [pc, #248]	@ (8003fe4 <HAL_RCC_ClockConfig+0x360>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d210      	bcs.n	8003f1a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8003fe4 <HAL_RCC_ClockConfig+0x360>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f023 020f 	bic.w	r2, r3, #15
 8003f00:	4938      	ldr	r1, [pc, #224]	@ (8003fe4 <HAL_RCC_ClockConfig+0x360>)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f08:	4b36      	ldr	r3, [pc, #216]	@ (8003fe4 <HAL_RCC_ClockConfig+0x360>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 030f 	and.w	r3, r3, #15
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d001      	beq.n	8003f1a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e05d      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0304 	and.w	r3, r3, #4
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d010      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d208      	bcs.n	8003f48 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003f36:	4b2a      	ldr	r3, [pc, #168]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	4927      	ldr	r1, [pc, #156]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d012      	beq.n	8003f7a <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691a      	ldr	r2, [r3, #16]
 8003f58:	4b21      	ldr	r3, [pc, #132]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	091b      	lsrs	r3, r3, #4
 8003f5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d209      	bcs.n	8003f7a <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003f66:	4b1e      	ldr	r3, [pc, #120]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f68:	6a1b      	ldr	r3, [r3, #32]
 8003f6a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	491a      	ldr	r1, [pc, #104]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0310 	and.w	r3, r3, #16
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d012      	beq.n	8003fac <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	695a      	ldr	r2, [r3, #20]
 8003f8a:	4b15      	ldr	r3, [pc, #84]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	0a1b      	lsrs	r3, r3, #8
 8003f90:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d209      	bcs.n	8003fac <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003f98:	4b11      	ldr	r3, [pc, #68]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	021b      	lsls	r3, r3, #8
 8003fa6:	490e      	ldr	r1, [pc, #56]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003fac:	f000 f822 	bl	8003ff4 <HAL_RCC_GetSysClockFreq>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe0 <HAL_RCC_ClockConfig+0x35c>)
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	490b      	ldr	r1, [pc, #44]	@ (8003fe8 <HAL_RCC_ClockConfig+0x364>)
 8003fbc:	5ccb      	ldrb	r3, [r1, r3]
 8003fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8003fec <HAL_RCC_ClockConfig+0x368>)
 8003fc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff0 <HAL_RCC_ClockConfig+0x36c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fc fff2 	bl	8000fb4 <HAL_InitTick>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003fd4:	7afb      	ldrb	r3, [r7, #11]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	44020c00 	.word	0x44020c00
 8003fe4:	40022000 	.word	0x40022000
 8003fe8:	080156e8 	.word	0x080156e8
 8003fec:	20000000 	.word	0x20000000
 8003ff0:	20000004 	.word	0x20000004

08003ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b089      	sub	sp, #36	@ 0x24
 8003ff8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003ffa:	4b8c      	ldr	r3, [pc, #560]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f003 0318 	and.w	r3, r3, #24
 8004002:	2b08      	cmp	r3, #8
 8004004:	d102      	bne.n	800400c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004006:	4b8a      	ldr	r3, [pc, #552]	@ (8004230 <HAL_RCC_GetSysClockFreq+0x23c>)
 8004008:	61fb      	str	r3, [r7, #28]
 800400a:	e107      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800400c:	4b87      	ldr	r3, [pc, #540]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	f003 0318 	and.w	r3, r3, #24
 8004014:	2b00      	cmp	r3, #0
 8004016:	d112      	bne.n	800403e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004018:	4b84      	ldr	r3, [pc, #528]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0320 	and.w	r3, r3, #32
 8004020:	2b00      	cmp	r3, #0
 8004022:	d009      	beq.n	8004038 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004024:	4b81      	ldr	r3, [pc, #516]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	08db      	lsrs	r3, r3, #3
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	4a81      	ldr	r2, [pc, #516]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x240>)
 8004030:	fa22 f303 	lsr.w	r3, r2, r3
 8004034:	61fb      	str	r3, [r7, #28]
 8004036:	e0f1      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004038:	4b7e      	ldr	r3, [pc, #504]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x240>)
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	e0ee      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800403e:	4b7b      	ldr	r3, [pc, #492]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8004040:	69db      	ldr	r3, [r3, #28]
 8004042:	f003 0318 	and.w	r3, r3, #24
 8004046:	2b10      	cmp	r3, #16
 8004048:	d102      	bne.n	8004050 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800404a:	4b7b      	ldr	r3, [pc, #492]	@ (8004238 <HAL_RCC_GetSysClockFreq+0x244>)
 800404c:	61fb      	str	r3, [r7, #28]
 800404e:	e0e5      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004050:	4b76      	ldr	r3, [pc, #472]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	f003 0318 	and.w	r3, r3, #24
 8004058:	2b18      	cmp	r3, #24
 800405a:	f040 80dd 	bne.w	8004218 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800405e:	4b73      	ldr	r3, [pc, #460]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8004060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004068:	4b70      	ldr	r3, [pc, #448]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 800406a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406c:	0a1b      	lsrs	r3, r3, #8
 800406e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004072:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004074:	4b6d      	ldr	r3, [pc, #436]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8004076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004080:	4b6a      	ldr	r3, [pc, #424]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8004082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004084:	08db      	lsrs	r3, r3, #3
 8004086:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	fb02 f303 	mul.w	r3, r2, r3
 8004090:	ee07 3a90 	vmov	s15, r3
 8004094:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004098:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 80b7 	beq.w	8004212 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d003      	beq.n	80040b2 <HAL_RCC_GetSysClockFreq+0xbe>
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d056      	beq.n	800415e <HAL_RCC_GetSysClockFreq+0x16a>
 80040b0:	e077      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80040b2:	4b5e      	ldr	r3, [pc, #376]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0320 	and.w	r3, r3, #32
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d02d      	beq.n	800411a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80040be:	4b5b      	ldr	r3, [pc, #364]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	08db      	lsrs	r3, r3, #3
 80040c4:	f003 0303 	and.w	r3, r3, #3
 80040c8:	4a5a      	ldr	r2, [pc, #360]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x240>)
 80040ca:	fa22 f303 	lsr.w	r3, r2, r3
 80040ce:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	ee07 3a90 	vmov	s15, r3
 80040d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	ee07 3a90 	vmov	s15, r3
 80040e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040e8:	4b50      	ldr	r3, [pc, #320]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 80040ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f0:	ee07 3a90 	vmov	s15, r3
 80040f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80040f8:	ed97 6a02 	vldr	s12, [r7, #8]
 80040fc:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800423c <HAL_RCC_GetSysClockFreq+0x248>
 8004100:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004104:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004108:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800410c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004114:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004118:	e065      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	ee07 3a90 	vmov	s15, r3
 8004120:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004124:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004240 <HAL_RCC_GetSysClockFreq+0x24c>
 8004128:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800412c:	4b3f      	ldr	r3, [pc, #252]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 800412e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004134:	ee07 3a90 	vmov	s15, r3
 8004138:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800413c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004140:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800423c <HAL_RCC_GetSysClockFreq+0x248>
 8004144:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004148:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800414c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004150:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004158:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800415c:	e043      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	ee07 3a90 	vmov	s15, r3
 8004164:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004168:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004244 <HAL_RCC_GetSysClockFreq+0x250>
 800416c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004170:	4b2e      	ldr	r3, [pc, #184]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 8004172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004178:	ee07 3a90 	vmov	s15, r3
 800417c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004180:	ed97 6a02 	vldr	s12, [r7, #8]
 8004184:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800423c <HAL_RCC_GetSysClockFreq+0x248>
 8004188:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800418c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004190:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004194:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800419c:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80041a0:	e021      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	ee07 3a90 	vmov	s15, r3
 80041a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ac:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004248 <HAL_RCC_GetSysClockFreq+0x254>
 80041b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041b4:	4b1d      	ldr	r3, [pc, #116]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 80041b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041bc:	ee07 3a90 	vmov	s15, r3
 80041c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80041c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80041c8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800423c <HAL_RCC_GetSysClockFreq+0x248>
 80041cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80041d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80041dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041e0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80041e4:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80041e6:	4b11      	ldr	r3, [pc, #68]	@ (800422c <HAL_RCC_GetSysClockFreq+0x238>)
 80041e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ea:	0a5b      	lsrs	r3, r3, #9
 80041ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041f0:	3301      	adds	r3, #1
 80041f2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	ee07 3a90 	vmov	s15, r3
 80041fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041fe:	edd7 6a06 	vldr	s13, [r7, #24]
 8004202:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004206:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800420a:	ee17 3a90 	vmov	r3, s15
 800420e:	61fb      	str	r3, [r7, #28]
 8004210:	e004      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8004212:	2300      	movs	r3, #0
 8004214:	61fb      	str	r3, [r7, #28]
 8004216:	e001      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004218:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x240>)
 800421a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800421c:	69fb      	ldr	r3, [r7, #28]
}
 800421e:	4618      	mov	r0, r3
 8004220:	3724      	adds	r7, #36	@ 0x24
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	44020c00 	.word	0x44020c00
 8004230:	003d0900 	.word	0x003d0900
 8004234:	03d09000 	.word	0x03d09000
 8004238:	017d7840 	.word	0x017d7840
 800423c:	46000000 	.word	0x46000000
 8004240:	4c742400 	.word	0x4c742400
 8004244:	4bbebc20 	.word	0x4bbebc20
 8004248:	4a742400 	.word	0x4a742400

0800424c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004250:	f7ff fed0 	bl	8003ff4 <HAL_RCC_GetSysClockFreq>
 8004254:	4602      	mov	r2, r0
 8004256:	4b08      	ldr	r3, [pc, #32]	@ (8004278 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004258:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800425a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800425e:	4907      	ldr	r1, [pc, #28]	@ (800427c <HAL_RCC_GetHCLKFreq+0x30>)
 8004260:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004262:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004266:	fa22 f303 	lsr.w	r3, r2, r3
 800426a:	4a05      	ldr	r2, [pc, #20]	@ (8004280 <HAL_RCC_GetHCLKFreq+0x34>)
 800426c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800426e:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <HAL_RCC_GetHCLKFreq+0x34>)
 8004270:	681b      	ldr	r3, [r3, #0]
}
 8004272:	4618      	mov	r0, r3
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	44020c00 	.word	0x44020c00
 800427c:	080156e8 	.word	0x080156e8
 8004280:	20000000 	.word	0x20000000

08004284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004288:	f7ff ffe0 	bl	800424c <HAL_RCC_GetHCLKFreq>
 800428c:	4602      	mov	r2, r0
 800428e:	4b06      	ldr	r3, [pc, #24]	@ (80042a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	091b      	lsrs	r3, r3, #4
 8004294:	f003 0307 	and.w	r3, r3, #7
 8004298:	4904      	ldr	r1, [pc, #16]	@ (80042ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800429a:	5ccb      	ldrb	r3, [r1, r3]
 800429c:	f003 031f 	and.w	r3, r3, #31
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	44020c00 	.word	0x44020c00
 80042ac:	080156f8 	.word	0x080156f8

080042b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80042b4:	f7ff ffca 	bl	800424c <HAL_RCC_GetHCLKFreq>
 80042b8:	4602      	mov	r2, r0
 80042ba:	4b06      	ldr	r3, [pc, #24]	@ (80042d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	0a1b      	lsrs	r3, r3, #8
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	4904      	ldr	r1, [pc, #16]	@ (80042d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042c6:	5ccb      	ldrb	r3, [r1, r3]
 80042c8:	f003 031f 	and.w	r3, r3, #31
 80042cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	44020c00 	.word	0x44020c00
 80042d8:	080156f8 	.word	0x080156f8

080042dc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80042e0:	f7ff ffb4 	bl	800424c <HAL_RCC_GetHCLKFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	4b06      	ldr	r3, [pc, #24]	@ (8004300 <HAL_RCC_GetPCLK3Freq+0x24>)
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	0b1b      	lsrs	r3, r3, #12
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	4904      	ldr	r1, [pc, #16]	@ (8004304 <HAL_RCC_GetPCLK3Freq+0x28>)
 80042f2:	5ccb      	ldrb	r3, [r1, r3]
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	44020c00 	.word	0x44020c00
 8004304:	080156f8 	.word	0x080156f8

08004308 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800430c:	b0d8      	sub	sp, #352	@ 0x160
 800430e:	af00      	add	r7, sp, #0
 8004310:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004314:	2300      	movs	r3, #0
 8004316:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800431a:	2300      	movs	r3, #0
 800431c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004320:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004328:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800432c:	2500      	movs	r5, #0
 800432e:	ea54 0305 	orrs.w	r3, r4, r5
 8004332:	d00b      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004334:	4bcd      	ldr	r3, [pc, #820]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004336:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800433a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800433e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004344:	4ac9      	ldr	r2, [pc, #804]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004346:	430b      	orrs	r3, r1
 8004348:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800434c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004354:	f002 0801 	and.w	r8, r2, #1
 8004358:	f04f 0900 	mov.w	r9, #0
 800435c:	ea58 0309 	orrs.w	r3, r8, r9
 8004360:	d042      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004362:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004368:	2b05      	cmp	r3, #5
 800436a:	d823      	bhi.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800436c:	a201      	add	r2, pc, #4	@ (adr r2, 8004374 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800436e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004372:	bf00      	nop
 8004374:	080043bd 	.word	0x080043bd
 8004378:	0800438d 	.word	0x0800438d
 800437c:	080043a1 	.word	0x080043a1
 8004380:	080043bd 	.word	0x080043bd
 8004384:	080043bd 	.word	0x080043bd
 8004388:	080043bd 	.word	0x080043bd
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800438c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004390:	3308      	adds	r3, #8
 8004392:	4618      	mov	r0, r3
 8004394:	f004 fee0 	bl	8009158 <RCCEx_PLL2_Config>
 8004398:	4603      	mov	r3, r0
 800439a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800439e:	e00e      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043a4:	3330      	adds	r3, #48	@ 0x30
 80043a6:	4618      	mov	r0, r3
 80043a8:	f004 ff6e 	bl	8009288 <RCCEx_PLL3_Config>
 80043ac:	4603      	mov	r3, r0
 80043ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80043b2:	e004      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80043ba:	e000      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80043bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10c      	bne.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80043c6:	4ba9      	ldr	r3, [pc, #676]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80043c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043cc:	f023 0107 	bic.w	r1, r3, #7
 80043d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d6:	4aa5      	ldr	r2, [pc, #660]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80043d8:	430b      	orrs	r3, r1
 80043da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80043de:	e003      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f0:	f002 0a02 	and.w	sl, r2, #2
 80043f4:	f04f 0b00 	mov.w	fp, #0
 80043f8:	ea5a 030b 	orrs.w	r3, sl, fp
 80043fc:	f000 8088 	beq.w	8004510 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004400:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004406:	2b28      	cmp	r3, #40	@ 0x28
 8004408:	d868      	bhi.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800440a:	a201      	add	r2, pc, #4	@ (adr r2, 8004410 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800440c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004410:	080044e5 	.word	0x080044e5
 8004414:	080044dd 	.word	0x080044dd
 8004418:	080044dd 	.word	0x080044dd
 800441c:	080044dd 	.word	0x080044dd
 8004420:	080044dd 	.word	0x080044dd
 8004424:	080044dd 	.word	0x080044dd
 8004428:	080044dd 	.word	0x080044dd
 800442c:	080044dd 	.word	0x080044dd
 8004430:	080044b5 	.word	0x080044b5
 8004434:	080044dd 	.word	0x080044dd
 8004438:	080044dd 	.word	0x080044dd
 800443c:	080044dd 	.word	0x080044dd
 8004440:	080044dd 	.word	0x080044dd
 8004444:	080044dd 	.word	0x080044dd
 8004448:	080044dd 	.word	0x080044dd
 800444c:	080044dd 	.word	0x080044dd
 8004450:	080044c9 	.word	0x080044c9
 8004454:	080044dd 	.word	0x080044dd
 8004458:	080044dd 	.word	0x080044dd
 800445c:	080044dd 	.word	0x080044dd
 8004460:	080044dd 	.word	0x080044dd
 8004464:	080044dd 	.word	0x080044dd
 8004468:	080044dd 	.word	0x080044dd
 800446c:	080044dd 	.word	0x080044dd
 8004470:	080044e5 	.word	0x080044e5
 8004474:	080044dd 	.word	0x080044dd
 8004478:	080044dd 	.word	0x080044dd
 800447c:	080044dd 	.word	0x080044dd
 8004480:	080044dd 	.word	0x080044dd
 8004484:	080044dd 	.word	0x080044dd
 8004488:	080044dd 	.word	0x080044dd
 800448c:	080044dd 	.word	0x080044dd
 8004490:	080044e5 	.word	0x080044e5
 8004494:	080044dd 	.word	0x080044dd
 8004498:	080044dd 	.word	0x080044dd
 800449c:	080044dd 	.word	0x080044dd
 80044a0:	080044dd 	.word	0x080044dd
 80044a4:	080044dd 	.word	0x080044dd
 80044a8:	080044dd 	.word	0x080044dd
 80044ac:	080044dd 	.word	0x080044dd
 80044b0:	080044e5 	.word	0x080044e5
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80044b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044b8:	3308      	adds	r3, #8
 80044ba:	4618      	mov	r0, r3
 80044bc:	f004 fe4c 	bl	8009158 <RCCEx_PLL2_Config>
 80044c0:	4603      	mov	r3, r0
 80044c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80044c6:	e00e      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044cc:	3330      	adds	r3, #48	@ 0x30
 80044ce:	4618      	mov	r0, r3
 80044d0:	f004 feda 	bl	8009288 <RCCEx_PLL3_Config>
 80044d4:	4603      	mov	r3, r0
 80044d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80044da:	e004      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80044e2:	e000      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80044e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10c      	bne.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80044ee:	4b5f      	ldr	r3, [pc, #380]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80044f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80044f4:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80044f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044fe:	4a5b      	ldr	r2, [pc, #364]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004500:	430b      	orrs	r3, r1
 8004502:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004506:	e003      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004508:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800450c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004510:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004518:	f002 0304 	and.w	r3, r2, #4
 800451c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004520:	2300      	movs	r3, #0
 8004522:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004526:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800452a:	460b      	mov	r3, r1
 800452c:	4313      	orrs	r3, r2
 800452e:	d04e      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004530:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004534:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004536:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800453a:	d02c      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800453c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004540:	d825      	bhi.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004542:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004546:	d028      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004548:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800454c:	d81f      	bhi.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800454e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004550:	d025      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004552:	2bc0      	cmp	r3, #192	@ 0xc0
 8004554:	d81b      	bhi.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004556:	2b80      	cmp	r3, #128	@ 0x80
 8004558:	d00f      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x272>
 800455a:	2b80      	cmp	r3, #128	@ 0x80
 800455c:	d817      	bhi.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x286>
 800455e:	2b00      	cmp	r3, #0
 8004560:	d01f      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8004562:	2b40      	cmp	r3, #64	@ 0x40
 8004564:	d113      	bne.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004566:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800456a:	3308      	adds	r3, #8
 800456c:	4618      	mov	r0, r3
 800456e:	f004 fdf3 	bl	8009158 <RCCEx_PLL2_Config>
 8004572:	4603      	mov	r3, r0
 8004574:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004578:	e014      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800457a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800457e:	3330      	adds	r3, #48	@ 0x30
 8004580:	4618      	mov	r0, r3
 8004582:	f004 fe81 	bl	8009288 <RCCEx_PLL3_Config>
 8004586:	4603      	mov	r3, r0
 8004588:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800458c:	e00a      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004594:	e006      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004596:	bf00      	nop
 8004598:	e004      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800459a:	bf00      	nop
 800459c:	e002      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800459e:	bf00      	nop
 80045a0:	e000      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80045a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045a4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10c      	bne.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80045ac:	4b2f      	ldr	r3, [pc, #188]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80045ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045b2:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80045b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045bc:	4a2b      	ldr	r2, [pc, #172]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80045be:	430b      	orrs	r3, r1
 80045c0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80045c4:	e003      	b.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045ca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d6:	f002 0308 	and.w	r3, r2, #8
 80045da:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80045de:	2300      	movs	r3, #0
 80045e0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80045e4:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 80045e8:	460b      	mov	r3, r1
 80045ea:	4313      	orrs	r3, r2
 80045ec:	d056      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80045ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045f4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80045f8:	d031      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x356>
 80045fa:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80045fe:	d82a      	bhi.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004600:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004604:	d02d      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004606:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800460a:	d824      	bhi.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800460c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004610:	d029      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8004612:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004616:	d81e      	bhi.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800461c:	d011      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800461e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004622:	d818      	bhi.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004624:	2b00      	cmp	r3, #0
 8004626:	d023      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800462c:	d113      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800462e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004632:	3308      	adds	r3, #8
 8004634:	4618      	mov	r0, r3
 8004636:	f004 fd8f 	bl	8009158 <RCCEx_PLL2_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004640:	e017      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004642:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004646:	3330      	adds	r3, #48	@ 0x30
 8004648:	4618      	mov	r0, r3
 800464a:	f004 fe1d 	bl	8009288 <RCCEx_PLL3_Config>
 800464e:	4603      	mov	r3, r0
 8004650:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8004654:	e00d      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800465c:	e009      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800465e:	bf00      	nop
 8004660:	e007      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004662:	bf00      	nop
 8004664:	e005      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004666:	bf00      	nop
 8004668:	e003      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800466a:	bf00      	nop
 800466c:	44020c00 	.word	0x44020c00
        break;
 8004670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004672:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10c      	bne.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800467a:	4bbb      	ldr	r3, [pc, #748]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800467c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004680:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004684:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004688:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800468a:	4ab7      	ldr	r2, [pc, #732]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800468c:	430b      	orrs	r3, r1
 800468e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004692:	e003      	b.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004694:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004698:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800469c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a4:	f002 0310 	and.w	r3, r2, #16
 80046a8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80046ac:	2300      	movs	r3, #0
 80046ae:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80046b2:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80046b6:	460b      	mov	r3, r1
 80046b8:	4313      	orrs	r3, r2
 80046ba:	d053      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80046bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046c2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80046c6:	d031      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x424>
 80046c8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80046cc:	d82a      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80046ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046d2:	d02d      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80046d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046d8:	d824      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80046da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046de:	d029      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80046e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046e4:	d81e      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80046e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046ea:	d011      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80046ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f0:	d818      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d020      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80046f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046fa:	d113      	bne.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80046fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004700:	3308      	adds	r3, #8
 8004702:	4618      	mov	r0, r3
 8004704:	f004 fd28 	bl	8009158 <RCCEx_PLL2_Config>
 8004708:	4603      	mov	r3, r0
 800470a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800470e:	e014      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004710:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004714:	3330      	adds	r3, #48	@ 0x30
 8004716:	4618      	mov	r0, r3
 8004718:	f004 fdb6 	bl	8009288 <RCCEx_PLL3_Config>
 800471c:	4603      	mov	r3, r0
 800471e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8004722:	e00a      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800472a:	e006      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800472c:	bf00      	nop
 800472e:	e004      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004730:	bf00      	nop
 8004732:	e002      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004734:	bf00      	nop
 8004736:	e000      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800473a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800473e:	2b00      	cmp	r3, #0
 8004740:	d10c      	bne.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004742:	4b89      	ldr	r3, [pc, #548]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004744:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004748:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800474c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004750:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004752:	4a85      	ldr	r2, [pc, #532]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004754:	430b      	orrs	r3, r1
 8004756:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800475a:	e003      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800475c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004760:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004764:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476c:	f002 0320 	and.w	r3, r2, #32
 8004770:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004774:	2300      	movs	r3, #0
 8004776:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800477a:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800477e:	460b      	mov	r3, r1
 8004780:	4313      	orrs	r3, r2
 8004782:	d053      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004784:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800478e:	d031      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004790:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004794:	d82a      	bhi.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004796:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800479a:	d02d      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800479c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047a0:	d824      	bhi.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80047a2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80047a6:	d029      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80047a8:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80047ac:	d81e      	bhi.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80047ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047b2:	d011      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80047b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047b8:	d818      	bhi.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d020      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80047be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047c2:	d113      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80047c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047c8:	3308      	adds	r3, #8
 80047ca:	4618      	mov	r0, r3
 80047cc:	f004 fcc4 	bl	8009158 <RCCEx_PLL2_Config>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 80047d6:	e014      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80047d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047dc:	3330      	adds	r3, #48	@ 0x30
 80047de:	4618      	mov	r0, r3
 80047e0:	f004 fd52 	bl	8009288 <RCCEx_PLL3_Config>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 80047ea:	e00a      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80047f2:	e006      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80047f4:	bf00      	nop
 80047f6:	e004      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80047f8:	bf00      	nop
 80047fa:	e002      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80047fc:	bf00      	nop
 80047fe:	e000      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004800:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004802:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10c      	bne.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800480a:	4b57      	ldr	r3, [pc, #348]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800480c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004810:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8004814:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800481a:	4a53      	ldr	r2, [pc, #332]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800481c:	430b      	orrs	r3, r1
 800481e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004822:	e003      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004824:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004828:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800482c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004834:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004838:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800483c:	2300      	movs	r3, #0
 800483e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004842:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8004846:	460b      	mov	r3, r1
 8004848:	4313      	orrs	r3, r2
 800484a:	d053      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 800484c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004852:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004856:	d031      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004858:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800485c:	d82a      	bhi.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800485e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004862:	d02d      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004864:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004868:	d824      	bhi.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800486a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800486e:	d029      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004870:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004874:	d81e      	bhi.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004876:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800487a:	d011      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800487c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004880:	d818      	bhi.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004882:	2b00      	cmp	r3, #0
 8004884:	d020      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004886:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800488a:	d113      	bne.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800488c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004890:	3308      	adds	r3, #8
 8004892:	4618      	mov	r0, r3
 8004894:	f004 fc60 	bl	8009158 <RCCEx_PLL2_Config>
 8004898:	4603      	mov	r3, r0
 800489a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800489e:	e014      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80048a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048a4:	3330      	adds	r3, #48	@ 0x30
 80048a6:	4618      	mov	r0, r3
 80048a8:	f004 fcee 	bl	8009288 <RCCEx_PLL3_Config>
 80048ac:	4603      	mov	r3, r0
 80048ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 80048b2:	e00a      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80048ba:	e006      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80048bc:	bf00      	nop
 80048be:	e004      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80048c0:	bf00      	nop
 80048c2:	e002      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80048c4:	bf00      	nop
 80048c6:	e000      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80048c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10c      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 80048d2:	4b25      	ldr	r3, [pc, #148]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80048d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80048d8:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 80048dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048e2:	4a21      	ldr	r2, [pc, #132]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80048e4:	430b      	orrs	r3, r1
 80048e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80048ea:	e003      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048f0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80048f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004900:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004904:	2300      	movs	r3, #0
 8004906:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800490a:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800490e:	460b      	mov	r3, r1
 8004910:	4313      	orrs	r3, r2
 8004912:	d055      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8004914:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004918:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800491a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800491e:	d033      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8004920:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004924:	d82c      	bhi.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004926:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800492a:	d02f      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800492c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004930:	d826      	bhi.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8004932:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004936:	d02b      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004938:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800493c:	d820      	bhi.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800493e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004942:	d013      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004944:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004948:	d81a      	bhi.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800494a:	2b00      	cmp	r3, #0
 800494c:	d022      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 800494e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004952:	d115      	bne.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004954:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004958:	3308      	adds	r3, #8
 800495a:	4618      	mov	r0, r3
 800495c:	f004 fbfc 	bl	8009158 <RCCEx_PLL2_Config>
 8004960:	4603      	mov	r3, r0
 8004962:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8004966:	e016      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8004968:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800496c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004970:	3330      	adds	r3, #48	@ 0x30
 8004972:	4618      	mov	r0, r3
 8004974:	f004 fc88 	bl	8009288 <RCCEx_PLL3_Config>
 8004978:	4603      	mov	r3, r0
 800497a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800497e:	e00a      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004986:	e006      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004988:	bf00      	nop
 800498a:	e004      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800498c:	bf00      	nop
 800498e:	e002      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004990:	bf00      	nop
 8004992:	e000      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004994:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004996:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10c      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800499e:	4bbb      	ldr	r3, [pc, #748]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80049a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80049a4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80049a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049ae:	4ab7      	ldr	r2, [pc, #732]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80049b0:	430b      	orrs	r3, r1
 80049b2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80049b6:	e003      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049bc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 80049c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80049cc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80049d0:	2300      	movs	r3, #0
 80049d2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80049d6:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 80049da:	460b      	mov	r3, r1
 80049dc:	4313      	orrs	r3, r2
 80049de:	d053      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 80049e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049e6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80049ea:	d031      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80049ec:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80049f0:	d82a      	bhi.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80049f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049f6:	d02d      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80049f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049fc:	d824      	bhi.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80049fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a02:	d029      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8004a04:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a08:	d81e      	bhi.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a0e:	d011      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8004a10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a14:	d818      	bhi.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d020      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x754>
 8004a1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a1e:	d113      	bne.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a24:	3308      	adds	r3, #8
 8004a26:	4618      	mov	r0, r3
 8004a28:	f004 fb96 	bl	8009158 <RCCEx_PLL2_Config>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004a32:	e014      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a38:	3330      	adds	r3, #48	@ 0x30
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f004 fc24 	bl	8009288 <RCCEx_PLL3_Config>
 8004a40:	4603      	mov	r3, r0
 8004a42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8004a46:	e00a      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004a4e:	e006      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004a50:	bf00      	nop
 8004a52:	e004      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004a54:	bf00      	nop
 8004a56:	e002      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004a58:	bf00      	nop
 8004a5a:	e000      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8004a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d10c      	bne.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8004a66:	4b89      	ldr	r3, [pc, #548]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a6c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004a70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a76:	4a85      	ldr	r2, [pc, #532]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a78:	430b      	orrs	r3, r1
 8004a7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a7e:	e003      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a84:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a90:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004a94:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004a98:	2300      	movs	r3, #0
 8004a9a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004a9e:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	d055      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004aa8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ab0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004ab4:	d031      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004ab6:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004aba:	d82a      	bhi.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004abc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ac0:	d02d      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8004ac2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ac6:	d824      	bhi.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004ac8:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004acc:	d029      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8004ace:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004ad2:	d81e      	bhi.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004ad4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ad8:	d011      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8004ada:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ade:	d818      	bhi.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d020      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004ae4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ae8:	d113      	bne.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004aea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aee:	3308      	adds	r3, #8
 8004af0:	4618      	mov	r0, r3
 8004af2:	f004 fb31 	bl	8009158 <RCCEx_PLL2_Config>
 8004af6:	4603      	mov	r3, r0
 8004af8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004afc:	e014      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004afe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b02:	3330      	adds	r3, #48	@ 0x30
 8004b04:	4618      	mov	r0, r3
 8004b06:	f004 fbbf 	bl	8009288 <RCCEx_PLL3_Config>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004b10:	e00a      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b18:	e006      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b1a:	bf00      	nop
 8004b1c:	e004      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b1e:	bf00      	nop
 8004b20:	e002      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b22:	bf00      	nop
 8004b24:	e000      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8004b26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b28:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10d      	bne.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8004b30:	4b56      	ldr	r3, [pc, #344]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b36:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8004b3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b42:	4a52      	ldr	r2, [pc, #328]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004b44:	430b      	orrs	r3, r1
 8004b46:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004b4a:	e003      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b4c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b50:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8004b54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004b60:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004b64:	2300      	movs	r3, #0
 8004b66:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004b6a:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4313      	orrs	r3, r2
 8004b72:	d044      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004b74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b7c:	2b05      	cmp	r3, #5
 8004b7e:	d823      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004b80:	a201      	add	r2, pc, #4	@ (adr r2, 8004b88 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b86:	bf00      	nop
 8004b88:	08004bd1 	.word	0x08004bd1
 8004b8c:	08004ba1 	.word	0x08004ba1
 8004b90:	08004bb5 	.word	0x08004bb5
 8004b94:	08004bd1 	.word	0x08004bd1
 8004b98:	08004bd1 	.word	0x08004bd1
 8004b9c:	08004bd1 	.word	0x08004bd1
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ba0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ba4:	3308      	adds	r3, #8
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f004 fad6 	bl	8009158 <RCCEx_PLL2_Config>
 8004bac:	4603      	mov	r3, r0
 8004bae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004bb2:	e00e      	b.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bb8:	3330      	adds	r3, #48	@ 0x30
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f004 fb64 	bl	8009288 <RCCEx_PLL3_Config>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004bc6:	e004      	b.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004bce:	e000      	b.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004bd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10d      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8004bda:	4b2c      	ldr	r3, [pc, #176]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004bdc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004be0:	f023 0107 	bic.w	r1, r3, #7
 8004be4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bec:	4a27      	ldr	r2, [pc, #156]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004bf4:	e003      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bf6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bfa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8004bfe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c06:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004c0a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004c0e:	2300      	movs	r3, #0
 8004c10:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004c14:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004c18:	460b      	mov	r3, r1
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	d04f      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8004c1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c26:	2b50      	cmp	r3, #80	@ 0x50
 8004c28:	d029      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004c2a:	2b50      	cmp	r3, #80	@ 0x50
 8004c2c:	d823      	bhi.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004c2e:	2b40      	cmp	r3, #64	@ 0x40
 8004c30:	d027      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004c32:	2b40      	cmp	r3, #64	@ 0x40
 8004c34:	d81f      	bhi.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004c36:	2b30      	cmp	r3, #48	@ 0x30
 8004c38:	d025      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8004c3a:	2b30      	cmp	r3, #48	@ 0x30
 8004c3c:	d81b      	bhi.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004c3e:	2b20      	cmp	r3, #32
 8004c40:	d00f      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004c42:	2b20      	cmp	r3, #32
 8004c44:	d817      	bhi.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d022      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004c4a:	2b10      	cmp	r3, #16
 8004c4c:	d113      	bne.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c52:	3308      	adds	r3, #8
 8004c54:	4618      	mov	r0, r3
 8004c56:	f004 fa7f 	bl	8009158 <RCCEx_PLL2_Config>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004c60:	e017      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c66:	3330      	adds	r3, #48	@ 0x30
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f004 fb0d 	bl	8009288 <RCCEx_PLL3_Config>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004c74:	e00d      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c7c:	e009      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004c7e:	bf00      	nop
 8004c80:	e007      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004c82:	bf00      	nop
 8004c84:	e005      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004c86:	bf00      	nop
 8004c88:	e003      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8004c8a:	bf00      	nop
 8004c8c:	44020c00 	.word	0x44020c00
        break;
 8004c90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10d      	bne.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8004c9a:	4baf      	ldr	r3, [pc, #700]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004c9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004ca0:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004ca4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cac:	4aaa      	ldr	r2, [pc, #680]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004cae:	430b      	orrs	r3, r1
 8004cb0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004cb4:	e003      	b.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cb6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004cba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004cca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004cd4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004cd8:	460b      	mov	r3, r1
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	d055      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004cde:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ce2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ce6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004cea:	d031      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8004cec:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004cf0:	d82a      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004cf2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cf6:	d02d      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004cf8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cfc:	d824      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004cfe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d02:	d029      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004d04:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d08:	d81e      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d0e:	d011      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004d10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d14:	d818      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d020      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8004d1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d1e:	d113      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d24:	3308      	adds	r3, #8
 8004d26:	4618      	mov	r0, r3
 8004d28:	f004 fa16 	bl	8009158 <RCCEx_PLL2_Config>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004d32:	e014      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d38:	3330      	adds	r3, #48	@ 0x30
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f004 faa4 	bl	8009288 <RCCEx_PLL3_Config>
 8004d40:	4603      	mov	r3, r0
 8004d42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004d46:	e00a      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d4e:	e006      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004d50:	bf00      	nop
 8004d52:	e004      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004d54:	bf00      	nop
 8004d56:	e002      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004d58:	bf00      	nop
 8004d5a:	e000      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10d      	bne.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004d66:	4b7c      	ldr	r3, [pc, #496]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d6c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004d70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d78:	4a77      	ldr	r2, [pc, #476]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004d80:	e003      	b.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d86:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d92:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004d96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004da0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004da4:	460b      	mov	r3, r1
 8004da6:	4313      	orrs	r3, r2
 8004da8:	d03d      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004daa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004db6:	d01b      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004db8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004dbc:	d814      	bhi.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004dbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dc2:	d017      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dc8:	d80e      	bhi.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d014      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8004dce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dd2:	d109      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004dd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dd8:	3330      	adds	r3, #48	@ 0x30
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f004 fa54 	bl	8009288 <RCCEx_PLL3_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004de6:	e008      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004dee:	e004      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004df0:	bf00      	nop
 8004df2:	e002      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004df4:	bf00      	nop
 8004df6:	e000      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004df8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dfa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10d      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004e02:	4b55      	ldr	r3, [pc, #340]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e08:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004e0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e14:	4a50      	ldr	r2, [pc, #320]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004e16:	430b      	orrs	r3, r1
 8004e18:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004e1c:	e003      	b.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e22:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004e32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e36:	2300      	movs	r3, #0
 8004e38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e3c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004e40:	460b      	mov	r3, r1
 8004e42:	4313      	orrs	r3, r2
 8004e44:	d03d      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004e46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e4e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e52:	d01b      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8004e54:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e58:	d814      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004e5a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e5e:	d017      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004e60:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e64:	d80e      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d014      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8004e6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e6e:	d109      	bne.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e74:	3330      	adds	r3, #48	@ 0x30
 8004e76:	4618      	mov	r0, r3
 8004e78:	f004 fa06 	bl	8009288 <RCCEx_PLL3_Config>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004e82:	e008      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e8a:	e004      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004e8c:	bf00      	nop
 8004e8e:	e002      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004e90:	bf00      	nop
 8004e92:	e000      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10d      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004ea0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ea4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004ea8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eb0:	4a29      	ldr	r2, [pc, #164]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004eb2:	430b      	orrs	r3, r1
 8004eb4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004eb8:	e003      	b.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ebe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ec2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eca:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004ece:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004ed8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004edc:	460b      	mov	r3, r1
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	d040      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004ee2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ee6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004eea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004eee:	d01b      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8004ef0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ef4:	d814      	bhi.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004ef6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004efa:	d017      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004efc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f00:	d80e      	bhi.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d014      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004f06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f0a:	d109      	bne.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f10:	3330      	adds	r3, #48	@ 0x30
 8004f12:	4618      	mov	r0, r3
 8004f14:	f004 f9b8 	bl	8009288 <RCCEx_PLL3_Config>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8004f1e:	e008      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f26:	e004      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004f28:	bf00      	nop
 8004f2a:	e002      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004f2c:	bf00      	nop
 8004f2e:	e000      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004f30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d110      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004f3a:	4b07      	ldr	r3, [pc, #28]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f40:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004f44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f4c:	4a02      	ldr	r2, [pc, #8]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004f4e:	430b      	orrs	r3, r1
 8004f50:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f54:	e006      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8004f56:	bf00      	nop
 8004f58:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f5c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f60:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8004f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004f7a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004f7e:	460b      	mov	r3, r1
 8004f80:	4313      	orrs	r3, r2
 8004f82:	d03d      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8004f84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f8c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f90:	d01b      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004f92:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004f96:	d814      	bhi.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004f98:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f9c:	d017      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8004f9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fa2:	d80e      	bhi.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d014      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8004fa8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fac:	d109      	bne.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004fae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fb2:	3330      	adds	r3, #48	@ 0x30
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f004 f967 	bl	8009288 <RCCEx_PLL3_Config>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8004fc0:	e008      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004fc8:	e004      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004fca:	bf00      	nop
 8004fcc:	e002      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004fce:	bf00      	nop
 8004fd0:	e000      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004fd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fd4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10d      	bne.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004fdc:	4bbe      	ldr	r3, [pc, #760]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004fde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fe2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004fe6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fee:	4aba      	ldr	r2, [pc, #744]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004ff0:	430b      	orrs	r3, r1
 8004ff2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004ff6:	e003      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ffc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8005000:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005008:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800500c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005010:	2300      	movs	r3, #0
 8005012:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005016:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800501a:	460b      	mov	r3, r1
 800501c:	4313      	orrs	r3, r2
 800501e:	d035      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8005020:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005024:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005028:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800502c:	d015      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800502e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005032:	d80e      	bhi.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005034:	2b00      	cmp	r3, #0
 8005036:	d012      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8005038:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800503c:	d109      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800503e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005042:	3330      	adds	r3, #48	@ 0x30
 8005044:	4618      	mov	r0, r3
 8005046:	f004 f91f 	bl	8009288 <RCCEx_PLL3_Config>
 800504a:	4603      	mov	r3, r0
 800504c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8005050:	e006      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005058:	e002      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800505a:	bf00      	nop
 800505c:	e000      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800505e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005060:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005064:	2b00      	cmp	r3, #0
 8005066:	d10d      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005068:	4b9b      	ldr	r3, [pc, #620]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800506a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800506e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005072:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005076:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800507a:	4a97      	ldr	r2, [pc, #604]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800507c:	430b      	orrs	r3, r1
 800507e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005082:	e003      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005084:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005088:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800508c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005094:	2100      	movs	r1, #0
 8005096:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800509a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800509e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80050a2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80050a6:	460b      	mov	r3, r1
 80050a8:	4313      	orrs	r3, r2
 80050aa:	d00e      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80050ac:	4b8a      	ldr	r3, [pc, #552]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050ae:	69db      	ldr	r3, [r3, #28]
 80050b0:	4a89      	ldr	r2, [pc, #548]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050b2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050b6:	61d3      	str	r3, [r2, #28]
 80050b8:	4b87      	ldr	r3, [pc, #540]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050ba:	69d9      	ldr	r1, [r3, #28]
 80050bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050c0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80050c4:	4a84      	ldr	r2, [pc, #528]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050c6:	430b      	orrs	r3, r1
 80050c8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80050d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050da:	2300      	movs	r3, #0
 80050dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80050e0:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80050e4:	460b      	mov	r3, r1
 80050e6:	4313      	orrs	r3, r2
 80050e8:	d055      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80050ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050f2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050f6:	d031      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80050f8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050fc:	d82a      	bhi.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80050fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005102:	d02d      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8005104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005108:	d824      	bhi.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800510a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800510e:	d029      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8005110:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005114:	d81e      	bhi.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800511a:	d011      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 800511c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005120:	d818      	bhi.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005122:	2b00      	cmp	r3, #0
 8005124:	d020      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8005126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800512a:	d113      	bne.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800512c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005130:	3308      	adds	r3, #8
 8005132:	4618      	mov	r0, r3
 8005134:	f004 f810 	bl	8009158 <RCCEx_PLL2_Config>
 8005138:	4603      	mov	r3, r0
 800513a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800513e:	e014      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005140:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005144:	3330      	adds	r3, #48	@ 0x30
 8005146:	4618      	mov	r0, r3
 8005148:	f004 f89e 	bl	8009288 <RCCEx_PLL3_Config>
 800514c:	4603      	mov	r3, r0
 800514e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005152:	e00a      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800515a:	e006      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800515c:	bf00      	nop
 800515e:	e004      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005160:	bf00      	nop
 8005162:	e002      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005164:	bf00      	nop
 8005166:	e000      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800516a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10d      	bne.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005172:	4b59      	ldr	r3, [pc, #356]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005174:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005178:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800517c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005180:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005184:	4a54      	ldr	r2, [pc, #336]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005186:	430b      	orrs	r3, r1
 8005188:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800518c:	e003      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800518e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005192:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005196:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800519a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80051a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051a6:	2300      	movs	r3, #0
 80051a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051ac:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80051b0:	460b      	mov	r3, r1
 80051b2:	4313      	orrs	r3, r2
 80051b4:	d055      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80051b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80051be:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80051c2:	d031      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80051c4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80051c8:	d82a      	bhi.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80051ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051ce:	d02d      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80051d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051d4:	d824      	bhi.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80051d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051da:	d029      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80051dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051e0:	d81e      	bhi.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80051e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051e6:	d011      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80051e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ec:	d818      	bhi.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d020      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80051f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051f6:	d113      	bne.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051fc:	3308      	adds	r3, #8
 80051fe:	4618      	mov	r0, r3
 8005200:	f003 ffaa 	bl	8009158 <RCCEx_PLL2_Config>
 8005204:	4603      	mov	r3, r0
 8005206:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800520a:	e014      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800520c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005210:	3330      	adds	r3, #48	@ 0x30
 8005212:	4618      	mov	r0, r3
 8005214:	f004 f838 	bl	8009288 <RCCEx_PLL3_Config>
 8005218:	4603      	mov	r3, r0
 800521a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800521e:	e00a      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005226:	e006      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005228:	bf00      	nop
 800522a:	e004      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800522c:	bf00      	nop
 800522e:	e002      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005230:	bf00      	nop
 8005232:	e000      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005234:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005236:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10d      	bne.n	800525a <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800523e:	4b26      	ldr	r3, [pc, #152]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005240:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005244:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005248:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800524c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005250:	4a21      	ldr	r2, [pc, #132]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005252:	430b      	orrs	r3, r1
 8005254:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005258:	e003      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800525a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800525e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8005262:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526a:	2100      	movs	r1, #0
 800526c:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8005270:	f003 0320 	and.w	r3, r3, #32
 8005274:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005278:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800527c:	460b      	mov	r3, r1
 800527e:	4313      	orrs	r3, r2
 8005280:	d057      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8005282:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005286:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800528a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800528e:	d033      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8005290:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005294:	d82c      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005296:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800529a:	d02f      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xff4>
 800529c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052a0:	d826      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80052a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052a6:	d02b      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 80052a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052ac:	d820      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80052ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052b2:	d013      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80052b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052b8:	d81a      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d022      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 80052be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052c2:	d115      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052c8:	3308      	adds	r3, #8
 80052ca:	4618      	mov	r0, r3
 80052cc:	f003 ff44 	bl	8009158 <RCCEx_PLL2_Config>
 80052d0:	4603      	mov	r3, r0
 80052d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80052d6:	e016      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80052d8:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052e0:	3330      	adds	r3, #48	@ 0x30
 80052e2:	4618      	mov	r0, r3
 80052e4:	f003 ffd0 	bl	8009288 <RCCEx_PLL3_Config>
 80052e8:	4603      	mov	r3, r0
 80052ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80052ee:	e00a      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80052f6:	e006      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80052f8:	bf00      	nop
 80052fa:	e004      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80052fc:	bf00      	nop
 80052fe:	e002      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005300:	bf00      	nop
 8005302:	e000      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005304:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005306:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10d      	bne.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800530e:	4bbb      	ldr	r3, [pc, #748]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005310:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005314:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005318:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800531c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005320:	4ab6      	ldr	r2, [pc, #728]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005322:	430b      	orrs	r3, r1
 8005324:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005328:	e003      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800532a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800532e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8005332:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533a:	2100      	movs	r1, #0
 800533c:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8005340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005344:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005348:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800534c:	460b      	mov	r3, r1
 800534e:	4313      	orrs	r3, r2
 8005350:	d055      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8005352:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005356:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800535a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800535e:	d031      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8005360:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005364:	d82a      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005366:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800536a:	d02d      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 800536c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005370:	d824      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005372:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005376:	d029      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005378:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800537c:	d81e      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800537e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005382:	d011      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005384:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005388:	d818      	bhi.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800538a:	2b00      	cmp	r3, #0
 800538c:	d020      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800538e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005392:	d113      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005394:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005398:	3308      	adds	r3, #8
 800539a:	4618      	mov	r0, r3
 800539c:	f003 fedc 	bl	8009158 <RCCEx_PLL2_Config>
 80053a0:	4603      	mov	r3, r0
 80053a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80053a6:	e014      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053ac:	3330      	adds	r3, #48	@ 0x30
 80053ae:	4618      	mov	r0, r3
 80053b0:	f003 ff6a 	bl	8009288 <RCCEx_PLL3_Config>
 80053b4:	4603      	mov	r3, r0
 80053b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80053ba:	e00a      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80053c2:	e006      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80053c4:	bf00      	nop
 80053c6:	e004      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80053c8:	bf00      	nop
 80053ca:	e002      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80053cc:	bf00      	nop
 80053ce:	e000      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80053d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10d      	bne.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80053da:	4b88      	ldr	r3, [pc, #544]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80053dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053e0:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80053e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80053ec:	4a83      	ldr	r2, [pc, #524]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80053ee:	430b      	orrs	r3, r1
 80053f0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80053f4:	e003      	b.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053fa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80053fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005406:	2100      	movs	r1, #0
 8005408:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 800540c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005410:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005414:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005418:	460b      	mov	r3, r1
 800541a:	4313      	orrs	r3, r2
 800541c:	d055      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800541e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005422:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005426:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800542a:	d031      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800542c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005430:	d82a      	bhi.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005432:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005436:	d02d      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8005438:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800543c:	d824      	bhi.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800543e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005442:	d029      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8005444:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005448:	d81e      	bhi.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800544a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800544e:	d011      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8005450:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005454:	d818      	bhi.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005456:	2b00      	cmp	r3, #0
 8005458:	d020      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800545a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800545e:	d113      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005460:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005464:	3308      	adds	r3, #8
 8005466:	4618      	mov	r0, r3
 8005468:	f003 fe76 	bl	8009158 <RCCEx_PLL2_Config>
 800546c:	4603      	mov	r3, r0
 800546e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005472:	e014      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005474:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005478:	3330      	adds	r3, #48	@ 0x30
 800547a:	4618      	mov	r0, r3
 800547c:	f003 ff04 	bl	8009288 <RCCEx_PLL3_Config>
 8005480:	4603      	mov	r3, r0
 8005482:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005486:	e00a      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800548e:	e006      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005490:	bf00      	nop
 8005492:	e004      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005494:	bf00      	nop
 8005496:	e002      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005498:	bf00      	nop
 800549a:	e000      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800549c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800549e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d10d      	bne.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 80054a6:	4b55      	ldr	r3, [pc, #340]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80054a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80054ac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80054b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80054b8:	4a50      	ldr	r2, [pc, #320]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80054ba:	430b      	orrs	r3, r1
 80054bc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80054c0:	e003      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054c6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80054ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d2:	2100      	movs	r1, #0
 80054d4:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80054d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054e0:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80054e4:	460b      	mov	r3, r1
 80054e6:	4313      	orrs	r3, r2
 80054e8:	d055      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80054ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054ee:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80054f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054f6:	d031      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80054f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054fc:	d82a      	bhi.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80054fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005502:	d02d      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8005504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005508:	d824      	bhi.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800550a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800550e:	d029      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8005510:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005514:	d81e      	bhi.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800551a:	d011      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 800551c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005520:	d818      	bhi.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d020      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8005526:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800552a:	d113      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800552c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005530:	3308      	adds	r3, #8
 8005532:	4618      	mov	r0, r3
 8005534:	f003 fe10 	bl	8009158 <RCCEx_PLL2_Config>
 8005538:	4603      	mov	r3, r0
 800553a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800553e:	e014      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005540:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005544:	3330      	adds	r3, #48	@ 0x30
 8005546:	4618      	mov	r0, r3
 8005548:	f003 fe9e 	bl	8009288 <RCCEx_PLL3_Config>
 800554c:	4603      	mov	r3, r0
 800554e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005552:	e00a      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800555a:	e006      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800555c:	bf00      	nop
 800555e:	e004      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005560:	bf00      	nop
 8005562:	e002      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005564:	bf00      	nop
 8005566:	e000      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005568:	bf00      	nop
    }

    if (ret == HAL_OK)
 800556a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10d      	bne.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8005572:	4b22      	ldr	r3, [pc, #136]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005574:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005578:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800557c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005580:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005584:	4a1d      	ldr	r2, [pc, #116]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005586:	430b      	orrs	r3, r1
 8005588:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800558c:	e003      	b.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800558e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005592:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005596:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800559a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80055a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055a6:	2300      	movs	r3, #0
 80055a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80055ac:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80055b0:	460b      	mov	r3, r1
 80055b2:	4313      	orrs	r3, r2
 80055b4:	d055      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80055b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055ba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80055be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80055c2:	d035      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 80055c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80055c8:	d82e      	bhi.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80055ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055ce:	d031      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 80055d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055d4:	d828      	bhi.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80055d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055da:	d01b      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80055dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055e0:	d822      	bhi.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80055e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ea:	d009      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80055ec:	e01c      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055ee:	4b03      	ldr	r3, [pc, #12]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80055f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f2:	4a02      	ldr	r2, [pc, #8]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80055f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055f8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055fa:	e01c      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80055fc:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005604:	3308      	adds	r3, #8
 8005606:	4618      	mov	r0, r3
 8005608:	f003 fda6 	bl	8009158 <RCCEx_PLL2_Config>
 800560c:	4603      	mov	r3, r0
 800560e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005612:	e010      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005614:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005618:	3330      	adds	r3, #48	@ 0x30
 800561a:	4618      	mov	r0, r3
 800561c:	f003 fe34 	bl	8009288 <RCCEx_PLL3_Config>
 8005620:	4603      	mov	r3, r0
 8005622:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005626:	e006      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800562e:	e002      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005630:	bf00      	nop
 8005632:	e000      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8005634:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005636:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800563a:	2b00      	cmp	r3, #0
 800563c:	d10d      	bne.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800563e:	4bc3      	ldr	r3, [pc, #780]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005640:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005644:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005648:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800564c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005650:	4abe      	ldr	r2, [pc, #760]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005652:	430b      	orrs	r3, r1
 8005654:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005658:	e003      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800565a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800565e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8005662:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566a:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800566e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005672:	2300      	movs	r3, #0
 8005674:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005678:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800567c:	460b      	mov	r3, r1
 800567e:	4313      	orrs	r3, r2
 8005680:	d051      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005682:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005686:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800568a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800568e:	d033      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005690:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005694:	d82c      	bhi.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005696:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800569a:	d02d      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800569c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80056a0:	d826      	bhi.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80056a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056a6:	d019      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 80056a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056ac:	d820      	bhi.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80056b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80056b6:	d007      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 80056b8:	e01a      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056ba:	4ba4      	ldr	r3, [pc, #656]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056be:	4aa3      	ldr	r2, [pc, #652]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056c4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80056c6:	e018      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056cc:	3308      	adds	r3, #8
 80056ce:	4618      	mov	r0, r3
 80056d0:	f003 fd42 	bl	8009158 <RCCEx_PLL2_Config>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80056da:	e00e      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056e0:	3330      	adds	r3, #48	@ 0x30
 80056e2:	4618      	mov	r0, r3
 80056e4:	f003 fdd0 	bl	8009288 <RCCEx_PLL3_Config>
 80056e8:	4603      	mov	r3, r0
 80056ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80056ee:	e004      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056f6:	e000      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80056f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10d      	bne.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005702:	4b92      	ldr	r3, [pc, #584]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005704:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005708:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 800570c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005710:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005714:	4a8d      	ldr	r2, [pc, #564]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005716:	430b      	orrs	r3, r1
 8005718:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800571c:	e003      	b.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800571e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005722:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005726:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800572a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005732:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005734:	2300      	movs	r3, #0
 8005736:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005738:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800573c:	460b      	mov	r3, r1
 800573e:	4313      	orrs	r3, r2
 8005740:	d032      	beq.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005742:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005746:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800574a:	2b05      	cmp	r3, #5
 800574c:	d80f      	bhi.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x1466>
 800574e:	2b03      	cmp	r3, #3
 8005750:	d211      	bcs.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8005752:	2b01      	cmp	r3, #1
 8005754:	d911      	bls.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8005756:	2b02      	cmp	r3, #2
 8005758:	d109      	bne.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800575a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800575e:	3308      	adds	r3, #8
 8005760:	4618      	mov	r0, r3
 8005762:	f003 fcf9 	bl	8009158 <RCCEx_PLL2_Config>
 8005766:	4603      	mov	r3, r0
 8005768:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800576c:	e006      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005774:	e002      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005776:	bf00      	nop
 8005778:	e000      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800577a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800577c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10d      	bne.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005784:	4b71      	ldr	r3, [pc, #452]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005786:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800578a:	f023 0107 	bic.w	r1, r3, #7
 800578e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005792:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005796:	4a6d      	ldr	r2, [pc, #436]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005798:	430b      	orrs	r3, r1
 800579a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800579e:	e003      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057a4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80057a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	2100      	movs	r1, #0
 80057b2:	6739      	str	r1, [r7, #112]	@ 0x70
 80057b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80057ba:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80057be:	460b      	mov	r3, r1
 80057c0:	4313      	orrs	r3, r2
 80057c2:	d024      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80057c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d005      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 80057d0:	2b08      	cmp	r3, #8
 80057d2:	d005      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057da:	e002      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 80057dc:	bf00      	nop
 80057de:	e000      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 80057e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10d      	bne.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80057ea:	4b58      	ldr	r3, [pc, #352]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057f0:	f023 0108 	bic.w	r1, r3, #8
 80057f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80057fc:	4a53      	ldr	r2, [pc, #332]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057fe:	430b      	orrs	r3, r1
 8005800:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005804:	e003      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005806:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800580a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800580e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005816:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800581a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800581c:	2300      	movs	r3, #0
 800581e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005820:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005824:	460b      	mov	r3, r1
 8005826:	4313      	orrs	r3, r2
 8005828:	f000 80b9 	beq.w	800599e <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800582c:	4b48      	ldr	r3, [pc, #288]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800582e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005830:	4a47      	ldr	r2, [pc, #284]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8005832:	f043 0301 	orr.w	r3, r3, #1
 8005836:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005838:	f7fb fc46 	bl	80010c8 <HAL_GetTick>
 800583c:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005840:	e00b      	b.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005842:	f7fb fc41 	bl	80010c8 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d903      	bls.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005858:	e005      	b.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800585a:	4b3d      	ldr	r3, [pc, #244]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800585c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0ed      	beq.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8005866:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800586a:	2b00      	cmp	r3, #0
 800586c:	f040 8093 	bne.w	8005996 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005870:	4b36      	ldr	r3, [pc, #216]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800587a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800587e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005882:	2b00      	cmp	r3, #0
 8005884:	d023      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005886:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800588a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800588e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005892:	4293      	cmp	r3, r2
 8005894:	d01b      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005896:	4b2d      	ldr	r3, [pc, #180]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005898:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800589c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058a0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80058a4:	4b29      	ldr	r3, [pc, #164]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058aa:	4a28      	ldr	r2, [pc, #160]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058b4:	4b25      	ldr	r3, [pc, #148]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058ba:	4a24      	ldr	r2, [pc, #144]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80058c4:	4a21      	ldr	r2, [pc, #132]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80058c6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80058ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80058ce:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d019      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058da:	f7fb fbf5 	bl	80010c8 <HAL_GetTick>
 80058de:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058e2:	e00d      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058e4:	f7fb fbf0 	bl	80010c8 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80058ee:	1ad2      	subs	r2, r2, r3
 80058f0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d903      	bls.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 80058fe:	e006      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005900:	4b12      	ldr	r3, [pc, #72]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005902:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005906:	f003 0302 	and.w	r3, r3, #2
 800590a:	2b00      	cmp	r3, #0
 800590c:	d0ea      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800590e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005912:	2b00      	cmp	r3, #0
 8005914:	d13a      	bne.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005916:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800591a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800591e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005922:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005926:	d115      	bne.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8005928:	4b08      	ldr	r3, [pc, #32]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005930:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005934:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8005938:	091b      	lsrs	r3, r3, #4
 800593a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800593e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005942:	4a02      	ldr	r2, [pc, #8]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005944:	430b      	orrs	r3, r1
 8005946:	61d3      	str	r3, [r2, #28]
 8005948:	e00a      	b.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 800594a:	bf00      	nop
 800594c:	44020c00 	.word	0x44020c00
 8005950:	44020800 	.word	0x44020800
 8005954:	4b9f      	ldr	r3, [pc, #636]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	4a9e      	ldr	r2, [pc, #632]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800595a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800595e:	61d3      	str	r3, [r2, #28]
 8005960:	4b9c      	ldr	r3, [pc, #624]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005962:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005966:	4a9b      	ldr	r2, [pc, #620]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005968:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800596c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005970:	4b98      	ldr	r3, [pc, #608]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005972:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005976:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800597a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800597e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005982:	4a94      	ldr	r2, [pc, #592]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005984:	430b      	orrs	r3, r1
 8005986:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800598a:	e008      	b.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800598c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005990:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005994:	e003      	b.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005996:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800599a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800599e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80059aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80059ac:	2300      	movs	r3, #0
 80059ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80059b0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80059b4:	460b      	mov	r3, r1
 80059b6:	4313      	orrs	r3, r2
 80059b8:	d035      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80059ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059be:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80059c2:	2b30      	cmp	r3, #48	@ 0x30
 80059c4:	d014      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 80059c6:	2b30      	cmp	r3, #48	@ 0x30
 80059c8:	d80e      	bhi.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 80059ca:	2b20      	cmp	r3, #32
 80059cc:	d012      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 80059ce:	2b20      	cmp	r3, #32
 80059d0:	d80a      	bhi.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d010      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 80059d6:	2b10      	cmp	r3, #16
 80059d8:	d106      	bne.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059da:	4b7e      	ldr	r3, [pc, #504]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059de:	4a7d      	ldr	r2, [pc, #500]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059e4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80059e6:	e008      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80059ee:	e004      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80059f0:	bf00      	nop
 80059f2:	e002      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80059f4:	bf00      	nop
 80059f6:	e000      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 80059f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d10d      	bne.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005a02:	4b74      	ldr	r3, [pc, #464]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a08:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005a0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a10:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005a14:	4a6f      	ldr	r2, [pc, #444]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a16:	430b      	orrs	r3, r1
 8005a18:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005a1c:	e003      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a22:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005a26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005a32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a34:	2300      	movs	r3, #0
 8005a36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a38:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	d033      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8005a42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a46:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d002      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8005a4e:	2b40      	cmp	r3, #64	@ 0x40
 8005a50:	d007      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8005a52:	e010      	b.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a54:	4b5f      	ldr	r3, [pc, #380]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	4a5e      	ldr	r2, [pc, #376]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a5e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005a60:	e00d      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a66:	3308      	adds	r3, #8
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f003 fb75 	bl	8009158 <RCCEx_PLL2_Config>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005a74:	e003      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10d      	bne.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005a86:	4b53      	ldr	r3, [pc, #332]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a8c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005a90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a94:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005a98:	4a4e      	ldr	r2, [pc, #312]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005aa0:	e003      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005aa6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005aaa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005ab6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ab8:	2300      	movs	r3, #0
 8005aba:	657b      	str	r3, [r7, #84]	@ 0x54
 8005abc:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	d033      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005ac6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aca:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d002      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8005ad2:	2b80      	cmp	r3, #128	@ 0x80
 8005ad4:	d007      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005ad6:	e010      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005adc:	4a3d      	ldr	r2, [pc, #244]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005ade:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ae2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005ae4:	e00d      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ae6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005aea:	3308      	adds	r3, #8
 8005aec:	4618      	mov	r0, r3
 8005aee:	f003 fb33 	bl	8009158 <RCCEx_PLL2_Config>
 8005af2:	4603      	mov	r3, r0
 8005af4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005af8:	e003      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10d      	bne.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8005b0a:	4b32      	ldr	r3, [pc, #200]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b0c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b10:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005b14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b18:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b1e:	430b      	orrs	r3, r1
 8005b20:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005b24:	e003      	b.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b2a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005b2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b36:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b40:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005b44:	460b      	mov	r3, r1
 8005b46:	4313      	orrs	r3, r2
 8005b48:	d04a      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005b4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b52:	2b04      	cmp	r3, #4
 8005b54:	d827      	bhi.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8005b56:	a201      	add	r2, pc, #4	@ (adr r2, 8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8005b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5c:	08005b71 	.word	0x08005b71
 8005b60:	08005b7f 	.word	0x08005b7f
 8005b64:	08005b93 	.word	0x08005b93
 8005b68:	08005baf 	.word	0x08005baf
 8005b6c:	08005baf 	.word	0x08005baf
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b70:	4b18      	ldr	r3, [pc, #96]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b74:	4a17      	ldr	r2, [pc, #92]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005b76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b7a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005b7c:	e018      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b82:	3308      	adds	r3, #8
 8005b84:	4618      	mov	r0, r3
 8005b86:	f003 fae7 	bl	8009158 <RCCEx_PLL2_Config>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005b90:	e00e      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b96:	3330      	adds	r3, #48	@ 0x30
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f003 fb75 	bl	8009288 <RCCEx_PLL3_Config>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005ba4:	e004      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005bac:	e000      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8005bae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bb0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10f      	bne.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005bb8:	4b06      	ldr	r3, [pc, #24]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bbe:	f023 0107 	bic.w	r1, r3, #7
 8005bc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bca:	4a02      	ldr	r2, [pc, #8]	@ (8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005bcc:	430b      	orrs	r3, r1
 8005bce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005bd2:	e005      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005bd4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bd8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bdc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005be0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005bec:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bee:	2300      	movs	r3, #0
 8005bf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bf2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f000 8081 	beq.w	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005bfe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c06:	2b20      	cmp	r3, #32
 8005c08:	d85f      	bhi.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8005c0a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8005c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c10:	08005c95 	.word	0x08005c95
 8005c14:	08005ccb 	.word	0x08005ccb
 8005c18:	08005ccb 	.word	0x08005ccb
 8005c1c:	08005ccb 	.word	0x08005ccb
 8005c20:	08005ccb 	.word	0x08005ccb
 8005c24:	08005ccb 	.word	0x08005ccb
 8005c28:	08005ccb 	.word	0x08005ccb
 8005c2c:	08005ccb 	.word	0x08005ccb
 8005c30:	08005ca3 	.word	0x08005ca3
 8005c34:	08005ccb 	.word	0x08005ccb
 8005c38:	08005ccb 	.word	0x08005ccb
 8005c3c:	08005ccb 	.word	0x08005ccb
 8005c40:	08005ccb 	.word	0x08005ccb
 8005c44:	08005ccb 	.word	0x08005ccb
 8005c48:	08005ccb 	.word	0x08005ccb
 8005c4c:	08005ccb 	.word	0x08005ccb
 8005c50:	08005cb7 	.word	0x08005cb7
 8005c54:	08005ccb 	.word	0x08005ccb
 8005c58:	08005ccb 	.word	0x08005ccb
 8005c5c:	08005ccb 	.word	0x08005ccb
 8005c60:	08005ccb 	.word	0x08005ccb
 8005c64:	08005ccb 	.word	0x08005ccb
 8005c68:	08005ccb 	.word	0x08005ccb
 8005c6c:	08005ccb 	.word	0x08005ccb
 8005c70:	08005cd3 	.word	0x08005cd3
 8005c74:	08005ccb 	.word	0x08005ccb
 8005c78:	08005ccb 	.word	0x08005ccb
 8005c7c:	08005ccb 	.word	0x08005ccb
 8005c80:	08005ccb 	.word	0x08005ccb
 8005c84:	08005ccb 	.word	0x08005ccb
 8005c88:	08005ccb 	.word	0x08005ccb
 8005c8c:	08005ccb 	.word	0x08005ccb
 8005c90:	08005cd3 	.word	0x08005cd3
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c94:	4bab      	ldr	r3, [pc, #684]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c98:	4aaa      	ldr	r2, [pc, #680]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c9e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005ca0:	e018      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ca2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ca6:	3308      	adds	r3, #8
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f003 fa55 	bl	8009158 <RCCEx_PLL2_Config>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005cb4:	e00e      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005cb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cba:	3330      	adds	r3, #48	@ 0x30
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f003 fae3 	bl	8009288 <RCCEx_PLL3_Config>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005cc8:	e004      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005cd0:	e000      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cd4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10d      	bne.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005cdc:	4b99      	ldr	r3, [pc, #612]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ce2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005ce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005cee:	4a95      	ldr	r2, [pc, #596]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cf0:	430b      	orrs	r3, r1
 8005cf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005cf6:	e003      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cfc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005d00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d08:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d0e:	2300      	movs	r3, #0
 8005d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d12:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005d16:	460b      	mov	r3, r1
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	d04e      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005d1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d28:	d02e      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8005d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d2e:	d827      	bhi.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005d30:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d32:	d02b      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8005d34:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d36:	d823      	bhi.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005d38:	2b80      	cmp	r3, #128	@ 0x80
 8005d3a:	d017      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8005d3c:	2b80      	cmp	r3, #128	@ 0x80
 8005d3e:	d81f      	bhi.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d002      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8005d44:	2b40      	cmp	r3, #64	@ 0x40
 8005d46:	d007      	beq.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8005d48:	e01a      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d4a:	4b7e      	ldr	r3, [pc, #504]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d4e:	4a7d      	ldr	r2, [pc, #500]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d54:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005d56:	e01a      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d5c:	3308      	adds	r3, #8
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f003 f9fa 	bl	8009158 <RCCEx_PLL2_Config>
 8005d64:	4603      	mov	r3, r0
 8005d66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005d6a:	e010      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d70:	3330      	adds	r3, #48	@ 0x30
 8005d72:	4618      	mov	r0, r3
 8005d74:	f003 fa88 	bl	8009288 <RCCEx_PLL3_Config>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005d7e:	e006      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d86:	e002      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005d88:	bf00      	nop
 8005d8a:	e000      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005d8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10d      	bne.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005d96:	4b6b      	ldr	r3, [pc, #428]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d9c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005da0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005da4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005da8:	4a66      	ldr	r2, [pc, #408]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005daa:	430b      	orrs	r3, r1
 8005dac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005db0:	e003      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005db6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8005dba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005dc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dc8:	2300      	movs	r3, #0
 8005dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dcc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	d055      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005dd6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dda:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005dde:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005de2:	d031      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8005de4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005de8:	d82a      	bhi.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005dea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005dee:	d02d      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8005df0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005df4:	d824      	bhi.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005df6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005dfa:	d029      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8005dfc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e00:	d81e      	bhi.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e06:	d011      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8005e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e0c:	d818      	bhi.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d020      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8005e12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e16:	d113      	bne.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e1c:	3308      	adds	r3, #8
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f003 f99a 	bl	8009158 <RCCEx_PLL2_Config>
 8005e24:	4603      	mov	r3, r0
 8005e26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005e2a:	e014      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e30:	3330      	adds	r3, #48	@ 0x30
 8005e32:	4618      	mov	r0, r3
 8005e34:	f003 fa28 	bl	8009288 <RCCEx_PLL3_Config>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005e3e:	e00a      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e46:	e006      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005e48:	bf00      	nop
 8005e4a:	e004      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005e4c:	bf00      	nop
 8005e4e:	e002      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005e50:	bf00      	nop
 8005e52:	e000      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005e54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10d      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8005e5e:	4b39      	ldr	r3, [pc, #228]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e64:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005e68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e6c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005e70:	4a34      	ldr	r2, [pc, #208]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005e72:	430b      	orrs	r3, r1
 8005e74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e78:	e003      	b.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8005e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e90:	2300      	movs	r3, #0
 8005e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e94:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	d058      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8005e9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ea2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ea6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005eaa:	d031      	beq.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8005eac:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005eb0:	d82a      	bhi.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005eb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005eb6:	d02d      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8005eb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ebc:	d824      	bhi.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005ebe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005ec2:	d029      	beq.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8005ec4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005ec8:	d81e      	bhi.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005eca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ece:	d011      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8005ed0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ed4:	d818      	bhi.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d020      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8005eda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ede:	d113      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ee4:	3308      	adds	r3, #8
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f003 f936 	bl	8009158 <RCCEx_PLL2_Config>
 8005eec:	4603      	mov	r3, r0
 8005eee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005ef2:	e014      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ef4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ef8:	3330      	adds	r3, #48	@ 0x30
 8005efa:	4618      	mov	r0, r3
 8005efc:	f003 f9c4 	bl	8009288 <RCCEx_PLL3_Config>
 8005f00:	4603      	mov	r3, r0
 8005f02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005f06:	e00a      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f0e:	e006      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f10:	bf00      	nop
 8005f12:	e004      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f14:	bf00      	nop
 8005f16:	e002      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f18:	bf00      	nop
 8005f1a:	e000      	b.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d110      	bne.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8005f26:	4b07      	ldr	r3, [pc, #28]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f2c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005f30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f38:	4902      	ldr	r1, [pc, #8]	@ (8005f44 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005f40:	e006      	b.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8005f42:	bf00      	nop
 8005f44:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f4c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005f50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f58:	2100      	movs	r1, #0
 8005f5a:	6239      	str	r1, [r7, #32]
 8005f5c:	f003 0301 	and.w	r3, r3, #1
 8005f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f62:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005f66:	460b      	mov	r3, r1
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	d055      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8005f6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f74:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005f78:	d031      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8005f7a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005f7e:	d82a      	bhi.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005f80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f84:	d02d      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8005f86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f8a:	d824      	bhi.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005f8c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005f90:	d029      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8005f92:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005f96:	d81e      	bhi.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005f98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f9c:	d011      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8005f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fa2:	d818      	bhi.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d020      	beq.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8005fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fac:	d113      	bne.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005fae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fb2:	3308      	adds	r3, #8
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f003 f8cf 	bl	8009158 <RCCEx_PLL2_Config>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005fc0:	e014      	b.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005fc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fc6:	3330      	adds	r3, #48	@ 0x30
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f003 f95d 	bl	8009288 <RCCEx_PLL3_Config>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005fd4:	e00a      	b.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005fdc:	e006      	b.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005fde:	bf00      	nop
 8005fe0:	e004      	b.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005fe2:	bf00      	nop
 8005fe4:	e002      	b.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005fe6:	bf00      	nop
 8005fe8:	e000      	b.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d10d      	bne.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8005ff4:	4b88      	ldr	r3, [pc, #544]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ffa:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8005ffe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006002:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006006:	4984      	ldr	r1, [pc, #528]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006008:	4313      	orrs	r3, r2
 800600a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800600e:	e003      	b.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006010:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006014:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006018:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800601c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006020:	2100      	movs	r1, #0
 8006022:	61b9      	str	r1, [r7, #24]
 8006024:	f003 0302 	and.w	r3, r3, #2
 8006028:	61fb      	str	r3, [r7, #28]
 800602a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800602e:	460b      	mov	r3, r1
 8006030:	4313      	orrs	r3, r2
 8006032:	d03d      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8006034:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006038:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800603c:	2b03      	cmp	r3, #3
 800603e:	d81c      	bhi.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8006040:	a201      	add	r2, pc, #4	@ (adr r2, 8006048 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8006042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006046:	bf00      	nop
 8006048:	08006083 	.word	0x08006083
 800604c:	08006059 	.word	0x08006059
 8006050:	08006067 	.word	0x08006067
 8006054:	08006083 	.word	0x08006083
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006058:	4b6f      	ldr	r3, [pc, #444]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800605a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800605c:	4a6e      	ldr	r2, [pc, #440]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800605e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006062:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006064:	e00e      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006066:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800606a:	3308      	adds	r3, #8
 800606c:	4618      	mov	r0, r3
 800606e:	f003 f873 	bl	8009158 <RCCEx_PLL2_Config>
 8006072:	4603      	mov	r3, r0
 8006074:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006078:	e004      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006080:	e000      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8006082:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006084:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006088:	2b00      	cmp	r3, #0
 800608a:	d10d      	bne.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800608c:	4b62      	ldr	r3, [pc, #392]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800608e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006092:	f023 0203 	bic.w	r2, r3, #3
 8006096:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800609a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800609e:	495e      	ldr	r1, [pc, #376]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80060a6:	e003      	b.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060ac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b8:	2100      	movs	r1, #0
 80060ba:	6139      	str	r1, [r7, #16]
 80060bc:	f003 0304 	and.w	r3, r3, #4
 80060c0:	617b      	str	r3, [r7, #20]
 80060c2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80060c6:	460b      	mov	r3, r1
 80060c8:	4313      	orrs	r3, r2
 80060ca:	d03a      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80060cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060d0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80060d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060d8:	d00e      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80060da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060de:	d815      	bhi.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d017      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80060e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060e8:	d110      	bne.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060ea:	4b4b      	ldr	r3, [pc, #300]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ee:	4a4a      	ldr	r2, [pc, #296]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80060f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060f4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80060f6:	e00e      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80060f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060fc:	3308      	adds	r3, #8
 80060fe:	4618      	mov	r0, r3
 8006100:	f003 f82a 	bl	8009158 <RCCEx_PLL2_Config>
 8006104:	4603      	mov	r3, r0
 8006106:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800610a:	e004      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006112:	e000      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8006114:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006116:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10d      	bne.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800611e:	4b3e      	ldr	r3, [pc, #248]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006120:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006124:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006128:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800612c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006130:	4939      	ldr	r1, [pc, #228]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006132:	4313      	orrs	r3, r2
 8006134:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006138:	e003      	b.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800613a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800613e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006142:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614a:	2100      	movs	r1, #0
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	f003 0310 	and.w	r3, r3, #16
 8006152:	60fb      	str	r3, [r7, #12]
 8006154:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006158:	460b      	mov	r3, r1
 800615a:	4313      	orrs	r3, r2
 800615c:	d038      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800615e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006162:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006166:	2b30      	cmp	r3, #48	@ 0x30
 8006168:	d01b      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800616a:	2b30      	cmp	r3, #48	@ 0x30
 800616c:	d815      	bhi.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800616e:	2b10      	cmp	r3, #16
 8006170:	d002      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8006172:	2b20      	cmp	r3, #32
 8006174:	d007      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006176:	e010      	b.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006178:	4b27      	ldr	r3, [pc, #156]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800617a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617c:	4a26      	ldr	r2, [pc, #152]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800617e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006182:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006184:	e00e      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006186:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800618a:	3330      	adds	r3, #48	@ 0x30
 800618c:	4618      	mov	r0, r3
 800618e:	f003 f87b 	bl	8009288 <RCCEx_PLL3_Config>
 8006192:	4603      	mov	r3, r0
 8006194:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006198:	e004      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80061a0:	e000      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 80061a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061a4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10d      	bne.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80061ac:	4b1a      	ldr	r3, [pc, #104]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061b2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80061b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ba:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80061be:	4916      	ldr	r1, [pc, #88]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80061c6:	e003      	b.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061cc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80061d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d8:	2100      	movs	r1, #0
 80061da:	6039      	str	r1, [r7, #0]
 80061dc:	f003 0308 	and.w	r3, r3, #8
 80061e0:	607b      	str	r3, [r7, #4]
 80061e2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80061e6:	460b      	mov	r3, r1
 80061e8:	4313      	orrs	r3, r2
 80061ea:	d00c      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80061ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80061ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80061f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80061f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061fa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80061fe:	4906      	ldr	r1, [pc, #24]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006200:	4313      	orrs	r3, r2
 8006202:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8006206:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800620a:	4618      	mov	r0, r3
 800620c:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8006210:	46bd      	mov	sp, r7
 8006212:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006216:	bf00      	nop
 8006218:	44020c00 	.word	0x44020c00

0800621c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800621c:	b480      	push	{r7}
 800621e:	b08b      	sub	sp, #44	@ 0x2c
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006224:	4bae      	ldr	r3, [pc, #696]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800622c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800622e:	4bac      	ldr	r3, [pc, #688]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006232:	f003 0303 	and.w	r3, r3, #3
 8006236:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006238:	4ba9      	ldr	r3, [pc, #676]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800623a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800623c:	0a1b      	lsrs	r3, r3, #8
 800623e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006242:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006244:	4ba6      	ldr	r3, [pc, #664]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006248:	091b      	lsrs	r3, r3, #4
 800624a:	f003 0301 	and.w	r3, r3, #1
 800624e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006250:	4ba3      	ldr	r3, [pc, #652]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006254:	08db      	lsrs	r3, r3, #3
 8006256:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	fb02 f303 	mul.w	r3, r2, r3
 8006260:	ee07 3a90 	vmov	s15, r3
 8006264:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006268:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800626c:	69bb      	ldr	r3, [r7, #24]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 8126 	beq.w	80064c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	2b03      	cmp	r3, #3
 8006278:	d053      	beq.n	8006322 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	2b03      	cmp	r3, #3
 800627e:	d86f      	bhi.n	8006360 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d003      	beq.n	800628e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	2b02      	cmp	r3, #2
 800628a:	d02b      	beq.n	80062e4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800628c:	e068      	b.n	8006360 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800628e:	4b94      	ldr	r3, [pc, #592]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	08db      	lsrs	r3, r3, #3
 8006294:	f003 0303 	and.w	r3, r3, #3
 8006298:	4a92      	ldr	r2, [pc, #584]	@ (80064e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800629a:	fa22 f303 	lsr.w	r3, r2, r3
 800629e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	ee07 3a90 	vmov	s15, r3
 80062a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	ee07 3a90 	vmov	s15, r3
 80062b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062b8:	6a3b      	ldr	r3, [r7, #32]
 80062ba:	ee07 3a90 	vmov	s15, r3
 80062be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062c2:	ed97 6a04 	vldr	s12, [r7, #16]
 80062c6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80062ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80062e2:	e068      	b.n	80063b6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	ee07 3a90 	vmov	s15, r3
 80062ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ee:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80064ec <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80062f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062f6:	6a3b      	ldr	r3, [r7, #32]
 80062f8:	ee07 3a90 	vmov	s15, r3
 80062fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006300:	ed97 6a04 	vldr	s12, [r7, #16]
 8006304:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006308:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800630c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006310:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006314:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800631c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006320:	e049      	b.n	80063b6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	ee07 3a90 	vmov	s15, r3
 8006328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800632c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80064f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8006330:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006334:	6a3b      	ldr	r3, [r7, #32]
 8006336:	ee07 3a90 	vmov	s15, r3
 800633a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800633e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006342:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800634a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800634e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800635a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800635e:	e02a      	b.n	80063b6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006360:	4b5f      	ldr	r3, [pc, #380]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	08db      	lsrs	r3, r3, #3
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	4a5e      	ldr	r2, [pc, #376]	@ (80064e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800636c:	fa22 f303 	lsr.w	r3, r2, r3
 8006370:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	ee07 3a90 	vmov	s15, r3
 8006378:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	ee07 3a90 	vmov	s15, r3
 8006382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	ee07 3a90 	vmov	s15, r3
 8006390:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006394:	ed97 6a04 	vldr	s12, [r7, #16]
 8006398:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80064e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800639c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80063b4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80063b6:	4b4a      	ldr	r3, [pc, #296]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063c2:	d121      	bne.n	8006408 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80063c4:	4b46      	ldr	r3, [pc, #280]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d017      	beq.n	8006400 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80063d0:	4b43      	ldr	r3, [pc, #268]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80063d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063d4:	0a5b      	lsrs	r3, r3, #9
 80063d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063da:	ee07 3a90 	vmov	s15, r3
 80063de:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80063e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063e6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80063ea:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80063ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063f6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	e006      	b.n	800640e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	601a      	str	r2, [r3, #0]
 8006406:	e002      	b.n	800640e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800640e:	4b34      	ldr	r3, [pc, #208]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006416:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800641a:	d121      	bne.n	8006460 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800641c:	4b30      	ldr	r3, [pc, #192]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800641e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006424:	2b00      	cmp	r3, #0
 8006426:	d017      	beq.n	8006458 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006428:	4b2d      	ldr	r3, [pc, #180]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800642a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800642c:	0c1b      	lsrs	r3, r3, #16
 800642e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006432:	ee07 3a90 	vmov	s15, r3
 8006436:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800643a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800643e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006442:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800644e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	605a      	str	r2, [r3, #4]
 8006456:	e006      	b.n	8006466 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	605a      	str	r2, [r3, #4]
 800645e:	e002      	b.n	8006466 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006466:	4b1e      	ldr	r3, [pc, #120]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800646e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006472:	d121      	bne.n	80064b8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006474:	4b1a      	ldr	r3, [pc, #104]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006478:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d017      	beq.n	80064b0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006480:	4b17      	ldr	r3, [pc, #92]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006484:	0e1b      	lsrs	r3, r3, #24
 8006486:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800648a:	ee07 3a90 	vmov	s15, r3
 800648e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8006492:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006496:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800649a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800649e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064a6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80064ae:	e010      	b.n	80064d2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	609a      	str	r2, [r3, #8]
}
 80064b6:	e00c      	b.n	80064d2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	609a      	str	r2, [r3, #8]
}
 80064be:	e008      	b.n	80064d2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	609a      	str	r2, [r3, #8]
}
 80064d2:	bf00      	nop
 80064d4:	372c      	adds	r7, #44	@ 0x2c
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	44020c00 	.word	0x44020c00
 80064e4:	03d09000 	.word	0x03d09000
 80064e8:	46000000 	.word	0x46000000
 80064ec:	4a742400 	.word	0x4a742400
 80064f0:	4bbebc20 	.word	0x4bbebc20

080064f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b08b      	sub	sp, #44	@ 0x2c
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80064fc:	4bae      	ldr	r3, [pc, #696]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80064fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006504:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006506:	4bac      	ldr	r3, [pc, #688]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650a:	f003 0303 	and.w	r3, r3, #3
 800650e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8006510:	4ba9      	ldr	r3, [pc, #676]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006514:	0a1b      	lsrs	r3, r3, #8
 8006516:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800651a:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800651c:	4ba6      	ldr	r3, [pc, #664]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800651e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006520:	091b      	lsrs	r3, r3, #4
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006528:	4ba3      	ldr	r3, [pc, #652]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800652a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652c:	08db      	lsrs	r3, r3, #3
 800652e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006532:	697a      	ldr	r2, [r7, #20]
 8006534:	fb02 f303 	mul.w	r3, r2, r3
 8006538:	ee07 3a90 	vmov	s15, r3
 800653c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006540:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	2b00      	cmp	r3, #0
 8006548:	f000 8126 	beq.w	8006798 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	2b03      	cmp	r3, #3
 8006550:	d053      	beq.n	80065fa <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	2b03      	cmp	r3, #3
 8006556:	d86f      	bhi.n	8006638 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d003      	beq.n	8006566 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	2b02      	cmp	r3, #2
 8006562:	d02b      	beq.n	80065bc <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006564:	e068      	b.n	8006638 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006566:	4b94      	ldr	r3, [pc, #592]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	08db      	lsrs	r3, r3, #3
 800656c:	f003 0303 	and.w	r3, r3, #3
 8006570:	4a92      	ldr	r2, [pc, #584]	@ (80067bc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006572:	fa22 f303 	lsr.w	r3, r2, r3
 8006576:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	ee07 3a90 	vmov	s15, r3
 800657e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	ee07 3a90 	vmov	s15, r3
 8006588:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800658c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006590:	6a3b      	ldr	r3, [r7, #32]
 8006592:	ee07 3a90 	vmov	s15, r3
 8006596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800659a:	ed97 6a04 	vldr	s12, [r7, #16]
 800659e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80065a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80065ba:	e068      	b.n	800668e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	ee07 3a90 	vmov	s15, r3
 80065c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065c6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80067c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80065ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ce:	6a3b      	ldr	r3, [r7, #32]
 80065d0:	ee07 3a90 	vmov	s15, r3
 80065d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065d8:	ed97 6a04 	vldr	s12, [r7, #16]
 80065dc:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80065e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065f4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80065f8:	e049      	b.n	800668e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	ee07 3a90 	vmov	s15, r3
 8006600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006604:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80067c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8006608:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800660c:	6a3b      	ldr	r3, [r7, #32]
 800660e:	ee07 3a90 	vmov	s15, r3
 8006612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006616:	ed97 6a04 	vldr	s12, [r7, #16]
 800661a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800661e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800662a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800662e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006632:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006636:	e02a      	b.n	800668e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006638:	4b5f      	ldr	r3, [pc, #380]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	08db      	lsrs	r3, r3, #3
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	4a5e      	ldr	r2, [pc, #376]	@ (80067bc <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006644:	fa22 f303 	lsr.w	r3, r2, r3
 8006648:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	ee07 3a90 	vmov	s15, r3
 8006650:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	ee07 3a90 	vmov	s15, r3
 800665a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800665e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	ee07 3a90 	vmov	s15, r3
 8006668:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800666c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006670:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80067c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006674:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006678:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800667c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006680:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006684:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006688:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800668c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800668e:	4b4a      	ldr	r3, [pc, #296]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006696:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800669a:	d121      	bne.n	80066e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800669c:	4b46      	ldr	r3, [pc, #280]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800669e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d017      	beq.n	80066d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80066a8:	4b43      	ldr	r3, [pc, #268]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ac:	0a5b      	lsrs	r3, r3, #9
 80066ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80066ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066be:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80066c2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80066c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066ce:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	e006      	b.n	80066e6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	601a      	str	r2, [r3, #0]
 80066de:	e002      	b.n	80066e6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066e6:	4b34      	ldr	r3, [pc, #208]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066f2:	d121      	bne.n	8006738 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80066f4:	4b30      	ldr	r3, [pc, #192]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80066f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d017      	beq.n	8006730 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006700:	4b2d      	ldr	r3, [pc, #180]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006704:	0c1b      	lsrs	r3, r3, #16
 8006706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800670a:	ee07 3a90 	vmov	s15, r3
 800670e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8006712:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006716:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800671a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800671e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006722:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006726:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	605a      	str	r2, [r3, #4]
 800672e:	e006      	b.n	800673e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	605a      	str	r2, [r3, #4]
 8006736:	e002      	b.n	800673e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800673e:	4b1e      	ldr	r3, [pc, #120]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006746:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800674a:	d121      	bne.n	8006790 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800674c:	4b1a      	ldr	r3, [pc, #104]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800674e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006750:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d017      	beq.n	8006788 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006758:	4b17      	ldr	r3, [pc, #92]	@ (80067b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800675a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800675c:	0e1b      	lsrs	r3, r3, #24
 800675e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006762:	ee07 3a90 	vmov	s15, r3
 8006766:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800676a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800676e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8006772:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006776:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800677a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800677e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006786:	e010      	b.n	80067aa <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	609a      	str	r2, [r3, #8]
}
 800678e:	e00c      	b.n	80067aa <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	609a      	str	r2, [r3, #8]
}
 8006796:	e008      	b.n	80067aa <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	609a      	str	r2, [r3, #8]
}
 80067aa:	bf00      	nop
 80067ac:	372c      	adds	r7, #44	@ 0x2c
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	44020c00 	.word	0x44020c00
 80067bc:	03d09000 	.word	0x03d09000
 80067c0:	46000000 	.word	0x46000000
 80067c4:	4a742400 	.word	0x4a742400
 80067c8:	4bbebc20 	.word	0x4bbebc20

080067cc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b08b      	sub	sp, #44	@ 0x2c
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80067d4:	4bae      	ldr	r3, [pc, #696]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067dc:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80067de:	4bac      	ldr	r3, [pc, #688]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e2:	f003 0303 	and.w	r3, r3, #3
 80067e6:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 80067e8:	4ba9      	ldr	r3, [pc, #676]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ec:	0a1b      	lsrs	r3, r3, #8
 80067ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067f2:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80067f4:	4ba6      	ldr	r3, [pc, #664]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f8:	091b      	lsrs	r3, r3, #4
 80067fa:	f003 0301 	and.w	r3, r3, #1
 80067fe:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006800:	4ba3      	ldr	r3, [pc, #652]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006804:	08db      	lsrs	r3, r3, #3
 8006806:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	fb02 f303 	mul.w	r3, r2, r3
 8006810:	ee07 3a90 	vmov	s15, r3
 8006814:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006818:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	2b00      	cmp	r3, #0
 8006820:	f000 8126 	beq.w	8006a70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	2b03      	cmp	r3, #3
 8006828:	d053      	beq.n	80068d2 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	2b03      	cmp	r3, #3
 800682e:	d86f      	bhi.n	8006910 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d003      	beq.n	800683e <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	2b02      	cmp	r3, #2
 800683a:	d02b      	beq.n	8006894 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800683c:	e068      	b.n	8006910 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800683e:	4b94      	ldr	r3, [pc, #592]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	08db      	lsrs	r3, r3, #3
 8006844:	f003 0303 	and.w	r3, r3, #3
 8006848:	4a92      	ldr	r2, [pc, #584]	@ (8006a94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800684a:	fa22 f303 	lsr.w	r3, r2, r3
 800684e:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	ee07 3a90 	vmov	s15, r3
 8006856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	ee07 3a90 	vmov	s15, r3
 8006860:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006864:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	ee07 3a90 	vmov	s15, r3
 800686e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006872:	ed97 6a04 	vldr	s12, [r7, #16]
 8006876:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006a98 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800687a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800687e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006882:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800688a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800688e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006892:	e068      	b.n	8006966 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	ee07 3a90 	vmov	s15, r3
 800689a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800689e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006a9c <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 80068a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	ee07 3a90 	vmov	s15, r3
 80068ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068b0:	ed97 6a04 	vldr	s12, [r7, #16]
 80068b4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006a98 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80068b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068cc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80068d0:	e049      	b.n	8006966 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	ee07 3a90 	vmov	s15, r3
 80068d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068dc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 80068e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068e4:	6a3b      	ldr	r3, [r7, #32]
 80068e6:	ee07 3a90 	vmov	s15, r3
 80068ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ee:	ed97 6a04 	vldr	s12, [r7, #16]
 80068f2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006a98 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80068f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800690a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800690e:	e02a      	b.n	8006966 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006910:	4b5f      	ldr	r3, [pc, #380]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	08db      	lsrs	r3, r3, #3
 8006916:	f003 0303 	and.w	r3, r3, #3
 800691a:	4a5e      	ldr	r2, [pc, #376]	@ (8006a94 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800691c:	fa22 f303 	lsr.w	r3, r2, r3
 8006920:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	ee07 3a90 	vmov	s15, r3
 8006928:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	ee07 3a90 	vmov	s15, r3
 8006932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800693a:	6a3b      	ldr	r3, [r7, #32]
 800693c:	ee07 3a90 	vmov	s15, r3
 8006940:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006944:	ed97 6a04 	vldr	s12, [r7, #16]
 8006948:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006a98 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800694c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006950:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006954:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006958:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800695c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006960:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006964:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006966:	4b4a      	ldr	r3, [pc, #296]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800696e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006972:	d121      	bne.n	80069b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006974:	4b46      	ldr	r3, [pc, #280]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006978:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800697c:	2b00      	cmp	r3, #0
 800697e:	d017      	beq.n	80069b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006980:	4b43      	ldr	r3, [pc, #268]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006984:	0a5b      	lsrs	r3, r3, #9
 8006986:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800698a:	ee07 3a90 	vmov	s15, r3
 800698e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8006992:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006996:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800699a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800699e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069a6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	601a      	str	r2, [r3, #0]
 80069ae:	e006      	b.n	80069be <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e002      	b.n	80069be <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80069be:	4b34      	ldr	r3, [pc, #208]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069ca:	d121      	bne.n	8006a10 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80069cc:	4b30      	ldr	r3, [pc, #192]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d017      	beq.n	8006a08 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80069d8:	4b2d      	ldr	r3, [pc, #180]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80069da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069dc:	0c1b      	lsrs	r3, r3, #16
 80069de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069e2:	ee07 3a90 	vmov	s15, r3
 80069e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 80069ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069ee:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80069f2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80069f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069fe:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	605a      	str	r2, [r3, #4]
 8006a06:	e006      	b.n	8006a16 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	605a      	str	r2, [r3, #4]
 8006a0e:	e002      	b.n	8006a16 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a16:	4b1e      	ldr	r3, [pc, #120]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a22:	d121      	bne.n	8006a68 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006a24:	4b1a      	ldr	r3, [pc, #104]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d017      	beq.n	8006a60 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006a30:	4b17      	ldr	r3, [pc, #92]	@ (8006a90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a34:	0e1b      	lsrs	r3, r3, #24
 8006a36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a3a:	ee07 3a90 	vmov	s15, r3
 8006a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8006a42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a46:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006a4a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006a4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a56:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006a5e:	e010      	b.n	8006a82 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	609a      	str	r2, [r3, #8]
}
 8006a66:	e00c      	b.n	8006a82 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	609a      	str	r2, [r3, #8]
}
 8006a6e:	e008      	b.n	8006a82 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	609a      	str	r2, [r3, #8]
}
 8006a82:	bf00      	nop
 8006a84:	372c      	adds	r7, #44	@ 0x2c
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	44020c00 	.word	0x44020c00
 8006a94:	03d09000 	.word	0x03d09000
 8006a98:	46000000 	.word	0x46000000
 8006a9c:	4a742400 	.word	0x4a742400
 8006aa0:	4bbebc20 	.word	0x4bbebc20

08006aa4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006aa4:	b590      	push	{r4, r7, lr}
 8006aa6:	b08f      	sub	sp, #60	@ 0x3c
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006aae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ab2:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006ab6:	4321      	orrs	r1, r4
 8006ab8:	d150      	bne.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006aba:	4b26      	ldr	r3, [pc, #152]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006abc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ac0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ac4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006ac6:	4b23      	ldr	r3, [pc, #140]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ac8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006acc:	f003 0302 	and.w	r3, r3, #2
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d108      	bne.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ada:	d104      	bne.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006adc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ae2:	f002 bb2a 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ae8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006aec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006af0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006af4:	d108      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006afc:	d104      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8006afe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b04:	f002 bb19 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006b08:	4b12      	ldr	r3, [pc, #72]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b14:	d119      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b1c:	d115      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b20:	69db      	ldr	r3, [r3, #28]
 8006b22:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8006b26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b2a:	d30a      	bcc.n	8006b42 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8006b2c:	4b09      	ldr	r3, [pc, #36]	@ (8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	0a1b      	lsrs	r3, r3, #8
 8006b32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b36:	4a08      	ldr	r2, [pc, #32]	@ (8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b3c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006b3e:	f002 bafc 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8006b46:	f002 baf8 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b4e:	f002 baf4 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006b52:	bf00      	nop
 8006b54:	44020c00 	.word	0x44020c00
 8006b58:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006b5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b60:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8006b64:	ea50 0104 	orrs.w	r1, r0, r4
 8006b68:	f001 8275 	beq.w	8008056 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8006b6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b70:	2801      	cmp	r0, #1
 8006b72:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006b76:	f082 82dd 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b7e:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006b82:	ea50 0104 	orrs.w	r1, r0, r4
 8006b86:	f001 816c 	beq.w	8007e62 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8006b8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b8e:	2801      	cmp	r0, #1
 8006b90:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006b94:	f082 82ce 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b9c:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006ba0:	ea50 0104 	orrs.w	r1, r0, r4
 8006ba4:	f001 8602 	beq.w	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006ba8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bac:	2801      	cmp	r0, #1
 8006bae:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006bb2:	f082 82bf 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bba:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8006bbe:	ea50 0104 	orrs.w	r1, r0, r4
 8006bc2:	f001 854c 	beq.w	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006bc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bca:	2801      	cmp	r0, #1
 8006bcc:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006bd0:	f082 82b0 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bd8:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8006bdc:	ea50 0104 	orrs.w	r1, r0, r4
 8006be0:	f001 849e 	beq.w	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006be4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006be8:	2801      	cmp	r0, #1
 8006bea:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8006bee:	f082 82a1 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bf2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bf6:	f1a1 0420 	sub.w	r4, r1, #32
 8006bfa:	ea50 0104 	orrs.w	r1, r0, r4
 8006bfe:	f001 83e8 	beq.w	80083d2 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8006c02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c06:	2801      	cmp	r0, #1
 8006c08:	f171 0120 	sbcs.w	r1, r1, #32
 8006c0c:	f082 8292 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c14:	f1a1 0410 	sub.w	r4, r1, #16
 8006c18:	ea50 0104 	orrs.w	r1, r0, r4
 8006c1c:	f002 8256 	beq.w	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006c20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c24:	2801      	cmp	r0, #1
 8006c26:	f171 0110 	sbcs.w	r1, r1, #16
 8006c2a:	f082 8283 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c32:	f1a1 0408 	sub.w	r4, r1, #8
 8006c36:	ea50 0104 	orrs.w	r1, r0, r4
 8006c3a:	f002 81cc 	beq.w	8008fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8006c3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c42:	2801      	cmp	r0, #1
 8006c44:	f171 0108 	sbcs.w	r1, r1, #8
 8006c48:	f082 8274 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c50:	1f0c      	subs	r4, r1, #4
 8006c52:	ea50 0104 	orrs.w	r1, r0, r4
 8006c56:	f001 8648 	beq.w	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8006c5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c5e:	2801      	cmp	r0, #1
 8006c60:	f171 0104 	sbcs.w	r1, r1, #4
 8006c64:	f082 8266 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c6c:	1e8c      	subs	r4, r1, #2
 8006c6e:	ea50 0104 	orrs.w	r1, r0, r4
 8006c72:	f002 8143 	beq.w	8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006c76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c7a:	2801      	cmp	r0, #1
 8006c7c:	f171 0102 	sbcs.w	r1, r1, #2
 8006c80:	f082 8258 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c88:	1e4c      	subs	r4, r1, #1
 8006c8a:	ea50 0104 	orrs.w	r1, r0, r4
 8006c8e:	f002 80ce 	beq.w	8008e2e <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006c92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c96:	2801      	cmp	r0, #1
 8006c98:	f171 0101 	sbcs.w	r1, r1, #1
 8006c9c:	f082 824a 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ca0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ca4:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006ca8:	4321      	orrs	r1, r4
 8006caa:	f002 8059 	beq.w	8008d60 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8006cae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cb2:	4cd9      	ldr	r4, [pc, #868]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006cb4:	42a0      	cmp	r0, r4
 8006cb6:	f171 0100 	sbcs.w	r1, r1, #0
 8006cba:	f082 823b 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cc2:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006cc6:	4321      	orrs	r1, r4
 8006cc8:	f001 87d9 	beq.w	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8006ccc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cd0:	4cd2      	ldr	r4, [pc, #840]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006cd2:	42a0      	cmp	r0, r4
 8006cd4:	f171 0100 	sbcs.w	r1, r1, #0
 8006cd8:	f082 822c 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ce0:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006ce4:	4321      	orrs	r1, r4
 8006ce6:	f001 8751 	beq.w	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8006cea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cee:	4ccc      	ldr	r4, [pc, #816]	@ (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006cf0:	42a0      	cmp	r0, r4
 8006cf2:	f171 0100 	sbcs.w	r1, r1, #0
 8006cf6:	f082 821d 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cfe:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006d02:	4321      	orrs	r1, r4
 8006d04:	f001 869a 	beq.w	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8006d08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d0c:	4cc5      	ldr	r4, [pc, #788]	@ (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006d0e:	42a0      	cmp	r0, r4
 8006d10:	f171 0100 	sbcs.w	r1, r1, #0
 8006d14:	f082 820e 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d1c:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006d20:	4321      	orrs	r1, r4
 8006d22:	f001 8612 	beq.w	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8006d26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d2a:	4cbf      	ldr	r4, [pc, #764]	@ (8007028 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8006d2c:	42a0      	cmp	r0, r4
 8006d2e:	f171 0100 	sbcs.w	r1, r1, #0
 8006d32:	f082 81ff 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d3a:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006d3e:	4321      	orrs	r1, r4
 8006d40:	f002 817e 	beq.w	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8006d44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d48:	4cb8      	ldr	r4, [pc, #736]	@ (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006d4a:	42a0      	cmp	r0, r4
 8006d4c:	f171 0100 	sbcs.w	r1, r1, #0
 8006d50:	f082 81f0 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d58:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8006d5c:	4321      	orrs	r1, r4
 8006d5e:	f000 829e 	beq.w	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8006d62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d66:	4cb2      	ldr	r4, [pc, #712]	@ (8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d68:	42a0      	cmp	r0, r4
 8006d6a:	f171 0100 	sbcs.w	r1, r1, #0
 8006d6e:	f082 81e1 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d76:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006d7a:	4321      	orrs	r1, r4
 8006d7c:	f000 826d 	beq.w	800725a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006d80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d84:	4cab      	ldr	r4, [pc, #684]	@ (8007034 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d86:	42a0      	cmp	r0, r4
 8006d88:	f171 0100 	sbcs.w	r1, r1, #0
 8006d8c:	f082 81d2 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d94:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006d98:	4321      	orrs	r1, r4
 8006d9a:	f001 800d 	beq.w	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8006d9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006da2:	4ca5      	ldr	r4, [pc, #660]	@ (8007038 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006da4:	42a0      	cmp	r0, r4
 8006da6:	f171 0100 	sbcs.w	r1, r1, #0
 8006daa:	f082 81c3 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006db2:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006db6:	4321      	orrs	r1, r4
 8006db8:	f000 81d0 	beq.w	800715c <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8006dbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dc0:	4c9e      	ldr	r4, [pc, #632]	@ (800703c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006dc2:	42a0      	cmp	r0, r4
 8006dc4:	f171 0100 	sbcs.w	r1, r1, #0
 8006dc8:	f082 81b4 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dd0:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8006dd4:	4321      	orrs	r1, r4
 8006dd6:	f000 8142 	beq.w	800705e <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8006dda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dde:	4c98      	ldr	r4, [pc, #608]	@ (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006de0:	42a0      	cmp	r0, r4
 8006de2:	f171 0100 	sbcs.w	r1, r1, #0
 8006de6:	f082 81a5 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dee:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006df2:	4321      	orrs	r1, r4
 8006df4:	f001 824e 	beq.w	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8006df8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dfc:	4c91      	ldr	r4, [pc, #580]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006dfe:	42a0      	cmp	r0, r4
 8006e00:	f171 0100 	sbcs.w	r1, r1, #0
 8006e04:	f082 8196 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e0c:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8006e10:	4321      	orrs	r1, r4
 8006e12:	f001 8197 	beq.w	8008144 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8006e16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e1a:	4c8b      	ldr	r4, [pc, #556]	@ (8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006e1c:	42a0      	cmp	r0, r4
 8006e1e:	f171 0100 	sbcs.w	r1, r1, #0
 8006e22:	f082 8187 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e2a:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8006e2e:	4321      	orrs	r1, r4
 8006e30:	f001 8154 	beq.w	80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8006e34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e38:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006e3c:	f171 0100 	sbcs.w	r1, r1, #0
 8006e40:	f082 8178 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e48:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006e4c:	4321      	orrs	r1, r4
 8006e4e:	f001 80b7 	beq.w	8007fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8006e52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e56:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006e5a:	42a0      	cmp	r0, r4
 8006e5c:	f171 0100 	sbcs.w	r1, r1, #0
 8006e60:	f082 8168 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e68:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006e6c:	4321      	orrs	r1, r4
 8006e6e:	f001 8064 	beq.w	8007f3a <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8006e72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e76:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006e7a:	42a0      	cmp	r0, r4
 8006e7c:	f171 0100 	sbcs.w	r1, r1, #0
 8006e80:	f082 8158 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e88:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006e8c:	4321      	orrs	r1, r4
 8006e8e:	f001 8011 	beq.w	8007eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8006e92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e96:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006e9a:	42a0      	cmp	r0, r4
 8006e9c:	f171 0100 	sbcs.w	r1, r1, #0
 8006ea0:	f082 8148 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ea4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ea8:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8006eac:	4321      	orrs	r1, r4
 8006eae:	f000 871e 	beq.w	8007cee <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8006eb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eb6:	f241 0401 	movw	r4, #4097	@ 0x1001
 8006eba:	42a0      	cmp	r0, r4
 8006ebc:	f171 0100 	sbcs.w	r1, r1, #0
 8006ec0:	f082 8138 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ec4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ec8:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8006ecc:	4321      	orrs	r1, r4
 8006ece:	f000 86a8 	beq.w	8007c22 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8006ed2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ed6:	f640 0401 	movw	r4, #2049	@ 0x801
 8006eda:	42a0      	cmp	r0, r4
 8006edc:	f171 0100 	sbcs.w	r1, r1, #0
 8006ee0:	f082 8128 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ee4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ee8:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8006eec:	4321      	orrs	r1, r4
 8006eee:	f000 8632 	beq.w	8007b56 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8006ef2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ef6:	f240 4401 	movw	r4, #1025	@ 0x401
 8006efa:	42a0      	cmp	r0, r4
 8006efc:	f171 0100 	sbcs.w	r1, r1, #0
 8006f00:	f082 8118 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f08:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8006f0c:	4321      	orrs	r1, r4
 8006f0e:	f000 85b0 	beq.w	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8006f12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f16:	f240 2401 	movw	r4, #513	@ 0x201
 8006f1a:	42a0      	cmp	r0, r4
 8006f1c:	f171 0100 	sbcs.w	r1, r1, #0
 8006f20:	f082 8108 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f28:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8006f2c:	4321      	orrs	r1, r4
 8006f2e:	f000 8535 	beq.w	800799c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8006f32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f36:	f240 1401 	movw	r4, #257	@ 0x101
 8006f3a:	42a0      	cmp	r0, r4
 8006f3c:	f171 0100 	sbcs.w	r1, r1, #0
 8006f40:	f082 80f8 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f48:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8006f4c:	4321      	orrs	r1, r4
 8006f4e:	f000 84ba 	beq.w	80078c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8006f52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f56:	2881      	cmp	r0, #129	@ 0x81
 8006f58:	f171 0100 	sbcs.w	r1, r1, #0
 8006f5c:	f082 80ea 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f64:	2821      	cmp	r0, #33	@ 0x21
 8006f66:	f171 0100 	sbcs.w	r1, r1, #0
 8006f6a:	d26f      	bcs.n	800704c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006f6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f70:	4301      	orrs	r1, r0
 8006f72:	f002 80df 	beq.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f7a:	1e42      	subs	r2, r0, #1
 8006f7c:	f141 33ff 	adc.w	r3, r1, #4294967295
 8006f80:	2a20      	cmp	r2, #32
 8006f82:	f173 0100 	sbcs.w	r1, r3, #0
 8006f86:	f082 80d5 	bcs.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f8a:	2a1f      	cmp	r2, #31
 8006f8c:	f202 80d2 	bhi.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006f90:	a101      	add	r1, pc, #4	@ (adr r1, 8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8006f92:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f96:	bf00      	nop
 8006f98:	080072f9 	.word	0x080072f9
 8006f9c:	080073c5 	.word	0x080073c5
 8006fa0:	08009135 	.word	0x08009135
 8006fa4:	08007485 	.word	0x08007485
 8006fa8:	08009135 	.word	0x08009135
 8006fac:	08009135 	.word	0x08009135
 8006fb0:	08009135 	.word	0x08009135
 8006fb4:	08007555 	.word	0x08007555
 8006fb8:	08009135 	.word	0x08009135
 8006fbc:	08009135 	.word	0x08009135
 8006fc0:	08009135 	.word	0x08009135
 8006fc4:	08009135 	.word	0x08009135
 8006fc8:	08009135 	.word	0x08009135
 8006fcc:	08009135 	.word	0x08009135
 8006fd0:	08009135 	.word	0x08009135
 8006fd4:	08007637 	.word	0x08007637
 8006fd8:	08009135 	.word	0x08009135
 8006fdc:	08009135 	.word	0x08009135
 8006fe0:	08009135 	.word	0x08009135
 8006fe4:	08009135 	.word	0x08009135
 8006fe8:	08009135 	.word	0x08009135
 8006fec:	08009135 	.word	0x08009135
 8006ff0:	08009135 	.word	0x08009135
 8006ff4:	08009135 	.word	0x08009135
 8006ff8:	08009135 	.word	0x08009135
 8006ffc:	08009135 	.word	0x08009135
 8007000:	08009135 	.word	0x08009135
 8007004:	08009135 	.word	0x08009135
 8007008:	08009135 	.word	0x08009135
 800700c:	08009135 	.word	0x08009135
 8007010:	08009135 	.word	0x08009135
 8007014:	0800770d 	.word	0x0800770d
 8007018:	80000001 	.word	0x80000001
 800701c:	40000001 	.word	0x40000001
 8007020:	20000001 	.word	0x20000001
 8007024:	10000001 	.word	0x10000001
 8007028:	08000001 	.word	0x08000001
 800702c:	04000001 	.word	0x04000001
 8007030:	00800001 	.word	0x00800001
 8007034:	00400001 	.word	0x00400001
 8007038:	00200001 	.word	0x00200001
 800703c:	00100001 	.word	0x00100001
 8007040:	00080001 	.word	0x00080001
 8007044:	00040001 	.word	0x00040001
 8007048:	00020001 	.word	0x00020001
 800704c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007050:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007054:	430b      	orrs	r3, r1
 8007056:	f000 83c4 	beq.w	80077e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800705a:	f002 b86b 	b.w	8009134 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800705e:	4ba1      	ldr	r3, [pc, #644]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007060:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007064:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007068:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800706a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007070:	d036      	beq.n	80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8007072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007074:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007078:	d86b      	bhi.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800707a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800707c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007080:	d02b      	beq.n	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8007082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007084:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007088:	d863      	bhi.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800708a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007090:	d01b      	beq.n	80070ca <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8007092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007094:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007098:	d85b      	bhi.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800709a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800709c:	2b00      	cmp	r3, #0
 800709e:	d004      	beq.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 80070a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070a6:	d008      	beq.n	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 80070a8:	e053      	b.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070aa:	f107 0320 	add.w	r3, r7, #32
 80070ae:	4618      	mov	r0, r3
 80070b0:	f7ff f8b4 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80070b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070b8:	e04e      	b.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070ba:	f107 0314 	add.w	r3, r7, #20
 80070be:	4618      	mov	r0, r3
 80070c0:	f7ff fa18 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070c8:	e046      	b.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070ca:	f107 0308 	add.w	r3, r7, #8
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7ff fb7c 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070d8:	e03e      	b.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80070da:	4b83      	ldr	r3, [pc, #524]	@ (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80070dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070de:	e03b      	b.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80070e0:	4b80      	ldr	r3, [pc, #512]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070e6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80070ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070ec:	4b7d      	ldr	r3, [pc, #500]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0302 	and.w	r3, r3, #2
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	d10c      	bne.n	8007112 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80070f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d109      	bne.n	8007112 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070fe:	4b79      	ldr	r3, [pc, #484]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	08db      	lsrs	r3, r3, #3
 8007104:	f003 0303 	and.w	r3, r3, #3
 8007108:	4a78      	ldr	r2, [pc, #480]	@ (80072ec <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800710a:	fa22 f303 	lsr.w	r3, r2, r3
 800710e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007110:	e01e      	b.n	8007150 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007112:	4b74      	ldr	r3, [pc, #464]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800711a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800711e:	d106      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007126:	d102      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007128:	4b71      	ldr	r3, [pc, #452]	@ (80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800712a:	637b      	str	r3, [r7, #52]	@ 0x34
 800712c:	e010      	b.n	8007150 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800712e:	4b6d      	ldr	r3, [pc, #436]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007136:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800713a:	d106      	bne.n	800714a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 800713c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800713e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007142:	d102      	bne.n	800714a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007144:	4b6b      	ldr	r3, [pc, #428]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007146:	637b      	str	r3, [r7, #52]	@ 0x34
 8007148:	e002      	b.n	8007150 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800714a:	2300      	movs	r3, #0
 800714c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800714e:	e003      	b.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8007150:	e002      	b.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8007152:	2300      	movs	r3, #0
 8007154:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007156:	bf00      	nop
          }
        }
        break;
 8007158:	f001 bfef 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800715c:	4b61      	ldr	r3, [pc, #388]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800715e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007162:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8007166:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800716e:	d036      	beq.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8007170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007172:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007176:	d86b      	bhi.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800717e:	d02b      	beq.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8007180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007182:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007186:	d863      	bhi.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800718e:	d01b      	beq.n	80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007196:	d85b      	bhi.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719a:	2b00      	cmp	r3, #0
 800719c:	d004      	beq.n	80071a8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800719e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80071a4:	d008      	beq.n	80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 80071a6:	e053      	b.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80071a8:	f107 0320 	add.w	r3, r7, #32
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7ff f835 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80071b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071b6:	e04e      	b.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071b8:	f107 0314 	add.w	r3, r7, #20
 80071bc:	4618      	mov	r0, r3
 80071be:	f7ff f999 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071c6:	e046      	b.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071c8:	f107 0308 	add.w	r3, r7, #8
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7ff fafd 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071d6:	e03e      	b.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80071d8:	4b43      	ldr	r3, [pc, #268]	@ (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80071da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80071dc:	e03b      	b.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80071de:	4b41      	ldr	r3, [pc, #260]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80071e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80071ea:	4b3e      	ldr	r3, [pc, #248]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d10c      	bne.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80071f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d109      	bne.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071fc:	4b39      	ldr	r3, [pc, #228]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	08db      	lsrs	r3, r3, #3
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	4a39      	ldr	r2, [pc, #228]	@ (80072ec <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007208:	fa22 f303 	lsr.w	r3, r2, r3
 800720c:	637b      	str	r3, [r7, #52]	@ 0x34
 800720e:	e01e      	b.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007210:	4b34      	ldr	r3, [pc, #208]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007218:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800721c:	d106      	bne.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800721e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007224:	d102      	bne.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007226:	4b32      	ldr	r3, [pc, #200]	@ (80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007228:	637b      	str	r3, [r7, #52]	@ 0x34
 800722a:	e010      	b.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800722c:	4b2d      	ldr	r3, [pc, #180]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007234:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007238:	d106      	bne.n	8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800723a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800723c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007240:	d102      	bne.n	8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007242:	4b2c      	ldr	r3, [pc, #176]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007244:	637b      	str	r3, [r7, #52]	@ 0x34
 8007246:	e002      	b.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800724c:	e003      	b.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800724e:	e002      	b.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8007250:	2300      	movs	r3, #0
 8007252:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007254:	bf00      	nop
          }
        }
        break;
 8007256:	f001 bf70 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800725a:	4b22      	ldr	r3, [pc, #136]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800725c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007264:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8007266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007268:	2b00      	cmp	r3, #0
 800726a:	d108      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800726c:	f107 0320 	add.w	r3, r7, #32
 8007270:	4618      	mov	r0, r3
 8007272:	f7fe ffd3 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007278:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800727a:	f001 bf5e 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800727e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007280:	2b40      	cmp	r3, #64	@ 0x40
 8007282:	d108      	bne.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007284:	f107 0314 	add.w	r3, r7, #20
 8007288:	4618      	mov	r0, r3
 800728a:	f7ff f933 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007292:	f001 bf52 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007296:	2300      	movs	r3, #0
 8007298:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800729a:	f001 bf4e 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800729e:	4b11      	ldr	r3, [pc, #68]	@ (80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80072a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80072a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072a8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d108      	bne.n	80072c2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072b0:	f107 0320 	add.w	r3, r7, #32
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7fe ffb1 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80072ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072bc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80072be:	f001 bf3c 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80072c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c4:	2b80      	cmp	r3, #128	@ 0x80
 80072c6:	d108      	bne.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072c8:	f107 0314 	add.w	r3, r7, #20
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7ff f911 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80072d2:	69fb      	ldr	r3, [r7, #28]
 80072d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072d6:	f001 bf30 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80072da:	2300      	movs	r3, #0
 80072dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072de:	f001 bf2c 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80072e2:	bf00      	nop
 80072e4:	44020c00 	.word	0x44020c00
 80072e8:	00bb8000 	.word	0x00bb8000
 80072ec:	03d09000 	.word	0x03d09000
 80072f0:	003d0900 	.word	0x003d0900
 80072f4:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80072f8:	4b9d      	ldr	r3, [pc, #628]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80072fe:	f003 0307 	and.w	r3, r3, #7
 8007302:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007306:	2b00      	cmp	r3, #0
 8007308:	d104      	bne.n	8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800730a:	f7fc ffd1 	bl	80042b0 <HAL_RCC_GetPCLK2Freq>
 800730e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007310:	f001 bf13 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8007314:	4b96      	ldr	r3, [pc, #600]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800731c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007320:	d10a      	bne.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8007322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007324:	2b01      	cmp	r3, #1
 8007326:	d107      	bne.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007328:	f107 0314 	add.w	r3, r7, #20
 800732c:	4618      	mov	r0, r3
 800732e:	f7ff f8e1 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	637b      	str	r3, [r7, #52]	@ 0x34
 8007336:	e043      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8007338:	4b8d      	ldr	r3, [pc, #564]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007340:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007344:	d10a      	bne.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	2b02      	cmp	r3, #2
 800734a:	d107      	bne.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800734c:	f107 0308 	add.w	r3, r7, #8
 8007350:	4618      	mov	r0, r3
 8007352:	f7ff fa3b 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	637b      	str	r3, [r7, #52]	@ 0x34
 800735a:	e031      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800735c:	4b84      	ldr	r3, [pc, #528]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0302 	and.w	r3, r3, #2
 8007364:	2b02      	cmp	r3, #2
 8007366:	d10c      	bne.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736a:	2b03      	cmp	r3, #3
 800736c:	d109      	bne.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800736e:	4b80      	ldr	r3, [pc, #512]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	08db      	lsrs	r3, r3, #3
 8007374:	f003 0303 	and.w	r3, r3, #3
 8007378:	4a7e      	ldr	r2, [pc, #504]	@ (8007574 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800737a:	fa22 f303 	lsr.w	r3, r2, r3
 800737e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007380:	e01e      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8007382:	4b7b      	ldr	r3, [pc, #492]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800738a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800738e:	d105      	bne.n	800739c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8007390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007392:	2b04      	cmp	r3, #4
 8007394:	d102      	bne.n	800739c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007396:	4b78      	ldr	r3, [pc, #480]	@ (8007578 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007398:	637b      	str	r3, [r7, #52]	@ 0x34
 800739a:	e011      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800739c:	4b74      	ldr	r3, [pc, #464]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800739e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073a2:	f003 0302 	and.w	r3, r3, #2
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d106      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	2b05      	cmp	r3, #5
 80073ae:	d103      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 80073b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b6:	e003      	b.n	80073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 80073b8:	2300      	movs	r3, #0
 80073ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073bc:	f001 bebd 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80073c0:	f001 bebb 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80073c4:	4b6a      	ldr	r3, [pc, #424]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80073ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80073ce:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80073d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d104      	bne.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80073d6:	f7fc ff55 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 80073da:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80073dc:	f001 bead 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80073e0:	4b63      	ldr	r3, [pc, #396]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073ec:	d10a      	bne.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80073ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d107      	bne.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073f4:	f107 0314 	add.w	r3, r7, #20
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7ff f87b 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80073fe:	69bb      	ldr	r3, [r7, #24]
 8007400:	637b      	str	r3, [r7, #52]	@ 0x34
 8007402:	e03d      	b.n	8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	2b10      	cmp	r3, #16
 8007408:	d108      	bne.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800740a:	f107 0308 	add.w	r3, r7, #8
 800740e:	4618      	mov	r0, r3
 8007410:	f7ff f9dc 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007418:	f001 be8f 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800741c:	4b54      	ldr	r3, [pc, #336]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 0302 	and.w	r3, r3, #2
 8007424:	2b02      	cmp	r3, #2
 8007426:	d10c      	bne.n	8007442 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	2b18      	cmp	r3, #24
 800742c:	d109      	bne.n	8007442 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800742e:	4b50      	ldr	r3, [pc, #320]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	08db      	lsrs	r3, r3, #3
 8007434:	f003 0303 	and.w	r3, r3, #3
 8007438:	4a4e      	ldr	r2, [pc, #312]	@ (8007574 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800743a:	fa22 f303 	lsr.w	r3, r2, r3
 800743e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007440:	e01e      	b.n	8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8007442:	4b4b      	ldr	r3, [pc, #300]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800744a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800744e:	d105      	bne.n	800745c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007452:	2b20      	cmp	r3, #32
 8007454:	d102      	bne.n	800745c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007456:	4b48      	ldr	r3, [pc, #288]	@ (8007578 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007458:	637b      	str	r3, [r7, #52]	@ 0x34
 800745a:	e011      	b.n	8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800745c:	4b44      	ldr	r3, [pc, #272]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800745e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b02      	cmp	r3, #2
 8007468:	d106      	bne.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800746a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746c:	2b28      	cmp	r3, #40	@ 0x28
 800746e:	d103      	bne.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8007470:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007474:	637b      	str	r3, [r7, #52]	@ 0x34
 8007476:	e003      	b.n	8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007478:	2300      	movs	r3, #0
 800747a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800747c:	f001 be5d 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007480:	f001 be5b 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007484:	4b3a      	ldr	r3, [pc, #232]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007486:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800748a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800748e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007492:	2b00      	cmp	r3, #0
 8007494:	d104      	bne.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007496:	f7fc fef5 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 800749a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800749c:	f001 be4d 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80074a0:	4b33      	ldr	r3, [pc, #204]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074ac:	d10a      	bne.n	80074c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 80074ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b0:	2b40      	cmp	r3, #64	@ 0x40
 80074b2:	d107      	bne.n	80074c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074b4:	f107 0314 	add.w	r3, r7, #20
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7ff f81b 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074c2:	e045      	b.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 80074c4:	4b2a      	ldr	r3, [pc, #168]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074d0:	d10a      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 80074d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d4:	2b80      	cmp	r3, #128	@ 0x80
 80074d6:	d107      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074d8:	f107 0308 	add.w	r3, r7, #8
 80074dc:	4618      	mov	r0, r3
 80074de:	f7ff f975 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074e6:	e033      	b.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80074e8:	4b21      	ldr	r3, [pc, #132]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 0302 	and.w	r3, r3, #2
 80074f0:	2b02      	cmp	r3, #2
 80074f2:	d10c      	bne.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80074f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80074f8:	d109      	bne.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	08db      	lsrs	r3, r3, #3
 8007500:	f003 0303 	and.w	r3, r3, #3
 8007504:	4a1b      	ldr	r2, [pc, #108]	@ (8007574 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007506:	fa22 f303 	lsr.w	r3, r2, r3
 800750a:	637b      	str	r3, [r7, #52]	@ 0x34
 800750c:	e020      	b.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800750e:	4b18      	ldr	r3, [pc, #96]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800751a:	d106      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 800751c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007522:	d102      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8007524:	4b14      	ldr	r3, [pc, #80]	@ (8007578 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007526:	637b      	str	r3, [r7, #52]	@ 0x34
 8007528:	e012      	b.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800752a:	4b11      	ldr	r3, [pc, #68]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800752c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007530:	f003 0302 	and.w	r3, r3, #2
 8007534:	2b02      	cmp	r3, #2
 8007536:	d107      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8007538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800753e:	d103      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8007540:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007544:	637b      	str	r3, [r7, #52]	@ 0x34
 8007546:	e003      	b.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8007548:	2300      	movs	r3, #0
 800754a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800754c:	f001 bdf5 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007550:	f001 bdf3 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007554:	4b06      	ldr	r3, [pc, #24]	@ (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007556:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800755a:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800755e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10a      	bne.n	800757c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007566:	f7fc fe8d 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 800756a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800756c:	f001 bde5 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007570:	44020c00 	.word	0x44020c00
 8007574:	03d09000 	.word	0x03d09000
 8007578:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800757c:	4ba0      	ldr	r3, [pc, #640]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007584:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007588:	d10b      	bne.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800758a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007590:	d107      	bne.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007592:	f107 0314 	add.w	r3, r7, #20
 8007596:	4618      	mov	r0, r3
 8007598:	f7fe ffac 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800759c:	69bb      	ldr	r3, [r7, #24]
 800759e:	637b      	str	r3, [r7, #52]	@ 0x34
 80075a0:	e047      	b.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 80075a2:	4b97      	ldr	r3, [pc, #604]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075ae:	d10b      	bne.n	80075c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 80075b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075b6:	d107      	bne.n	80075c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075b8:	f107 0308 	add.w	r3, r7, #8
 80075bc:	4618      	mov	r0, r3
 80075be:	f7ff f905 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80075c6:	e034      	b.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80075c8:	4b8d      	ldr	r3, [pc, #564]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 0302 	and.w	r3, r3, #2
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d10d      	bne.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80075d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80075da:	d109      	bne.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80075dc:	4b88      	ldr	r3, [pc, #544]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	08db      	lsrs	r3, r3, #3
 80075e2:	f003 0303 	and.w	r3, r3, #3
 80075e6:	4a87      	ldr	r2, [pc, #540]	@ (8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80075e8:	fa22 f303 	lsr.w	r3, r2, r3
 80075ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ee:	e020      	b.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80075f0:	4b83      	ldr	r3, [pc, #524]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075fc:	d106      	bne.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80075fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007600:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007604:	d102      	bne.n	800760c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8007606:	4b80      	ldr	r3, [pc, #512]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007608:	637b      	str	r3, [r7, #52]	@ 0x34
 800760a:	e012      	b.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800760c:	4b7c      	ldr	r3, [pc, #496]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800760e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007612:	f003 0302 	and.w	r3, r3, #2
 8007616:	2b02      	cmp	r3, #2
 8007618:	d107      	bne.n	800762a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800761a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007620:	d103      	bne.n	800762a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8007622:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007626:	637b      	str	r3, [r7, #52]	@ 0x34
 8007628:	e003      	b.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800762a:	2300      	movs	r3, #0
 800762c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800762e:	f001 bd84 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007632:	f001 bd82 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007636:	4b72      	ldr	r3, [pc, #456]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007638:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800763c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007640:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007644:	2b00      	cmp	r3, #0
 8007646:	d104      	bne.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007648:	f7fc fe1c 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 800764c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800764e:	f001 bd74 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8007652:	4b6b      	ldr	r3, [pc, #428]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800765a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800765e:	d10b      	bne.n	8007678 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8007660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007666:	d107      	bne.n	8007678 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007668:	f107 0314 	add.w	r3, r7, #20
 800766c:	4618      	mov	r0, r3
 800766e:	f7fe ff41 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007672:	69bb      	ldr	r3, [r7, #24]
 8007674:	637b      	str	r3, [r7, #52]	@ 0x34
 8007676:	e047      	b.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007678:	4b61      	ldr	r3, [pc, #388]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007680:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007684:	d10b      	bne.n	800769e <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800768c:	d107      	bne.n	800769e <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800768e:	f107 0308 	add.w	r3, r7, #8
 8007692:	4618      	mov	r0, r3
 8007694:	f7ff f89a 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	637b      	str	r3, [r7, #52]	@ 0x34
 800769c:	e034      	b.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800769e:	4b58      	ldr	r3, [pc, #352]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0302 	and.w	r3, r3, #2
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d10d      	bne.n	80076c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80076aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076b0:	d109      	bne.n	80076c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80076b2:	4b53      	ldr	r3, [pc, #332]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	08db      	lsrs	r3, r3, #3
 80076b8:	f003 0303 	and.w	r3, r3, #3
 80076bc:	4a51      	ldr	r2, [pc, #324]	@ (8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80076be:	fa22 f303 	lsr.w	r3, r2, r3
 80076c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80076c4:	e020      	b.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80076c6:	4b4e      	ldr	r3, [pc, #312]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076d2:	d106      	bne.n	80076e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80076d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80076da:	d102      	bne.n	80076e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 80076dc:	4b4a      	ldr	r3, [pc, #296]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80076de:	637b      	str	r3, [r7, #52]	@ 0x34
 80076e0:	e012      	b.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80076e2:	4b47      	ldr	r3, [pc, #284]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80076e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	2b02      	cmp	r3, #2
 80076ee:	d107      	bne.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 80076f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80076f6:	d103      	bne.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80076f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80076fe:	e003      	b.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8007700:	2300      	movs	r3, #0
 8007702:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007704:	f001 bd19 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007708:	f001 bd17 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800770c:	4b3c      	ldr	r3, [pc, #240]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800770e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007712:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007716:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8007718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771a:	2b00      	cmp	r3, #0
 800771c:	d104      	bne.n	8007728 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800771e:	f7fc fdb1 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 8007722:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8007724:	f001 bd09 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8007728:	4b35      	ldr	r3, [pc, #212]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007730:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007734:	d10b      	bne.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800773c:	d107      	bne.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800773e:	f107 0314 	add.w	r3, r7, #20
 8007742:	4618      	mov	r0, r3
 8007744:	f7fe fed6 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007748:	69bb      	ldr	r3, [r7, #24]
 800774a:	637b      	str	r3, [r7, #52]	@ 0x34
 800774c:	e047      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800774e:	4b2c      	ldr	r3, [pc, #176]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007756:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800775a:	d10b      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 800775c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007762:	d107      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007764:	f107 0308 	add.w	r3, r7, #8
 8007768:	4618      	mov	r0, r3
 800776a:	f7ff f82f 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	637b      	str	r3, [r7, #52]	@ 0x34
 8007772:	e034      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007774:	4b22      	ldr	r3, [pc, #136]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0302 	and.w	r3, r3, #2
 800777c:	2b02      	cmp	r3, #2
 800777e:	d10d      	bne.n	800779c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8007780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007782:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007786:	d109      	bne.n	800779c <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007788:	4b1d      	ldr	r3, [pc, #116]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	08db      	lsrs	r3, r3, #3
 800778e:	f003 0303 	and.w	r3, r3, #3
 8007792:	4a1c      	ldr	r2, [pc, #112]	@ (8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007794:	fa22 f303 	lsr.w	r3, r2, r3
 8007798:	637b      	str	r3, [r7, #52]	@ 0x34
 800779a:	e020      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800779c:	4b18      	ldr	r3, [pc, #96]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077a8:	d106      	bne.n	80077b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077b0:	d102      	bne.n	80077b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 80077b2:	4b15      	ldr	r3, [pc, #84]	@ (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80077b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077b6:	e012      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 80077b8:	4b11      	ldr	r3, [pc, #68]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d107      	bne.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80077cc:	d103      	bne.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 80077ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077d4:	e003      	b.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 80077d6:	2300      	movs	r3, #0
 80077d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80077da:	f001 bcae 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80077de:	f001 bcac 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 80077e2:	4b07      	ldr	r3, [pc, #28]	@ (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80077e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80077e8:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 80077ec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10b      	bne.n	800780c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80077f4:	f7fc fd46 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 80077f8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 80077fa:	f001 bc9e 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80077fe:	bf00      	nop
 8007800:	44020c00 	.word	0x44020c00
 8007804:	03d09000 	.word	0x03d09000
 8007808:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800780c:	4ba0      	ldr	r3, [pc, #640]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007814:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007818:	d10b      	bne.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 800781a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007820:	d107      	bne.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007822:	f107 0314 	add.w	r3, r7, #20
 8007826:	4618      	mov	r0, r3
 8007828:	f7fe fe64 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007830:	e047      	b.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8007832:	4b97      	ldr	r3, [pc, #604]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800783a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800783e:	d10b      	bne.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8007840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007842:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007846:	d107      	bne.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007848:	f107 0308 	add.w	r3, r7, #8
 800784c:	4618      	mov	r0, r3
 800784e:	f7fe ffbd 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	637b      	str	r3, [r7, #52]	@ 0x34
 8007856:	e034      	b.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8007858:	4b8d      	ldr	r3, [pc, #564]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0302 	and.w	r3, r3, #2
 8007860:	2b02      	cmp	r3, #2
 8007862:	d10d      	bne.n	8007880 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8007864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007866:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800786a:	d109      	bne.n	8007880 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800786c:	4b88      	ldr	r3, [pc, #544]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	08db      	lsrs	r3, r3, #3
 8007872:	f003 0303 	and.w	r3, r3, #3
 8007876:	4a87      	ldr	r2, [pc, #540]	@ (8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007878:	fa22 f303 	lsr.w	r3, r2, r3
 800787c:	637b      	str	r3, [r7, #52]	@ 0x34
 800787e:	e020      	b.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8007880:	4b83      	ldr	r3, [pc, #524]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007888:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800788c:	d106      	bne.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800788e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007890:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007894:	d102      	bne.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007896:	4b80      	ldr	r3, [pc, #512]	@ (8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007898:	637b      	str	r3, [r7, #52]	@ 0x34
 800789a:	e012      	b.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800789c:	4b7c      	ldr	r3, [pc, #496]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800789e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078a2:	f003 0302 	and.w	r3, r3, #2
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d107      	bne.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 80078aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ac:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80078b0:	d103      	bne.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 80078b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b8:	e003      	b.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 80078ba:	2300      	movs	r3, #0
 80078bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078be:	f001 bc3c 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80078c2:	f001 bc3a 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 80078c6:	4b72      	ldr	r3, [pc, #456]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80078cc:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80078d0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 80078d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d104      	bne.n	80078e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80078d8:	f7fc fcd4 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 80078dc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 80078de:	f001 bc2c 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 80078e2:	4b6b      	ldr	r3, [pc, #428]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078ee:	d10b      	bne.n	8007908 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80078f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80078f6:	d107      	bne.n	8007908 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078f8:	f107 0314 	add.w	r3, r7, #20
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7fe fdf9 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	637b      	str	r3, [r7, #52]	@ 0x34
 8007906:	e047      	b.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8007908:	4b61      	ldr	r3, [pc, #388]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007910:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007914:	d10b      	bne.n	800792e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8007916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007918:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800791c:	d107      	bne.n	800792e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800791e:	f107 0308 	add.w	r3, r7, #8
 8007922:	4618      	mov	r0, r3
 8007924:	f7fe ff52 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	637b      	str	r3, [r7, #52]	@ 0x34
 800792c:	e034      	b.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800792e:	4b58      	ldr	r3, [pc, #352]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 0302 	and.w	r3, r3, #2
 8007936:	2b02      	cmp	r3, #2
 8007938:	d10d      	bne.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 800793a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800793c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007940:	d109      	bne.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007942:	4b53      	ldr	r3, [pc, #332]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	08db      	lsrs	r3, r3, #3
 8007948:	f003 0303 	and.w	r3, r3, #3
 800794c:	4a51      	ldr	r2, [pc, #324]	@ (8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800794e:	fa22 f303 	lsr.w	r3, r2, r3
 8007952:	637b      	str	r3, [r7, #52]	@ 0x34
 8007954:	e020      	b.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8007956:	4b4e      	ldr	r3, [pc, #312]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800795e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007962:	d106      	bne.n	8007972 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8007964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007966:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800796a:	d102      	bne.n	8007972 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 800796c:	4b4a      	ldr	r3, [pc, #296]	@ (8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800796e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007970:	e012      	b.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8007972:	4b47      	ldr	r3, [pc, #284]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007974:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007978:	f003 0302 	and.w	r3, r3, #2
 800797c:	2b02      	cmp	r3, #2
 800797e:	d107      	bne.n	8007990 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8007980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007982:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007986:	d103      	bne.n	8007990 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007988:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800798c:	637b      	str	r3, [r7, #52]	@ 0x34
 800798e:	e003      	b.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8007990:	2300      	movs	r3, #0
 8007992:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007994:	f001 bbd1 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007998:	f001 bbcf 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800799c:	4b3c      	ldr	r3, [pc, #240]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800799e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80079a2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80079a6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 80079a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d104      	bne.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80079ae:	f7fc fc69 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 80079b2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 80079b4:	f001 bbc1 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 80079b8:	4b35      	ldr	r3, [pc, #212]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079c4:	d10b      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 80079c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079cc:	d107      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079ce:	f107 0314 	add.w	r3, r7, #20
 80079d2:	4618      	mov	r0, r3
 80079d4:	f7fe fd8e 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	637b      	str	r3, [r7, #52]	@ 0x34
 80079dc:	e047      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 80079de:	4b2c      	ldr	r3, [pc, #176]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079ea:	d10b      	bne.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 80079ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80079f2:	d107      	bne.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079f4:	f107 0308 	add.w	r3, r7, #8
 80079f8:	4618      	mov	r0, r3
 80079fa:	f7fe fee7 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a02:	e034      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8007a04:	4b22      	ldr	r3, [pc, #136]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0302 	and.w	r3, r3, #2
 8007a0c:	2b02      	cmp	r3, #2
 8007a0e:	d10d      	bne.n	8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8007a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a12:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a16:	d109      	bne.n	8007a2c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a18:	4b1d      	ldr	r3, [pc, #116]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	08db      	lsrs	r3, r3, #3
 8007a1e:	f003 0303 	and.w	r3, r3, #3
 8007a22:	4a1c      	ldr	r2, [pc, #112]	@ (8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007a24:	fa22 f303 	lsr.w	r3, r2, r3
 8007a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a2a:	e020      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8007a2c:	4b18      	ldr	r3, [pc, #96]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a38:	d106      	bne.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a40:	d102      	bne.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8007a42:	4b15      	ldr	r3, [pc, #84]	@ (8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a46:	e012      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8007a48:	4b11      	ldr	r3, [pc, #68]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	d107      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007a5c:	d103      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8007a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a64:	e003      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8007a66:	2300      	movs	r3, #0
 8007a68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a6a:	f001 bb66 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a6e:	f001 bb64 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8007a72:	4b07      	ldr	r3, [pc, #28]	@ (8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007a74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007a78:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8007a7c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8007a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d10b      	bne.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007a84:	f7fc fbfe 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 8007a88:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8007a8a:	f001 bb56 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007a8e:	bf00      	nop
 8007a90:	44020c00 	.word	0x44020c00
 8007a94:	03d09000 	.word	0x03d09000
 8007a98:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8007a9c:	4ba1      	ldr	r3, [pc, #644]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007aa4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007aa8:	d10b      	bne.n	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8007aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ab0:	d107      	bne.n	8007ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ab2:	f107 0314 	add.w	r3, r7, #20
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7fe fd1c 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ac0:	e047      	b.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8007ac2:	4b98      	ldr	r3, [pc, #608]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007aca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ace:	d10b      	bne.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8007ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ad6:	d107      	bne.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ad8:	f107 0308 	add.w	r3, r7, #8
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7fe fe75 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ae6:	e034      	b.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007ae8:	4b8e      	ldr	r3, [pc, #568]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 0302 	and.w	r3, r3, #2
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d10d      	bne.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007afa:	d109      	bne.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007afc:	4b89      	ldr	r3, [pc, #548]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	08db      	lsrs	r3, r3, #3
 8007b02:	f003 0303 	and.w	r3, r3, #3
 8007b06:	4a88      	ldr	r2, [pc, #544]	@ (8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007b08:	fa22 f303 	lsr.w	r3, r2, r3
 8007b0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b0e:	e020      	b.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8007b10:	4b84      	ldr	r3, [pc, #528]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b1c:	d106      	bne.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b24:	d102      	bne.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8007b26:	4b81      	ldr	r3, [pc, #516]	@ (8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007b28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b2a:	e012      	b.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8007b2c:	4b7d      	ldr	r3, [pc, #500]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d107      	bne.n	8007b4a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007b40:	d103      	bne.n	8007b4a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8007b42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b46:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b48:	e003      	b.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b4e:	f001 baf4 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b52:	f001 baf2 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8007b56:	4b73      	ldr	r3, [pc, #460]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b58:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007b5c:	f003 0307 	and.w	r3, r3, #7
 8007b60:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8007b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d104      	bne.n	8007b72 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b68:	f7fc fb8c 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 8007b6c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b6e:	f001 bae4 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8007b72:	4b6c      	ldr	r3, [pc, #432]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b7e:	d10a      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d107      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b86:	f107 0314 	add.w	r3, r7, #20
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7fe fcb2 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b90:	69bb      	ldr	r3, [r7, #24]
 8007b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b94:	e043      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007b96:	4b63      	ldr	r3, [pc, #396]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ba2:	d10a      	bne.n	8007bba <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d107      	bne.n	8007bba <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007baa:	f107 0308 	add.w	r3, r7, #8
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fe0c 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bb8:	e031      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8007bba:	4b5a      	ldr	r3, [pc, #360]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0302 	and.w	r3, r3, #2
 8007bc2:	2b02      	cmp	r3, #2
 8007bc4:	d10c      	bne.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc8:	2b03      	cmp	r3, #3
 8007bca:	d109      	bne.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bcc:	4b55      	ldr	r3, [pc, #340]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	08db      	lsrs	r3, r3, #3
 8007bd2:	f003 0303 	and.w	r3, r3, #3
 8007bd6:	4a54      	ldr	r2, [pc, #336]	@ (8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8007bdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bde:	e01e      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007be0:	4b50      	ldr	r3, [pc, #320]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bec:	d105      	bne.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8007bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf0:	2b04      	cmp	r3, #4
 8007bf2:	d102      	bne.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007bf4:	4b4d      	ldr	r3, [pc, #308]	@ (8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007bf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bf8:	e011      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8007bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007bfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c00:	f003 0302 	and.w	r3, r3, #2
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d106      	bne.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8007c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0a:	2b05      	cmp	r3, #5
 8007c0c:	d103      	bne.n	8007c16 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8007c0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c14:	e003      	b.n	8007c1e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8007c16:	2300      	movs	r3, #0
 8007c18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c1a:	f001 ba8e 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c1e:	f001 ba8c 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8007c22:	4b40      	ldr	r3, [pc, #256]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c24:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007c28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c2c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8007c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d104      	bne.n	8007c3e <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c34:	f7fc fb26 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 8007c38:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c3a:	f001 ba7e 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8007c3e:	4b39      	ldr	r3, [pc, #228]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c4a:	d10a      	bne.n	8007c62 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4e:	2b10      	cmp	r3, #16
 8007c50:	d107      	bne.n	8007c62 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c52:	f107 0314 	add.w	r3, r7, #20
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7fe fc4c 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c60:	e043      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007c62:	4b30      	ldr	r3, [pc, #192]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c6e:	d10a      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c72:	2b20      	cmp	r3, #32
 8007c74:	d107      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c76:	f107 0308 	add.w	r3, r7, #8
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7fe fda6 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c84:	e031      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007c86:	4b27      	ldr	r3, [pc, #156]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f003 0302 	and.w	r3, r3, #2
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d10c      	bne.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c94:	2b30      	cmp	r3, #48	@ 0x30
 8007c96:	d109      	bne.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c98:	4b22      	ldr	r3, [pc, #136]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	08db      	lsrs	r3, r3, #3
 8007c9e:	f003 0303 	and.w	r3, r3, #3
 8007ca2:	4a21      	ldr	r2, [pc, #132]	@ (8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8007ca8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007caa:	e01e      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8007cac:	4b1d      	ldr	r3, [pc, #116]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cb8:	d105      	bne.n	8007cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8007cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cbc:	2b40      	cmp	r3, #64	@ 0x40
 8007cbe:	d102      	bne.n	8007cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cc4:	e011      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007cc6:	4b17      	ldr	r3, [pc, #92]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ccc:	f003 0302 	and.w	r3, r3, #2
 8007cd0:	2b02      	cmp	r3, #2
 8007cd2:	d106      	bne.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd6:	2b50      	cmp	r3, #80	@ 0x50
 8007cd8:	d103      	bne.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8007cda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ce0:	e003      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ce6:	f001 ba28 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007cea:	f001 ba26 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007cee:	4b0d      	ldr	r3, [pc, #52]	@ (8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cf4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007cf8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d104      	bne.n	8007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007d00:	f7fc faec 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 8007d04:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d06:	f001 ba18 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d10:	d10e      	bne.n	8007d30 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d12:	f107 0314 	add.w	r3, r7, #20
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fe fbec 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d20:	f001 ba0b 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d24:	44020c00 	.word	0x44020c00
 8007d28:	03d09000 	.word	0x03d09000
 8007d2c:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8007d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d36:	d108      	bne.n	8007d4a <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d38:	f107 0308 	add.w	r3, r7, #8
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f7fe fd45 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d46:	f001 b9f8 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007d4a:	4ba4      	ldr	r3, [pc, #656]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 0302 	and.w	r3, r3, #2
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d10d      	bne.n	8007d72 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8007d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d58:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007d5c:	d109      	bne.n	8007d72 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d5e:	4b9f      	ldr	r3, [pc, #636]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	08db      	lsrs	r3, r3, #3
 8007d64:	f003 0303 	and.w	r3, r3, #3
 8007d68:	4a9d      	ldr	r2, [pc, #628]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8007d6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d70:	e020      	b.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007d72:	4b9a      	ldr	r3, [pc, #616]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d7e:	d106      	bne.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8007d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d82:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d86:	d102      	bne.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8007d88:	4b96      	ldr	r3, [pc, #600]	@ (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007d8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d8c:	e012      	b.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007d8e:	4b93      	ldr	r3, [pc, #588]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d94:	f003 0302 	and.w	r3, r3, #2
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d107      	bne.n	8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8007d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007da2:	d103      	bne.n	8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8007da4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007daa:	e003      	b.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8007dac:	2300      	movs	r3, #0
 8007dae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007db0:	f001 b9c3 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007db4:	f001 b9c1 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007db8:	4b88      	ldr	r3, [pc, #544]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007dbe:	f003 0307 	and.w	r3, r3, #7
 8007dc2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d104      	bne.n	8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8007dca:	f7fc fa3f 	bl	800424c <HAL_RCC_GetHCLKFreq>
 8007dce:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007dd0:	f001 b9b3 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d104      	bne.n	8007de4 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8007dda:	f7fc f90b 	bl	8003ff4 <HAL_RCC_GetSysClockFreq>
 8007dde:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007de0:	f001 b9ab 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de6:	2b02      	cmp	r3, #2
 8007de8:	d108      	bne.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dea:	f107 0314 	add.w	r3, r7, #20
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7fe fb80 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007df8:	f001 b99f 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007dfc:	4b77      	ldr	r3, [pc, #476]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e08:	d105      	bne.n	8007e16 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0c:	2b03      	cmp	r3, #3
 8007e0e:	d102      	bne.n	8007e16 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8007e10:	4b75      	ldr	r3, [pc, #468]	@ (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8007e12:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e14:	e023      	b.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007e16:	4b71      	ldr	r3, [pc, #452]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d10c      	bne.n	8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8007e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e24:	2b04      	cmp	r3, #4
 8007e26:	d109      	bne.n	8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e28:	4b6c      	ldr	r3, [pc, #432]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	08db      	lsrs	r3, r3, #3
 8007e2e:	f003 0303 	and.w	r3, r3, #3
 8007e32:	4a6b      	ldr	r2, [pc, #428]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007e34:	fa22 f303 	lsr.w	r3, r2, r3
 8007e38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e3a:	e010      	b.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007e3c:	4b67      	ldr	r3, [pc, #412]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e48:	d105      	bne.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8007e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e4c:	2b05      	cmp	r3, #5
 8007e4e:	d102      	bne.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8007e50:	4b64      	ldr	r3, [pc, #400]	@ (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e54:	e003      	b.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8007e56:	2300      	movs	r3, #0
 8007e58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e5a:	f001 b96e 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e5e:	f001 b96c 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007e62:	4b5e      	ldr	r3, [pc, #376]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e68:	f003 0308 	and.w	r3, r3, #8
 8007e6c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8007e6e:	4b5b      	ldr	r3, [pc, #364]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e74:	f003 0302 	and.w	r3, r3, #2
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d106      	bne.n	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d103      	bne.n	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8007e82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e88:	e012      	b.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8007e8a:	4b54      	ldr	r3, [pc, #336]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e98:	d106      	bne.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8007e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9c:	2b08      	cmp	r3, #8
 8007e9e:	d103      	bne.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8007ea0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007ea4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea6:	e003      	b.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007eac:	f001 b945 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007eb0:	f001 b943 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007eb4:	4b49      	ldr	r3, [pc, #292]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007eb6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007eba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007ebe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d104      	bne.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ec6:	f7fc f9dd 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 8007eca:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007ecc:	f001 b935 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ed6:	d108      	bne.n	8007eea <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ed8:	f107 0308 	add.w	r3, r7, #8
 8007edc:	4618      	mov	r0, r3
 8007ede:	f7fe fc75 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ee6:	f001 b928 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007eea:	4b3c      	ldr	r3, [pc, #240]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 0302 	and.w	r3, r3, #2
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d10d      	bne.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007efc:	d109      	bne.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007efe:	4b37      	ldr	r3, [pc, #220]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	08db      	lsrs	r3, r3, #3
 8007f04:	f003 0303 	and.w	r3, r3, #3
 8007f08:	4a35      	ldr	r2, [pc, #212]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f10:	e011      	b.n	8007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007f12:	4b32      	ldr	r3, [pc, #200]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f1e:	d106      	bne.n	8007f2e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8007f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f22:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007f26:	d102      	bne.n	8007f2e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8007f28:	4b2e      	ldr	r3, [pc, #184]	@ (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007f2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f2c:	e003      	b.n	8007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f32:	f001 b902 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f36:	f001 b900 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007f3a:	4b28      	ldr	r3, [pc, #160]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f40:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007f44:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d104      	bne.n	8007f56 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f4c:	f7fc f99a 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 8007f50:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f52:	f001 b8f2 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8007f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f5c:	d108      	bne.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f5e:	f107 0308 	add.w	r3, r7, #8
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7fe fc32 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f6c:	f001 b8e5 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007f70:	4b1a      	ldr	r3, [pc, #104]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0302 	and.w	r3, r3, #2
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	d10d      	bne.n	8007f98 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007f82:	d109      	bne.n	8007f98 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f84:	4b15      	ldr	r3, [pc, #84]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	08db      	lsrs	r3, r3, #3
 8007f8a:	f003 0303 	and.w	r3, r3, #3
 8007f8e:	4a14      	ldr	r2, [pc, #80]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007f90:	fa22 f303 	lsr.w	r3, r2, r3
 8007f94:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f96:	e011      	b.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007f98:	4b10      	ldr	r3, [pc, #64]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fa4:	d106      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007fac:	d102      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8007fae:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007fb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb2:	e003      	b.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fb8:	f001 b8bf 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007fbc:	f001 b8bd 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007fc0:	4b06      	ldr	r3, [pc, #24]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007fc2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007fc6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007fca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8007fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d10c      	bne.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007fd2:	f7fc f983 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 8007fd6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007fd8:	f001 b8af 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007fdc:	44020c00 	.word	0x44020c00
 8007fe0:	03d09000 	.word	0x03d09000
 8007fe4:	003d0900 	.word	0x003d0900
 8007fe8:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ff2:	d108      	bne.n	8008006 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ff4:	f107 0308 	add.w	r3, r7, #8
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7fe fbe7 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008002:	f001 b89a 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8008006:	4b9f      	ldr	r3, [pc, #636]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f003 0302 	and.w	r3, r3, #2
 800800e:	2b02      	cmp	r3, #2
 8008010:	d10d      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8008012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008014:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008018:	d109      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800801a:	4b9a      	ldr	r3, [pc, #616]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	08db      	lsrs	r3, r3, #3
 8008020:	f003 0303 	and.w	r3, r3, #3
 8008024:	4a98      	ldr	r2, [pc, #608]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008026:	fa22 f303 	lsr.w	r3, r2, r3
 800802a:	637b      	str	r3, [r7, #52]	@ 0x34
 800802c:	e011      	b.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800802e:	4b95      	ldr	r3, [pc, #596]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008036:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800803a:	d106      	bne.n	800804a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800803c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008042:	d102      	bne.n	800804a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8008044:	4b91      	ldr	r3, [pc, #580]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008046:	637b      	str	r3, [r7, #52]	@ 0x34
 8008048:	e003      	b.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800804a:	2300      	movs	r3, #0
 800804c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800804e:	f001 b874 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008052:	f001 b872 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008056:	4b8b      	ldr	r3, [pc, #556]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008058:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800805c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008060:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8008062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008064:	2b00      	cmp	r3, #0
 8008066:	d104      	bne.n	8008072 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008068:	f7fc f938 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 800806c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800806e:	f001 b864 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8008072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008074:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008078:	d108      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800807a:	f107 0308 	add.w	r3, r7, #8
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe fba4 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008088:	f001 b857 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800808c:	4b7d      	ldr	r3, [pc, #500]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f003 0302 	and.w	r3, r3, #2
 8008094:	2b02      	cmp	r3, #2
 8008096:	d10d      	bne.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800809e:	d109      	bne.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080a0:	4b78      	ldr	r3, [pc, #480]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	08db      	lsrs	r3, r3, #3
 80080a6:	f003 0303 	and.w	r3, r3, #3
 80080aa:	4a77      	ldr	r2, [pc, #476]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80080ac:	fa22 f303 	lsr.w	r3, r2, r3
 80080b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80080b2:	e011      	b.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 80080b4:	4b73      	ldr	r3, [pc, #460]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080c0:	d106      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 80080c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80080c8:	d102      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 80080ca:	4b70      	ldr	r3, [pc, #448]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80080cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ce:	e003      	b.n	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 80080d0:	2300      	movs	r3, #0
 80080d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080d4:	f001 b831 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80080d8:	f001 b82f 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80080dc:	4b69      	ldr	r3, [pc, #420]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080e2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80080e6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80080e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d104      	bne.n	80080f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80080ee:	f7fc f8c9 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 80080f2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80080f4:	f001 b821 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80080f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080fe:	d108      	bne.n	8008112 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008100:	f107 0308 	add.w	r3, r7, #8
 8008104:	4618      	mov	r0, r3
 8008106:	f7fe fb61 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800810e:	f001 b814 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8008112:	4b5c      	ldr	r3, [pc, #368]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f003 0302 	and.w	r3, r3, #2
 800811a:	2b02      	cmp	r3, #2
 800811c:	d10e      	bne.n	800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008120:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008124:	d10a      	bne.n	800813c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008126:	4b57      	ldr	r3, [pc, #348]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	08db      	lsrs	r3, r3, #3
 800812c:	f003 0303 	and.w	r3, r3, #3
 8008130:	4a55      	ldr	r2, [pc, #340]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008132:	fa22 f303 	lsr.w	r3, r2, r3
 8008136:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008138:	f000 bfff 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800813c:	2300      	movs	r3, #0
 800813e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008140:	f000 bffb 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008144:	4b4f      	ldr	r3, [pc, #316]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008146:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800814a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800814e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008152:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008156:	d056      	beq.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8008158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800815e:	f200 808b 	bhi.w	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008168:	d03e      	beq.n	80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800816a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008170:	f200 8082 	bhi.w	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008176:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800817a:	d027      	beq.n	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008182:	d879      	bhi.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008186:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800818a:	d017      	beq.n	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800818c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008192:	d871      	bhi.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008196:	2b00      	cmp	r3, #0
 8008198:	d004      	beq.n	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800819a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081a0:	d004      	beq.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 80081a2:	e069      	b.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80081a4:	f7fc f89a 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 80081a8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80081aa:	e068      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081ac:	f107 0314 	add.w	r3, r7, #20
 80081b0:	4618      	mov	r0, r3
 80081b2:	f7fe f99f 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081ba:	e060      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081bc:	f107 0308 	add.w	r3, r7, #8
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7fe fb03 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081ca:	e058      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80081cc:	4b2d      	ldr	r3, [pc, #180]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081d2:	f003 0302 	and.w	r3, r3, #2
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d103      	bne.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 80081da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081de:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80081e0:	e04d      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081e6:	e04a      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80081e8:	4b26      	ldr	r3, [pc, #152]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80081ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081f6:	d103      	bne.n	8008200 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80081f8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80081fc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80081fe:	e03e      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8008200:	2300      	movs	r3, #0
 8008202:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008204:	e03b      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008206:	4b1f      	ldr	r3, [pc, #124]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008208:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800820c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008210:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008212:	4b1c      	ldr	r3, [pc, #112]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0302 	and.w	r3, r3, #2
 800821a:	2b02      	cmp	r3, #2
 800821c:	d10c      	bne.n	8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800821e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008220:	2b00      	cmp	r3, #0
 8008222:	d109      	bne.n	8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008224:	4b17      	ldr	r3, [pc, #92]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	08db      	lsrs	r3, r3, #3
 800822a:	f003 0303 	and.w	r3, r3, #3
 800822e:	4a16      	ldr	r2, [pc, #88]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008230:	fa22 f303 	lsr.w	r3, r2, r3
 8008234:	637b      	str	r3, [r7, #52]	@ 0x34
 8008236:	e01e      	b.n	8008276 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008238:	4b12      	ldr	r3, [pc, #72]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008244:	d106      	bne.n	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8008246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800824c:	d102      	bne.n	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800824e:	4b0f      	ldr	r3, [pc, #60]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008250:	637b      	str	r3, [r7, #52]	@ 0x34
 8008252:	e010      	b.n	8008276 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008254:	4b0b      	ldr	r3, [pc, #44]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800825c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008260:	d106      	bne.n	8008270 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8008262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008264:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008268:	d102      	bne.n	8008270 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800826a:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800826c:	637b      	str	r3, [r7, #52]	@ 0x34
 800826e:	e002      	b.n	8008276 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008270:	2300      	movs	r3, #0
 8008272:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008274:	e003      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008276:	e002      	b.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008278:	2300      	movs	r3, #0
 800827a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800827c:	bf00      	nop
          }
        }
        break;
 800827e:	f000 bf5c 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008282:	bf00      	nop
 8008284:	44020c00 	.word	0x44020c00
 8008288:	03d09000 	.word	0x03d09000
 800828c:	003d0900 	.word	0x003d0900
 8008290:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008294:	4b9e      	ldr	r3, [pc, #632]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008296:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800829a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800829e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80082a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80082a6:	d056      	beq.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 80082a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082aa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80082ae:	f200 808b 	bhi.w	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80082b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80082b8:	d03e      	beq.n	8008338 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 80082ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80082c0:	f200 8082 	bhi.w	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80082c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80082ca:	d027      	beq.n	800831c <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 80082cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80082d2:	d879      	bhi.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082da:	d017      	beq.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 80082dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082e2:	d871      	bhi.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80082e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d004      	beq.n	80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 80082ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082f0:	d004      	beq.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 80082f2:	e069      	b.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80082f4:	f7fb ffc6 	bl	8004284 <HAL_RCC_GetPCLK1Freq>
 80082f8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80082fa:	e068      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082fc:	f107 0314 	add.w	r3, r7, #20
 8008300:	4618      	mov	r0, r3
 8008302:	f7fe f8f7 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800830a:	e060      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800830c:	f107 0308 	add.w	r3, r7, #8
 8008310:	4618      	mov	r0, r3
 8008312:	f7fe fa5b 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800831a:	e058      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800831c:	4b7c      	ldr	r3, [pc, #496]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800831e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008322:	f003 0302 	and.w	r3, r3, #2
 8008326:	2b02      	cmp	r3, #2
 8008328:	d103      	bne.n	8008332 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800832a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800832e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008330:	e04d      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008332:	2300      	movs	r3, #0
 8008334:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008336:	e04a      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008338:	4b75      	ldr	r3, [pc, #468]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800833a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800833e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008342:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008346:	d103      	bne.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8008348:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800834c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800834e:	e03e      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008350:	2300      	movs	r3, #0
 8008352:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008354:	e03b      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008356:	4b6e      	ldr	r3, [pc, #440]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008358:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800835c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008360:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008362:	4b6b      	ldr	r3, [pc, #428]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f003 0302 	and.w	r3, r3, #2
 800836a:	2b02      	cmp	r3, #2
 800836c:	d10c      	bne.n	8008388 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800836e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008370:	2b00      	cmp	r3, #0
 8008372:	d109      	bne.n	8008388 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008374:	4b66      	ldr	r3, [pc, #408]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	08db      	lsrs	r3, r3, #3
 800837a:	f003 0303 	and.w	r3, r3, #3
 800837e:	4a65      	ldr	r2, [pc, #404]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008380:	fa22 f303 	lsr.w	r3, r2, r3
 8008384:	637b      	str	r3, [r7, #52]	@ 0x34
 8008386:	e01e      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008388:	4b61      	ldr	r3, [pc, #388]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008394:	d106      	bne.n	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800839c:	d102      	bne.n	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800839e:	4b5e      	ldr	r3, [pc, #376]	@ (8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80083a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80083a2:	e010      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80083a4:	4b5a      	ldr	r3, [pc, #360]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083b0:	d106      	bne.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 80083b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083b8:	d102      	bne.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80083ba:	4b58      	ldr	r3, [pc, #352]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80083bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80083be:	e002      	b.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80083c4:	e003      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 80083c6:	e002      	b.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 80083c8:	2300      	movs	r3, #0
 80083ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083cc:	bf00      	nop
          }
        }
        break;
 80083ce:	f000 beb4 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80083d2:	4b4f      	ldr	r3, [pc, #316]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80083d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80083d8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80083dc:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80083de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80083e4:	d056      	beq.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 80083e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80083ec:	f200 808b 	bhi.w	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80083f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80083f6:	d03e      	beq.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80083f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80083fe:	f200 8082 	bhi.w	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008404:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008408:	d027      	beq.n	800845a <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800840a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008410:	d879      	bhi.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008414:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008418:	d017      	beq.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800841a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008420:	d871      	bhi.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008424:	2b00      	cmp	r3, #0
 8008426:	d004      	beq.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8008428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800842e:	d004      	beq.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8008430:	e069      	b.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008432:	f7fb ff53 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 8008436:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008438:	e068      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800843a:	f107 0314 	add.w	r3, r7, #20
 800843e:	4618      	mov	r0, r3
 8008440:	f7fe f858 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008448:	e060      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800844a:	f107 0308 	add.w	r3, r7, #8
 800844e:	4618      	mov	r0, r3
 8008450:	f7fe f9bc 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008458:	e058      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800845a:	4b2d      	ldr	r3, [pc, #180]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800845c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008460:	f003 0302 	and.w	r3, r3, #2
 8008464:	2b02      	cmp	r3, #2
 8008466:	d103      	bne.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008468:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800846c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800846e:	e04d      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008470:	2300      	movs	r3, #0
 8008472:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008474:	e04a      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008476:	4b26      	ldr	r3, [pc, #152]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008478:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800847c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008480:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008484:	d103      	bne.n	800848e <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008486:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800848a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800848c:	e03e      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800848e:	2300      	movs	r3, #0
 8008490:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008492:	e03b      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008494:	4b1e      	ldr	r3, [pc, #120]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008496:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800849a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800849e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084a0:	4b1b      	ldr	r3, [pc, #108]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 0302 	and.w	r3, r3, #2
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	d10c      	bne.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 80084ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d109      	bne.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80084b2:	4b17      	ldr	r3, [pc, #92]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	08db      	lsrs	r3, r3, #3
 80084b8:	f003 0303 	and.w	r3, r3, #3
 80084bc:	4a15      	ldr	r2, [pc, #84]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 80084be:	fa22 f303 	lsr.w	r3, r2, r3
 80084c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80084c4:	e01e      	b.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80084c6:	4b12      	ldr	r3, [pc, #72]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80084ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084d2:	d106      	bne.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 80084d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084da:	d102      	bne.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80084dc:	4b0e      	ldr	r3, [pc, #56]	@ (8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80084de:	637b      	str	r3, [r7, #52]	@ 0x34
 80084e0:	e010      	b.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084e2:	4b0b      	ldr	r3, [pc, #44]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084ee:	d106      	bne.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 80084f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084f6:	d102      	bne.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80084f8:	4b08      	ldr	r3, [pc, #32]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80084fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80084fc:	e002      	b.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80084fe:	2300      	movs	r3, #0
 8008500:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008502:	e003      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8008504:	e002      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8008506:	2300      	movs	r3, #0
 8008508:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800850a:	bf00      	nop
          }
        }
        break;
 800850c:	f000 be15 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008510:	44020c00 	.word	0x44020c00
 8008514:	03d09000 	.word	0x03d09000
 8008518:	003d0900 	.word	0x003d0900
 800851c:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8008520:	4b9e      	ldr	r3, [pc, #632]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008522:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008526:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800852a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800852c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008532:	d056      	beq.n	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8008534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008536:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800853a:	f200 808b 	bhi.w	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800853e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008540:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008544:	d03e      	beq.n	80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800854c:	f200 8082 	bhi.w	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008552:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008556:	d027      	beq.n	80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800855e:	d879      	bhi.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008562:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008566:	d017      	beq.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800856e:	d871      	bhi.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008572:	2b00      	cmp	r3, #0
 8008574:	d004      	beq.n	8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008578:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800857c:	d004      	beq.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800857e:	e069      	b.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008580:	f7fb feac 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 8008584:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008586:	e068      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008588:	f107 0314 	add.w	r3, r7, #20
 800858c:	4618      	mov	r0, r3
 800858e:	f7fd ffb1 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008596:	e060      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008598:	f107 0308 	add.w	r3, r7, #8
 800859c:	4618      	mov	r0, r3
 800859e:	f7fe f915 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085a6:	e058      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80085a8:	4b7c      	ldr	r3, [pc, #496]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085ae:	f003 0302 	and.w	r3, r3, #2
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	d103      	bne.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 80085b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085ba:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80085bc:	e04d      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80085be:	2300      	movs	r3, #0
 80085c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085c2:	e04a      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80085c4:	4b75      	ldr	r3, [pc, #468]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085d2:	d103      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 80085d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80085d8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80085da:	e03e      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80085dc:	2300      	movs	r3, #0
 80085de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085e0:	e03b      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085e2:	4b6e      	ldr	r3, [pc, #440]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085e8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80085ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085ee:	4b6b      	ldr	r3, [pc, #428]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0302 	and.w	r3, r3, #2
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d10c      	bne.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 80085fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d109      	bne.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008600:	4b66      	ldr	r3, [pc, #408]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	08db      	lsrs	r3, r3, #3
 8008606:	f003 0303 	and.w	r3, r3, #3
 800860a:	4a65      	ldr	r2, [pc, #404]	@ (80087a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800860c:	fa22 f303 	lsr.w	r3, r2, r3
 8008610:	637b      	str	r3, [r7, #52]	@ 0x34
 8008612:	e01e      	b.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008614:	4b61      	ldr	r3, [pc, #388]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800861c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008620:	d106      	bne.n	8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8008622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008628:	d102      	bne.n	8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800862a:	4b5e      	ldr	r3, [pc, #376]	@ (80087a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800862c:	637b      	str	r3, [r7, #52]	@ 0x34
 800862e:	e010      	b.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008630:	4b5a      	ldr	r3, [pc, #360]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008638:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800863c:	d106      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800863e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008640:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008644:	d102      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008646:	4b58      	ldr	r3, [pc, #352]	@ (80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008648:	637b      	str	r3, [r7, #52]	@ 0x34
 800864a:	e002      	b.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800864c:	2300      	movs	r3, #0
 800864e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008650:	e003      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8008652:	e002      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8008654:	2300      	movs	r3, #0
 8008656:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008658:	bf00      	nop
          }
        }
        break;
 800865a:	f000 bd6e 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800865e:	4b4f      	ldr	r3, [pc, #316]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008660:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008664:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008668:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800866a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008670:	d056      	beq.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8008672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008674:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008678:	f200 808b 	bhi.w	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800867c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008682:	d03e      	beq.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008686:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800868a:	f200 8082 	bhi.w	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800868e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008690:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008694:	d027      	beq.n	80086e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008698:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800869c:	d879      	bhi.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800869e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086a4:	d017      	beq.n	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 80086a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086ac:	d871      	bhi.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80086ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d004      	beq.n	80086be <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 80086b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086ba:	d004      	beq.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 80086bc:	e069      	b.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80086be:	f7fb fe0d 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 80086c2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80086c4:	e068      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086c6:	f107 0314 	add.w	r3, r7, #20
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7fd ff12 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086d4:	e060      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086d6:	f107 0308 	add.w	r3, r7, #8
 80086da:	4618      	mov	r0, r3
 80086dc:	f7fe f876 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086e4:	e058      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80086e6:	4b2d      	ldr	r3, [pc, #180]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80086e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086ec:	f003 0302 	and.w	r3, r3, #2
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d103      	bne.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 80086f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80086fa:	e04d      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80086fc:	2300      	movs	r3, #0
 80086fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008700:	e04a      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008702:	4b26      	ldr	r3, [pc, #152]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008704:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008708:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800870c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008710:	d103      	bne.n	800871a <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8008712:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008716:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008718:	e03e      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800871a:	2300      	movs	r3, #0
 800871c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800871e:	e03b      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008720:	4b1e      	ldr	r3, [pc, #120]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008722:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008726:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800872a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800872c:	4b1b      	ldr	r3, [pc, #108]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f003 0302 	and.w	r3, r3, #2
 8008734:	2b02      	cmp	r3, #2
 8008736:	d10c      	bne.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8008738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800873a:	2b00      	cmp	r3, #0
 800873c:	d109      	bne.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800873e:	4b17      	ldr	r3, [pc, #92]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	08db      	lsrs	r3, r3, #3
 8008744:	f003 0303 	and.w	r3, r3, #3
 8008748:	4a15      	ldr	r2, [pc, #84]	@ (80087a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800874a:	fa22 f303 	lsr.w	r3, r2, r3
 800874e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008750:	e01e      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008752:	4b12      	ldr	r3, [pc, #72]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800875a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800875e:	d106      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8008760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008766:	d102      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008768:	4b0e      	ldr	r3, [pc, #56]	@ (80087a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800876a:	637b      	str	r3, [r7, #52]	@ 0x34
 800876c:	e010      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800876e:	4b0b      	ldr	r3, [pc, #44]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008776:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800877a:	d106      	bne.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800877c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800877e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008782:	d102      	bne.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008784:	4b08      	ldr	r3, [pc, #32]	@ (80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008786:	637b      	str	r3, [r7, #52]	@ 0x34
 8008788:	e002      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800878a:	2300      	movs	r3, #0
 800878c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800878e:	e003      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8008790:	e002      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8008792:	2300      	movs	r3, #0
 8008794:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008796:	bf00      	nop
          }
        }
        break;
 8008798:	f000 bccf 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800879c:	44020c00 	.word	0x44020c00
 80087a0:	03d09000 	.word	0x03d09000
 80087a4:	003d0900 	.word	0x003d0900
 80087a8:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 80087ac:	4b9e      	ldr	r3, [pc, #632]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80087ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80087b2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80087b6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80087b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80087be:	d056      	beq.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 80087c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80087c6:	f200 808b 	bhi.w	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80087ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087d0:	d03e      	beq.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087d8:	f200 8082 	bhi.w	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80087dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80087e2:	d027      	beq.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 80087e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80087ea:	d879      	bhi.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087f2:	d017      	beq.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 80087f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087fa:	d871      	bhi.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80087fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d004      	beq.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8008802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008804:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008808:	d004      	beq.n	8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800880a:	e069      	b.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800880c:	f7fb fd66 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 8008810:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008812:	e068      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008814:	f107 0314 	add.w	r3, r7, #20
 8008818:	4618      	mov	r0, r3
 800881a:	f7fd fe6b 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008822:	e060      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008824:	f107 0308 	add.w	r3, r7, #8
 8008828:	4618      	mov	r0, r3
 800882a:	f7fd ffcf 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008832:	e058      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008834:	4b7c      	ldr	r3, [pc, #496]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008836:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800883a:	f003 0302 	and.w	r3, r3, #2
 800883e:	2b02      	cmp	r3, #2
 8008840:	d103      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8008842:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008846:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008848:	e04d      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800884a:	2300      	movs	r3, #0
 800884c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800884e:	e04a      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008850:	4b75      	ldr	r3, [pc, #468]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008856:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800885a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800885e:	d103      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8008860:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008864:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008866:	e03e      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8008868:	2300      	movs	r3, #0
 800886a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800886c:	e03b      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800886e:	4b6e      	ldr	r3, [pc, #440]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008870:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008874:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008878:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800887a:	4b6b      	ldr	r3, [pc, #428]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f003 0302 	and.w	r3, r3, #2
 8008882:	2b02      	cmp	r3, #2
 8008884:	d10c      	bne.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008888:	2b00      	cmp	r3, #0
 800888a:	d109      	bne.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800888c:	4b66      	ldr	r3, [pc, #408]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	08db      	lsrs	r3, r3, #3
 8008892:	f003 0303 	and.w	r3, r3, #3
 8008896:	4a65      	ldr	r2, [pc, #404]	@ (8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008898:	fa22 f303 	lsr.w	r3, r2, r3
 800889c:	637b      	str	r3, [r7, #52]	@ 0x34
 800889e:	e01e      	b.n	80088de <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088a0:	4b61      	ldr	r3, [pc, #388]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088ac:	d106      	bne.n	80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 80088ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088b4:	d102      	bne.n	80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80088b6:	4b5e      	ldr	r3, [pc, #376]	@ (8008a30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 80088b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ba:	e010      	b.n	80088de <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80088bc:	4b5a      	ldr	r3, [pc, #360]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088c8:	d106      	bne.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 80088ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088d0:	d102      	bne.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80088d2:	4b58      	ldr	r3, [pc, #352]	@ (8008a34 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80088d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80088d6:	e002      	b.n	80088de <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80088d8:	2300      	movs	r3, #0
 80088da:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80088dc:	e003      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 80088de:	e002      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 80088e0:	2300      	movs	r3, #0
 80088e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088e4:	bf00      	nop
          }
        }
        break;
 80088e6:	f000 bc28 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80088ea:	4b4f      	ldr	r3, [pc, #316]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80088f6:	4b4c      	ldr	r3, [pc, #304]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008902:	d106      	bne.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8008904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008906:	2b00      	cmp	r3, #0
 8008908:	d103      	bne.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800890a:	4b4a      	ldr	r3, [pc, #296]	@ (8008a34 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800890c:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800890e:	f000 bc14 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8008912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008918:	d108      	bne.n	800892c <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800891a:	f107 0320 	add.w	r3, r7, #32
 800891e:	4618      	mov	r0, r3
 8008920:	f7fd fc7c 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008926:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008928:	f000 bc07 	b.w	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800892c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008932:	d107      	bne.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008934:	f107 0314 	add.w	r3, r7, #20
 8008938:	4618      	mov	r0, r3
 800893a:	f7fd fddb 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008942:	e3fa      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008944:	2300      	movs	r3, #0
 8008946:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008948:	e3f7      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800894a:	4b37      	ldr	r3, [pc, #220]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800894c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008950:	f003 0307 	and.w	r3, r3, #7
 8008954:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	2b04      	cmp	r3, #4
 800895a:	d861      	bhi.n	8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800895c:	a201      	add	r2, pc, #4	@ (adr r2, 8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800895e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008962:	bf00      	nop
 8008964:	08008979 	.word	0x08008979
 8008968:	08008989 	.word	0x08008989
 800896c:	08008999 	.word	0x08008999
 8008970:	080089a9 	.word	0x080089a9
 8008974:	080089af 	.word	0x080089af
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008978:	f107 0320 	add.w	r3, r7, #32
 800897c:	4618      	mov	r0, r3
 800897e:	f7fd fc4d 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008984:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008986:	e04e      	b.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008988:	f107 0314 	add.w	r3, r7, #20
 800898c:	4618      	mov	r0, r3
 800898e:	f7fd fdb1 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008996:	e046      	b.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008998:	f107 0308 	add.w	r3, r7, #8
 800899c:	4618      	mov	r0, r3
 800899e:	f7fd ff15 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089a6:	e03e      	b.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80089a8:	4b23      	ldr	r3, [pc, #140]	@ (8008a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 80089aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80089ac:	e03b      	b.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80089ae:	4b1e      	ldr	r3, [pc, #120]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089b4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80089b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80089ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 0302 	and.w	r3, r3, #2
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d10c      	bne.n	80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 80089c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d109      	bne.n	80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80089cc:	4b16      	ldr	r3, [pc, #88]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	08db      	lsrs	r3, r3, #3
 80089d2:	f003 0303 	and.w	r3, r3, #3
 80089d6:	4a15      	ldr	r2, [pc, #84]	@ (8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 80089d8:	fa22 f303 	lsr.w	r3, r2, r3
 80089dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80089de:	e01e      	b.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80089e0:	4b11      	ldr	r3, [pc, #68]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ec:	d106      	bne.n	80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 80089ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089f4:	d102      	bne.n	80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80089f6:	4b0e      	ldr	r3, [pc, #56]	@ (8008a30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 80089f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80089fa:	e010      	b.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80089fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a08:	d106      	bne.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8008a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a10:	d102      	bne.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008a12:	4b08      	ldr	r3, [pc, #32]	@ (8008a34 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008a14:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a16:	e002      	b.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008a1c:	e003      	b.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8008a1e:	e002      	b.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8008a20:	2300      	movs	r3, #0
 8008a22:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a24:	bf00      	nop
          }
        }
        break;
 8008a26:	e388      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a28:	44020c00 	.word	0x44020c00
 8008a2c:	03d09000 	.word	0x03d09000
 8008a30:	003d0900 	.word	0x003d0900
 8008a34:	017d7840 	.word	0x017d7840
 8008a38:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008a3c:	4ba9      	ldr	r3, [pc, #676]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a46:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4a:	2b20      	cmp	r3, #32
 8008a4c:	f200 809a 	bhi.w	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8008a50:	a201      	add	r2, pc, #4	@ (adr r2, 8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8008a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a56:	bf00      	nop
 8008a58:	08008add 	.word	0x08008add
 8008a5c:	08008b85 	.word	0x08008b85
 8008a60:	08008b85 	.word	0x08008b85
 8008a64:	08008b85 	.word	0x08008b85
 8008a68:	08008b85 	.word	0x08008b85
 8008a6c:	08008b85 	.word	0x08008b85
 8008a70:	08008b85 	.word	0x08008b85
 8008a74:	08008b85 	.word	0x08008b85
 8008a78:	08008aed 	.word	0x08008aed
 8008a7c:	08008b85 	.word	0x08008b85
 8008a80:	08008b85 	.word	0x08008b85
 8008a84:	08008b85 	.word	0x08008b85
 8008a88:	08008b85 	.word	0x08008b85
 8008a8c:	08008b85 	.word	0x08008b85
 8008a90:	08008b85 	.word	0x08008b85
 8008a94:	08008b85 	.word	0x08008b85
 8008a98:	08008afd 	.word	0x08008afd
 8008a9c:	08008b85 	.word	0x08008b85
 8008aa0:	08008b85 	.word	0x08008b85
 8008aa4:	08008b85 	.word	0x08008b85
 8008aa8:	08008b85 	.word	0x08008b85
 8008aac:	08008b85 	.word	0x08008b85
 8008ab0:	08008b85 	.word	0x08008b85
 8008ab4:	08008b85 	.word	0x08008b85
 8008ab8:	08008b0d 	.word	0x08008b0d
 8008abc:	08008b85 	.word	0x08008b85
 8008ac0:	08008b85 	.word	0x08008b85
 8008ac4:	08008b85 	.word	0x08008b85
 8008ac8:	08008b85 	.word	0x08008b85
 8008acc:	08008b85 	.word	0x08008b85
 8008ad0:	08008b85 	.word	0x08008b85
 8008ad4:	08008b85 	.word	0x08008b85
 8008ad8:	08008b13 	.word	0x08008b13
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008adc:	f107 0320 	add.w	r3, r7, #32
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f7fd fb9b 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008aea:	e04e      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008aec:	f107 0314 	add.w	r3, r7, #20
 8008af0:	4618      	mov	r0, r3
 8008af2:	f7fd fcff 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008afa:	e046      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008afc:	f107 0308 	add.w	r3, r7, #8
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7fd fe63 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b0a:	e03e      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008b0c:	4b76      	ldr	r3, [pc, #472]	@ (8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008b0e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b10:	e03b      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b12:	4b74      	ldr	r3, [pc, #464]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b18:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b1e:	4b71      	ldr	r3, [pc, #452]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f003 0302 	and.w	r3, r3, #2
 8008b26:	2b02      	cmp	r3, #2
 8008b28:	d10c      	bne.n	8008b44 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8008b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d109      	bne.n	8008b44 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b30:	4b6c      	ldr	r3, [pc, #432]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	08db      	lsrs	r3, r3, #3
 8008b36:	f003 0303 	and.w	r3, r3, #3
 8008b3a:	4a6c      	ldr	r2, [pc, #432]	@ (8008cec <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b40:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b42:	e01e      	b.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b44:	4b67      	ldr	r3, [pc, #412]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b50:	d106      	bne.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8008b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b58:	d102      	bne.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008b5a:	4b65      	ldr	r3, [pc, #404]	@ (8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008b5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b5e:	e010      	b.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b60:	4b60      	ldr	r3, [pc, #384]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b6c:	d106      	bne.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8008b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b74:	d102      	bne.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008b76:	4b5f      	ldr	r3, [pc, #380]	@ (8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b7a:	e002      	b.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008b80:	e003      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008b82:	e002      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008b84:	2300      	movs	r3, #0
 8008b86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b88:	bf00      	nop
          }
        }
        break;
 8008b8a:	e2d6      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008b8c:	4b55      	ldr	r3, [pc, #340]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b92:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008b96:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b9e:	d031      	beq.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ba6:	d866      	bhi.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008baa:	2bc0      	cmp	r3, #192	@ 0xc0
 8008bac:	d027      	beq.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8008bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb0:	2bc0      	cmp	r3, #192	@ 0xc0
 8008bb2:	d860      	bhi.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb6:	2b80      	cmp	r3, #128	@ 0x80
 8008bb8:	d019      	beq.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8008bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bbc:	2b80      	cmp	r3, #128	@ 0x80
 8008bbe:	d85a      	bhi.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d003      	beq.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc8:	2b40      	cmp	r3, #64	@ 0x40
 8008bca:	d008      	beq.n	8008bde <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8008bcc:	e053      	b.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008bce:	f107 0320 	add.w	r3, r7, #32
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f7fd fb22 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bda:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bdc:	e04e      	b.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bde:	f107 0314 	add.w	r3, r7, #20
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7fd fc86 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bec:	e046      	b.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008bee:	f107 0308 	add.w	r3, r7, #8
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7fd fdea 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bfc:	e03e      	b.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008bfe:	4b3a      	ldr	r3, [pc, #232]	@ (8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008c00:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c02:	e03b      	b.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c04:	4b37      	ldr	r3, [pc, #220]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c0a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c10:	4b34      	ldr	r3, [pc, #208]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 0302 	and.w	r3, r3, #2
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d10c      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8008c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d109      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c22:	4b30      	ldr	r3, [pc, #192]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	08db      	lsrs	r3, r3, #3
 8008c28:	f003 0303 	and.w	r3, r3, #3
 8008c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8008cec <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c34:	e01e      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c36:	4b2b      	ldr	r3, [pc, #172]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c42:	d106      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8008c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c4a:	d102      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008c4c:	4b28      	ldr	r3, [pc, #160]	@ (8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c50:	e010      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c52:	4b24      	ldr	r3, [pc, #144]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c5e:	d106      	bne.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c66:	d102      	bne.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008c68:	4b22      	ldr	r3, [pc, #136]	@ (8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008c6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c6c:	e002      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008c72:	e003      	b.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008c74:	e002      	b.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008c76:	2300      	movs	r3, #0
 8008c78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c7a:	bf00      	nop
          }
        }
        break;
 8008c7c:	e25d      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008c7e:	4b19      	ldr	r3, [pc, #100]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c84:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008c88:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d103      	bne.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008c90:	f7fb fb0e 	bl	80042b0 <HAL_RCC_GetPCLK2Freq>
 8008c94:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008c96:	e250      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008c98:	4b12      	ldr	r3, [pc, #72]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ca0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ca4:	d10b      	bne.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cac:	d107      	bne.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cae:	f107 0314 	add.w	r3, r7, #20
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7fd fc1e 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cbc:	e04f      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8008cbe:	4b09      	ldr	r3, [pc, #36]	@ (8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cca:	d115      	bne.n	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8008ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cd2:	d111      	bne.n	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cd4:	f107 0308 	add.w	r3, r7, #8
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f7fd fd77 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce2:	e03c      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008ce4:	44020c00 	.word	0x44020c00
 8008ce8:	00bb8000 	.word	0x00bb8000
 8008cec:	03d09000 	.word	0x03d09000
 8008cf0:	003d0900 	.word	0x003d0900
 8008cf4:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008cf8:	4b94      	ldr	r3, [pc, #592]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 0302 	and.w	r3, r3, #2
 8008d00:	2b02      	cmp	r3, #2
 8008d02:	d10d      	bne.n	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8008d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d06:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008d0a:	d109      	bne.n	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d0c:	4b8f      	ldr	r3, [pc, #572]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	08db      	lsrs	r3, r3, #3
 8008d12:	f003 0303 	and.w	r3, r3, #3
 8008d16:	4a8e      	ldr	r2, [pc, #568]	@ (8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008d18:	fa22 f303 	lsr.w	r3, r2, r3
 8008d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d1e:	e01e      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8008d20:	4b8a      	ldr	r3, [pc, #552]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d2c:	d106      	bne.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d34:	d102      	bne.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8008d36:	4b87      	ldr	r3, [pc, #540]	@ (8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d3a:	e010      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8008d3c:	4b83      	ldr	r3, [pc, #524]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d48:	d106      	bne.n	8008d58 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8008d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d4c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008d50:	d102      	bne.n	8008d58 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8008d52:	4b81      	ldr	r3, [pc, #516]	@ (8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d56:	e002      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d5c:	e1ed      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d5e:	e1ec      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8008d60:	4b7a      	ldr	r3, [pc, #488]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d66:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008d6a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8008d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d103      	bne.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008d72:	f7fb fab3 	bl	80042dc <HAL_RCC_GetPCLK3Freq>
 8008d76:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008d78:	e1df      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8008d7a:	4b74      	ldr	r3, [pc, #464]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d86:	d10b      	bne.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8008d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d8e:	d107      	bne.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d90:	f107 0314 	add.w	r3, r7, #20
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7fd fbad 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d9e:	e045      	b.n	8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008da0:	4b6a      	ldr	r3, [pc, #424]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008da8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dac:	d10b      	bne.n	8008dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8008dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008db4:	d107      	bne.n	8008dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008db6:	f107 0308 	add.w	r3, r7, #8
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f7fd fd06 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc4:	e032      	b.n	8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008dc6:	4b61      	ldr	r3, [pc, #388]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f003 0302 	and.w	r3, r3, #2
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d10d      	bne.n	8008dee <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008dd8:	d109      	bne.n	8008dee <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008dda:	4b5c      	ldr	r3, [pc, #368]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	08db      	lsrs	r3, r3, #3
 8008de0:	f003 0303 	and.w	r3, r3, #3
 8008de4:	4a5a      	ldr	r2, [pc, #360]	@ (8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008de6:	fa22 f303 	lsr.w	r3, r2, r3
 8008dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dec:	e01e      	b.n	8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8008dee:	4b57      	ldr	r3, [pc, #348]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008df6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dfa:	d106      	bne.n	8008e0a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8008dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e02:	d102      	bne.n	8008e0a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8008e04:	4b53      	ldr	r3, [pc, #332]	@ (8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e08:	e010      	b.n	8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8008e0a:	4b50      	ldr	r3, [pc, #320]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e16:	d106      	bne.n	8008e26 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8008e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008e1e:	d102      	bne.n	8008e26 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8008e20:	4b4d      	ldr	r3, [pc, #308]	@ (8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008e22:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e24:	e002      	b.n	8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8008e26:	2300      	movs	r3, #0
 8008e28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e2a:	e186      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008e2c:	e185      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008e2e:	4b47      	ldr	r3, [pc, #284]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e34:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008e38:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8008e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d103      	bne.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008e40:	f7fb fa36 	bl	80042b0 <HAL_RCC_GetPCLK2Freq>
 8008e44:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008e46:	e178      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8008e48:	4b40      	ldr	r3, [pc, #256]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e54:	d10b      	bne.n	8008e6e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8008e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e5c:	d107      	bne.n	8008e6e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e5e:	f107 0314 	add.w	r3, r7, #20
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7fd fb46 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e6c:	e045      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8008e6e:	4b37      	ldr	r3, [pc, #220]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e7a:	d10b      	bne.n	8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e82:	d107      	bne.n	8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e84:	f107 0308 	add.w	r3, r7, #8
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7fd fc9f 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e92:	e032      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8008e94:	4b2d      	ldr	r3, [pc, #180]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f003 0302 	and.w	r3, r3, #2
 8008e9c:	2b02      	cmp	r3, #2
 8008e9e:	d10d      	bne.n	8008ebc <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8008ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008ea6:	d109      	bne.n	8008ebc <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008ea8:	4b28      	ldr	r3, [pc, #160]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	08db      	lsrs	r3, r3, #3
 8008eae:	f003 0303 	and.w	r3, r3, #3
 8008eb2:	4a27      	ldr	r2, [pc, #156]	@ (8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008eba:	e01e      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8008ebc:	4b23      	ldr	r3, [pc, #140]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ec8:	d106      	bne.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8008eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ecc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ed0:	d102      	bne.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8008ed2:	4b20      	ldr	r3, [pc, #128]	@ (8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008ed4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ed6:	e010      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8008ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ee0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ee4:	d106      	bne.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8008ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008eec:	d102      	bne.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8008eee:	4b1a      	ldr	r3, [pc, #104]	@ (8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008ef0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ef2:	e002      	b.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ef8:	e11f      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008efa:	e11e      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008efc:	4b13      	ldr	r3, [pc, #76]	@ (8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008efe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f02:	f003 0303 	and.w	r3, r3, #3
 8008f06:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f0a:	2b03      	cmp	r3, #3
 8008f0c:	d85f      	bhi.n	8008fce <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8008f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8008f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f14:	08008f25 	.word	0x08008f25
 8008f18:	08008f2d 	.word	0x08008f2d
 8008f1c:	08008f3d 	.word	0x08008f3d
 8008f20:	08008f5d 	.word	0x08008f5d
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8008f24:	f7fb f992 	bl	800424c <HAL_RCC_GetHCLKFreq>
 8008f28:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008f2a:	e053      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f2c:	f107 0320 	add.w	r3, r7, #32
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7fd f973 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f38:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f3a:	e04b      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f3c:	f107 0314 	add.w	r3, r7, #20
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7fd fad7 	bl	80064f4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8008f46:	69fb      	ldr	r3, [r7, #28]
 8008f48:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f4a:	e043      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008f4c:	44020c00 	.word	0x44020c00
 8008f50:	03d09000 	.word	0x03d09000
 8008f54:	003d0900 	.word	0x003d0900
 8008f58:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008f5c:	4b79      	ldr	r3, [pc, #484]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f62:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008f66:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f68:	4b76      	ldr	r3, [pc, #472]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0302 	and.w	r3, r3, #2
 8008f70:	2b02      	cmp	r3, #2
 8008f72:	d10c      	bne.n	8008f8e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8008f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d109      	bne.n	8008f8e <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f7a:	4b72      	ldr	r3, [pc, #456]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	08db      	lsrs	r3, r3, #3
 8008f80:	f003 0303 	and.w	r3, r3, #3
 8008f84:	4a70      	ldr	r2, [pc, #448]	@ (8009148 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8008f86:	fa22 f303 	lsr.w	r3, r2, r3
 8008f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f8c:	e01e      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f8e:	4b6d      	ldr	r3, [pc, #436]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f9a:	d106      	bne.n	8008faa <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8008f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fa2:	d102      	bne.n	8008faa <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008fa4:	4b69      	ldr	r3, [pc, #420]	@ (800914c <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8008fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fa8:	e010      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008faa:	4b66      	ldr	r3, [pc, #408]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fb6:	d106      	bne.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8008fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fbe:	d102      	bne.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008fc0:	4b63      	ldr	r3, [pc, #396]	@ (8009150 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8008fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fc4:	e002      	b.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008fca:	e003      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008fcc:	e002      	b.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008fd2:	bf00      	nop
          }
        }
        break;
 8008fd4:	e0b1      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008fd6:	4b5b      	ldr	r3, [pc, #364]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008fdc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008fe0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008fe2:	4b58      	ldr	r3, [pc, #352]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fe8:	f003 0302 	and.w	r3, r3, #2
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d106      	bne.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8008ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d103      	bne.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8008ff6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ffa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ffc:	e01f      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8008ffe:	4b51      	ldr	r3, [pc, #324]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009000:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009008:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800900c:	d106      	bne.n	800901c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	2b40      	cmp	r3, #64	@ 0x40
 8009012:	d103      	bne.n	800901c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8009014:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009018:	637b      	str	r3, [r7, #52]	@ 0x34
 800901a:	e010      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800901c:	4b49      	ldr	r3, [pc, #292]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009028:	d106      	bne.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800902a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902c:	2b80      	cmp	r3, #128	@ 0x80
 800902e:	d103      	bne.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8009030:	f248 0312 	movw	r3, #32786	@ 0x8012
 8009034:	637b      	str	r3, [r7, #52]	@ 0x34
 8009036:	e002      	b.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8009038:	2300      	movs	r3, #0
 800903a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800903c:	e07d      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800903e:	e07c      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8009040:	4b40      	ldr	r3, [pc, #256]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009042:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009046:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800904a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800904c:	4b3d      	ldr	r3, [pc, #244]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009058:	d105      	bne.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800905a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905c:	2b00      	cmp	r3, #0
 800905e:	d102      	bne.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8009060:	4b3c      	ldr	r3, [pc, #240]	@ (8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009062:	637b      	str	r3, [r7, #52]	@ 0x34
 8009064:	e031      	b.n	80090ca <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009066:	4b37      	ldr	r3, [pc, #220]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800906e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009072:	d10a      	bne.n	800908a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8009074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009076:	2b10      	cmp	r3, #16
 8009078:	d107      	bne.n	800908a <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800907a:	f107 0320 	add.w	r3, r7, #32
 800907e:	4618      	mov	r0, r3
 8009080:	f7fd f8cc 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009086:	637b      	str	r3, [r7, #52]	@ 0x34
 8009088:	e01f      	b.n	80090ca <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800908a:	4b2e      	ldr	r3, [pc, #184]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800908c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009090:	f003 0302 	and.w	r3, r3, #2
 8009094:	2b02      	cmp	r3, #2
 8009096:	d106      	bne.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	2b20      	cmp	r3, #32
 800909c:	d103      	bne.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800909e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80090a4:	e011      	b.n	80090ca <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80090a6:	4b27      	ldr	r3, [pc, #156]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80090ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090b4:	d106      	bne.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 80090b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b8:	2b30      	cmp	r3, #48	@ 0x30
 80090ba:	d103      	bne.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 80090bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80090c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80090c2:	e002      	b.n	80090ca <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80090c4:	2300      	movs	r3, #0
 80090c6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80090c8:	e037      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090ca:	e036      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80090cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80090d2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80090d6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80090d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090da:	2b10      	cmp	r3, #16
 80090dc:	d107      	bne.n	80090ee <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090de:	f107 0320 	add.w	r3, r7, #32
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7fd f89a 	bl	800621c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80090e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ea:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80090ec:	e025      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80090ee:	4b15      	ldr	r3, [pc, #84]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090fa:	d10a      	bne.n	8009112 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80090fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fe:	2b20      	cmp	r3, #32
 8009100:	d107      	bne.n	8009112 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009102:	f107 0308 	add.w	r3, r7, #8
 8009106:	4618      	mov	r0, r3
 8009108:	f7fd fb60 	bl	80067cc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009110:	e00f      	b.n	8009132 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8009112:	4b0c      	ldr	r3, [pc, #48]	@ (8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800911a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800911e:	d105      	bne.n	800912c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 8009120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009122:	2b30      	cmp	r3, #48	@ 0x30
 8009124:	d102      	bne.n	800912c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8009126:	4b0b      	ldr	r3, [pc, #44]	@ (8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009128:	637b      	str	r3, [r7, #52]	@ 0x34
 800912a:	e002      	b.n	8009132 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800912c:	2300      	movs	r3, #0
 800912e:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8009130:	e003      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009132:	e002      	b.n	800913a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8009134:	2300      	movs	r3, #0
 8009136:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009138:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800913a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800913c:	4618      	mov	r0, r3
 800913e:	373c      	adds	r7, #60	@ 0x3c
 8009140:	46bd      	mov	sp, r7
 8009142:	bd90      	pop	{r4, r7, pc}
 8009144:	44020c00 	.word	0x44020c00
 8009148:	03d09000 	.word	0x03d09000
 800914c:	003d0900 	.word	0x003d0900
 8009150:	017d7840 	.word	0x017d7840
 8009154:	02dc6c00 	.word	0x02dc6c00

08009158 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8009160:	4b48      	ldr	r3, [pc, #288]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	4a47      	ldr	r2, [pc, #284]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009166:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800916a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800916c:	f7f7 ffac 	bl	80010c8 <HAL_GetTick>
 8009170:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009172:	e008      	b.n	8009186 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009174:	f7f7 ffa8 	bl	80010c8 <HAL_GetTick>
 8009178:	4602      	mov	r2, r0
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	1ad3      	subs	r3, r2, r3
 800917e:	2b02      	cmp	r3, #2
 8009180:	d901      	bls.n	8009186 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009182:	2303      	movs	r3, #3
 8009184:	e07a      	b.n	800927c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009186:	4b3f      	ldr	r3, [pc, #252]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1f0      	bne.n	8009174 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009192:	4b3c      	ldr	r3, [pc, #240]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009196:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800919a:	f023 0303 	bic.w	r3, r3, #3
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	6811      	ldr	r1, [r2, #0]
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	6852      	ldr	r2, [r2, #4]
 80091a6:	0212      	lsls	r2, r2, #8
 80091a8:	430a      	orrs	r2, r1
 80091aa:	4936      	ldr	r1, [pc, #216]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 80091ac:	4313      	orrs	r3, r2
 80091ae:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	3b01      	subs	r3, #1
 80091b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	3b01      	subs	r3, #1
 80091c0:	025b      	lsls	r3, r3, #9
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	431a      	orrs	r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	691b      	ldr	r3, [r3, #16]
 80091ca:	3b01      	subs	r3, #1
 80091cc:	041b      	lsls	r3, r3, #16
 80091ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80091d2:	431a      	orrs	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	695b      	ldr	r3, [r3, #20]
 80091d8:	3b01      	subs	r3, #1
 80091da:	061b      	lsls	r3, r3, #24
 80091dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80091e0:	4928      	ldr	r1, [pc, #160]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 80091e2:	4313      	orrs	r3, r2
 80091e4:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80091e6:	4b27      	ldr	r3, [pc, #156]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 80091e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ea:	f023 020c 	bic.w	r2, r3, #12
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	699b      	ldr	r3, [r3, #24]
 80091f2:	4924      	ldr	r1, [pc, #144]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 80091f4:	4313      	orrs	r3, r2
 80091f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80091f8:	4b22      	ldr	r3, [pc, #136]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 80091fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fc:	f023 0220 	bic.w	r2, r3, #32
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	69db      	ldr	r3, [r3, #28]
 8009204:	491f      	ldr	r1, [pc, #124]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009206:	4313      	orrs	r3, r2
 8009208:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800920a:	4b1e      	ldr	r3, [pc, #120]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 800920c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009212:	491c      	ldr	r1, [pc, #112]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009214:	4313      	orrs	r3, r2
 8009216:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8009218:	4b1a      	ldr	r3, [pc, #104]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 800921a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800921c:	4a19      	ldr	r2, [pc, #100]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 800921e:	f023 0310 	bic.w	r3, r3, #16
 8009222:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009224:	4b17      	ldr	r3, [pc, #92]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009228:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800922c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	6a12      	ldr	r2, [r2, #32]
 8009234:	00d2      	lsls	r2, r2, #3
 8009236:	4913      	ldr	r1, [pc, #76]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009238:	4313      	orrs	r3, r2
 800923a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800923c:	4b11      	ldr	r3, [pc, #68]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 800923e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009240:	4a10      	ldr	r2, [pc, #64]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009242:	f043 0310 	orr.w	r3, r3, #16
 8009246:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8009248:	4b0e      	ldr	r3, [pc, #56]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a0d      	ldr	r2, [pc, #52]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 800924e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009252:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009254:	f7f7 ff38 	bl	80010c8 <HAL_GetTick>
 8009258:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800925a:	e008      	b.n	800926e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800925c:	f7f7 ff34 	bl	80010c8 <HAL_GetTick>
 8009260:	4602      	mov	r2, r0
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	1ad3      	subs	r3, r2, r3
 8009266:	2b02      	cmp	r3, #2
 8009268:	d901      	bls.n	800926e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800926a:	2303      	movs	r3, #3
 800926c:	e006      	b.n	800927c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800926e:	4b05      	ldr	r3, [pc, #20]	@ (8009284 <RCCEx_PLL2_Config+0x12c>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009276:	2b00      	cmp	r3, #0
 8009278:	d0f0      	beq.n	800925c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800927a:	2300      	movs	r3, #0

}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}
 8009284:	44020c00 	.word	0x44020c00

08009288 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009290:	4b48      	ldr	r3, [pc, #288]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a47      	ldr	r2, [pc, #284]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009296:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800929a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800929c:	f7f7 ff14 	bl	80010c8 <HAL_GetTick>
 80092a0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80092a2:	e008      	b.n	80092b6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80092a4:	f7f7 ff10 	bl	80010c8 <HAL_GetTick>
 80092a8:	4602      	mov	r2, r0
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	1ad3      	subs	r3, r2, r3
 80092ae:	2b02      	cmp	r3, #2
 80092b0:	d901      	bls.n	80092b6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	e07a      	b.n	80093ac <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80092b6:	4b3f      	ldr	r3, [pc, #252]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1f0      	bne.n	80092a4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 80092c2:	4b3c      	ldr	r3, [pc, #240]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 80092c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092c6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80092ca:	f023 0303 	bic.w	r3, r3, #3
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	6811      	ldr	r1, [r2, #0]
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	6852      	ldr	r2, [r2, #4]
 80092d6:	0212      	lsls	r2, r2, #8
 80092d8:	430a      	orrs	r2, r1
 80092da:	4936      	ldr	r1, [pc, #216]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 80092dc:	4313      	orrs	r3, r2
 80092de:	630b      	str	r3, [r1, #48]	@ 0x30
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	3b01      	subs	r3, #1
 80092e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	3b01      	subs	r3, #1
 80092f0:	025b      	lsls	r3, r3, #9
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	431a      	orrs	r2, r3
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	3b01      	subs	r3, #1
 80092fc:	041b      	lsls	r3, r3, #16
 80092fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009302:	431a      	orrs	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	695b      	ldr	r3, [r3, #20]
 8009308:	3b01      	subs	r3, #1
 800930a:	061b      	lsls	r3, r3, #24
 800930c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009310:	4928      	ldr	r1, [pc, #160]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009312:	4313      	orrs	r3, r2
 8009314:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009316:	4b27      	ldr	r3, [pc, #156]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800931a:	f023 020c 	bic.w	r2, r3, #12
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	699b      	ldr	r3, [r3, #24]
 8009322:	4924      	ldr	r1, [pc, #144]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009324:	4313      	orrs	r3, r2
 8009326:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8009328:	4b22      	ldr	r3, [pc, #136]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 800932a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800932c:	f023 0220 	bic.w	r2, r3, #32
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	69db      	ldr	r3, [r3, #28]
 8009334:	491f      	ldr	r1, [pc, #124]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009336:	4313      	orrs	r3, r2
 8009338:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800933a:	4b1e      	ldr	r3, [pc, #120]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 800933c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009342:	491c      	ldr	r1, [pc, #112]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009344:	4313      	orrs	r3, r2
 8009346:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8009348:	4b1a      	ldr	r3, [pc, #104]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 800934a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800934c:	4a19      	ldr	r2, [pc, #100]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 800934e:	f023 0310 	bic.w	r3, r3, #16
 8009352:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009354:	4b17      	ldr	r3, [pc, #92]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009356:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009358:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800935c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	6a12      	ldr	r2, [r2, #32]
 8009364:	00d2      	lsls	r2, r2, #3
 8009366:	4913      	ldr	r1, [pc, #76]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009368:	4313      	orrs	r3, r2
 800936a:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800936c:	4b11      	ldr	r3, [pc, #68]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 800936e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009370:	4a10      	ldr	r2, [pc, #64]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 8009372:	f043 0310 	orr.w	r3, r3, #16
 8009376:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009378:	4b0e      	ldr	r3, [pc, #56]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a0d      	ldr	r2, [pc, #52]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 800937e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009382:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009384:	f7f7 fea0 	bl	80010c8 <HAL_GetTick>
 8009388:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800938a:	e008      	b.n	800939e <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800938c:	f7f7 fe9c 	bl	80010c8 <HAL_GetTick>
 8009390:	4602      	mov	r2, r0
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	1ad3      	subs	r3, r2, r3
 8009396:	2b02      	cmp	r3, #2
 8009398:	d901      	bls.n	800939e <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800939a:	2303      	movs	r3, #3
 800939c:	e006      	b.n	80093ac <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800939e:	4b05      	ldr	r3, [pc, #20]	@ (80093b4 <RCCEx_PLL3_Config+0x12c>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d0f0      	beq.n	800938c <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3710      	adds	r7, #16
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	44020c00 	.word	0x44020c00

080093b8 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b086      	sub	sp, #24
 80093bc:	af00      	add	r7, sp, #0
 80093be:	60f8      	str	r0, [r7, #12]
 80093c0:	60b9      	str	r1, [r7, #8]
 80093c2:	607a      	str	r2, [r7, #4]
 80093c4:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d904      	bls.n	80093d6 <HAL_SAI_InitProtocol+0x1e>
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	3b03      	subs	r3, #3
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	d812      	bhi.n	80093fa <HAL_SAI_InitProtocol+0x42>
 80093d4:	e008      	b.n	80093e8 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	68b9      	ldr	r1, [r7, #8]
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	f000 fa11 	bl	8009804 <SAI_InitI2S>
 80093e2:	4603      	mov	r3, r0
 80093e4:	75fb      	strb	r3, [r7, #23]
      break;
 80093e6:	e00b      	b.n	8009400 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	68b9      	ldr	r1, [r7, #8]
 80093ee:	68f8      	ldr	r0, [r7, #12]
 80093f0:	f000 faba 	bl	8009968 <SAI_InitPCM>
 80093f4:	4603      	mov	r3, r0
 80093f6:	75fb      	strb	r3, [r7, #23]
      break;
 80093f8:	e002      	b.n	8009400 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	75fb      	strb	r3, [r7, #23]
      break;
 80093fe:	bf00      	nop
  }

  if (status == HAL_OK)
 8009400:	7dfb      	ldrb	r3, [r7, #23]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d104      	bne.n	8009410 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8009406:	68f8      	ldr	r0, [r7, #12]
 8009408:	f000 f808 	bl	800941c <HAL_SAI_Init>
 800940c:	4603      	mov	r3, r0
 800940e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009410:	7dfb      	ldrb	r3, [r7, #23]
}
 8009412:	4618      	mov	r0, r3
 8009414:	3718      	adds	r7, #24
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
	...

0800941c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b08a      	sub	sp, #40	@ 0x28
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d101      	bne.n	800942e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	e1de      	b.n	80097ec <HAL_SAI_Init+0x3d0>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009434:	2b01      	cmp	r3, #1
 8009436:	d10e      	bne.n	8009456 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4a89      	ldr	r2, [pc, #548]	@ (8009664 <HAL_SAI_Init+0x248>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d107      	bne.n	8009452 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8009446:	2b01      	cmp	r3, #1
 8009448:	d103      	bne.n	8009452 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800944e:	2b00      	cmp	r3, #0
 8009450:	d001      	beq.n	8009456 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8009452:	2301      	movs	r3, #1
 8009454:	e1ca      	b.n	80097ec <HAL_SAI_Init+0x3d0>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800945c:	b2db      	uxtb	r3, r3
 800945e:	2b00      	cmp	r3, #0
 8009460:	d106      	bne.n	8009470 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f7f7 fbe2 	bl	8000c34 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fafb 	bl	8009a6c <SAI_Disable>
 8009476:	4603      	mov	r3, r0
 8009478:	2b00      	cmp	r3, #0
 800947a:	d001      	beq.n	8009480 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 800947c:	2301      	movs	r3, #1
 800947e:	e1b5      	b.n	80097ec <HAL_SAI_Init+0x3d0>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2202      	movs	r2, #2
 8009484:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	68db      	ldr	r3, [r3, #12]
 800948c:	2b02      	cmp	r3, #2
 800948e:	d00c      	beq.n	80094aa <HAL_SAI_Init+0x8e>
 8009490:	2b02      	cmp	r3, #2
 8009492:	d80d      	bhi.n	80094b0 <HAL_SAI_Init+0x94>
 8009494:	2b00      	cmp	r3, #0
 8009496:	d002      	beq.n	800949e <HAL_SAI_Init+0x82>
 8009498:	2b01      	cmp	r3, #1
 800949a:	d003      	beq.n	80094a4 <HAL_SAI_Init+0x88>
 800949c:	e008      	b.n	80094b0 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800949e:	2300      	movs	r3, #0
 80094a0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80094a2:	e008      	b.n	80094b6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80094a4:	2310      	movs	r3, #16
 80094a6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80094a8:	e005      	b.n	80094b6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80094aa:	2320      	movs	r3, #32
 80094ac:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80094ae:	e002      	b.n	80094b6 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 80094b0:	2300      	movs	r3, #0
 80094b2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80094b4:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	2b03      	cmp	r3, #3
 80094bc:	d81d      	bhi.n	80094fa <HAL_SAI_Init+0xde>
 80094be:	a201      	add	r2, pc, #4	@ (adr r2, 80094c4 <HAL_SAI_Init+0xa8>)
 80094c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094c4:	080094d5 	.word	0x080094d5
 80094c8:	080094db 	.word	0x080094db
 80094cc:	080094e3 	.word	0x080094e3
 80094d0:	080094eb 	.word	0x080094eb
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80094d4:	2300      	movs	r3, #0
 80094d6:	61fb      	str	r3, [r7, #28]
      break;
 80094d8:	e012      	b.n	8009500 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80094da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094de:	61fb      	str	r3, [r7, #28]
      break;
 80094e0:	e00e      	b.n	8009500 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80094e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80094e6:	61fb      	str	r3, [r7, #28]
      break;
 80094e8:	e00a      	b.n	8009500 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80094ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80094ee:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80094f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f2:	f043 0301 	orr.w	r3, r3, #1
 80094f6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80094f8:	e002      	b.n	8009500 <HAL_SAI_Init+0xe4>
    default :
      syncen_bits = 0;
 80094fa:	2300      	movs	r3, #0
 80094fc:	61fb      	str	r3, [r7, #28]
      break;
 80094fe:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a57      	ldr	r2, [pc, #348]	@ (8009664 <HAL_SAI_Init+0x248>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d004      	beq.n	8009514 <HAL_SAI_Init+0xf8>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a56      	ldr	r2, [pc, #344]	@ (8009668 <HAL_SAI_Init+0x24c>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d103      	bne.n	800951c <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8009514:	4a55      	ldr	r2, [pc, #340]	@ (800966c <HAL_SAI_Init+0x250>)
 8009516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009518:	6013      	str	r3, [r2, #0]
 800951a:	e002      	b.n	8009522 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800951c:	4a54      	ldr	r2, [pc, #336]	@ (8009670 <HAL_SAI_Init+0x254>)
 800951e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009520:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6a1b      	ldr	r3, [r3, #32]
 8009526:	2b00      	cmp	r3, #0
 8009528:	f000 8083 	beq.w	8009632 <HAL_SAI_Init+0x216>
  {
    uint32_t freq = 0;
 800952c:	2300      	movs	r3, #0
 800952e:	61bb      	str	r3, [r7, #24]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a4b      	ldr	r2, [pc, #300]	@ (8009664 <HAL_SAI_Init+0x248>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d004      	beq.n	8009544 <HAL_SAI_Init+0x128>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a4a      	ldr	r2, [pc, #296]	@ (8009668 <HAL_SAI_Init+0x24c>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d106      	bne.n	8009552 <HAL_SAI_Init+0x136>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8009544:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8009548:	f04f 0100 	mov.w	r1, #0
 800954c:	f7fd faaa 	bl	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq>
 8009550:	61b8      	str	r0, [r7, #24]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a47      	ldr	r2, [pc, #284]	@ (8009674 <HAL_SAI_Init+0x258>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d004      	beq.n	8009566 <HAL_SAI_Init+0x14a>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a45      	ldr	r2, [pc, #276]	@ (8009678 <HAL_SAI_Init+0x25c>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d106      	bne.n	8009574 <HAL_SAI_Init+0x158>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009566:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800956a:	f04f 0100 	mov.w	r1, #0
 800956e:	f7fd fa99 	bl	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq>
 8009572:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800957c:	d120      	bne.n	80095c0 <HAL_SAI_Init+0x1a4>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009582:	2b04      	cmp	r3, #4
 8009584:	d102      	bne.n	800958c <HAL_SAI_Init+0x170>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8009586:	2340      	movs	r3, #64	@ 0x40
 8009588:	613b      	str	r3, [r7, #16]
 800958a:	e00a      	b.n	80095a2 <HAL_SAI_Init+0x186>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009590:	2b08      	cmp	r3, #8
 8009592:	d103      	bne.n	800959c <HAL_SAI_Init+0x180>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8009594:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009598:	613b      	str	r3, [r7, #16]
 800959a:	e002      	b.n	80095a2 <HAL_SAI_Init+0x186>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095a0:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80095a2:	69ba      	ldr	r2, [r7, #24]
 80095a4:	4613      	mov	r3, r2
 80095a6:	009b      	lsls	r3, r3, #2
 80095a8:	4413      	add	r3, r2
 80095aa:	005b      	lsls	r3, r3, #1
 80095ac:	4619      	mov	r1, r3
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6a1b      	ldr	r3, [r3, #32]
 80095b2:	693a      	ldr	r2, [r7, #16]
 80095b4:	fb02 f303 	mul.w	r3, r2, r3
 80095b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80095bc:	617b      	str	r3, [r7, #20]
 80095be:	e017      	b.n	80095f0 <HAL_SAI_Init+0x1d4>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80095c8:	d101      	bne.n	80095ce <HAL_SAI_Init+0x1b2>
 80095ca:	2302      	movs	r3, #2
 80095cc:	e000      	b.n	80095d0 <HAL_SAI_Init+0x1b4>
 80095ce:	2301      	movs	r3, #1
 80095d0:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80095d2:	69ba      	ldr	r2, [r7, #24]
 80095d4:	4613      	mov	r3, r2
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	4413      	add	r3, r2
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	4619      	mov	r1, r3
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a1b      	ldr	r3, [r3, #32]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	fb02 f303 	mul.w	r3, r2, r3
 80095e8:	021b      	lsls	r3, r3, #8
 80095ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80095ee:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	4a22      	ldr	r2, [pc, #136]	@ (800967c <HAL_SAI_Init+0x260>)
 80095f4:	fba2 2303 	umull	r2, r3, r2, r3
 80095f8:	08da      	lsrs	r2, r3, #3
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80095fe:	6979      	ldr	r1, [r7, #20]
 8009600:	4b1e      	ldr	r3, [pc, #120]	@ (800967c <HAL_SAI_Init+0x260>)
 8009602:	fba3 2301 	umull	r2, r3, r3, r1
 8009606:	08da      	lsrs	r2, r3, #3
 8009608:	4613      	mov	r3, r2
 800960a:	009b      	lsls	r3, r3, #2
 800960c:	4413      	add	r3, r2
 800960e:	005b      	lsls	r3, r3, #1
 8009610:	1aca      	subs	r2, r1, r3
 8009612:	2a08      	cmp	r2, #8
 8009614:	d904      	bls.n	8009620 <HAL_SAI_Init+0x204>
    {
      hsai->Init.Mckdiv += 1U;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800961a:	1c5a      	adds	r2, r3, #1
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009624:	2b04      	cmp	r3, #4
 8009626:	d104      	bne.n	8009632 <HAL_SAI_Init+0x216>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800962c:	085a      	lsrs	r2, r3, #1
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d003      	beq.n	8009642 <HAL_SAI_Init+0x226>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	2b02      	cmp	r3, #2
 8009640:	d109      	bne.n	8009656 <HAL_SAI_Init+0x23a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009646:	2b01      	cmp	r3, #1
 8009648:	d101      	bne.n	800964e <HAL_SAI_Init+0x232>
 800964a:	2300      	movs	r3, #0
 800964c:	e001      	b.n	8009652 <HAL_SAI_Init+0x236>
 800964e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009652:	623b      	str	r3, [r7, #32]
 8009654:	e016      	b.n	8009684 <HAL_SAI_Init+0x268>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800965a:	2b01      	cmp	r3, #1
 800965c:	d110      	bne.n	8009680 <HAL_SAI_Init+0x264>
 800965e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009662:	e00e      	b.n	8009682 <HAL_SAI_Init+0x266>
 8009664:	40015404 	.word	0x40015404
 8009668:	40015424 	.word	0x40015424
 800966c:	40015400 	.word	0x40015400
 8009670:	40015800 	.word	0x40015800
 8009674:	40015804 	.word	0x40015804
 8009678:	40015824 	.word	0x40015824
 800967c:	cccccccd 	.word	0xcccccccd
 8009680:	2300      	movs	r3, #0
 8009682:	623b      	str	r3, [r7, #32]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	6819      	ldr	r1, [r3, #0]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681a      	ldr	r2, [r3, #0]
 800968e:	4b59      	ldr	r3, [pc, #356]	@ (80097f4 <HAL_SAI_Init+0x3d8>)
 8009690:	400b      	ands	r3, r1
 8009692:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	6819      	ldr	r1, [r3, #0]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	685a      	ldr	r2, [r3, #4]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096a2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80096a8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ae:	431a      	orrs	r2, r3
 80096b0:	6a3b      	ldr	r3, [r7, #32]
 80096b2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80096b4:	69fb      	ldr	r3, [r7, #28]
 80096b6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 80096bc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	695b      	ldr	r3, [r3, #20]
 80096c2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80096c8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ce:	051b      	lsls	r3, r3, #20
 80096d0:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80096d6:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	691b      	ldr	r3, [r3, #16]
 80096dc:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	430a      	orrs	r2, r1
 80096e4:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	6812      	ldr	r2, [r2, #0]
 80096f0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80096f4:	f023 030f 	bic.w	r3, r3, #15
 80096f8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	6859      	ldr	r1, [r3, #4]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	69da      	ldr	r2, [r3, #28]
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009708:	431a      	orrs	r2, r3
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800970e:	431a      	orrs	r2, r3
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	430a      	orrs	r2, r1
 8009716:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	6899      	ldr	r1, [r3, #8]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	4b35      	ldr	r3, [pc, #212]	@ (80097f8 <HAL_SAI_Init+0x3dc>)
 8009724:	400b      	ands	r3, r1
 8009726:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	6899      	ldr	r1, [r3, #8]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009732:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009738:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800973e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8009744:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800974a:	3b01      	subs	r3, #1
 800974c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800974e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	430a      	orrs	r2, r1
 8009756:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	68d9      	ldr	r1, [r3, #12]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009766:	400b      	ands	r3, r1
 8009768:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	68d9      	ldr	r1, [r3, #12]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009778:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800977e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009780:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009786:	3b01      	subs	r3, #1
 8009788:	021b      	lsls	r3, r3, #8
 800978a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	430a      	orrs	r2, r1
 8009792:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a18      	ldr	r2, [pc, #96]	@ (80097fc <HAL_SAI_Init+0x3e0>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d119      	bne.n	80097d2 <HAL_SAI_Init+0x3b6>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800979e:	4b18      	ldr	r3, [pc, #96]	@ (8009800 <HAL_SAI_Init+0x3e4>)
 80097a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097a2:	4a17      	ldr	r2, [pc, #92]	@ (8009800 <HAL_SAI_Init+0x3e4>)
 80097a4:	f023 0301 	bic.w	r3, r3, #1
 80097a8:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d10e      	bne.n	80097d2 <HAL_SAI_Init+0x3b6>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097bc:	3b01      	subs	r3, #1
 80097be:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80097c0:	490f      	ldr	r1, [pc, #60]	@ (8009800 <HAL_SAI_Init+0x3e4>)
 80097c2:	4313      	orrs	r3, r2
 80097c4:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 80097c6:	4b0e      	ldr	r3, [pc, #56]	@ (8009800 <HAL_SAI_Init+0x3e4>)
 80097c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097ca:	4a0d      	ldr	r2, [pc, #52]	@ (8009800 <HAL_SAI_Init+0x3e4>)
 80097cc:	f043 0301 	orr.w	r3, r3, #1
 80097d0:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2201      	movs	r2, #1
 80097de:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3728      	adds	r7, #40	@ 0x28
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}
 80097f4:	f005c010 	.word	0xf005c010
 80097f8:	fff88000 	.word	0xfff88000
 80097fc:	40015404 	.word	0x40015404
 8009800:	40015400 	.word	0x40015400

08009804 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009804:	b480      	push	{r7}
 8009806:	b087      	sub	sp, #28
 8009808:	af00      	add	r7, sp, #0
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	60b9      	str	r1, [r7, #8]
 800980e:	607a      	str	r2, [r7, #4]
 8009810:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009812:	2300      	movs	r3, #0
 8009814:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2200      	movs	r2, #0
 800981a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d003      	beq.n	8009832 <SAI_InitI2S+0x2e>
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	2b02      	cmp	r3, #2
 8009830:	d103      	bne.n	800983a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2200      	movs	r2, #0
 8009836:	651a      	str	r2, [r3, #80]	@ 0x50
 8009838:	e002      	b.n	8009840 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2201      	movs	r2, #1
 800983e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009846:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800984e:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2200      	movs	r2, #0
 8009854:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	683a      	ldr	r2, [r7, #0]
 800985a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b00      	cmp	r3, #0
 8009864:	d001      	beq.n	800986a <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8009866:	2301      	movs	r3, #1
 8009868:	e077      	b.n	800995a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d107      	bne.n	8009880 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2200      	movs	r2, #0
 8009874:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800987c:	665a      	str	r2, [r3, #100]	@ 0x64
 800987e:	e006      	b.n	800988e <SAI_InitI2S+0x8a>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009886:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2200      	movs	r2, #0
 800988c:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2b03      	cmp	r3, #3
 8009892:	d84f      	bhi.n	8009934 <SAI_InitI2S+0x130>
 8009894:	a201      	add	r2, pc, #4	@ (adr r2, 800989c <SAI_InitI2S+0x98>)
 8009896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800989a:	bf00      	nop
 800989c:	080098ad 	.word	0x080098ad
 80098a0:	080098cf 	.word	0x080098cf
 80098a4:	080098f1 	.word	0x080098f1
 80098a8:	08009913 	.word	0x08009913
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2280      	movs	r2, #128	@ 0x80
 80098b0:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	085b      	lsrs	r3, r3, #1
 80098b6:	015a      	lsls	r2, r3, #5
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	085b      	lsrs	r3, r3, #1
 80098c0:	011a      	lsls	r2, r3, #4
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2240      	movs	r2, #64	@ 0x40
 80098ca:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80098cc:	e035      	b.n	800993a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2280      	movs	r2, #128	@ 0x80
 80098d2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	085b      	lsrs	r3, r3, #1
 80098d8:	019a      	lsls	r2, r3, #6
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	085b      	lsrs	r3, r3, #1
 80098e2:	015a      	lsls	r2, r3, #5
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2280      	movs	r2, #128	@ 0x80
 80098ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80098ee:	e024      	b.n	800993a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	22c0      	movs	r2, #192	@ 0xc0
 80098f4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	085b      	lsrs	r3, r3, #1
 80098fa:	019a      	lsls	r2, r3, #6
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	085b      	lsrs	r3, r3, #1
 8009904:	015a      	lsls	r2, r3, #5
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2280      	movs	r2, #128	@ 0x80
 800990e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009910:	e013      	b.n	800993a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	22e0      	movs	r2, #224	@ 0xe0
 8009916:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	085b      	lsrs	r3, r3, #1
 800991c:	019a      	lsls	r2, r3, #6
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	085b      	lsrs	r3, r3, #1
 8009926:	015a      	lsls	r2, r3, #5
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2280      	movs	r2, #128	@ 0x80
 8009930:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009932:	e002      	b.n	800993a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	75fb      	strb	r3, [r7, #23]
      break;
 8009938:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	2b02      	cmp	r3, #2
 800993e:	d10b      	bne.n	8009958 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d102      	bne.n	800994c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2210      	movs	r2, #16
 800994a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2b02      	cmp	r3, #2
 8009950:	d102      	bne.n	8009958 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2208      	movs	r2, #8
 8009956:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 8009958:	7dfb      	ldrb	r3, [r7, #23]
}
 800995a:	4618      	mov	r0, r3
 800995c:	371c      	adds	r7, #28
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr
 8009966:	bf00      	nop

08009968 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	60b9      	str	r1, [r7, #8]
 8009972:	607a      	str	r2, [r7, #4]
 8009974:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009976:	2300      	movs	r3, #0
 8009978:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2200      	movs	r2, #0
 800997e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	2200      	movs	r2, #0
 8009984:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d003      	beq.n	8009996 <SAI_InitPCM+0x2e>
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	2b02      	cmp	r3, #2
 8009994:	d103      	bne.n	800999e <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2201      	movs	r2, #1
 800999a:	651a      	str	r2, [r3, #80]	@ 0x50
 800999c:	e002      	b.n	80099a4 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2200      	movs	r2, #0
 80099a2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2200      	movs	r2, #0
 80099a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80099b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80099b8:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	2200      	movs	r2, #0
 80099be:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	683a      	ldr	r2, [r7, #0]
 80099c4:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80099cc:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	2b04      	cmp	r3, #4
 80099d2:	d103      	bne.n	80099dc <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	2201      	movs	r2, #1
 80099d8:	659a      	str	r2, [r3, #88]	@ 0x58
 80099da:	e002      	b.n	80099e2 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	220d      	movs	r2, #13
 80099e0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2b03      	cmp	r3, #3
 80099e6:	d837      	bhi.n	8009a58 <SAI_InitPCM+0xf0>
 80099e8:	a201      	add	r2, pc, #4	@ (adr r2, 80099f0 <SAI_InitPCM+0x88>)
 80099ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ee:	bf00      	nop
 80099f0:	08009a01 	.word	0x08009a01
 80099f4:	08009a17 	.word	0x08009a17
 80099f8:	08009a2d 	.word	0x08009a2d
 80099fc:	08009a43 	.word	0x08009a43
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2280      	movs	r2, #128	@ 0x80
 8009a04:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	011a      	lsls	r2, r3, #4
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2240      	movs	r2, #64	@ 0x40
 8009a12:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009a14:	e023      	b.n	8009a5e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	2280      	movs	r2, #128	@ 0x80
 8009a1a:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	015a      	lsls	r2, r3, #5
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2280      	movs	r2, #128	@ 0x80
 8009a28:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009a2a:	e018      	b.n	8009a5e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	22c0      	movs	r2, #192	@ 0xc0
 8009a30:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	015a      	lsls	r2, r3, #5
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2280      	movs	r2, #128	@ 0x80
 8009a3e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009a40:	e00d      	b.n	8009a5e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	22e0      	movs	r2, #224	@ 0xe0
 8009a46:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	015a      	lsls	r2, r3, #5
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2280      	movs	r2, #128	@ 0x80
 8009a54:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009a56:	e002      	b.n	8009a5e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	75fb      	strb	r3, [r7, #23]
      break;
 8009a5c:	bf00      	nop
  }

  return status;
 8009a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	371c      	adds	r7, #28
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b085      	sub	sp, #20
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009a74:	4b18      	ldr	r3, [pc, #96]	@ (8009ad8 <SAI_Disable+0x6c>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a18      	ldr	r2, [pc, #96]	@ (8009adc <SAI_Disable+0x70>)
 8009a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8009a7e:	0b1b      	lsrs	r3, r3, #12
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009a84:	2300      	movs	r3, #0
 8009a86:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009a96:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d10a      	bne.n	8009ab4 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009aa4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8009aae:	2303      	movs	r3, #3
 8009ab0:	72fb      	strb	r3, [r7, #11]
      break;
 8009ab2:	e009      	b.n	8009ac8 <SAI_Disable+0x5c>
    }
    count--;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	3b01      	subs	r3, #1
 8009ab8:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1e7      	bne.n	8009a98 <SAI_Disable+0x2c>

  return status;
 8009ac8:	7afb      	ldrb	r3, [r7, #11]
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3714      	adds	r7, #20
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad4:	4770      	bx	lr
 8009ad6:	bf00      	nop
 8009ad8:	20000000 	.word	0x20000000
 8009adc:	95cbec1b 	.word	0x95cbec1b

08009ae0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_DRD_TypeDef *USBx)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b083      	sub	sp, #12
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  /* Disable Host Mode */
  USBx->CNTR &= ~USB_CNTR_HOST;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Force Reset IP */
  USBx->CNTR |= USB_CNTR_USBRST;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af8:	f043 0201 	orr.w	r2, r3, #1
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009b00:	2300      	movs	r3, #0
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	370c      	adds	r7, #12
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr

08009b0e <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8009b0e:	b084      	sub	sp, #16
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	f107 001c 	add.w	r0, r7, #28
 8009b1c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  UNUSED(cfg);

  if (USBx == NULL)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d101      	bne.n	8009b2a <USB_CoreInit+0x1c>
  {
    return HAL_ERROR;
 8009b26:	2301      	movs	r3, #1
 8009b28:	e008      	b.n	8009b3c <USB_CoreInit+0x2e>
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f7ff ffd8 	bl	8009ae0 <USB_CoreReset>
 8009b30:	4603      	mov	r3, r0
 8009b32:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2200      	movs	r2, #0
 8009b38:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8009b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009b46:	b004      	add	sp, #16
 8009b48:	4770      	bx	lr

08009b4a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8009b4a:	b480      	push	{r7}
 8009b4c:	b085      	sub	sp, #20
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2200      	movs	r2, #0
 8009b56:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009b58:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009b5c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	68fa      	ldr	r2, [r7, #12]
 8009b62:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3714      	adds	r7, #20
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr

08009b72 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8009b72:	b480      	push	{r7}
 8009b74:	b085      	sub	sp, #20
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009b7a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009b7e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	43db      	mvns	r3, r3
 8009b88:	401a      	ands	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009b8e:	2300      	movs	r3, #0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3714      	adds	r7, #20
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b083      	sub	sp, #12
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 8009ba8:	78fb      	ldrb	r3, [r7, #3]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d106      	bne.n	8009bbc <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bb2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	641a      	str	r2, [r3, #64]	@ 0x40
 8009bba:	e00b      	b.n	8009bd4 <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 8009bbc:	78fb      	ldrb	r3, [r7, #3]
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d106      	bne.n	8009bd0 <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bc6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	641a      	str	r2, [r3, #64]	@ 0x40
 8009bce:	e001      	b.n	8009bd4 <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e000      	b.n	8009bd6 <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 8009bd4:	2300      	movs	r3, #0
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	370c      	adds	r7, #12
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr

08009be2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8009be2:	b084      	sub	sp, #16
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
 8009bec:	f107 001c 	add.w	r0, r7, #28
 8009bf0:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bfe:	f023 0201 	bic.w	r2, r3, #1
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8009c06:	2100      	movs	r1, #0
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f7ff ffc7 	bl	8009b9c <USB_SetCurrentMode>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8009c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3710      	adds	r7, #16
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c24:	b004      	add	sp, #16
 8009c26:	4770      	bx	lr

08009c28 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b0a1      	sub	sp, #132	@ 0x84
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
 8009c30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009c32:	2300      	movs	r3, #0
 8009c34:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	781b      	ldrb	r3, [r3, #0]
 8009c3e:	009b      	lsls	r3, r3, #2
 8009c40:	4413      	add	r3, r2
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	4ba0      	ldr	r3, [pc, #640]	@ (8009ec8 <USB_ActivateEndpoint+0x2a0>)
 8009c46:	4013      	ands	r3, r2
 8009c48:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* initialize Endpoint */
  switch (ep->type)
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	78db      	ldrb	r3, [r3, #3]
 8009c4e:	2b03      	cmp	r3, #3
 8009c50:	d819      	bhi.n	8009c86 <USB_ActivateEndpoint+0x5e>
 8009c52:	a201      	add	r2, pc, #4	@ (adr r2, 8009c58 <USB_ActivateEndpoint+0x30>)
 8009c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c58:	08009c69 	.word	0x08009c69
 8009c5c:	08009c7d 	.word	0x08009c7d
 8009c60:	08009c8f 	.word	0x08009c8f
 8009c64:	08009c73 	.word	0x08009c73
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009c68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009c6e:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8009c70:	e00e      	b.n	8009c90 <USB_ActivateEndpoint+0x68>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009c72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c74:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8009c78:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8009c7a:	e009      	b.n	8009c90 <USB_ActivateEndpoint+0x68>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009c7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009c82:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8009c84:	e004      	b.n	8009c90 <USB_ActivateEndpoint+0x68>

    default:
      ret = HAL_ERROR;
 8009c86:	2301      	movs	r3, #1
 8009c88:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      break;
 8009c8c:	e000      	b.n	8009c90 <USB_ActivateEndpoint+0x68>
      break;
 8009c8e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	441a      	add	r2, r3
 8009c9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ca0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ca4:	6013      	str	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	4413      	add	r3, r2
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	4b86      	ldr	r3, [pc, #536]	@ (8009ecc <USB_ActivateEndpoint+0x2a4>)
 8009cb4:	4013      	ands	r3, r2
 8009cb6:	683a      	ldr	r2, [r7, #0]
 8009cb8:	7812      	ldrb	r2, [r2, #0]
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	441a      	add	r2, r3
 8009cc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009cca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009cce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cd2:	6013      	str	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	7b1b      	ldrb	r3, [r3, #12]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	f040 8177 	bne.w	8009fcc <USB_ActivateEndpoint+0x3a4>
  {
    if (ep->is_in != 0U)
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	785b      	ldrb	r3, [r3, #1]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d079      	beq.n	8009dda <USB_ActivateEndpoint+0x1b2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	781b      	ldrb	r3, [r3, #0]
 8009cea:	00db      	lsls	r3, r3, #3
 8009cec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009cf0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	00db      	lsls	r3, r3, #3
 8009cfc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009d00:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009d04:	0c12      	lsrs	r2, r2, #16
 8009d06:	0412      	lsls	r2, r2, #16
 8009d08:	601a      	str	r2, [r3, #0]
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	781b      	ldrb	r3, [r3, #0]
 8009d0e:	00db      	lsls	r3, r3, #3
 8009d10:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009d14:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009d18:	6819      	ldr	r1, [r3, #0]
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	88db      	ldrh	r3, [r3, #6]
 8009d1e:	089b      	lsrs	r3, r3, #2
 8009d20:	b29b      	uxth	r3, r3
 8009d22:	009a      	lsls	r2, r3, #2
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	00db      	lsls	r3, r3, #3
 8009d2a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009d2e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009d32:	430a      	orrs	r2, r1
 8009d34:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009d36:	687a      	ldr	r2, [r7, #4]
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	4413      	add	r3, r2
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	61bb      	str	r3, [r7, #24]
 8009d44:	69bb      	ldr	r3, [r7, #24]
 8009d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d013      	beq.n	8009d76 <USB_ActivateEndpoint+0x14e>
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	009b      	lsls	r3, r3, #2
 8009d56:	4413      	add	r3, r2
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	4b5c      	ldr	r3, [pc, #368]	@ (8009ecc <USB_ActivateEndpoint+0x2a4>)
 8009d5c:	4013      	ands	r3, r2
 8009d5e:	617b      	str	r3, [r7, #20]
 8009d60:	687a      	ldr	r2, [r7, #4]
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	441a      	add	r2, r3
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009d74:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	78db      	ldrb	r3, [r3, #3]
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d018      	beq.n	8009db0 <USB_ActivateEndpoint+0x188>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	4413      	add	r3, r2
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	4b51      	ldr	r3, [pc, #324]	@ (8009ed0 <USB_ActivateEndpoint+0x2a8>)
 8009d8c:	4013      	ands	r3, r2
 8009d8e:	60fb      	str	r3, [r7, #12]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f083 0320 	eor.w	r3, r3, #32
 8009d96:	60fb      	str	r3, [r7, #12]
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	781b      	ldrb	r3, [r3, #0]
 8009d9e:	009b      	lsls	r3, r3, #2
 8009da0:	441a      	add	r2, r3
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009da8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dac:	6013      	str	r3, [r2, #0]
 8009dae:	e3c8      	b.n	800a542 <USB_ActivateEndpoint+0x91a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	4413      	add	r3, r2
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	4b44      	ldr	r3, [pc, #272]	@ (8009ed0 <USB_ActivateEndpoint+0x2a8>)
 8009dbe:	4013      	ands	r3, r2
 8009dc0:	613b      	str	r3, [r7, #16]
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	441a      	add	r2, r3
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dd6:	6013      	str	r3, [r2, #0]
 8009dd8:	e3b3      	b.n	800a542 <USB_ActivateEndpoint+0x91a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	00db      	lsls	r3, r3, #3
 8009de0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009de4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009de8:	685a      	ldr	r2, [r3, #4]
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	00db      	lsls	r3, r3, #3
 8009df0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009df4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009df8:	0c12      	lsrs	r2, r2, #16
 8009dfa:	0412      	lsls	r2, r2, #16
 8009dfc:	605a      	str	r2, [r3, #4]
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	00db      	lsls	r3, r3, #3
 8009e04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e08:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009e0c:	6859      	ldr	r1, [r3, #4]
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	88db      	ldrh	r3, [r3, #6]
 8009e12:	089b      	lsrs	r3, r3, #2
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	009a      	lsls	r2, r3, #2
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	781b      	ldrb	r3, [r3, #0]
 8009e1c:	00db      	lsls	r3, r3, #3
 8009e1e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e22:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009e26:	430a      	orrs	r2, r1
 8009e28:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	00db      	lsls	r3, r3, #3
 8009e30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e34:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009e38:	685a      	ldr	r2, [r3, #4]
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	781b      	ldrb	r3, [r3, #0]
 8009e3e:	00db      	lsls	r3, r3, #3
 8009e40:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e44:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009e48:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8009e4c:	605a      	str	r2, [r3, #4]
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	691b      	ldr	r3, [r3, #16]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d112      	bne.n	8009e7c <USB_ActivateEndpoint+0x254>
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	00db      	lsls	r3, r3, #3
 8009e5c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e60:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009e64:	685a      	ldr	r2, [r3, #4]
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	781b      	ldrb	r3, [r3, #0]
 8009e6a:	00db      	lsls	r3, r3, #3
 8009e6c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e70:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009e74:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009e78:	605a      	str	r2, [r3, #4]
 8009e7a:	e04d      	b.n	8009f18 <USB_ActivateEndpoint+0x2f0>
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	691b      	ldr	r3, [r3, #16]
 8009e80:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e82:	d827      	bhi.n	8009ed4 <USB_ActivateEndpoint+0x2ac>
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	085b      	lsrs	r3, r3, #1
 8009e8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	691b      	ldr	r3, [r3, #16]
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d002      	beq.n	8009e9e <USB_ActivateEndpoint+0x276>
 8009e98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	00db      	lsls	r3, r3, #3
 8009ea4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009ea8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009eac:	6859      	ldr	r1, [r3, #4]
 8009eae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009eb0:	069a      	lsls	r2, r3, #26
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	00db      	lsls	r3, r3, #3
 8009eb8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009ebc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009ec0:	430a      	orrs	r2, r1
 8009ec2:	605a      	str	r2, [r3, #4]
 8009ec4:	e028      	b.n	8009f18 <USB_ActivateEndpoint+0x2f0>
 8009ec6:	bf00      	nop
 8009ec8:	07ff898f 	.word	0x07ff898f
 8009ecc:	07ff8f8f 	.word	0x07ff8f8f
 8009ed0:	07ff8fbf 	.word	0x07ff8fbf
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	691b      	ldr	r3, [r3, #16]
 8009ed8:	095b      	lsrs	r3, r3, #5
 8009eda:	677b      	str	r3, [r7, #116]	@ 0x74
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	691b      	ldr	r3, [r3, #16]
 8009ee0:	f003 031f 	and.w	r3, r3, #31
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d102      	bne.n	8009eee <USB_ActivateEndpoint+0x2c6>
 8009ee8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009eea:	3b01      	subs	r3, #1
 8009eec:	677b      	str	r3, [r7, #116]	@ 0x74
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	00db      	lsls	r3, r3, #3
 8009ef4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009ef8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009efc:	685a      	ldr	r2, [r3, #4]
 8009efe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f00:	069b      	lsls	r3, r3, #26
 8009f02:	431a      	orrs	r2, r3
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	00db      	lsls	r3, r3, #3
 8009f0a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009f0e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8009f12:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009f16:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009f18:	687a      	ldr	r2, [r7, #4]
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	4413      	add	r3, r2
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d013      	beq.n	8009f58 <USB_ActivateEndpoint+0x330>
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	009b      	lsls	r3, r3, #2
 8009f38:	4413      	add	r3, r2
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	4b9b      	ldr	r3, [pc, #620]	@ (800a1ac <USB_ActivateEndpoint+0x584>)
 8009f3e:	4013      	ands	r3, r2
 8009f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	441a      	add	r2, r3
 8009f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009f52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f56:	6013      	str	r3, [r2, #0]

      if (ep->num == 0U)
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	781b      	ldrb	r3, [r3, #0]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d11c      	bne.n	8009f9a <USB_ActivateEndpoint+0x372>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	009b      	lsls	r3, r3, #2
 8009f68:	4413      	add	r3, r2
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	4b90      	ldr	r3, [pc, #576]	@ (800a1b0 <USB_ActivateEndpoint+0x588>)
 8009f6e:	4013      	ands	r3, r2
 8009f70:	61fb      	str	r3, [r7, #28]
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009f78:	61fb      	str	r3, [r7, #28]
 8009f7a:	69fb      	ldr	r3, [r7, #28]
 8009f7c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009f80:	61fb      	str	r3, [r7, #28]
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	781b      	ldrb	r3, [r3, #0]
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	441a      	add	r2, r3
 8009f8c:	69fb      	ldr	r3, [r7, #28]
 8009f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f96:	6013      	str	r3, [r2, #0]
 8009f98:	e2d3      	b.n	800a542 <USB_ActivateEndpoint+0x91a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	4413      	add	r3, r2
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	4b82      	ldr	r3, [pc, #520]	@ (800a1b0 <USB_ActivateEndpoint+0x588>)
 8009fa8:	4013      	ands	r3, r2
 8009faa:	623b      	str	r3, [r7, #32]
 8009fac:	6a3b      	ldr	r3, [r7, #32]
 8009fae:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009fb2:	623b      	str	r3, [r7, #32]
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	441a      	add	r2, r3
 8009fbe:	6a3b      	ldr	r3, [r7, #32]
 8009fc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009fc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fc8:	6013      	str	r3, [r2, #0]
 8009fca:	e2ba      	b.n	800a542 <USB_ActivateEndpoint+0x91a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	78db      	ldrb	r3, [r3, #3]
 8009fd0:	2b02      	cmp	r3, #2
 8009fd2:	d114      	bne.n	8009ffe <USB_ActivateEndpoint+0x3d6>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	781b      	ldrb	r3, [r3, #0]
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	4413      	add	r3, r2
 8009fde:	681a      	ldr	r2, [r3, #0]
 8009fe0:	4b72      	ldr	r3, [pc, #456]	@ (800a1ac <USB_ActivateEndpoint+0x584>)
 8009fe2:	4013      	ands	r3, r2
 8009fe4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fe6:	687a      	ldr	r2, [r7, #4]
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	781b      	ldrb	r3, [r3, #0]
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	441a      	add	r2, r3
 8009ff0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ff2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009ff6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ffa:	6013      	str	r3, [r2, #0]
 8009ffc:	e013      	b.n	800a026 <USB_ActivateEndpoint+0x3fe>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	4413      	add	r3, r2
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	4b6a      	ldr	r3, [pc, #424]	@ (800a1b4 <USB_ActivateEndpoint+0x58c>)
 800a00c:	4013      	ands	r3, r2
 800a00e:	667b      	str	r3, [r7, #100]	@ 0x64
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	781b      	ldrb	r3, [r3, #0]
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	441a      	add	r2, r3
 800a01a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a01c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a024:	6013      	str	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	00db      	lsls	r3, r3, #3
 800a02c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a030:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a034:	681a      	ldr	r2, [r3, #0]
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	781b      	ldrb	r3, [r3, #0]
 800a03a:	00db      	lsls	r3, r3, #3
 800a03c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a040:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a044:	0c12      	lsrs	r2, r2, #16
 800a046:	0412      	lsls	r2, r2, #16
 800a048:	601a      	str	r2, [r3, #0]
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	00db      	lsls	r3, r3, #3
 800a050:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a054:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a058:	6819      	ldr	r1, [r3, #0]
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	891b      	ldrh	r3, [r3, #8]
 800a05e:	089b      	lsrs	r3, r3, #2
 800a060:	b29b      	uxth	r3, r3
 800a062:	009a      	lsls	r2, r3, #2
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	00db      	lsls	r3, r3, #3
 800a06a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a06e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a072:	430a      	orrs	r2, r1
 800a074:	601a      	str	r2, [r3, #0]
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	00db      	lsls	r3, r3, #3
 800a07c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a080:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a084:	685a      	ldr	r2, [r3, #4]
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	781b      	ldrb	r3, [r3, #0]
 800a08a:	00db      	lsls	r3, r3, #3
 800a08c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a090:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a094:	0c12      	lsrs	r2, r2, #16
 800a096:	0412      	lsls	r2, r2, #16
 800a098:	605a      	str	r2, [r3, #4]
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	00db      	lsls	r3, r3, #3
 800a0a0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a0a4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a0a8:	6859      	ldr	r1, [r3, #4]
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	895b      	ldrh	r3, [r3, #10]
 800a0ae:	089b      	lsrs	r3, r3, #2
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	009a      	lsls	r2, r3, #2
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	00db      	lsls	r3, r3, #3
 800a0ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a0be:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a0c2:	430a      	orrs	r2, r1
 800a0c4:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	785b      	ldrb	r3, [r3, #1]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	f040 81b4 	bne.w	800a438 <USB_ActivateEndpoint+0x810>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a0d0:	687a      	ldr	r2, [r7, #4]
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	009b      	lsls	r3, r3, #2
 800a0d8:	4413      	add	r3, r2
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d013      	beq.n	800a110 <USB_ActivateEndpoint+0x4e8>
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	009b      	lsls	r3, r3, #2
 800a0f0:	4413      	add	r3, r2
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	4b2d      	ldr	r3, [pc, #180]	@ (800a1ac <USB_ActivateEndpoint+0x584>)
 800a0f6:	4013      	ands	r3, r2
 800a0f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a0fa:	687a      	ldr	r2, [r7, #4]
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	781b      	ldrb	r3, [r3, #0]
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	441a      	add	r2, r3
 800a104:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a106:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a10a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a10e:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	4413      	add	r3, r2
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a124:	2b00      	cmp	r3, #0
 800a126:	d013      	beq.n	800a150 <USB_ActivateEndpoint+0x528>
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	781b      	ldrb	r3, [r3, #0]
 800a12e:	009b      	lsls	r3, r3, #2
 800a130:	4413      	add	r3, r2
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	4b1d      	ldr	r3, [pc, #116]	@ (800a1ac <USB_ActivateEndpoint+0x584>)
 800a136:	4013      	ands	r3, r2
 800a138:	637b      	str	r3, [r7, #52]	@ 0x34
 800a13a:	687a      	ldr	r2, [r7, #4]
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	781b      	ldrb	r3, [r3, #0]
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	441a      	add	r2, r3
 800a144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a146:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a14a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a14e:	6013      	str	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	785b      	ldrb	r3, [r3, #1]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d177      	bne.n	800a248 <USB_ActivateEndpoint+0x620>
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	00db      	lsls	r3, r3, #3
 800a15e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a162:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	00db      	lsls	r3, r3, #3
 800a16e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a172:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a176:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a17a:	601a      	str	r2, [r3, #0]
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	691b      	ldr	r3, [r3, #16]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d119      	bne.n	800a1b8 <USB_ActivateEndpoint+0x590>
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	781b      	ldrb	r3, [r3, #0]
 800a188:	00db      	lsls	r3, r3, #3
 800a18a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a18e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	00db      	lsls	r3, r3, #3
 800a19a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a19e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a1a2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a1a6:	601a      	str	r2, [r3, #0]
 800a1a8:	e077      	b.n	800a29a <USB_ActivateEndpoint+0x672>
 800a1aa:	bf00      	nop
 800a1ac:	07ff8f8f 	.word	0x07ff8f8f
 800a1b0:	07ffbf8f 	.word	0x07ffbf8f
 800a1b4:	07ff8e8f 	.word	0x07ff8e8f
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	691b      	ldr	r3, [r3, #16]
 800a1bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800a1be:	d820      	bhi.n	800a202 <USB_ActivateEndpoint+0x5da>
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	691b      	ldr	r3, [r3, #16]
 800a1c4:	085b      	lsrs	r3, r3, #1
 800a1c6:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	f003 0301 	and.w	r3, r3, #1
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <USB_ActivateEndpoint+0x5b2>
 800a1d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1d6:	3301      	adds	r3, #1
 800a1d8:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	00db      	lsls	r3, r3, #3
 800a1e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a1e4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a1e8:	6819      	ldr	r1, [r3, #0]
 800a1ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1ec:	069a      	lsls	r2, r3, #26
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	00db      	lsls	r3, r3, #3
 800a1f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a1f8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a1fc:	430a      	orrs	r2, r1
 800a1fe:	601a      	str	r2, [r3, #0]
 800a200:	e04b      	b.n	800a29a <USB_ActivateEndpoint+0x672>
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	691b      	ldr	r3, [r3, #16]
 800a206:	095b      	lsrs	r3, r3, #5
 800a208:	673b      	str	r3, [r7, #112]	@ 0x70
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	691b      	ldr	r3, [r3, #16]
 800a20e:	f003 031f 	and.w	r3, r3, #31
 800a212:	2b00      	cmp	r3, #0
 800a214:	d102      	bne.n	800a21c <USB_ActivateEndpoint+0x5f4>
 800a216:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a218:	3b01      	subs	r3, #1
 800a21a:	673b      	str	r3, [r7, #112]	@ 0x70
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	00db      	lsls	r3, r3, #3
 800a222:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a226:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a22e:	069b      	lsls	r3, r3, #26
 800a230:	431a      	orrs	r2, r3
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	00db      	lsls	r3, r3, #3
 800a238:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a23c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a240:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a244:	601a      	str	r2, [r3, #0]
 800a246:	e028      	b.n	800a29a <USB_ActivateEndpoint+0x672>
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	785b      	ldrb	r3, [r3, #1]
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d124      	bne.n	800a29a <USB_ActivateEndpoint+0x672>
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	00db      	lsls	r3, r3, #3
 800a256:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a25a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	00db      	lsls	r3, r3, #3
 800a266:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a26a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a26e:	b292      	uxth	r2, r2
 800a270:	601a      	str	r2, [r3, #0]
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	00db      	lsls	r3, r3, #3
 800a278:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a27c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a280:	6819      	ldr	r1, [r3, #0]
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	041a      	lsls	r2, r3, #16
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	00db      	lsls	r3, r3, #3
 800a28e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a292:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a296:	430a      	orrs	r2, r1
 800a298:	601a      	str	r2, [r3, #0]
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	785b      	ldrb	r3, [r3, #1]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d170      	bne.n	800a384 <USB_ActivateEndpoint+0x75c>
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	00db      	lsls	r3, r3, #3
 800a2a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a2ac:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a2b0:	685a      	ldr	r2, [r3, #4]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	00db      	lsls	r3, r3, #3
 800a2b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a2bc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a2c0:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a2c4:	605a      	str	r2, [r3, #4]
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	691b      	ldr	r3, [r3, #16]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d112      	bne.n	800a2f4 <USB_ActivateEndpoint+0x6cc>
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	781b      	ldrb	r3, [r3, #0]
 800a2d2:	00db      	lsls	r3, r3, #3
 800a2d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a2d8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a2dc:	685a      	ldr	r2, [r3, #4]
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	781b      	ldrb	r3, [r3, #0]
 800a2e2:	00db      	lsls	r3, r3, #3
 800a2e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a2e8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a2ec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a2f0:	605a      	str	r2, [r3, #4]
 800a2f2:	e070      	b.n	800a3d6 <USB_ActivateEndpoint+0x7ae>
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	691b      	ldr	r3, [r3, #16]
 800a2f8:	2b3e      	cmp	r3, #62	@ 0x3e
 800a2fa:	d820      	bhi.n	800a33e <USB_ActivateEndpoint+0x716>
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	691b      	ldr	r3, [r3, #16]
 800a300:	085b      	lsrs	r3, r3, #1
 800a302:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	691b      	ldr	r3, [r3, #16]
 800a308:	f003 0301 	and.w	r3, r3, #1
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d002      	beq.n	800a316 <USB_ActivateEndpoint+0x6ee>
 800a310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a312:	3301      	adds	r3, #1
 800a314:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a320:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a324:	6859      	ldr	r1, [r3, #4]
 800a326:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a328:	069a      	lsls	r2, r3, #26
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	781b      	ldrb	r3, [r3, #0]
 800a32e:	00db      	lsls	r3, r3, #3
 800a330:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a334:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a338:	430a      	orrs	r2, r1
 800a33a:	605a      	str	r2, [r3, #4]
 800a33c:	e04b      	b.n	800a3d6 <USB_ActivateEndpoint+0x7ae>
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	691b      	ldr	r3, [r3, #16]
 800a342:	095b      	lsrs	r3, r3, #5
 800a344:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	691b      	ldr	r3, [r3, #16]
 800a34a:	f003 031f 	and.w	r3, r3, #31
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d102      	bne.n	800a358 <USB_ActivateEndpoint+0x730>
 800a352:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a354:	3b01      	subs	r3, #1
 800a356:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	781b      	ldrb	r3, [r3, #0]
 800a35c:	00db      	lsls	r3, r3, #3
 800a35e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a362:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a366:	685a      	ldr	r2, [r3, #4]
 800a368:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a36a:	069b      	lsls	r3, r3, #26
 800a36c:	431a      	orrs	r2, r3
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	781b      	ldrb	r3, [r3, #0]
 800a372:	00db      	lsls	r3, r3, #3
 800a374:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a378:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a37c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a380:	605a      	str	r2, [r3, #4]
 800a382:	e028      	b.n	800a3d6 <USB_ActivateEndpoint+0x7ae>
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	785b      	ldrb	r3, [r3, #1]
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d124      	bne.n	800a3d6 <USB_ActivateEndpoint+0x7ae>
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	00db      	lsls	r3, r3, #3
 800a392:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a396:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a39a:	685a      	ldr	r2, [r3, #4]
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	00db      	lsls	r3, r3, #3
 800a3a2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3a6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a3aa:	b292      	uxth	r2, r2
 800a3ac:	605a      	str	r2, [r3, #4]
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	00db      	lsls	r3, r3, #3
 800a3b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3b8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a3bc:	6859      	ldr	r1, [r3, #4]
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	691b      	ldr	r3, [r3, #16]
 800a3c2:	041a      	lsls	r2, r3, #16
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	781b      	ldrb	r3, [r3, #0]
 800a3c8:	00db      	lsls	r3, r3, #3
 800a3ca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3ce:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a3d2:	430a      	orrs	r2, r1
 800a3d4:	605a      	str	r2, [r3, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	009b      	lsls	r3, r3, #2
 800a3de:	4413      	add	r3, r2
 800a3e0:	681a      	ldr	r2, [r3, #0]
 800a3e2:	4b5c      	ldr	r3, [pc, #368]	@ (800a554 <USB_ActivateEndpoint+0x92c>)
 800a3e4:	4013      	ands	r3, r2
 800a3e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ea:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a3ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a3f6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	441a      	add	r2, r3
 800a402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a404:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a40c:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a40e:	687a      	ldr	r2, [r7, #4]
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	781b      	ldrb	r3, [r3, #0]
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	4b4f      	ldr	r3, [pc, #316]	@ (800a558 <USB_ActivateEndpoint+0x930>)
 800a41c:	4013      	ands	r3, r2
 800a41e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	441a      	add	r2, r3
 800a42a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a42c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a430:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a434:	6013      	str	r3, [r2, #0]
 800a436:	e084      	b.n	800a542 <USB_ActivateEndpoint+0x91a>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a438:	687a      	ldr	r2, [r7, #4]
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4413      	add	r3, r2
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d013      	beq.n	800a478 <USB_ActivateEndpoint+0x850>
 800a450:	687a      	ldr	r2, [r7, #4]
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	781b      	ldrb	r3, [r3, #0]
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	4413      	add	r3, r2
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	4b3f      	ldr	r3, [pc, #252]	@ (800a55c <USB_ActivateEndpoint+0x934>)
 800a45e:	4013      	ands	r3, r2
 800a460:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	781b      	ldrb	r3, [r3, #0]
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	441a      	add	r2, r3
 800a46c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a46e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a476:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	781b      	ldrb	r3, [r3, #0]
 800a47e:	009b      	lsls	r3, r3, #2
 800a480:	4413      	add	r3, r2
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	657b      	str	r3, [r7, #84]	@ 0x54
 800a486:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d013      	beq.n	800a4b8 <USB_ActivateEndpoint+0x890>
 800a490:	687a      	ldr	r2, [r7, #4]
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	4413      	add	r3, r2
 800a49a:	681a      	ldr	r2, [r3, #0]
 800a49c:	4b2f      	ldr	r3, [pc, #188]	@ (800a55c <USB_ActivateEndpoint+0x934>)
 800a49e:	4013      	ands	r3, r2
 800a4a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	441a      	add	r2, r3
 800a4ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a4b6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	78db      	ldrb	r3, [r3, #3]
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d018      	beq.n	800a4f2 <USB_ActivateEndpoint+0x8ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	009b      	lsls	r3, r3, #2
 800a4c8:	4413      	add	r3, r2
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	4b22      	ldr	r3, [pc, #136]	@ (800a558 <USB_ActivateEndpoint+0x930>)
 800a4ce:	4013      	ands	r3, r2
 800a4d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4d4:	f083 0320 	eor.w	r3, r3, #32
 800a4d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4da:	687a      	ldr	r2, [r7, #4]
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	441a      	add	r2, r3
 800a4e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4ee:	6013      	str	r3, [r2, #0]
 800a4f0:	e013      	b.n	800a51a <USB_ActivateEndpoint+0x8f2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a4f2:	687a      	ldr	r2, [r7, #4]
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	781b      	ldrb	r3, [r3, #0]
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	4413      	add	r3, r2
 800a4fc:	681a      	ldr	r2, [r3, #0]
 800a4fe:	4b16      	ldr	r3, [pc, #88]	@ (800a558 <USB_ActivateEndpoint+0x930>)
 800a500:	4013      	ands	r3, r2
 800a502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a504:	687a      	ldr	r2, [r7, #4]
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	781b      	ldrb	r3, [r3, #0]
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	441a      	add	r2, r3
 800a50e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a510:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a518:	6013      	str	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	009b      	lsls	r3, r3, #2
 800a522:	4413      	add	r3, r2
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	4b0b      	ldr	r3, [pc, #44]	@ (800a554 <USB_ActivateEndpoint+0x92c>)
 800a528:	4013      	ands	r3, r2
 800a52a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a52c:	687a      	ldr	r2, [r7, #4]
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	441a      	add	r2, r3
 800a536:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a538:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a53c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a540:	6013      	str	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800a542:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a546:	4618      	mov	r0, r3
 800a548:	3784      	adds	r7, #132	@ 0x84
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr
 800a552:	bf00      	nop
 800a554:	07ffbf8f 	.word	0x07ffbf8f
 800a558:	07ff8fbf 	.word	0x07ff8fbf
 800a55c:	07ff8f8f 	.word	0x07ff8f8f

0800a560 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800a560:	b480      	push	{r7}
 800a562:	b097      	sub	sp, #92	@ 0x5c
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
 800a568:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	7b1b      	ldrb	r3, [r3, #12]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d16d      	bne.n	800a64e <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in != 0U)
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	785b      	ldrb	r3, [r3, #1]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d034      	beq.n	800a5e4 <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	4413      	add	r3, r2
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	613b      	str	r3, [r7, #16]
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d013      	beq.n	800a5ba <USB_DeactivateEndpoint+0x5a>
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	4413      	add	r3, r2
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	4b6d      	ldr	r3, [pc, #436]	@ (800a754 <USB_DeactivateEndpoint+0x1f4>)
 800a5a0:	4013      	ands	r3, r2
 800a5a2:	60fb      	str	r3, [r7, #12]
 800a5a4:	687a      	ldr	r2, [r7, #4]
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	009b      	lsls	r3, r3, #2
 800a5ac:	441a      	add	r2, r3
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a5b8:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	009b      	lsls	r3, r3, #2
 800a5c2:	4413      	add	r3, r2
 800a5c4:	681a      	ldr	r2, [r3, #0]
 800a5c6:	4b64      	ldr	r3, [pc, #400]	@ (800a758 <USB_DeactivateEndpoint+0x1f8>)
 800a5c8:	4013      	ands	r3, r2
 800a5ca:	60bb      	str	r3, [r7, #8]
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	781b      	ldrb	r3, [r3, #0]
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	441a      	add	r2, r3
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5e0:	6013      	str	r3, [r2, #0]
 800a5e2:	e139      	b.n	800a858 <USB_DeactivateEndpoint+0x2f8>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	4413      	add	r3, r2
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	61fb      	str	r3, [r7, #28]
 800a5f2:	69fb      	ldr	r3, [r7, #28]
 800a5f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d013      	beq.n	800a624 <USB_DeactivateEndpoint+0xc4>
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	781b      	ldrb	r3, [r3, #0]
 800a602:	009b      	lsls	r3, r3, #2
 800a604:	4413      	add	r3, r2
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	4b52      	ldr	r3, [pc, #328]	@ (800a754 <USB_DeactivateEndpoint+0x1f4>)
 800a60a:	4013      	ands	r3, r2
 800a60c:	61bb      	str	r3, [r7, #24]
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	441a      	add	r2, r3
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a61e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a622:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	4413      	add	r3, r2
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	4b4a      	ldr	r3, [pc, #296]	@ (800a75c <USB_DeactivateEndpoint+0x1fc>)
 800a632:	4013      	ands	r3, r2
 800a634:	617b      	str	r3, [r7, #20]
 800a636:	687a      	ldr	r2, [r7, #4]
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	009b      	lsls	r3, r3, #2
 800a63e:	441a      	add	r2, r3
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a64a:	6013      	str	r3, [r2, #0]
 800a64c:	e104      	b.n	800a858 <USB_DeactivateEndpoint+0x2f8>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	785b      	ldrb	r3, [r3, #1]
 800a652:	2b00      	cmp	r3, #0
 800a654:	f040 8084 	bne.w	800a760 <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	781b      	ldrb	r3, [r3, #0]
 800a65e:	009b      	lsls	r3, r3, #2
 800a660:	4413      	add	r3, r2
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a668:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d013      	beq.n	800a698 <USB_DeactivateEndpoint+0x138>
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	009b      	lsls	r3, r3, #2
 800a678:	4413      	add	r3, r2
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	4b35      	ldr	r3, [pc, #212]	@ (800a754 <USB_DeactivateEndpoint+0x1f4>)
 800a67e:	4013      	ands	r3, r2
 800a680:	637b      	str	r3, [r7, #52]	@ 0x34
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	009b      	lsls	r3, r3, #2
 800a68a:	441a      	add	r2, r3
 800a68c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a68e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a692:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a696:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	4413      	add	r3, r2
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d013      	beq.n	800a6d8 <USB_DeactivateEndpoint+0x178>
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	781b      	ldrb	r3, [r3, #0]
 800a6b6:	009b      	lsls	r3, r3, #2
 800a6b8:	4413      	add	r3, r2
 800a6ba:	681a      	ldr	r2, [r3, #0]
 800a6bc:	4b25      	ldr	r3, [pc, #148]	@ (800a754 <USB_DeactivateEndpoint+0x1f4>)
 800a6be:	4013      	ands	r3, r2
 800a6c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a6c2:	687a      	ldr	r2, [r7, #4]
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	781b      	ldrb	r3, [r3, #0]
 800a6c8:	009b      	lsls	r3, r3, #2
 800a6ca:	441a      	add	r2, r3
 800a6cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a6d6:	6013      	str	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	4413      	add	r3, r2
 800a6e2:	681a      	ldr	r2, [r3, #0]
 800a6e4:	4b1b      	ldr	r3, [pc, #108]	@ (800a754 <USB_DeactivateEndpoint+0x1f4>)
 800a6e6:	4013      	ands	r3, r2
 800a6e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	009b      	lsls	r3, r3, #2
 800a6f2:	441a      	add	r2, r3
 800a6f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6fa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a6fe:	6013      	str	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	781b      	ldrb	r3, [r3, #0]
 800a706:	009b      	lsls	r3, r3, #2
 800a708:	4413      	add	r3, r2
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	4b13      	ldr	r3, [pc, #76]	@ (800a75c <USB_DeactivateEndpoint+0x1fc>)
 800a70e:	4013      	ands	r3, r2
 800a710:	627b      	str	r3, [r7, #36]	@ 0x24
 800a712:	687a      	ldr	r2, [r7, #4]
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	781b      	ldrb	r3, [r3, #0]
 800a718:	009b      	lsls	r3, r3, #2
 800a71a:	441a      	add	r2, r3
 800a71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a726:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	4413      	add	r3, r2
 800a732:	681a      	ldr	r2, [r3, #0]
 800a734:	4b08      	ldr	r3, [pc, #32]	@ (800a758 <USB_DeactivateEndpoint+0x1f8>)
 800a736:	4013      	ands	r3, r2
 800a738:	623b      	str	r3, [r7, #32]
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	781b      	ldrb	r3, [r3, #0]
 800a740:	009b      	lsls	r3, r3, #2
 800a742:	441a      	add	r2, r3
 800a744:	6a3b      	ldr	r3, [r7, #32]
 800a746:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a74a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a74e:	6013      	str	r3, [r2, #0]
 800a750:	e082      	b.n	800a858 <USB_DeactivateEndpoint+0x2f8>
 800a752:	bf00      	nop
 800a754:	07ff8f8f 	.word	0x07ff8f8f
 800a758:	07ff8fbf 	.word	0x07ff8fbf
 800a75c:	07ffbf8f 	.word	0x07ffbf8f
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a760:	687a      	ldr	r2, [r7, #4]
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	781b      	ldrb	r3, [r3, #0]
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	4413      	add	r3, r2
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a76e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a770:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a774:	2b00      	cmp	r3, #0
 800a776:	d013      	beq.n	800a7a0 <USB_DeactivateEndpoint+0x240>
 800a778:	687a      	ldr	r2, [r7, #4]
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	781b      	ldrb	r3, [r3, #0]
 800a77e:	009b      	lsls	r3, r3, #2
 800a780:	4413      	add	r3, r2
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	4b38      	ldr	r3, [pc, #224]	@ (800a868 <USB_DeactivateEndpoint+0x308>)
 800a786:	4013      	ands	r3, r2
 800a788:	653b      	str	r3, [r7, #80]	@ 0x50
 800a78a:	687a      	ldr	r2, [r7, #4]
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	009b      	lsls	r3, r3, #2
 800a792:	441a      	add	r2, r3
 800a794:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a796:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a79a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a79e:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	781b      	ldrb	r3, [r3, #0]
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	4413      	add	r3, r2
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d013      	beq.n	800a7e0 <USB_DeactivateEndpoint+0x280>
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	4413      	add	r3, r2
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	4b28      	ldr	r3, [pc, #160]	@ (800a868 <USB_DeactivateEndpoint+0x308>)
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	441a      	add	r2, r3
 800a7d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a7de:	6013      	str	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	4413      	add	r3, r2
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	4b1e      	ldr	r3, [pc, #120]	@ (800a868 <USB_DeactivateEndpoint+0x308>)
 800a7ee:	4013      	ands	r3, r2
 800a7f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	441a      	add	r2, r3
 800a7fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a806:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a808:	687a      	ldr	r2, [r7, #4]
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	009b      	lsls	r3, r3, #2
 800a810:	4413      	add	r3, r2
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	4b15      	ldr	r3, [pc, #84]	@ (800a86c <USB_DeactivateEndpoint+0x30c>)
 800a816:	4013      	ands	r3, r2
 800a818:	643b      	str	r3, [r7, #64]	@ 0x40
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	441a      	add	r2, r3
 800a824:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a82a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a82e:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	781b      	ldrb	r3, [r3, #0]
 800a836:	009b      	lsls	r3, r3, #2
 800a838:	4413      	add	r3, r2
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	4b0c      	ldr	r3, [pc, #48]	@ (800a870 <USB_DeactivateEndpoint+0x310>)
 800a83e:	4013      	ands	r3, r2
 800a840:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	441a      	add	r2, r3
 800a84c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a84e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a856:	6013      	str	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a858:	2300      	movs	r3, #0
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	375c      	adds	r7, #92	@ 0x5c
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr
 800a866:	bf00      	nop
 800a868:	07ff8f8f 	.word	0x07ff8f8f
 800a86c:	07ff8fbf 	.word	0x07ff8fbf
 800a870:	07ffbf8f 	.word	0x07ffbf8f

0800a874 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b092      	sub	sp, #72	@ 0x48
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	785b      	ldrb	r3, [r3, #1]
 800a882:	2b01      	cmp	r3, #1
 800a884:	f040 84ed 	bne.w	800b262 <USB_EPStartXfer+0x9ee>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	699a      	ldr	r2, [r3, #24]
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	429a      	cmp	r2, r3
 800a892:	d903      	bls.n	800a89c <USB_EPStartXfer+0x28>
    {
      len = ep->maxpacket;
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	647b      	str	r3, [r7, #68]	@ 0x44
 800a89a:	e002      	b.n	800a8a2 <USB_EPStartXfer+0x2e>
    }
    else
    {
      len = ep->xfer_len;
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	699b      	ldr	r3, [r3, #24]
 800a8a0:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	7b1b      	ldrb	r3, [r3, #12]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d12e      	bne.n	800a908 <USB_EPStartXfer+0x94>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	6959      	ldr	r1, [r3, #20]
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	88da      	ldrh	r2, [r3, #6]
 800a8b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8b4:	b29b      	uxth	r3, r3
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 fe9f 	bl	800b5fa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	00db      	lsls	r3, r3, #3
 800a8c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8c6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	00db      	lsls	r3, r3, #3
 800a8d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8d6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8da:	b292      	uxth	r2, r2
 800a8dc:	601a      	str	r2, [r3, #0]
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	00db      	lsls	r3, r3, #3
 800a8e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8e8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8ec:	6819      	ldr	r1, [r3, #0]
 800a8ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8f0:	041a      	lsls	r2, r3, #16
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	781b      	ldrb	r3, [r3, #0]
 800a8f6:	00db      	lsls	r3, r3, #3
 800a8f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8fc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a900:	430a      	orrs	r2, r1
 800a902:	601a      	str	r2, [r3, #0]
 800a904:	f000 bc90 	b.w	800b228 <USB_EPStartXfer+0x9b4>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	78db      	ldrb	r3, [r3, #3]
 800a90c:	2b02      	cmp	r3, #2
 800a90e:	f040 8332 	bne.w	800af76 <USB_EPStartXfer+0x702>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	6a1a      	ldr	r2, [r3, #32]
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	691b      	ldr	r3, [r3, #16]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	f240 82e4 	bls.w	800aee8 <USB_EPStartXfer+0x674>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a920:	687a      	ldr	r2, [r7, #4]
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	4413      	add	r3, r2
 800a92a:	681a      	ldr	r2, [r3, #0]
 800a92c:	4ba4      	ldr	r3, [pc, #656]	@ (800abc0 <USB_EPStartXfer+0x34c>)
 800a92e:	4013      	ands	r3, r2
 800a930:	60fb      	str	r3, [r7, #12]
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	781b      	ldrb	r3, [r3, #0]
 800a938:	009b      	lsls	r3, r3, #2
 800a93a:	441a      	add	r2, r3
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a946:	6013      	str	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	6a1a      	ldr	r2, [r3, #32]
 800a94c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a94e:	1ad2      	subs	r2, r2, r3
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	4413      	add	r3, r2
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a964:	2b00      	cmp	r3, #0
 800a966:	f000 8161 	beq.w	800ac2c <USB_EPStartXfer+0x3b8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	785b      	ldrb	r3, [r3, #1]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d16a      	bne.n	800aa48 <USB_EPStartXfer+0x1d4>
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	00db      	lsls	r3, r3, #3
 800a978:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a97c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a980:	685a      	ldr	r2, [r3, #4]
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	781b      	ldrb	r3, [r3, #0]
 800a986:	00db      	lsls	r3, r3, #3
 800a988:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a98c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a990:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a994:	605a      	str	r2, [r3, #4]
 800a996:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d112      	bne.n	800a9c2 <USB_EPStartXfer+0x14e>
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	00db      	lsls	r3, r3, #3
 800a9a2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a9a6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a9aa:	685a      	ldr	r2, [r3, #4]
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	00db      	lsls	r3, r3, #3
 800a9b2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a9b6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a9ba:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a9be:	605a      	str	r2, [r3, #4]
 800a9c0:	e06a      	b.n	800aa98 <USB_EPStartXfer+0x224>
 800a9c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9c4:	2b3e      	cmp	r3, #62	@ 0x3e
 800a9c6:	d81e      	bhi.n	800aa06 <USB_EPStartXfer+0x192>
 800a9c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9ca:	085b      	lsrs	r3, r3, #1
 800a9cc:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9d0:	f003 0301 	and.w	r3, r3, #1
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d002      	beq.n	800a9de <USB_EPStartXfer+0x16a>
 800a9d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9da:	3301      	adds	r3, #1
 800a9dc:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	00db      	lsls	r3, r3, #3
 800a9e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a9e8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a9ec:	6859      	ldr	r1, [r3, #4]
 800a9ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9f0:	069a      	lsls	r2, r3, #26
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	00db      	lsls	r3, r3, #3
 800a9f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a9fc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa00:	430a      	orrs	r2, r1
 800aa02:	605a      	str	r2, [r3, #4]
 800aa04:	e048      	b.n	800aa98 <USB_EPStartXfer+0x224>
 800aa06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa08:	095b      	lsrs	r3, r3, #5
 800aa0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa0e:	f003 031f 	and.w	r3, r3, #31
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d102      	bne.n	800aa1c <USB_EPStartXfer+0x1a8>
 800aa16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa18:	3b01      	subs	r3, #1
 800aa1a:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	00db      	lsls	r3, r3, #3
 800aa22:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa26:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa2e:	069b      	lsls	r3, r3, #26
 800aa30:	431a      	orrs	r2, r3
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	00db      	lsls	r3, r3, #3
 800aa38:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa3c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa40:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800aa44:	605a      	str	r2, [r3, #4]
 800aa46:	e027      	b.n	800aa98 <USB_EPStartXfer+0x224>
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	785b      	ldrb	r3, [r3, #1]
 800aa4c:	2b01      	cmp	r3, #1
 800aa4e:	d123      	bne.n	800aa98 <USB_EPStartXfer+0x224>
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	00db      	lsls	r3, r3, #3
 800aa56:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa5a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa5e:	685a      	ldr	r2, [r3, #4]
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	781b      	ldrb	r3, [r3, #0]
 800aa64:	00db      	lsls	r3, r3, #3
 800aa66:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa6a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa6e:	b292      	uxth	r2, r2
 800aa70:	605a      	str	r2, [r3, #4]
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	00db      	lsls	r3, r3, #3
 800aa78:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa7c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa80:	6859      	ldr	r1, [r3, #4]
 800aa82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa84:	041a      	lsls	r2, r3, #16
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	00db      	lsls	r3, r3, #3
 800aa8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa90:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa94:	430a      	orrs	r2, r1
 800aa96:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	895b      	ldrh	r3, [r3, #10]
 800aa9c:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	6959      	ldr	r1, [r3, #20]
 800aaa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aaa4:	b29b      	uxth	r3, r3
 800aaa6:	8afa      	ldrh	r2, [r7, #22]
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f000 fda6 	bl	800b5fa <USB_WritePMA>
            ep->xfer_buff += len;
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	695a      	ldr	r2, [r3, #20]
 800aab2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aab4:	441a      	add	r2, r3
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	6a1a      	ldr	r2, [r3, #32]
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	691b      	ldr	r3, [r3, #16]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d906      	bls.n	800aad4 <USB_EPStartXfer+0x260>
            {
              ep->xfer_len_db -= len;
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	6a1a      	ldr	r2, [r3, #32]
 800aaca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aacc:	1ad2      	subs	r2, r2, r3
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	621a      	str	r2, [r3, #32]
 800aad2:	e005      	b.n	800aae0 <USB_EPStartXfer+0x26c>
            }
            else
            {
              len = ep->xfer_len_db;
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	6a1b      	ldr	r3, [r3, #32]
 800aad8:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	2200      	movs	r2, #0
 800aade:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	785b      	ldrb	r3, [r3, #1]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d16d      	bne.n	800abc4 <USB_EPStartXfer+0x350>
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	00db      	lsls	r3, r3, #3
 800aaee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aaf2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	00db      	lsls	r3, r3, #3
 800aafe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab02:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab06:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800ab0a:	601a      	str	r2, [r3, #0]
 800ab0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d112      	bne.n	800ab38 <USB_EPStartXfer+0x2c4>
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	00db      	lsls	r3, r3, #3
 800ab18:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab1c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab20:	681a      	ldr	r2, [r3, #0]
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	781b      	ldrb	r3, [r3, #0]
 800ab26:	00db      	lsls	r3, r3, #3
 800ab28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab2c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab30:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ab34:	601a      	str	r2, [r3, #0]
 800ab36:	e06d      	b.n	800ac14 <USB_EPStartXfer+0x3a0>
 800ab38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab3a:	2b3e      	cmp	r3, #62	@ 0x3e
 800ab3c:	d81e      	bhi.n	800ab7c <USB_EPStartXfer+0x308>
 800ab3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab40:	085b      	lsrs	r3, r3, #1
 800ab42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab46:	f003 0301 	and.w	r3, r3, #1
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d002      	beq.n	800ab54 <USB_EPStartXfer+0x2e0>
 800ab4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab50:	3301      	adds	r3, #1
 800ab52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	00db      	lsls	r3, r3, #3
 800ab5a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab5e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab62:	6819      	ldr	r1, [r3, #0]
 800ab64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab66:	069a      	lsls	r2, r3, #26
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	00db      	lsls	r3, r3, #3
 800ab6e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab72:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab76:	430a      	orrs	r2, r1
 800ab78:	601a      	str	r2, [r3, #0]
 800ab7a:	e04b      	b.n	800ac14 <USB_EPStartXfer+0x3a0>
 800ab7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab7e:	095b      	lsrs	r3, r3, #5
 800ab80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab84:	f003 031f 	and.w	r3, r3, #31
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d102      	bne.n	800ab92 <USB_EPStartXfer+0x31e>
 800ab8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab8e:	3b01      	subs	r3, #1
 800ab90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	781b      	ldrb	r3, [r3, #0]
 800ab96:	00db      	lsls	r3, r3, #3
 800ab98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab9c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aba4:	069b      	lsls	r3, r3, #26
 800aba6:	431a      	orrs	r2, r3
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	781b      	ldrb	r3, [r3, #0]
 800abac:	00db      	lsls	r3, r3, #3
 800abae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abb2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abb6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800abba:	601a      	str	r2, [r3, #0]
 800abbc:	e02a      	b.n	800ac14 <USB_EPStartXfer+0x3a0>
 800abbe:	bf00      	nop
 800abc0:	07ff8f8f 	.word	0x07ff8f8f
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	785b      	ldrb	r3, [r3, #1]
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d123      	bne.n	800ac14 <USB_EPStartXfer+0x3a0>
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	781b      	ldrb	r3, [r3, #0]
 800abd0:	00db      	lsls	r3, r3, #3
 800abd2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abd6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abda:	681a      	ldr	r2, [r3, #0]
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	781b      	ldrb	r3, [r3, #0]
 800abe0:	00db      	lsls	r3, r3, #3
 800abe2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abe6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abea:	b292      	uxth	r2, r2
 800abec:	601a      	str	r2, [r3, #0]
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	781b      	ldrb	r3, [r3, #0]
 800abf2:	00db      	lsls	r3, r3, #3
 800abf4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abf8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abfc:	6819      	ldr	r1, [r3, #0]
 800abfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac00:	041a      	lsls	r2, r3, #16
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	00db      	lsls	r3, r3, #3
 800ac08:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac0c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac10:	430a      	orrs	r2, r1
 800ac12:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	891b      	ldrh	r3, [r3, #8]
 800ac18:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	6959      	ldr	r1, [r3, #20]
 800ac1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	8afa      	ldrh	r2, [r7, #22]
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f000 fce8 	bl	800b5fa <USB_WritePMA>
 800ac2a:	e2fd      	b.n	800b228 <USB_EPStartXfer+0x9b4>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	785b      	ldrb	r3, [r3, #1]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d16a      	bne.n	800ad0a <USB_EPStartXfer+0x496>
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	00db      	lsls	r3, r3, #3
 800ac3a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac3e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	00db      	lsls	r3, r3, #3
 800ac4a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac4e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac52:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800ac56:	601a      	str	r2, [r3, #0]
 800ac58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d112      	bne.n	800ac84 <USB_EPStartXfer+0x410>
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	00db      	lsls	r3, r3, #3
 800ac64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac68:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac6c:	681a      	ldr	r2, [r3, #0]
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	00db      	lsls	r3, r3, #3
 800ac74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac78:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac7c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ac80:	601a      	str	r2, [r3, #0]
 800ac82:	e06a      	b.n	800ad5a <USB_EPStartXfer+0x4e6>
 800ac84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac86:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac88:	d81e      	bhi.n	800acc8 <USB_EPStartXfer+0x454>
 800ac8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac8c:	085b      	lsrs	r3, r3, #1
 800ac8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac92:	f003 0301 	and.w	r3, r3, #1
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d002      	beq.n	800aca0 <USB_EPStartXfer+0x42c>
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	781b      	ldrb	r3, [r3, #0]
 800aca4:	00db      	lsls	r3, r3, #3
 800aca6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acaa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acae:	6819      	ldr	r1, [r3, #0]
 800acb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb2:	069a      	lsls	r2, r3, #26
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	00db      	lsls	r3, r3, #3
 800acba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acbe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acc2:	430a      	orrs	r2, r1
 800acc4:	601a      	str	r2, [r3, #0]
 800acc6:	e048      	b.n	800ad5a <USB_EPStartXfer+0x4e6>
 800acc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acca:	095b      	lsrs	r3, r3, #5
 800accc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800acce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acd0:	f003 031f 	and.w	r3, r3, #31
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d102      	bne.n	800acde <USB_EPStartXfer+0x46a>
 800acd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acda:	3b01      	subs	r3, #1
 800acdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	00db      	lsls	r3, r3, #3
 800ace4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ace8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf0:	069b      	lsls	r3, r3, #26
 800acf2:	431a      	orrs	r2, r3
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	00db      	lsls	r3, r3, #3
 800acfa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acfe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad02:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ad06:	601a      	str	r2, [r3, #0]
 800ad08:	e027      	b.n	800ad5a <USB_EPStartXfer+0x4e6>
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	785b      	ldrb	r3, [r3, #1]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d123      	bne.n	800ad5a <USB_EPStartXfer+0x4e6>
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	00db      	lsls	r3, r3, #3
 800ad18:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad1c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	00db      	lsls	r3, r3, #3
 800ad28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad2c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad30:	b292      	uxth	r2, r2
 800ad32:	601a      	str	r2, [r3, #0]
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	781b      	ldrb	r3, [r3, #0]
 800ad38:	00db      	lsls	r3, r3, #3
 800ad3a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad3e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad42:	6819      	ldr	r1, [r3, #0]
 800ad44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad46:	041a      	lsls	r2, r3, #16
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	781b      	ldrb	r3, [r3, #0]
 800ad4c:	00db      	lsls	r3, r3, #3
 800ad4e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad52:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad56:	430a      	orrs	r2, r1
 800ad58:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	891b      	ldrh	r3, [r3, #8]
 800ad5e:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	6959      	ldr	r1, [r3, #20]
 800ad64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad66:	b29b      	uxth	r3, r3
 800ad68:	8afa      	ldrh	r2, [r7, #22]
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f000 fc45 	bl	800b5fa <USB_WritePMA>
            ep->xfer_buff += len;
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	695a      	ldr	r2, [r3, #20]
 800ad74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad76:	441a      	add	r2, r3
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	6a1a      	ldr	r2, [r3, #32]
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	691b      	ldr	r3, [r3, #16]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d906      	bls.n	800ad96 <USB_EPStartXfer+0x522>
            {
              ep->xfer_len_db -= len;
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	6a1a      	ldr	r2, [r3, #32]
 800ad8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad8e:	1ad2      	subs	r2, r2, r3
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	621a      	str	r2, [r3, #32]
 800ad94:	e005      	b.n	800ada2 <USB_EPStartXfer+0x52e>
            }
            else
            {
              len = ep->xfer_len_db;
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	6a1b      	ldr	r3, [r3, #32]
 800ad9a:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	785b      	ldrb	r3, [r3, #1]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d16a      	bne.n	800ae80 <USB_EPStartXfer+0x60c>
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	00db      	lsls	r3, r3, #3
 800adb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adb4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adb8:	685a      	ldr	r2, [r3, #4]
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	781b      	ldrb	r3, [r3, #0]
 800adbe:	00db      	lsls	r3, r3, #3
 800adc0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adc4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adc8:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800adcc:	605a      	str	r2, [r3, #4]
 800adce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800add0:	2b00      	cmp	r3, #0
 800add2:	d112      	bne.n	800adfa <USB_EPStartXfer+0x586>
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	00db      	lsls	r3, r3, #3
 800adda:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adde:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ade2:	685a      	ldr	r2, [r3, #4]
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	00db      	lsls	r3, r3, #3
 800adea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adee:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adf2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800adf6:	605a      	str	r2, [r3, #4]
 800adf8:	e06a      	b.n	800aed0 <USB_EPStartXfer+0x65c>
 800adfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800adfc:	2b3e      	cmp	r3, #62	@ 0x3e
 800adfe:	d81e      	bhi.n	800ae3e <USB_EPStartXfer+0x5ca>
 800ae00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae02:	085b      	lsrs	r3, r3, #1
 800ae04:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae08:	f003 0301 	and.w	r3, r3, #1
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d002      	beq.n	800ae16 <USB_EPStartXfer+0x5a2>
 800ae10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae12:	3301      	adds	r3, #1
 800ae14:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	00db      	lsls	r3, r3, #3
 800ae1c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ae20:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ae24:	6859      	ldr	r1, [r3, #4]
 800ae26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae28:	069a      	lsls	r2, r3, #26
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	00db      	lsls	r3, r3, #3
 800ae30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ae34:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ae38:	430a      	orrs	r2, r1
 800ae3a:	605a      	str	r2, [r3, #4]
 800ae3c:	e048      	b.n	800aed0 <USB_EPStartXfer+0x65c>
 800ae3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae40:	095b      	lsrs	r3, r3, #5
 800ae42:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae46:	f003 031f 	and.w	r3, r3, #31
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d102      	bne.n	800ae54 <USB_EPStartXfer+0x5e0>
 800ae4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae50:	3b01      	subs	r3, #1
 800ae52:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	00db      	lsls	r3, r3, #3
 800ae5a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ae5e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ae62:	685a      	ldr	r2, [r3, #4]
 800ae64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae66:	069b      	lsls	r3, r3, #26
 800ae68:	431a      	orrs	r2, r3
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	00db      	lsls	r3, r3, #3
 800ae70:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ae74:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ae78:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ae7c:	605a      	str	r2, [r3, #4]
 800ae7e:	e027      	b.n	800aed0 <USB_EPStartXfer+0x65c>
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	785b      	ldrb	r3, [r3, #1]
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d123      	bne.n	800aed0 <USB_EPStartXfer+0x65c>
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	00db      	lsls	r3, r3, #3
 800ae8e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ae92:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ae96:	685a      	ldr	r2, [r3, #4]
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	781b      	ldrb	r3, [r3, #0]
 800ae9c:	00db      	lsls	r3, r3, #3
 800ae9e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aea2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aea6:	b292      	uxth	r2, r2
 800aea8:	605a      	str	r2, [r3, #4]
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	00db      	lsls	r3, r3, #3
 800aeb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aeb4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aeb8:	6859      	ldr	r1, [r3, #4]
 800aeba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aebc:	041a      	lsls	r2, r3, #16
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	00db      	lsls	r3, r3, #3
 800aec4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aec8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aecc:	430a      	orrs	r2, r1
 800aece:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	895b      	ldrh	r3, [r3, #10]
 800aed4:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	6959      	ldr	r1, [r3, #20]
 800aeda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aedc:	b29b      	uxth	r3, r3
 800aede:	8afa      	ldrh	r2, [r7, #22]
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f000 fb8a 	bl	800b5fa <USB_WritePMA>
 800aee6:	e19f      	b.n	800b228 <USB_EPStartXfer+0x9b4>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	6a1b      	ldr	r3, [r3, #32]
 800aeec:	647b      	str	r3, [r7, #68]	@ 0x44

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	4413      	add	r3, r2
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	4ba0      	ldr	r3, [pc, #640]	@ (800b17c <USB_EPStartXfer+0x908>)
 800aefc:	4013      	ands	r3, r2
 800aefe:	613b      	str	r3, [r7, #16]
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	781b      	ldrb	r3, [r3, #0]
 800af06:	009b      	lsls	r3, r3, #2
 800af08:	441a      	add	r2, r3
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af14:	6013      	str	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	781b      	ldrb	r3, [r3, #0]
 800af1a:	00db      	lsls	r3, r3, #3
 800af1c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800af20:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	00db      	lsls	r3, r3, #3
 800af2c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800af30:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800af34:	b292      	uxth	r2, r2
 800af36:	601a      	str	r2, [r3, #0]
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	00db      	lsls	r3, r3, #3
 800af3e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800af42:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800af46:	6819      	ldr	r1, [r3, #0]
 800af48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af4a:	041a      	lsls	r2, r3, #16
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	781b      	ldrb	r3, [r3, #0]
 800af50:	00db      	lsls	r3, r3, #3
 800af52:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800af56:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800af5a:	430a      	orrs	r2, r1
 800af5c:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	891b      	ldrh	r3, [r3, #8]
 800af62:	82fb      	strh	r3, [r7, #22]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	6959      	ldr	r1, [r3, #20]
 800af68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	8afa      	ldrh	r2, [r7, #22]
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f000 fb43 	bl	800b5fa <USB_WritePMA>
 800af74:	e158      	b.n	800b228 <USB_EPStartXfer+0x9b4>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	6a1a      	ldr	r2, [r3, #32]
 800af7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af7c:	1ad2      	subs	r2, r2, r3
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800af82:	687a      	ldr	r2, [r7, #4]
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	781b      	ldrb	r3, [r3, #0]
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	4413      	add	r3, r2
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af92:	2b00      	cmp	r3, #0
 800af94:	f000 80a3 	beq.w	800b0de <USB_EPStartXfer+0x86a>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800af98:	683b      	ldr	r3, [r7, #0]
 800af9a:	785b      	ldrb	r3, [r3, #1]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d16a      	bne.n	800b076 <USB_EPStartXfer+0x802>
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	00db      	lsls	r3, r3, #3
 800afa6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800afaa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800afae:	685a      	ldr	r2, [r3, #4]
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	00db      	lsls	r3, r3, #3
 800afb6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800afba:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800afbe:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800afc2:	605a      	str	r2, [r3, #4]
 800afc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d112      	bne.n	800aff0 <USB_EPStartXfer+0x77c>
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	00db      	lsls	r3, r3, #3
 800afd0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800afd4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800afd8:	685a      	ldr	r2, [r3, #4]
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	00db      	lsls	r3, r3, #3
 800afe0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800afe4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800afe8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800afec:	605a      	str	r2, [r3, #4]
 800afee:	e06a      	b.n	800b0c6 <USB_EPStartXfer+0x852>
 800aff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aff2:	2b3e      	cmp	r3, #62	@ 0x3e
 800aff4:	d81e      	bhi.n	800b034 <USB_EPStartXfer+0x7c0>
 800aff6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aff8:	085b      	lsrs	r3, r3, #1
 800affa:	633b      	str	r3, [r7, #48]	@ 0x30
 800affc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800affe:	f003 0301 	and.w	r3, r3, #1
 800b002:	2b00      	cmp	r3, #0
 800b004:	d002      	beq.n	800b00c <USB_EPStartXfer+0x798>
 800b006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b008:	3301      	adds	r3, #1
 800b00a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	781b      	ldrb	r3, [r3, #0]
 800b010:	00db      	lsls	r3, r3, #3
 800b012:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b016:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b01a:	6859      	ldr	r1, [r3, #4]
 800b01c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b01e:	069a      	lsls	r2, r3, #26
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	00db      	lsls	r3, r3, #3
 800b026:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b02a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b02e:	430a      	orrs	r2, r1
 800b030:	605a      	str	r2, [r3, #4]
 800b032:	e048      	b.n	800b0c6 <USB_EPStartXfer+0x852>
 800b034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b036:	095b      	lsrs	r3, r3, #5
 800b038:	633b      	str	r3, [r7, #48]	@ 0x30
 800b03a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b03c:	f003 031f 	and.w	r3, r3, #31
 800b040:	2b00      	cmp	r3, #0
 800b042:	d102      	bne.n	800b04a <USB_EPStartXfer+0x7d6>
 800b044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b046:	3b01      	subs	r3, #1
 800b048:	633b      	str	r3, [r7, #48]	@ 0x30
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	781b      	ldrb	r3, [r3, #0]
 800b04e:	00db      	lsls	r3, r3, #3
 800b050:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b054:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b058:	685a      	ldr	r2, [r3, #4]
 800b05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05c:	069b      	lsls	r3, r3, #26
 800b05e:	431a      	orrs	r2, r3
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	00db      	lsls	r3, r3, #3
 800b066:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b06a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b06e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b072:	605a      	str	r2, [r3, #4]
 800b074:	e027      	b.n	800b0c6 <USB_EPStartXfer+0x852>
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	785b      	ldrb	r3, [r3, #1]
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d123      	bne.n	800b0c6 <USB_EPStartXfer+0x852>
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	00db      	lsls	r3, r3, #3
 800b084:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b088:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b08c:	685a      	ldr	r2, [r3, #4]
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	00db      	lsls	r3, r3, #3
 800b094:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b098:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b09c:	b292      	uxth	r2, r2
 800b09e:	605a      	str	r2, [r3, #4]
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	781b      	ldrb	r3, [r3, #0]
 800b0a4:	00db      	lsls	r3, r3, #3
 800b0a6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b0aa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b0ae:	6859      	ldr	r1, [r3, #4]
 800b0b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0b2:	041a      	lsls	r2, r3, #16
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	781b      	ldrb	r3, [r3, #0]
 800b0b8:	00db      	lsls	r3, r3, #3
 800b0ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b0be:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b0c2:	430a      	orrs	r2, r1
 800b0c4:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	895b      	ldrh	r3, [r3, #10]
 800b0ca:	82fb      	strh	r3, [r7, #22]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	6959      	ldr	r1, [r3, #20]
 800b0d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	8afa      	ldrh	r2, [r7, #22]
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f000 fa8f 	bl	800b5fa <USB_WritePMA>
 800b0dc:	e0a4      	b.n	800b228 <USB_EPStartXfer+0x9b4>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	785b      	ldrb	r3, [r3, #1]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d16d      	bne.n	800b1c2 <USB_EPStartXfer+0x94e>
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	781b      	ldrb	r3, [r3, #0]
 800b0ea:	00db      	lsls	r3, r3, #3
 800b0ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b0f0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	00db      	lsls	r3, r3, #3
 800b0fc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b100:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b104:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800b108:	601a      	str	r2, [r3, #0]
 800b10a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d112      	bne.n	800b136 <USB_EPStartXfer+0x8c2>
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	00db      	lsls	r3, r3, #3
 800b116:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b11a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b11e:	681a      	ldr	r2, [r3, #0]
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	781b      	ldrb	r3, [r3, #0]
 800b124:	00db      	lsls	r3, r3, #3
 800b126:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b12a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b12e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b132:	601a      	str	r2, [r3, #0]
 800b134:	e06d      	b.n	800b212 <USB_EPStartXfer+0x99e>
 800b136:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b138:	2b3e      	cmp	r3, #62	@ 0x3e
 800b13a:	d821      	bhi.n	800b180 <USB_EPStartXfer+0x90c>
 800b13c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b13e:	085b      	lsrs	r3, r3, #1
 800b140:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b142:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b144:	f003 0301 	and.w	r3, r3, #1
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d002      	beq.n	800b152 <USB_EPStartXfer+0x8de>
 800b14c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b14e:	3301      	adds	r3, #1
 800b150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	781b      	ldrb	r3, [r3, #0]
 800b156:	00db      	lsls	r3, r3, #3
 800b158:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b15c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b160:	6819      	ldr	r1, [r3, #0]
 800b162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b164:	069a      	lsls	r2, r3, #26
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	00db      	lsls	r3, r3, #3
 800b16c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b170:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b174:	430a      	orrs	r2, r1
 800b176:	601a      	str	r2, [r3, #0]
 800b178:	e04b      	b.n	800b212 <USB_EPStartXfer+0x99e>
 800b17a:	bf00      	nop
 800b17c:	07ff8e8f 	.word	0x07ff8e8f
 800b180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b182:	095b      	lsrs	r3, r3, #5
 800b184:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b188:	f003 031f 	and.w	r3, r3, #31
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d102      	bne.n	800b196 <USB_EPStartXfer+0x922>
 800b190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b192:	3b01      	subs	r3, #1
 800b194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	00db      	lsls	r3, r3, #3
 800b19c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b1a0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b1a4:	681a      	ldr	r2, [r3, #0]
 800b1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1a8:	069b      	lsls	r3, r3, #26
 800b1aa:	431a      	orrs	r2, r3
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	781b      	ldrb	r3, [r3, #0]
 800b1b0:	00db      	lsls	r3, r3, #3
 800b1b2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b1b6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b1ba:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b1be:	601a      	str	r2, [r3, #0]
 800b1c0:	e027      	b.n	800b212 <USB_EPStartXfer+0x99e>
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	785b      	ldrb	r3, [r3, #1]
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d123      	bne.n	800b212 <USB_EPStartXfer+0x99e>
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	00db      	lsls	r3, r3, #3
 800b1d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b1d4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b1d8:	681a      	ldr	r2, [r3, #0]
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	00db      	lsls	r3, r3, #3
 800b1e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b1e4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b1e8:	b292      	uxth	r2, r2
 800b1ea:	601a      	str	r2, [r3, #0]
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	00db      	lsls	r3, r3, #3
 800b1f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b1f6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b1fa:	6819      	ldr	r1, [r3, #0]
 800b1fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1fe:	041a      	lsls	r2, r3, #16
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	00db      	lsls	r3, r3, #3
 800b206:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b20a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b20e:	430a      	orrs	r2, r1
 800b210:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	891b      	ldrh	r3, [r3, #8]
 800b216:	82fb      	strh	r3, [r7, #22]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	6959      	ldr	r1, [r3, #20]
 800b21c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b21e:	b29b      	uxth	r3, r3
 800b220:	8afa      	ldrh	r2, [r7, #22]
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f000 f9e9 	bl	800b5fa <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b228:	687a      	ldr	r2, [r7, #4]
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	4413      	add	r3, r2
 800b232:	681a      	ldr	r2, [r3, #0]
 800b234:	4b60      	ldr	r3, [pc, #384]	@ (800b3b8 <USB_EPStartXfer+0xb44>)
 800b236:	4013      	ands	r3, r2
 800b238:	60bb      	str	r3, [r7, #8]
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	f083 0310 	eor.w	r3, r3, #16
 800b240:	60bb      	str	r3, [r7, #8]
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	f083 0320 	eor.w	r3, r3, #32
 800b248:	60bb      	str	r3, [r7, #8]
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	441a      	add	r2, r3
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b25a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b25e:	6013      	str	r3, [r2, #0]
 800b260:	e0a4      	b.n	800b3ac <USB_EPStartXfer+0xb38>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	7b1b      	ldrb	r3, [r3, #12]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d142      	bne.n	800b2f0 <USB_EPStartXfer+0xa7c>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	699b      	ldr	r3, [r3, #24]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d118      	bne.n	800b2a4 <USB_EPStartXfer+0xa30>
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	78db      	ldrb	r3, [r3, #3]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d114      	bne.n	800b2a4 <USB_EPStartXfer+0xa30>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800b27a:	687a      	ldr	r2, [r7, #4]
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	781b      	ldrb	r3, [r3, #0]
 800b280:	009b      	lsls	r3, r3, #2
 800b282:	4413      	add	r3, r2
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	4b4d      	ldr	r3, [pc, #308]	@ (800b3bc <USB_EPStartXfer+0xb48>)
 800b288:	4013      	ands	r3, r2
 800b28a:	623b      	str	r3, [r7, #32]
 800b28c:	687a      	ldr	r2, [r7, #4]
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	781b      	ldrb	r3, [r3, #0]
 800b292:	009b      	lsls	r3, r3, #2
 800b294:	441a      	add	r2, r3
 800b296:	6a3b      	ldr	r3, [r7, #32]
 800b298:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b29c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2a0:	6013      	str	r3, [r2, #0]
 800b2a2:	e013      	b.n	800b2cc <USB_EPStartXfer+0xa58>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	009b      	lsls	r3, r3, #2
 800b2ac:	4413      	add	r3, r2
 800b2ae:	681a      	ldr	r2, [r3, #0]
 800b2b0:	4b43      	ldr	r3, [pc, #268]	@ (800b3c0 <USB_EPStartXfer+0xb4c>)
 800b2b2:	4013      	ands	r3, r2
 800b2b4:	61fb      	str	r3, [r7, #28]
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	781b      	ldrb	r3, [r3, #0]
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	441a      	add	r2, r3
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2ca:	6013      	str	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	699a      	ldr	r2, [r3, #24]
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	691b      	ldr	r3, [r3, #16]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d907      	bls.n	800b2e8 <USB_EPStartXfer+0xa74>
      {
        ep->xfer_len -= ep->maxpacket;
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	699a      	ldr	r2, [r3, #24]
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	691b      	ldr	r3, [r3, #16]
 800b2e0:	1ad2      	subs	r2, r2, r3
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	619a      	str	r2, [r3, #24]
 800b2e6:	e045      	b.n	800b374 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	619a      	str	r2, [r3, #24]
 800b2ee:	e041      	b.n	800b374 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	78db      	ldrb	r3, [r3, #3]
 800b2f4:	2b02      	cmp	r3, #2
 800b2f6:	d133      	bne.n	800b360 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	69db      	ldr	r3, [r3, #28]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d039      	beq.n	800b374 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	781b      	ldrb	r3, [r3, #0]
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4413      	add	r3, r2
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	857b      	strh	r3, [r7, #42]	@ 0x2a

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b30e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b314:	2b00      	cmp	r3, #0
 800b316:	d004      	beq.n	800b322 <USB_EPStartXfer+0xaae>
 800b318:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b31a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d109      	bne.n	800b336 <USB_EPStartXfer+0xac2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b322:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b324:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d123      	bne.n	800b374 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b32c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b32e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b332:	2b00      	cmp	r3, #0
 800b334:	d11e      	bne.n	800b374 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	009b      	lsls	r3, r3, #2
 800b33e:	4413      	add	r3, r2
 800b340:	681a      	ldr	r2, [r3, #0]
 800b342:	4b1e      	ldr	r3, [pc, #120]	@ (800b3bc <USB_EPStartXfer+0xb48>)
 800b344:	4013      	ands	r3, r2
 800b346:	627b      	str	r3, [r7, #36]	@ 0x24
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	441a      	add	r2, r3
 800b352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b354:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b358:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b35c:	6013      	str	r3, [r2, #0]
 800b35e:	e009      	b.n	800b374 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	78db      	ldrb	r3, [r3, #3]
 800b364:	2b01      	cmp	r3, #1
 800b366:	d103      	bne.n	800b370 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	2200      	movs	r2, #0
 800b36c:	619a      	str	r2, [r3, #24]
 800b36e:	e001      	b.n	800b374 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800b370:	2301      	movs	r3, #1
 800b372:	e01c      	b.n	800b3ae <USB_EPStartXfer+0xb3a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	4413      	add	r3, r2
 800b37e:	681a      	ldr	r2, [r3, #0]
 800b380:	4b10      	ldr	r3, [pc, #64]	@ (800b3c4 <USB_EPStartXfer+0xb50>)
 800b382:	4013      	ands	r3, r2
 800b384:	61bb      	str	r3, [r7, #24]
 800b386:	69bb      	ldr	r3, [r7, #24]
 800b388:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b38c:	61bb      	str	r3, [r7, #24]
 800b38e:	69bb      	ldr	r3, [r7, #24]
 800b390:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b394:	61bb      	str	r3, [r7, #24]
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	441a      	add	r2, r3
 800b3a0:	69bb      	ldr	r3, [r7, #24]
 800b3a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b3ac:	2300      	movs	r3, #0
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	3748      	adds	r7, #72	@ 0x48
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	07ff8fbf 	.word	0x07ff8fbf
 800b3bc:	07ff8f8f 	.word	0x07ff8f8f
 800b3c0:	07ff8e8f 	.word	0x07ff8e8f
 800b3c4:	07ffbf8f 	.word	0x07ffbf8f

0800b3c8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b085      	sub	sp, #20
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	785b      	ldrb	r3, [r3, #1]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d018      	beq.n	800b40c <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b3da:	687a      	ldr	r2, [r7, #4]
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	009b      	lsls	r3, r3, #2
 800b3e2:	4413      	add	r3, r2
 800b3e4:	681a      	ldr	r2, [r3, #0]
 800b3e6:	4b19      	ldr	r3, [pc, #100]	@ (800b44c <USB_EPSetStall+0x84>)
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	60bb      	str	r3, [r7, #8]
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	f083 0310 	eor.w	r3, r3, #16
 800b3f2:	60bb      	str	r3, [r7, #8]
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	781b      	ldrb	r3, [r3, #0]
 800b3fa:	009b      	lsls	r3, r3, #2
 800b3fc:	441a      	add	r2, r3
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b408:	6013      	str	r3, [r2, #0]
 800b40a:	e017      	b.n	800b43c <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b40c:	687a      	ldr	r2, [r7, #4]
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	4413      	add	r3, r2
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	4b0d      	ldr	r3, [pc, #52]	@ (800b450 <USB_EPSetStall+0x88>)
 800b41a:	4013      	ands	r3, r2
 800b41c:	60fb      	str	r3, [r7, #12]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b424:	60fb      	str	r3, [r7, #12]
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	009b      	lsls	r3, r3, #2
 800b42e:	441a      	add	r2, r3
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b43a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b43c:	2300      	movs	r3, #0
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3714      	adds	r7, #20
 800b442:	46bd      	mov	sp, r7
 800b444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b448:	4770      	bx	lr
 800b44a:	bf00      	nop
 800b44c:	07ff8fbf 	.word	0x07ff8fbf
 800b450:	07ffbf8f 	.word	0x07ffbf8f

0800b454 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800b454:	b480      	push	{r7}
 800b456:	b089      	sub	sp, #36	@ 0x24
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	785b      	ldrb	r3, [r3, #1]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d03c      	beq.n	800b4e0 <USB_EPClearStall+0x8c>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	781b      	ldrb	r3, [r3, #0]
 800b46c:	009b      	lsls	r3, r3, #2
 800b46e:	4413      	add	r3, r2
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	613b      	str	r3, [r7, #16]
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d013      	beq.n	800b4a6 <USB_EPClearStall+0x52>
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	009b      	lsls	r3, r3, #2
 800b486:	4413      	add	r3, r2
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	4b37      	ldr	r3, [pc, #220]	@ (800b568 <USB_EPClearStall+0x114>)
 800b48c:	4013      	ands	r3, r2
 800b48e:	60fb      	str	r3, [r7, #12]
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	441a      	add	r2, r3
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b4a4:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	78db      	ldrb	r3, [r3, #3]
 800b4aa:	2b01      	cmp	r3, #1
 800b4ac:	d054      	beq.n	800b558 <USB_EPClearStall+0x104>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b4ae:	687a      	ldr	r2, [r7, #4]
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	4413      	add	r3, r2
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	4b2c      	ldr	r3, [pc, #176]	@ (800b56c <USB_EPClearStall+0x118>)
 800b4bc:	4013      	ands	r3, r2
 800b4be:	60bb      	str	r3, [r7, #8]
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	f083 0320 	eor.w	r3, r3, #32
 800b4c6:	60bb      	str	r3, [r7, #8]
 800b4c8:	687a      	ldr	r2, [r7, #4]
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	781b      	ldrb	r3, [r3, #0]
 800b4ce:	009b      	lsls	r3, r3, #2
 800b4d0:	441a      	add	r2, r3
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4dc:	6013      	str	r3, [r2, #0]
 800b4de:	e03b      	b.n	800b558 <USB_EPClearStall+0x104>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	781b      	ldrb	r3, [r3, #0]
 800b4e6:	009b      	lsls	r3, r3, #2
 800b4e8:	4413      	add	r3, r2
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	61fb      	str	r3, [r7, #28]
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d013      	beq.n	800b520 <USB_EPClearStall+0xcc>
 800b4f8:	687a      	ldr	r2, [r7, #4]
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	009b      	lsls	r3, r3, #2
 800b500:	4413      	add	r3, r2
 800b502:	681a      	ldr	r2, [r3, #0]
 800b504:	4b18      	ldr	r3, [pc, #96]	@ (800b568 <USB_EPClearStall+0x114>)
 800b506:	4013      	ands	r3, r2
 800b508:	61bb      	str	r3, [r7, #24]
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	009b      	lsls	r3, r3, #2
 800b512:	441a      	add	r2, r3
 800b514:	69bb      	ldr	r3, [r7, #24]
 800b516:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b51a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b51e:	6013      	str	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	781b      	ldrb	r3, [r3, #0]
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	4413      	add	r3, r2
 800b52a:	681a      	ldr	r2, [r3, #0]
 800b52c:	4b10      	ldr	r3, [pc, #64]	@ (800b570 <USB_EPClearStall+0x11c>)
 800b52e:	4013      	ands	r3, r2
 800b530:	617b      	str	r3, [r7, #20]
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b538:	617b      	str	r3, [r7, #20]
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b540:	617b      	str	r3, [r7, #20]
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	009b      	lsls	r3, r3, #2
 800b54a:	441a      	add	r2, r3
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b556:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b558:	2300      	movs	r3, #0
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	3724      	adds	r7, #36	@ 0x24
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	07ff8f8f 	.word	0x07ff8f8f
 800b56c:	07ff8fbf 	.word	0x07ff8fbf
 800b570:	07ffbf8f 	.word	0x07ffbf8f

0800b574 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 800b574:	b480      	push	{r7}
 800b576:	b083      	sub	sp, #12
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	460b      	mov	r3, r1
 800b57e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b580:	78fb      	ldrb	r3, [r7, #3]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d102      	bne.n	800b58c <USB_SetDevAddress+0x18>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2280      	movs	r2, #128	@ 0x80
 800b58a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800b58c:	2300      	movs	r3, #0
}
 800b58e:	4618      	mov	r0, r3
 800b590:	370c      	adds	r7, #12
 800b592:	46bd      	mov	sp, r7
 800b594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b598:	4770      	bx	lr

0800b59a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800b59a:	b480      	push	{r7}
 800b59c:	b083      	sub	sp, #12
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5a6:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800b5ae:	2300      	movs	r3, #0
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5c8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800b5d0:	2300      	movs	r3, #0
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	370c      	adds	r7, #12
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5dc:	4770      	bx	lr

0800b5de <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800b5de:	b480      	push	{r7}
 800b5e0:	b085      	sub	sp, #20
 800b5e2:	af00      	add	r7, sp, #0
 800b5e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5ea:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	3714      	adds	r7, #20
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f8:	4770      	bx	lr

0800b5fa <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b5fa:	b480      	push	{r7}
 800b5fc:	b08b      	sub	sp, #44	@ 0x2c
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	60f8      	str	r0, [r7, #12]
 800b602:	60b9      	str	r1, [r7, #8]
 800b604:	4611      	mov	r1, r2
 800b606:	461a      	mov	r2, r3
 800b608:	460b      	mov	r3, r1
 800b60a:	80fb      	strh	r3, [r7, #6]
 800b60c:	4613      	mov	r3, r2
 800b60e:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800b610:	88bb      	ldrh	r3, [r7, #4]
 800b612:	3303      	adds	r3, #3
 800b614:	089b      	lsrs	r3, r3, #2
 800b616:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800b618:	88bb      	ldrh	r3, [r7, #4]
 800b61a:	f003 0303 	and.w	r3, r3, #3
 800b61e:	82fb      	strh	r3, [r7, #22]
  uint8_t *pBuf = pbUsrBuf;
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 800b624:	8afb      	ldrh	r3, [r7, #22]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d002      	beq.n	800b630 <USB_WritePMA+0x36>
  {
    NbWords--;
 800b62a:	69bb      	ldr	r3, [r7, #24]
 800b62c:	3b01      	subs	r3, #1
 800b62e:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800b630:	88fb      	ldrh	r3, [r7, #6]
 800b632:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b636:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b63a:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800b63c:	69bb      	ldr	r3, [r7, #24]
 800b63e:	623b      	str	r3, [r7, #32]
 800b640:	e015      	b.n	800b66e <USB_WritePMA+0x74>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	69fb      	ldr	r3, [r7, #28]
 800b648:	601a      	str	r2, [r3, #0]
    pdwVal++;
 800b64a:	69fb      	ldr	r3, [r7, #28]
 800b64c:	3304      	adds	r3, #4
 800b64e:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	3301      	adds	r3, #1
 800b654:	613b      	str	r3, [r7, #16]
    pBuf++;
 800b656:	693b      	ldr	r3, [r7, #16]
 800b658:	3301      	adds	r3, #1
 800b65a:	613b      	str	r3, [r7, #16]
    pBuf++;
 800b65c:	693b      	ldr	r3, [r7, #16]
 800b65e:	3301      	adds	r3, #1
 800b660:	613b      	str	r3, [r7, #16]
    pBuf++;
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	3301      	adds	r3, #1
 800b666:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800b668:	6a3b      	ldr	r3, [r7, #32]
 800b66a:	3b01      	subs	r3, #1
 800b66c:	623b      	str	r3, [r7, #32]
 800b66e:	6a3b      	ldr	r3, [r7, #32]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d1e6      	bne.n	800b642 <USB_WritePMA+0x48>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800b674:	8afb      	ldrh	r3, [r7, #22]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d01a      	beq.n	800b6b0 <USB_WritePMA+0xb6>
  {
    WrVal = 0U;
 800b67a:	2300      	movs	r3, #0
 800b67c:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	461a      	mov	r2, r3
 800b684:	6a3b      	ldr	r3, [r7, #32]
 800b686:	00db      	lsls	r3, r3, #3
 800b688:	fa02 f303 	lsl.w	r3, r2, r3
 800b68c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b68e:	4313      	orrs	r3, r2
 800b690:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800b692:	6a3b      	ldr	r3, [r7, #32]
 800b694:	3301      	adds	r3, #1
 800b696:	623b      	str	r3, [r7, #32]
      pBuf++;
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	3301      	adds	r3, #1
 800b69c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800b69e:	8afb      	ldrh	r3, [r7, #22]
 800b6a0:	3b01      	subs	r3, #1
 800b6a2:	82fb      	strh	r3, [r7, #22]
    } while (remaining_bytes != 0U);
 800b6a4:	8afb      	ldrh	r3, [r7, #22]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d1e9      	bne.n	800b67e <USB_WritePMA+0x84>

    *pdwVal = WrVal;
 800b6aa:	69fb      	ldr	r3, [r7, #28]
 800b6ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6ae:	601a      	str	r2, [r3, #0]
  }
}
 800b6b0:	bf00      	nop
 800b6b2:	372c      	adds	r7, #44	@ 0x2c
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b08b      	sub	sp, #44	@ 0x2c
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	60f8      	str	r0, [r7, #12]
 800b6c4:	60b9      	str	r1, [r7, #8]
 800b6c6:	4611      	mov	r1, r2
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	460b      	mov	r3, r1
 800b6cc:	80fb      	strh	r3, [r7, #6]
 800b6ce:	4613      	mov	r3, r2
 800b6d0:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800b6d2:	88bb      	ldrh	r3, [r7, #4]
 800b6d4:	3303      	adds	r3, #3
 800b6d6:	089b      	lsrs	r3, r3, #2
 800b6d8:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800b6da:	88bb      	ldrh	r3, [r7, #4]
 800b6dc:	f003 0303 	and.w	r3, r3, #3
 800b6e0:	837b      	strh	r3, [r7, #26]
  uint8_t *pBuf = pbUsrBuf;
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800b6e6:	88fb      	ldrh	r3, [r7, #6]
 800b6e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b6ec:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b6f0:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800b6f2:	8b7b      	ldrh	r3, [r7, #26]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d002      	beq.n	800b6fe <USB_ReadPMA+0x42>
  {
    NbWords--;
 800b6f8:	69fb      	ldr	r3, [r7, #28]
 800b6fa:	3b01      	subs	r3, #1
 800b6fc:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800b6fe:	69fb      	ldr	r3, [r7, #28]
 800b700:	627b      	str	r3, [r7, #36]	@ 0x24
 800b702:	e015      	b.n	800b730 <USB_ReadPMA+0x74>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800b704:	6a3b      	ldr	r3, [r7, #32]
 800b706:	681a      	ldr	r2, [r3, #0]
 800b708:	697b      	ldr	r3, [r7, #20]
 800b70a:	601a      	str	r2, [r3, #0]

    pdwVal++;
 800b70c:	6a3b      	ldr	r3, [r7, #32]
 800b70e:	3304      	adds	r3, #4
 800b710:	623b      	str	r3, [r7, #32]
    pBuf++;
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	3301      	adds	r3, #1
 800b716:	617b      	str	r3, [r7, #20]
    pBuf++;
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	3301      	adds	r3, #1
 800b71c:	617b      	str	r3, [r7, #20]
    pBuf++;
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	3301      	adds	r3, #1
 800b722:	617b      	str	r3, [r7, #20]
    pBuf++;
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	3301      	adds	r3, #1
 800b728:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800b72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b72c:	3b01      	subs	r3, #1
 800b72e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b732:	2b00      	cmp	r3, #0
 800b734:	d1e6      	bne.n	800b704 <USB_ReadPMA+0x48>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800b736:	8b7b      	ldrh	r3, [r7, #26]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d017      	beq.n	800b76c <USB_ReadPMA+0xb0>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800b73c:	6a3b      	ldr	r3, [r7, #32]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800b742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b744:	b2db      	uxtb	r3, r3
 800b746:	00db      	lsls	r3, r3, #3
 800b748:	693a      	ldr	r2, [r7, #16]
 800b74a:	fa22 f303 	lsr.w	r3, r2, r3
 800b74e:	b2da      	uxtb	r2, r3
 800b750:	697b      	ldr	r3, [r7, #20]
 800b752:	701a      	strb	r2, [r3, #0]
      count++;
 800b754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b756:	3301      	adds	r3, #1
 800b758:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	3301      	adds	r3, #1
 800b75e:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 800b760:	8b7b      	ldrh	r3, [r7, #26]
 800b762:	3b01      	subs	r3, #1
 800b764:	837b      	strh	r3, [r7, #26]
    } while (remaining_bytes != 0U);
 800b766:	8b7b      	ldrh	r3, [r7, #26]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d1ea      	bne.n	800b742 <USB_ReadPMA+0x86>
  }
}
 800b76c:	bf00      	nop
 800b76e:	372c      	adds	r7, #44	@ 0x2c
 800b770:	46bd      	mov	sp, r7
 800b772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b776:	4770      	bx	lr

0800b778 <MX_FileX_Init>:
  * @brief  Application FileX Initialization.
  * @param  None
  * @retval int
  */
UINT MX_FileX_Init(void)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 800b77e:	af0a      	add	r7, sp, #40	@ 0x28
  UINT ret = FX_SUCCESS;
 800b780:	2300      	movs	r3, #0
 800b782:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
  /* USER CODE BEGIN MX_FileX_Init */

  /* USER CODE END MX_FileX_Init */

  /* Initialize FileX.  */
  fx_system_initialize();
 800b786:	f005 fa7b 	bl	8010c80 <_fx_system_initialize>

  /* USER CODE BEGIN MX_FileX_Init 1*/
  fx_media_format(
 800b78a:	2301      	movs	r3, #1
 800b78c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b78e:	2308      	movs	r3, #8
 800b790:	9308      	str	r3, [sp, #32]
 800b792:	2301      	movs	r3, #1
 800b794:	9307      	str	r3, [sp, #28]
 800b796:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b79a:	9306      	str	r3, [sp, #24]
 800b79c:	2380      	movs	r3, #128	@ 0x80
 800b79e:	9305      	str	r3, [sp, #20]
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	9304      	str	r3, [sp, #16]
 800b7a4:	2320      	movs	r3, #32
 800b7a6:	9303      	str	r3, [sp, #12]
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	9302      	str	r3, [sp, #8]
 800b7ac:	4b1c      	ldr	r3, [pc, #112]	@ (800b820 <MX_FileX_Init+0xa8>)
 800b7ae:	9301      	str	r3, [sp, #4]
 800b7b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b7b4:	9300      	str	r3, [sp, #0]
 800b7b6:	4b1b      	ldr	r3, [pc, #108]	@ (800b824 <MX_FileX_Init+0xac>)
 800b7b8:	4a1b      	ldr	r2, [pc, #108]	@ (800b828 <MX_FileX_Init+0xb0>)
 800b7ba:	491c      	ldr	r1, [pc, #112]	@ (800b82c <MX_FileX_Init+0xb4>)
 800b7bc:	481c      	ldr	r0, [pc, #112]	@ (800b830 <MX_FileX_Init+0xb8>)
 800b7be:	f007 fb28 	bl	8012e12 <_fxe_media_format>
         FX_SRAM_DISK_SIZE / 512,             /* Total sectors */
         512,                                 /* Bytes per sector */
         1, 8, 1);                            /* Sectors/cluster, heads, sectors/track */

     /* Open it */
     fx_media_open(&sram_disk, "SRAMDISK", fx_stm32_sram_driver,
 800b7c2:	f242 4388 	movw	r3, #9352	@ 0x2488
 800b7c6:	9302      	str	r3, [sp, #8]
 800b7c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b7cc:	9301      	str	r3, [sp, #4]
 800b7ce:	4b15      	ldr	r3, [pc, #84]	@ (800b824 <MX_FileX_Init+0xac>)
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	4b15      	ldr	r3, [pc, #84]	@ (800b828 <MX_FileX_Init+0xb0>)
 800b7d4:	4a15      	ldr	r2, [pc, #84]	@ (800b82c <MX_FileX_Init+0xb4>)
 800b7d6:	4912      	ldr	r1, [pc, #72]	@ (800b820 <MX_FileX_Init+0xa8>)
 800b7d8:	4815      	ldr	r0, [pc, #84]	@ (800b830 <MX_FileX_Init+0xb8>)
 800b7da:	f007 fb4d 	bl	8012e78 <_fxe_media_open>
                   (VOID*)FX_SRAM_DISK_BASE_ADDRESS,
                   (VOID*)(FX_SRAM_DISK_BASE_ADDRESS + 4096), 4096);

     /* Create heet.txt if missing */
     FX_FILE my_file;
     if (fx_file_create(&sram_disk, "heet.txt") == FX_SUCCESS)
 800b7de:	4915      	ldr	r1, [pc, #84]	@ (800b834 <MX_FileX_Init+0xbc>)
 800b7e0:	4813      	ldr	r0, [pc, #76]	@ (800b830 <MX_FileX_Init+0xb8>)
 800b7e2:	f007 faa1 	bl	8012d28 <_fxe_file_create>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d112      	bne.n	800b812 <MX_FileX_Init+0x9a>
     {
         fx_file_open(&sram_disk, &my_file, "heet.txt", FX_OPEN_FOR_WRITE);
 800b7ec:	4639      	mov	r1, r7
 800b7ee:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800b7f2:	9300      	str	r3, [sp, #0]
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	4a0f      	ldr	r2, [pc, #60]	@ (800b834 <MX_FileX_Init+0xbc>)
 800b7f8:	480d      	ldr	r0, [pc, #52]	@ (800b830 <MX_FileX_Init+0xb8>)
 800b7fa:	f007 faa9 	bl	8012d50 <_fxe_file_open>
         fx_file_write(&my_file, "hello from heet", 15);
 800b7fe:	463b      	mov	r3, r7
 800b800:	220f      	movs	r2, #15
 800b802:	490d      	ldr	r1, [pc, #52]	@ (800b838 <MX_FileX_Init+0xc0>)
 800b804:	4618      	mov	r0, r3
 800b806:	f007 faeb 	bl	8012de0 <_fxe_file_write>
         fx_file_close(&my_file);
 800b80a:	463b      	mov	r3, r7
 800b80c:	4618      	mov	r0, r3
 800b80e:	f007 fa79 	bl	8012d04 <_fxe_file_close>
     }

  /* USER CODE END MX_FileX_Init 1*/

  return ret;
 800b812:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
}
 800b816:	4618      	mov	r0, r3
 800b818:	f507 77f4 	add.w	r7, r7, #488	@ 0x1e8
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	08015678 	.word	0x08015678
 800b824:	20041000 	.word	0x20041000
 800b828:	20040000 	.word	0x20040000
 800b82c:	0800b83d 	.word	0x0800b83d
 800b830:	20000840 	.word	0x20000840
 800b834:	08015684 	.word	0x08015684
 800b838:	08015690 	.word	0x08015690

0800b83c <fx_stm32_sram_driver>:
/* Include necessary system files.  */
#include "fx_stm32_sram_driver.h"

static UINT is_initialized = 0;
VOID  fx_stm32_sram_driver(FX_MEDIA *media_ptr)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b086      	sub	sp, #24
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
UCHAR *source_buffer;
UCHAR *destination_buffer;
UINT   bytes_per_sector;

    /* Process the driver request specified in the media control block.  */
    switch (media_ptr->fx_media_driver_request)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b84a:	2b08      	cmp	r3, #8
 800b84c:	f200 80aa 	bhi.w	800b9a4 <fx_stm32_sram_driver+0x168>
 800b850:	a201      	add	r2, pc, #4	@ (adr r2, 800b858 <fx_stm32_sram_driver+0x1c>)
 800b852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b856:	bf00      	nop
 800b858:	0800b8ab 	.word	0x0800b8ab
 800b85c:	0800b8ef 	.word	0x0800b8ef
 800b860:	0800b933 	.word	0x0800b933
 800b864:	0800b93d 	.word	0x0800b93d
 800b868:	0800b87d 	.word	0x0800b87d
 800b86c:	0800b947 	.word	0x0800b947
 800b870:	0800b9a5 	.word	0x0800b9a5
 800b874:	0800b985 	.word	0x0800b985
 800b878:	0800b8a1 	.word	0x0800b8a1
            /*
             * the FX_DRIVER_INIT can be requested either from the fx_media_format() or fx_media_open()
             * as the RAM memory should be always formatted before being used, by memset'ing it to '\0'
             * we need to avoid double initialization to keep the file system integrity.
             */
            if (is_initialized == 0)
 800b87c:	4b4e      	ldr	r3, [pc, #312]	@ (800b9b8 <fx_stm32_sram_driver+0x17c>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d108      	bne.n	800b896 <fx_stm32_sram_driver+0x5a>
            {
                _fx_utility_memory_set((UCHAR *)FX_SRAM_DISK_BASE_ADDRESS, '\0', FX_SRAM_DISK_SIZE);
 800b884:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b888:	2100      	movs	r1, #0
 800b88a:	484c      	ldr	r0, [pc, #304]	@ (800b9bc <fx_stm32_sram_driver+0x180>)
 800b88c:	f007 fa21 	bl	8012cd2 <_fx_utility_memory_set>
                is_initialized = 1;
 800b890:	4b49      	ldr	r3, [pc, #292]	@ (800b9b8 <fx_stm32_sram_driver+0x17c>)
 800b892:	2201      	movs	r2, #1
 800b894:	601a      	str	r2, [r3, #0]
            }
            media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2200      	movs	r2, #0
 800b89a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b89e:	e086      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        case FX_DRIVER_UNINIT:
        {
            /* there is nothing to do for FX_DRIVER_UNINIT request
             *  set the media driver status to FX_SUCCESS.
             */
            media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b8a8:	e081      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        case FX_DRIVER_READ:
        {

            /* Calculate the RAM disk sector offset.*/
            source_buffer = ((UCHAR *)FX_SRAM_DISK_BASE_ADDRESS) +
                             ((media_ptr->fx_media_driver_logical_sector + media_ptr->fx_media_hidden_sectors) * media_ptr->fx_media_bytes_per_sector);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8b4:	4413      	add	r3, r2
 800b8b6:	687a      	ldr	r2, [r7, #4]
 800b8b8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b8ba:	fb02 f303 	mul.w	r3, r2, r3
            source_buffer = ((UCHAR *)FX_SRAM_DISK_BASE_ADDRESS) +
 800b8be:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800b8c2:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 800b8c6:	613b      	str	r3, [r7, #16]

            /* Copy the RAM sector into the destination.  */
            _fx_utility_memory_copy(source_buffer, media_ptr -> fx_media_driver_buffer,
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
                                     media_ptr->fx_media_driver_sectors * media_ptr->fx_media_bytes_per_sector);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b8d4:	687a      	ldr	r2, [r7, #4]
 800b8d6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
            _fx_utility_memory_copy(source_buffer, media_ptr -> fx_media_driver_buffer,
 800b8d8:	fb02 f303 	mul.w	r3, r2, r3
 800b8dc:	461a      	mov	r2, r3
 800b8de:	6938      	ldr	r0, [r7, #16]
 800b8e0:	f007 f9e8 	bl	8012cb4 <_fx_utility_memory_copy>

            /* Successful driver request.  */
            media_ptr->fx_media_driver_status = FX_SUCCESS;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b8ec:	e05f      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        case FX_DRIVER_WRITE:
        {

            /* Calculate the RAM disk sector offset */
            destination_buffer =  (UCHAR *)FX_SRAM_DISK_BASE_ADDRESS +
                                  ((media_ptr->fx_media_driver_logical_sector +  media_ptr->fx_media_hidden_sectors) * media_ptr->fx_media_bytes_per_sector);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8f8:	4413      	add	r3, r2
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b8fe:	fb02 f303 	mul.w	r3, r2, r3
            destination_buffer =  (UCHAR *)FX_SRAM_DISK_BASE_ADDRESS +
 800b902:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800b906:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 800b90a:	617b      	str	r3, [r7, #20]

            /* Copy the source to the RAM sector.  */
            _fx_utility_memory_copy(media_ptr->fx_media_driver_buffer, destination_buffer,
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f8d3 0090 	ldr.w	r0, [r3, #144]	@ 0x90
                                    media_ptr->fx_media_driver_sectors * media_ptr->fx_media_bytes_per_sector);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b918:	687a      	ldr	r2, [r7, #4]
 800b91a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
            _fx_utility_memory_copy(media_ptr->fx_media_driver_buffer, destination_buffer,
 800b91c:	fb02 f303 	mul.w	r3, r2, r3
 800b920:	461a      	mov	r2, r3
 800b922:	6979      	ldr	r1, [r7, #20]
 800b924:	f007 f9c6 	bl	8012cb4 <_fx_utility_memory_copy>

            /* Successful driver request.  */
            media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2200      	movs	r2, #0
 800b92c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b930:	e03d      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        {

            /*
             * Nothing to do for the FX_DRIVER_FLUSH Return driver success.
             */
            media_ptr->fx_media_driver_status =  FX_SUCCESS;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2200      	movs	r2, #0
 800b936:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b93a:	e038      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        {

            /*
             * Nothing to do for the FX_DRIVER_ABORT Return driver success.
             */
            media_ptr->fx_media_driver_status =  FX_SUCCESS;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2200      	movs	r2, #0
 800b940:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b944:	e033      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        {

            /* Calculate the RAM disk boot sector offset, which is at the very beginning of
             * the RAM disk.
             */
            source_buffer =  (UCHAR *)FX_SRAM_DISK_BASE_ADDRESS;
 800b946:	4b1d      	ldr	r3, [pc, #116]	@ (800b9bc <fx_stm32_sram_driver+0x180>)
 800b948:	613b      	str	r3, [r7, #16]
            /* For RAM disk only, pickup the bytes per sector.*/

            bytes_per_sector =  _fx_utility_16_unsigned_read(&source_buffer[FX_BYTES_SECTOR]);
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	330b      	adds	r3, #11
 800b94e:	4618      	mov	r0, r3
 800b950:	f005 fa00 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800b954:	60f8      	str	r0, [r7, #12]

            /* Ensure this is less than the media memory size.  */
            if (bytes_per_sector > media_ptr->fx_media_memory_size)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	68db      	ldr	r3, [r3, #12]
 800b95a:	68fa      	ldr	r2, [r7, #12]
 800b95c:	429a      	cmp	r2, r3
 800b95e:	d904      	bls.n	800b96a <fx_stm32_sram_driver+0x12e>
            {
                media_ptr->fx_media_driver_status =  FX_BUFFER_ERROR;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2221      	movs	r2, #33	@ 0x21
 800b964:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                break;
 800b968:	e021      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
            }

            /* Copy the RAM boot sector into the destination.  */
            _fx_utility_memory_copy(source_buffer, media_ptr -> fx_media_driver_buffer,
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b970:	68fa      	ldr	r2, [r7, #12]
 800b972:	4619      	mov	r1, r3
 800b974:	6938      	ldr	r0, [r7, #16]
 800b976:	f007 f99d 	bl	8012cb4 <_fx_utility_memory_copy>
                                    bytes_per_sector);

            /* Successful driver request.  */
            media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2200      	movs	r2, #0
 800b97e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b982:	e014      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        {

            /* 
             * Calculate the RAM disk boot sector offset, which is at the very beginning of the RAM disk.
             */ 
            destination_buffer =  (UCHAR *)FX_SRAM_DISK_BASE_ADDRESS;
 800b984:	4b0d      	ldr	r3, [pc, #52]	@ (800b9bc <fx_stm32_sram_driver+0x180>)
 800b986:	617b      	str	r3, [r7, #20]

            /* Copy the RAM boot sector into the destination.  */
            _fx_utility_memory_copy(media_ptr->fx_media_driver_buffer, destination_buffer,
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 0090 	ldr.w	r0, [r3, #144]	@ 0x90
                                    media_ptr->fx_media_bytes_per_sector);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
            _fx_utility_memory_copy(media_ptr->fx_media_driver_buffer, destination_buffer,
 800b992:	461a      	mov	r2, r3
 800b994:	6979      	ldr	r1, [r7, #20]
 800b996:	f007 f98d 	bl	8012cb4 <_fx_utility_memory_copy>

            /* Successful driver request.  */
            media_ptr -> fx_media_driver_status =  FX_SUCCESS;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2200      	movs	r2, #0
 800b99e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b9a2:	e004      	b.n	800b9ae <fx_stm32_sram_driver+0x172>
        }

        default:
        {
            /* Invalid driver request.  */
            media_ptr -> fx_media_driver_status =  FX_IO_ERROR;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2290      	movs	r2, #144	@ 0x90
 800b9a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            break;
 800b9ac:	bf00      	nop
        }
    }
}
 800b9ae:	bf00      	nop
 800b9b0:	3718      	adds	r7, #24
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}
 800b9b6:	bf00      	nop
 800b9b8:	20002cc8 	.word	0x20002cc8
 800b9bc:	20040000 	.word	0x20040000

0800b9c0 <_fx_directory_entry_read>:
                                   ULONG *entry_ptr, FX_DIR_ENTRY *destination_ptr)
#else
UINT  _fx_directory_entry_read(FX_MEDIA *media_ptr, FX_DIR_ENTRY *source_dir,
                               ULONG *entry_ptr, FX_DIR_ENTRY *destination_ptr)
#endif /* FX_ENABLE_EXFAT */
{
 800b9c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b9c4:	b09e      	sub	sp, #120	@ 0x78
 800b9c6:	af04      	add	r7, sp, #16
 800b9c8:	61f8      	str	r0, [r7, #28]
 800b9ca:	61b9      	str	r1, [r7, #24]
 800b9cc:	617a      	str	r2, [r7, #20]
 800b9ce:	613b      	str	r3, [r7, #16]

UINT   i, j, card, dotflag, get_short_name;
UINT   number_of_lfns;
UINT   status;
ULONG  cluster, next_cluster = 0;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	627b      	str	r3, [r7, #36]	@ 0x24
ULONG  logical_sector;
ULONG  byte_offset;
ULONG  bytes_per_cluster;
UCHAR *read_ptr;
CHAR  *short_name_ptr;
ULONG  entry = *entry_ptr;
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	63bb      	str	r3, [r7, #56]	@ 0x38


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of directory entry read requests.  */
    media_ptr -> fx_media_directory_entry_reads++;
 800b9da:	69fb      	ldr	r3, [r7, #28]
 800b9dc:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 800b9e0:	1c5a      	adds	r2, r3, #1
 800b9e2:	69fb      	ldr	r3, [r7, #28]
 800b9e4:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_DIR_ENTRY_READ, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Calculate the byte offset of this directory entry.  */
    byte_offset =  entry * FX_DIR_ENTRY_SIZE;
 800b9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ea:	015b      	lsls	r3, r3, #5
 800b9ec:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Determine if a sub-directory or FAT32 root directory is specified.  */
#ifdef FX_ENABLE_EXFAT
    if ((source_dir) || (media_ptr -> fx_media_FAT_type == FX_FAT32))
#else
    if ((source_dir) || (media_ptr -> fx_media_32_bit_FAT))
 800b9ee:	69bb      	ldr	r3, [r7, #24]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d104      	bne.n	800b9fe <_fx_directory_entry_read+0x3e>
 800b9f4:	69fb      	ldr	r3, [r7, #28]
 800b9f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f000 80a1 	beq.w	800bb40 <_fx_directory_entry_read+0x180>
    {

        /* Yes, a sub-directory is present.  */

        /* Calculate the number of bytes per cluster.  */
        bytes_per_cluster =  ((ULONG)media_ptr -> fx_media_bytes_per_sector) *
 800b9fe:	69fb      	ldr	r3, [r7, #28]
 800ba00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
            ((ULONG)media_ptr -> fx_media_sectors_per_cluster);
 800ba02:	69fa      	ldr	r2, [r7, #28]
 800ba04:	6d52      	ldr	r2, [r2, #84]	@ 0x54
        bytes_per_cluster =  ((ULONG)media_ptr -> fx_media_bytes_per_sector) *
 800ba06:	fb02 f303 	mul.w	r3, r2, r3
 800ba0a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Check for invalid value.  */
        if (bytes_per_cluster == 0)
 800ba0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d101      	bne.n	800ba16 <_fx_directory_entry_read+0x56>
        {

            /* Invalid media, return error.  */
            return(FX_MEDIA_INVALID);
 800ba12:	2302      	movs	r3, #2
 800ba14:	e355      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
        }

        /* Now determine the relative cluster in the sub-directory file.  */
        relative_cluster =   (UINT)(byte_offset / bytes_per_cluster);
 800ba16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba1e:	653b      	str	r3, [r7, #80]	@ 0x50

        /* Calculate the byte offset within the cluster.  */
        byte_offset =  byte_offset % bytes_per_cluster;
 800ba20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba24:	fbb3 f2f2 	udiv	r2, r3, r2
 800ba28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ba2a:	fb01 f202 	mul.w	r2, r1, r2
 800ba2e:	1a9b      	subs	r3, r3, r2
 800ba30:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Now figure out the relative sector within the cluster.  */
        relative_sector =    (UINT)(byte_offset / ((ULONG)media_ptr -> fx_media_bytes_per_sector));
 800ba32:	69fb      	ldr	r3, [r7, #28]
 800ba34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba38:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Read the directory sector into the internal memory buffer.  */

        /* Determine if there is a sub-directory.  */
        if (source_dir)
 800ba3e:	69bb      	ldr	r3, [r7, #24]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d028      	beq.n	800ba96 <_fx_directory_entry_read+0xd6>
        {

            /* Determine if this source directory has valid information from the previous call.  */
            if ((source_dir -> fx_dir_entry_last_search_cluster) &&
 800ba44:	69bb      	ldr	r3, [r7, #24]
 800ba46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d01e      	beq.n	800ba8a <_fx_directory_entry_read+0xca>
                (source_dir -> fx_dir_entry_last_search_relative_cluster <= relative_cluster) &&
 800ba4c:	69bb      	ldr	r3, [r7, #24]
 800ba4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
            if ((source_dir -> fx_dir_entry_last_search_cluster) &&
 800ba50:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ba52:	429a      	cmp	r2, r3
 800ba54:	d319      	bcc.n	800ba8a <_fx_directory_entry_read+0xca>
                (source_dir -> fx_dir_entry_last_search_log_sector == source_dir -> fx_dir_entry_log_sector) &&
 800ba56:	69bb      	ldr	r3, [r7, #24]
 800ba58:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800ba5c:	69bb      	ldr	r3, [r7, #24]
 800ba5e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
                (source_dir -> fx_dir_entry_last_search_relative_cluster <= relative_cluster) &&
 800ba62:	4299      	cmp	r1, r3
 800ba64:	bf08      	it	eq
 800ba66:	4290      	cmpeq	r0, r2
 800ba68:	d10f      	bne.n	800ba8a <_fx_directory_entry_read+0xca>
                (source_dir -> fx_dir_entry_last_search_byte_offset == source_dir -> fx_dir_entry_byte_offset))
 800ba6a:	69bb      	ldr	r3, [r7, #24]
 800ba6c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800ba6e:	69bb      	ldr	r3, [r7, #24]
 800ba70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                (source_dir -> fx_dir_entry_last_search_log_sector == source_dir -> fx_dir_entry_log_sector) &&
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d109      	bne.n	800ba8a <_fx_directory_entry_read+0xca>
            {

                /* Use the previous information to start the search.  */
                cluster =  source_dir -> fx_dir_entry_last_search_cluster;
 800ba76:	69bb      	ldr	r3, [r7, #24]
 800ba78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba7a:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Setup the relative cluster index to the saved relative cluster.  */
                i =  source_dir -> fx_dir_entry_last_search_relative_cluster;
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba80:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Clear the search cluster.  It will be updated prior to successful return.  */
                source_dir -> fx_dir_entry_last_search_cluster =  0;
 800ba82:	69bb      	ldr	r3, [r7, #24]
 800ba84:	2200      	movs	r2, #0
 800ba86:	651a      	str	r2, [r3, #80]	@ 0x50
 800ba88:	e00a      	b.n	800baa0 <_fx_directory_entry_read+0xe0>
            else
            {

                /* Nothing from the previous directory read, just setup the starting cluster to the
                   beginning of the sub-directory.  */
                cluster =  source_dir -> fx_dir_entry_cluster;
 800ba8a:	69bb      	ldr	r3, [r7, #24]
 800ba8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba8e:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Setup the relative cluster index to zero.  */
                i =  0;
 800ba90:	2300      	movs	r3, #0
 800ba92:	667b      	str	r3, [r7, #100]	@ 0x64
 800ba94:	e024      	b.n	800bae0 <_fx_directory_entry_read+0x120>
        }
        else
        {

            /* No, setup the starting cluster to the FAT32 root cluster.  */
            cluster =  media_ptr -> fx_media_root_cluster_32;
 800ba96:	69fb      	ldr	r3, [r7, #28]
 800ba98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba9a:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Setup the relative cluster index to zero.  */
            i =  0;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        /* Loop to position to the appropriate cluster.  */
        while (i < relative_cluster)
 800baa0:	e01e      	b.n	800bae0 <_fx_directory_entry_read+0x120>
        {

            /* Check the value of the new cluster - it must be a valid cluster number
               or something is really wrong!  */
            if ((cluster < FX_FAT_ENTRY_START) || (cluster >= media_ptr -> fx_media_fat_reserved))
 800baa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d907      	bls.n	800bab8 <_fx_directory_entry_read+0xf8>
 800baa8:	69fb      	ldr	r3, [r7, #28]
 800baaa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800baae:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 800bab2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d301      	bcc.n	800babc <_fx_directory_entry_read+0xfc>
            {

                /* Send error message back to caller.  */
                return(FX_FILE_CORRUPT);
 800bab8:	2308      	movs	r3, #8
 800baba:	e302      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
            }

            /* Read the next cluster.  */
            status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &next_cluster);
 800babc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bac0:	461a      	mov	r2, r3
 800bac2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bac4:	69f8      	ldr	r0, [r7, #28]
 800bac6:	f005 f9ab 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800baca:	6378      	str	r0, [r7, #52]	@ 0x34

            /* There is a potential for loop, but hardly anything can be done */

            /* Check for I/O error.  */
            if (status != FX_SUCCESS)
 800bacc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d001      	beq.n	800bad6 <_fx_directory_entry_read+0x116>
            {

                /* Return error code.  */
                return(status);
 800bad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bad4:	e2f5      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
            }

            /* Setup the actual cluster.  */
            cluster = next_cluster;
 800bad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad8:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Increment the relative cluster number.  */
            i++;
 800bada:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800badc:	3301      	adds	r3, #1
 800bade:	667b      	str	r3, [r7, #100]	@ 0x64
        while (i < relative_cluster)
 800bae0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d3dc      	bcc.n	800baa2 <_fx_directory_entry_read+0xe2>
        }

        /* At this point, the directory data sector needs to be read.  */
        logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800bae8:	69fb      	ldr	r3, [r7, #28]
 800baea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
            (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800baec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800baee:	3b02      	subs	r3, #2
             ((ULONG)media_ptr -> fx_media_sectors_per_cluster)) +
 800baf0:	69f9      	ldr	r1, [r7, #28]
 800baf2:	6d49      	ldr	r1, [r1, #84]	@ 0x54
            (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800baf4:	fb01 f303 	mul.w	r3, r1, r3
        logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800baf8:	4413      	add	r3, r2
 800bafa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bafc:	4413      	add	r3, r2
 800bafe:	64bb      	str	r3, [r7, #72]	@ 0x48
            relative_sector;

        /* Read the logical directory sector.  */
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800bb00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb02:	2200      	movs	r2, #0
 800bb04:	60bb      	str	r3, [r7, #8]
 800bb06:	60fa      	str	r2, [r7, #12]
                                                  media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800bb08:	69fb      	ldr	r3, [r7, #28]
 800bb0a:	689b      	ldr	r3, [r3, #8]
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800bb0c:	2203      	movs	r2, #3
 800bb0e:	9202      	str	r2, [sp, #8]
 800bb10:	2201      	movs	r2, #1
 800bb12:	9201      	str	r2, [sp, #4]
 800bb14:	9300      	str	r3, [sp, #0]
 800bb16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb1a:	69f8      	ldr	r0, [r7, #28]
 800bb1c:	f006 fcce 	bl	80124bc <_fx_utility_logical_sector_read>
 800bb20:	6378      	str	r0, [r7, #52]	@ 0x34

        /* Determine if an error occurred.  */
        if (status != FX_SUCCESS)
 800bb22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d001      	beq.n	800bb2c <_fx_directory_entry_read+0x16c>
        {

            /* Return error code.  */
            return(status);
 800bb28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb2a:	e2ca      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
        }

        /* Calculate the byte offset within this sector.  */
        byte_offset =  byte_offset % media_ptr -> fx_media_bytes_per_sector;
 800bb2c:	69fb      	ldr	r3, [r7, #28]
 800bb2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bb30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb32:	fbb3 f1f2 	udiv	r1, r3, r2
 800bb36:	fb01 f202 	mul.w	r2, r1, r2
 800bb3a:	1a9b      	subs	r3, r3, r2
 800bb3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb3e:	e02f      	b.n	800bba0 <_fx_directory_entry_read+0x1e0>
    {

        /* Read the entry from the root directory.  */

        /* Determine which sector the requested root directory entry is in.  */
        logical_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 800bb40:	69fb      	ldr	r3, [r7, #28]
 800bb42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb46:	fbb2 f2f3 	udiv	r2, r2, r3
            (ULONG)media_ptr -> fx_media_root_sector_start;
 800bb4a:	69fb      	ldr	r3, [r7, #28]
 800bb4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
        logical_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 800bb4e:	4413      	add	r3, r2
 800bb50:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Read the logical directory sector.  */
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800bb52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb54:	2200      	movs	r2, #0
 800bb56:	603b      	str	r3, [r7, #0]
 800bb58:	607a      	str	r2, [r7, #4]
                                                  media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800bb5a:	69fb      	ldr	r3, [r7, #28]
 800bb5c:	689b      	ldr	r3, [r3, #8]
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800bb5e:	2203      	movs	r2, #3
 800bb60:	9202      	str	r2, [sp, #8]
 800bb62:	2201      	movs	r2, #1
 800bb64:	9201      	str	r2, [sp, #4]
 800bb66:	9300      	str	r3, [sp, #0]
 800bb68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb6c:	69f8      	ldr	r0, [r7, #28]
 800bb6e:	f006 fca5 	bl	80124bc <_fx_utility_logical_sector_read>
 800bb72:	6378      	str	r0, [r7, #52]	@ 0x34

        /* Determine if an error occurred.  */
        if (status != FX_SUCCESS)
 800bb74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d001      	beq.n	800bb7e <_fx_directory_entry_read+0x1be>
        {

            /* Return error code.  */
            return(status);
 800bb7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb7c:	e2a1      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
        }

        /* Set the cluster and relative variables (not used in this case) to avoid any compiler
           warnings.  */
        relative_cluster =  relative_sector =  cluster =  0;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	657b      	str	r3, [r7, #84]	@ 0x54
 800bb82:	2300      	movs	r3, #0
 800bb84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb88:	653b      	str	r3, [r7, #80]	@ 0x50

        /* Now calculate the byte offset into this sector.  */
        byte_offset =  byte_offset -
            ((logical_sector - (ULONG)media_ptr -> fx_media_root_sector_start) *
 800bb8a:	69fb      	ldr	r3, [r7, #28]
 800bb8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bb8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb90:	1ad3      	subs	r3, r2, r3
             media_ptr -> fx_media_bytes_per_sector);
 800bb92:	69fa      	ldr	r2, [r7, #28]
 800bb94:	6a92      	ldr	r2, [r2, #40]	@ 0x28
            ((logical_sector - (ULONG)media_ptr -> fx_media_root_sector_start) *
 800bb96:	fb02 f303 	mul.w	r3, r2, r3
        byte_offset =  byte_offset -
 800bb9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb9c:	1ad3      	subs	r3, r2, r3
 800bb9e:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Setup a pointer into the buffer.  */
    read_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 800bba0:	69fb      	ldr	r3, [r7, #28]
 800bba2:	689a      	ldr	r2, [r3, #8]
 800bba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bba6:	4413      	add	r3, r2
 800bba8:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Save the logical sector and byte offset in the returned directory entry.  */
    destination_ptr -> fx_dir_entry_log_sector =       logical_sector;
 800bbaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbac:	2200      	movs	r2, #0
 800bbae:	4698      	mov	r8, r3
 800bbb0:	4691      	mov	r9, r2
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	e9c3 8910 	strd	r8, r9, [r3, #64]	@ 0x40
    destination_ptr -> fx_dir_entry_byte_offset =      byte_offset;
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bbbc:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Clear the short file name information.  */
    destination_ptr -> fx_dir_entry_long_name_shorted =  0;
 800bbbe:	693b      	ldr	r3, [r7, #16]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	619a      	str	r2, [r3, #24]
    destination_ptr -> fx_dir_entry_short_name[0]     =  0;
 800bbc4:	693b      	ldr	r3, [r7, #16]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	711a      	strb	r2, [r3, #4]

    /* Setup short name pointer.  */
    short_name_ptr =  destination_ptr -> fx_dir_entry_name;
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if long file name exists.  */
    get_short_name =  0;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	65bb      	str	r3, [r7, #88]	@ 0x58
    if ((*(read_ptr + 11) == (UCHAR)FX_LONG_NAME) && (*read_ptr != (UCHAR)FX_DIR_ENTRY_FREE))
 800bbd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbd6:	330b      	adds	r3, #11
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	2b0f      	cmp	r3, #15
 800bbdc:	f040 8129 	bne.w	800be32 <_fx_directory_entry_read+0x472>
 800bbe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbe2:	781b      	ldrb	r3, [r3, #0]
 800bbe4:	2be5      	cmp	r3, #229	@ 0xe5
 800bbe6:	f000 8124 	beq.w	800be32 <_fx_directory_entry_read+0x472>
    {

        /* Collate the long name. */

        /* Pickup the file name length.  */
        i = (((UINT)(*read_ptr & (UCHAR)0x1f) - 1) * FX_LONG_NAME_ENTRY_LEN) & 0xFFFFFFFF;
 800bbea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bbec:	781b      	ldrb	r3, [r3, #0]
 800bbee:	f003 021f 	and.w	r2, r3, #31
 800bbf2:	4613      	mov	r3, r2
 800bbf4:	005b      	lsls	r3, r3, #1
 800bbf6:	4413      	add	r3, r2
 800bbf8:	009b      	lsls	r3, r3, #2
 800bbfa:	4413      	add	r3, r2
 800bbfc:	3b0d      	subs	r3, #13
 800bbfe:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Save the number of LFN entries.  */
        number_of_lfns =  (UINT)(*read_ptr & (UCHAR)0x1f);
 800bc00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc02:	781b      	ldrb	r3, [r3, #0]
 800bc04:	f003 031f 	and.w	r3, r3, #31
 800bc08:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check the file name size.  */
        if (i >= (FX_MAX_LONG_NAME_LEN - 1))
 800bc0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc0c:	2bfe      	cmp	r3, #254	@ 0xfe
 800bc0e:	d908      	bls.n	800bc22 <_fx_directory_entry_read+0x262>
        {

            /* Name is too big, shorten it.  */
            get_short_name = 1;
 800bc10:	2301      	movs	r3, #1
 800bc12:	65bb      	str	r3, [r7, #88]	@ 0x58
            destination_ptr -> fx_dir_entry_long_name_shorted =  (UINT)(*read_ptr & (UCHAR)0x1f);
 800bc14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	f003 021f 	and.w	r2, r3, #31
 800bc1c:	693b      	ldr	r3, [r7, #16]
 800bc1e:	619a      	str	r2, [r3, #24]
 800bc20:	e015      	b.n	800bc4e <_fx_directory_entry_read+0x28e>
        }
        else
        {

            /* Size of name is fine, save pointer to short file name.  */
            short_name_ptr = destination_ptr -> fx_dir_entry_short_name;
 800bc22:	693b      	ldr	r3, [r7, #16]
 800bc24:	3304      	adds	r3, #4
 800bc26:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Loop to make sure the long file name is NULL terminated.  */
            j = i + FX_LONG_NAME_ENTRY_LEN + 1;
 800bc28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc2a:	330e      	adds	r3, #14
 800bc2c:	663b      	str	r3, [r7, #96]	@ 0x60
            do
            {
                /* Place a NULL in the long name.  */
                destination_ptr -> fx_dir_entry_name[i] =  0;
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	681a      	ldr	r2, [r3, #0]
 800bc32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc34:	4413      	add	r3, r2
 800bc36:	2200      	movs	r2, #0
 800bc38:	701a      	strb	r2, [r3, #0]

                /* Position to the next entry.  */
                i++;
 800bc3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	667b      	str	r3, [r7, #100]	@ 0x64
            } while ((i < j) && (i < FX_MAX_LONG_NAME_LEN));
 800bc40:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bc42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc44:	429a      	cmp	r2, r3
 800bc46:	d202      	bcs.n	800bc4e <_fx_directory_entry_read+0x28e>
 800bc48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc4a:	2bff      	cmp	r3, #255	@ 0xff
 800bc4c:	d9ef      	bls.n	800bc2e <_fx_directory_entry_read+0x26e>
        /* Loop to pickup the rest of the name.  */
        do
        {

            /* Get the lower 5 bit containing the cardinality.  */
            card = (UINT)(*read_ptr & (UCHAR)0x1f) - 1;
 800bc4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc50:	781b      	ldrb	r3, [r3, #0]
 800bc52:	f003 031f 	and.w	r3, r3, #31
 800bc56:	3b01      	subs	r3, #1
 800bc58:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* For simplicity no checksum or cardinality checking is done */
            if (get_short_name == 0)
 800bc5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d168      	bne.n	800bd32 <_fx_directory_entry_read+0x372>
            {

                /* Loop to pickup name.  */
                for (i = 1, j = 0; i < FX_DIR_ENTRY_SIZE; i += 2)
 800bc60:	2301      	movs	r3, #1
 800bc62:	667b      	str	r3, [r7, #100]	@ 0x64
 800bc64:	2300      	movs	r3, #0
 800bc66:	663b      	str	r3, [r7, #96]	@ 0x60
 800bc68:	e060      	b.n	800bd2c <_fx_directory_entry_read+0x36c>
                {

                    if ((i == 11) || (i == 26))
 800bc6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc6c:	2b0b      	cmp	r3, #11
 800bc6e:	d057      	beq.n	800bd20 <_fx_directory_entry_read+0x360>
 800bc70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc72:	2b1a      	cmp	r3, #26
 800bc74:	d054      	beq.n	800bd20 <_fx_directory_entry_read+0x360>
                    {
                        continue;
                    }

                    /* i = 12, 27 is not generated due to +=2 */
                    if (i == 13)
 800bc76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc78:	2b0d      	cmp	r3, #13
 800bc7a:	d102      	bne.n	800bc82 <_fx_directory_entry_read+0x2c2>
                    {
                        i = 12;
 800bc7c:	230c      	movs	r3, #12
 800bc7e:	667b      	str	r3, [r7, #100]	@ 0x64
                        continue; /* this time next unicode is byte offset 14*/
 800bc80:	e051      	b.n	800bd26 <_fx_directory_entry_read+0x366>
                    }

                    /* Determine if there is an actual unicode character present.  */
                    if (read_ptr[i + 1])
 800bc82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc84:	3301      	adds	r3, #1
 800bc86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc88:	4413      	add	r3, r2
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d014      	beq.n	800bcba <_fx_directory_entry_read+0x2fa>
                    {

                        /* Extended byte is non-zero, make sure both bytes of the unicode entry are not
                           all ones, since this is a normal case.  */
                        if ((read_ptr[i + 1] != (UCHAR)0xFF) || (read_ptr[i] != (UCHAR)0xFF))
 800bc90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc92:	3301      	adds	r3, #1
 800bc94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc96:	4413      	add	r3, r2
 800bc98:	781b      	ldrb	r3, [r3, #0]
 800bc9a:	2bff      	cmp	r3, #255	@ 0xff
 800bc9c:	d105      	bne.n	800bcaa <_fx_directory_entry_read+0x2ea>
 800bc9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bca0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bca2:	4413      	add	r3, r2
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	2bff      	cmp	r3, #255	@ 0xff
 800bca8:	d007      	beq.n	800bcba <_fx_directory_entry_read+0x2fa>
                        {

                            /* Name is an actual unicode name, shorten it.  */
                            get_short_name = 1;
 800bcaa:	2301      	movs	r3, #1
 800bcac:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Save the number of directory entries the LFN has.  This will be
                               used later when updating the 8.3 portion of the LFN.  */
                            destination_ptr -> fx_dir_entry_long_name_shorted =  number_of_lfns;
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcb2:	619a      	str	r2, [r3, #24]

                            /* Setup short name pointer.  */
                            short_name_ptr =  destination_ptr -> fx_dir_entry_name;
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        }
                    }

                    /* Determine if the character is NULL.  */
                    if ((read_ptr[i] == FX_NULL) || (read_ptr[i] == (UCHAR)0xFF))
 800bcba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bcbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcbe:	4413      	add	r3, r2
 800bcc0:	781b      	ldrb	r3, [r3, #0]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d02e      	beq.n	800bd24 <_fx_directory_entry_read+0x364>
 800bcc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bcc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcca:	4413      	add	r3, r2
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	2bff      	cmp	r3, #255	@ 0xff
 800bcd0:	d028      	beq.n	800bd24 <_fx_directory_entry_read+0x364>
                    {
                        continue;
                    }

                    /* Determine if the name is too big.  */
                    if ((card * 13 + j) >= (FX_MAX_LONG_NAME_LEN - 1))
 800bcd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	005b      	lsls	r3, r3, #1
 800bcd8:	4413      	add	r3, r2
 800bcda:	009b      	lsls	r3, r3, #2
 800bcdc:	441a      	add	r2, r3
 800bcde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bce0:	4413      	add	r3, r2
 800bce2:	2bfe      	cmp	r3, #254	@ 0xfe
 800bce4:	d908      	bls.n	800bcf8 <_fx_directory_entry_read+0x338>
                    {

                        /* Name is actually too big, shorten it.  */
                        get_short_name =  1;
 800bce6:	2301      	movs	r3, #1
 800bce8:	65bb      	str	r3, [r7, #88]	@ 0x58

                        /* Save the number of directory entries the LFN has.  This will be
                           used later when updating the 8.3 portion of the LFN.  */
                        destination_ptr -> fx_dir_entry_long_name_shorted =  number_of_lfns;
 800bcea:	693b      	ldr	r3, [r7, #16]
 800bcec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcee:	619a      	str	r2, [r3, #24]

                        /* Also reposition the short name pointer.  */
                        short_name_ptr =  destination_ptr -> fx_dir_entry_name;
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        break;
 800bcf6:	e01c      	b.n	800bd32 <_fx_directory_entry_read+0x372>
                    }

                    /* Each entry contains 13 unicode and first byte ASCII, second byte is extended. */
                    destination_ptr -> fx_dir_entry_name[13 * card + j] = (CHAR)read_ptr[i];
 800bcf8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bcfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcfc:	18d1      	adds	r1, r2, r3
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	6818      	ldr	r0, [r3, #0]
 800bd02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd04:	4613      	mov	r3, r2
 800bd06:	005b      	lsls	r3, r3, #1
 800bd08:	4413      	add	r3, r2
 800bd0a:	009b      	lsls	r3, r3, #2
 800bd0c:	441a      	add	r2, r3
 800bd0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd10:	4413      	add	r3, r2
 800bd12:	4403      	add	r3, r0
 800bd14:	780a      	ldrb	r2, [r1, #0]
 800bd16:	701a      	strb	r2, [r3, #0]

                    j++;
 800bd18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd1a:	3301      	adds	r3, #1
 800bd1c:	663b      	str	r3, [r7, #96]	@ 0x60
 800bd1e:	e002      	b.n	800bd26 <_fx_directory_entry_read+0x366>
                        continue;
 800bd20:	bf00      	nop
 800bd22:	e000      	b.n	800bd26 <_fx_directory_entry_read+0x366>
                        continue;
 800bd24:	bf00      	nop
                for (i = 1, j = 0; i < FX_DIR_ENTRY_SIZE; i += 2)
 800bd26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd28:	3302      	adds	r3, #2
 800bd2a:	667b      	str	r3, [r7, #100]	@ 0x64
 800bd2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd2e:	2b1f      	cmp	r3, #31
 800bd30:	d99b      	bls.n	800bc6a <_fx_directory_entry_read+0x2aa>
                }
            }

            /* Determine if a new sector needs to be read.  */
            if (byte_offset + FX_DIR_ENTRY_SIZE >= media_ptr -> fx_media_bytes_per_sector)
 800bd32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd34:	f103 0220 	add.w	r2, r3, #32
 800bd38:	69fb      	ldr	r3, [r7, #28]
 800bd3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d365      	bcc.n	800be0c <_fx_directory_entry_read+0x44c>
            {

                /* Determine if a sub-directory or FAT32 root directory is specified.  */
                if ((source_dir) || (media_ptr -> fx_media_32_bit_FAT))
 800bd40:	69bb      	ldr	r3, [r7, #24]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d103      	bne.n	800bd4e <_fx_directory_entry_read+0x38e>
 800bd46:	69fb      	ldr	r3, [r7, #28]
 800bd48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d038      	beq.n	800bdc0 <_fx_directory_entry_read+0x400>
                {

                    /* Determine the next sector of the directory entry.  */
                    if (relative_sector < (media_ptr -> fx_media_sectors_per_cluster - 1))
 800bd4e:	69fb      	ldr	r3, [r7, #28]
 800bd50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd52:	3b01      	subs	r3, #1
 800bd54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d206      	bcs.n	800bd68 <_fx_directory_entry_read+0x3a8>
                    {

                        /* More sectors in this cluster.  */

                        /* Simply increment the logical sector.  */
                        logical_sector++;
 800bd5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd5c:	3301      	adds	r3, #1
 800bd5e:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* Increment the relative sector.  */
                        relative_sector++;
 800bd60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd62:	3301      	adds	r3, #1
 800bd64:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    if (relative_sector < (media_ptr -> fx_media_sectors_per_cluster - 1))
 800bd66:	e038      	b.n	800bdda <_fx_directory_entry_read+0x41a>
                    {

                        /* We need to move to the next cluster.  */

                        /* Pickup the next cluster.  */
                        status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &next_cluster);
 800bd68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd70:	69f8      	ldr	r0, [r7, #28]
 800bd72:	f005 f855 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800bd76:	6378      	str	r0, [r7, #52]	@ 0x34

                        /* Check for I/O error.  */
                        if (status != FX_SUCCESS)
 800bd78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d001      	beq.n	800bd82 <_fx_directory_entry_read+0x3c2>
                        {

                            /* Return error code.  */
                            return(status);
 800bd7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd80:	e19f      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
                        }

                        /* Copy next cluster to the current cluster.  */
                        cluster =  next_cluster;
 800bd82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd84:	657b      	str	r3, [r7, #84]	@ 0x54

                        /* Check the value of the new cluster - it must be a valid cluster number
                           or something is really wrong!  */
                        if ((cluster < FX_FAT_ENTRY_START) || (cluster >= media_ptr -> fx_media_fat_reserved))
 800bd86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d907      	bls.n	800bd9c <_fx_directory_entry_read+0x3dc>
 800bd8c:	69fb      	ldr	r3, [r7, #28]
 800bd8e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800bd92:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 800bd96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	d301      	bcc.n	800bda0 <_fx_directory_entry_read+0x3e0>
                        {

                            /* Send error message back to caller.  */
                            return(FX_FILE_CORRUPT);
 800bd9c:	2308      	movs	r3, #8
 800bd9e:	e190      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
                        }

                        /* Now increment the relative cluster.  */
                        relative_cluster++;
 800bda0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bda2:	3301      	adds	r3, #1
 800bda4:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Setup the relative sector (this is zero for subsequent cluster.  */
                        relative_sector =  0;
 800bda6:	2300      	movs	r3, #0
 800bda8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                        /* Calculate the next logical sector.  */
                        logical_sector =   ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800bdaa:	69fb      	ldr	r3, [r7, #28]
 800bdac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
                            (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800bdae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bdb0:	3b02      	subs	r3, #2
                             ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800bdb2:	69f9      	ldr	r1, [r7, #28]
 800bdb4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
                            (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800bdb6:	fb01 f303 	mul.w	r3, r1, r3
                        logical_sector =   ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800bdba:	4413      	add	r3, r2
 800bdbc:	64bb      	str	r3, [r7, #72]	@ 0x48
                    if (relative_sector < (media_ptr -> fx_media_sectors_per_cluster - 1))
 800bdbe:	e00c      	b.n	800bdda <_fx_directory_entry_read+0x41a>
                {

                    /* Non-FAT 32 root directory.  */

                    /* Advance to the next sector.  */
                    logical_sector++;
 800bdc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Determine if the logical sector is valid.  */
                    if (logical_sector >= (ULONG)(media_ptr -> fx_media_root_sector_start + media_ptr -> fx_media_root_sectors))
 800bdc6:	69fb      	ldr	r3, [r7, #28]
 800bdc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bdca:	69fb      	ldr	r3, [r7, #28]
 800bdcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdce:	4413      	add	r3, r2
 800bdd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bdd2:	429a      	cmp	r2, r3
 800bdd4:	d301      	bcc.n	800bdda <_fx_directory_entry_read+0x41a>
                    {

                        /* Trying to read past root directory - send error message back to caller.  */
                        return(FX_FILE_CORRUPT);
 800bdd6:	2308      	movs	r3, #8
 800bdd8:	e173      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
                    }
                }

                /* Read the new sector.  */
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800bdda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bddc:	2200      	movs	r2, #0
 800bdde:	469a      	mov	sl, r3
 800bde0:	4693      	mov	fp, r2
                                                          media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800bde2:	69fb      	ldr	r3, [r7, #28]
 800bde4:	689b      	ldr	r3, [r3, #8]
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800bde6:	2203      	movs	r2, #3
 800bde8:	9202      	str	r2, [sp, #8]
 800bdea:	2201      	movs	r2, #1
 800bdec:	9201      	str	r2, [sp, #4]
 800bdee:	9300      	str	r3, [sp, #0]
 800bdf0:	4652      	mov	r2, sl
 800bdf2:	465b      	mov	r3, fp
 800bdf4:	69f8      	ldr	r0, [r7, #28]
 800bdf6:	f006 fb61 	bl	80124bc <_fx_utility_logical_sector_read>
 800bdfa:	6378      	str	r0, [r7, #52]	@ 0x34

                /* Check I/O status.  */
                if (status != FX_SUCCESS)
 800bdfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d001      	beq.n	800be06 <_fx_directory_entry_read+0x446>
                {
                    return(status);
 800be02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be04:	e15d      	b.n	800c0c2 <_fx_directory_entry_read+0x702>
                }

                /* Set the byte offset to 0 for new sector.  */
                byte_offset = 0;
 800be06:	2300      	movs	r3, #0
 800be08:	647b      	str	r3, [r7, #68]	@ 0x44
 800be0a:	e002      	b.n	800be12 <_fx_directory_entry_read+0x452>
            }
            else
            {

                /* Calculate the new byte offset.  */
                byte_offset += FX_DIR_ENTRY_SIZE;
 800be0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be0e:	3320      	adds	r3, #32
 800be10:	647b      	str	r3, [r7, #68]	@ 0x44
            }

            /* Calculate the next read pointer.  */
            read_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT) byte_offset;
 800be12:	69fb      	ldr	r3, [r7, #28]
 800be14:	689a      	ldr	r2, [r3, #8]
 800be16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be18:	4413      	add	r3, r2
 800be1a:	643b      	str	r3, [r7, #64]	@ 0x40

            /* Move to the next entry.  */
            entry++;
 800be1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be1e:	3301      	adds	r3, #1
 800be20:	63bb      	str	r3, [r7, #56]	@ 0x38
        } while (card > 0);
 800be22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be24:	2b00      	cmp	r3, #0
 800be26:	f47f af12 	bne.w	800bc4e <_fx_directory_entry_read+0x28e>

        /* Set flag indicating long file name is present.  */
        destination_ptr -> fx_dir_entry_long_name_present = 1;
 800be2a:	693b      	ldr	r3, [r7, #16]
 800be2c:	2201      	movs	r2, #1
 800be2e:	615a      	str	r2, [r3, #20]
 800be30:	e001      	b.n	800be36 <_fx_directory_entry_read+0x476>
    }
    else
    {
        /* No long file name is present.  */
        get_short_name = 1;
 800be32:	2301      	movs	r3, #1
 800be34:	65bb      	str	r3, [r7, #88]	@ 0x58
    }

    /* Determine if we need to clear the long name flag.  */
    if (get_short_name == 1)
 800be36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be38:	2b01      	cmp	r3, #1
 800be3a:	d102      	bne.n	800be42 <_fx_directory_entry_read+0x482>
    {

        /* Clear the long name flag.  */
        destination_ptr -> fx_dir_entry_long_name_present =  0;
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	2200      	movs	r2, #0
 800be40:	615a      	str	r2, [r3, #20]
    }

    /* Pickup the short file name.  */
    short_name_ptr[0] =  0;
 800be42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be44:	2200      	movs	r2, #0
 800be46:	701a      	strb	r2, [r3, #0]
    dotflag =  0;
 800be48:	2300      	movs	r3, #0
 800be4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (i = 0, j = 0; i < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); i++)
 800be4c:	2300      	movs	r3, #0
 800be4e:	667b      	str	r3, [r7, #100]	@ 0x64
 800be50:	2300      	movs	r3, #0
 800be52:	663b      	str	r3, [r7, #96]	@ 0x60
 800be54:	e03d      	b.n	800bed2 <_fx_directory_entry_read+0x512>
    {

        /* Check for a NULL.  */
        if ((CHAR)read_ptr[i] == 0)
 800be56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be5a:	4413      	add	r3, r2
 800be5c:	781b      	ldrb	r3, [r3, #0]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d03b      	beq.n	800beda <_fx_directory_entry_read+0x51a>
            break;
        }

        /* Check for a dot.  This happens for the first two directory entries, no
           extra dot is needed.  */
        if ((CHAR)read_ptr[i] == '.')
 800be62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be66:	4413      	add	r3, r2
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800be6c:	d101      	bne.n	800be72 <_fx_directory_entry_read+0x4b2>
        {
            dotflag =  2;
 800be6e:	2302      	movs	r3, #2
 800be70:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Check for a space.  */
        if ((CHAR)read_ptr[i] == ' ')
 800be72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be76:	4413      	add	r3, r2
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	2b20      	cmp	r3, #32
 800be7c:	d105      	bne.n	800be8a <_fx_directory_entry_read+0x4ca>
        {
            /* Put a dot if a character comes after space.  */
            if (dotflag == 0)
 800be7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be80:	2b00      	cmp	r3, #0
 800be82:	d122      	bne.n	800beca <_fx_directory_entry_read+0x50a>
            {
                dotflag =  1;
 800be84:	2301      	movs	r3, #1
 800be86:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
            continue;
 800be88:	e01f      	b.n	800beca <_fx_directory_entry_read+0x50a>
        }

        /* Check for the main short file name size.  */
        if (i == FX_DIR_NAME_SIZE)
 800be8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be8c:	2b08      	cmp	r3, #8
 800be8e:	d104      	bne.n	800be9a <_fx_directory_entry_read+0x4da>
        {
            /* Check to see if we need to insert a dot.  */
            if (dotflag == 0)
 800be90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be92:	2b00      	cmp	r3, #0
 800be94:	d101      	bne.n	800be9a <_fx_directory_entry_read+0x4da>
            {
                dotflag =  1;
 800be96:	2301      	movs	r3, #1
 800be98:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
        }

        /* Check to see if we need to add a dot.  */
        if (dotflag == 1)
 800be9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d108      	bne.n	800beb2 <_fx_directory_entry_read+0x4f2>
        {
            /* Add dot to short file name.  */
            short_name_ptr[j++] =  '.';
 800bea0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bea2:	1c5a      	adds	r2, r3, #1
 800bea4:	663a      	str	r2, [r7, #96]	@ 0x60
 800bea6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bea8:	4413      	add	r3, r2
 800beaa:	222e      	movs	r2, #46	@ 0x2e
 800beac:	701a      	strb	r2, [r3, #0]
            dotflag =  2;    /* no more dot for spaces */
 800beae:	2302      	movs	r3, #2
 800beb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Copy a character.  */
        short_name_ptr[j] =  (CHAR)read_ptr[i];
 800beb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800beb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800beb6:	441a      	add	r2, r3
 800beb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800beba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bebc:	440b      	add	r3, r1
 800bebe:	7812      	ldrb	r2, [r2, #0]
 800bec0:	701a      	strb	r2, [r3, #0]

        /* Increment size.  */
        j++;
 800bec2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bec4:	3301      	adds	r3, #1
 800bec6:	663b      	str	r3, [r7, #96]	@ 0x60
 800bec8:	e000      	b.n	800becc <_fx_directory_entry_read+0x50c>
            continue;
 800beca:	bf00      	nop
    for (i = 0, j = 0; i < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); i++)
 800becc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bece:	3301      	adds	r3, #1
 800bed0:	667b      	str	r3, [r7, #100]	@ 0x64
 800bed2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bed4:	2b0a      	cmp	r3, #10
 800bed6:	d9be      	bls.n	800be56 <_fx_directory_entry_read+0x496>
 800bed8:	e000      	b.n	800bedc <_fx_directory_entry_read+0x51c>
            break;
 800beda:	bf00      	nop
    }

    /* Determine if a long file name is present and its associated short file
       name is actually free.  */
    if ((destination_ptr -> fx_dir_entry_long_name_present) && (((UCHAR)short_name_ptr[0]) == (UCHAR)FX_DIR_ENTRY_FREE))
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	695b      	ldr	r3, [r3, #20]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d00a      	beq.n	800befa <_fx_directory_entry_read+0x53a>
 800bee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bee6:	781b      	ldrb	r3, [r3, #0]
 800bee8:	2be5      	cmp	r3, #229	@ 0xe5
 800beea:	d106      	bne.n	800befa <_fx_directory_entry_read+0x53a>
    {

        /* Yes, the short file name is really free even though long file name entries directly precede it.
           In this case, simply place the free directory marker at the front of the long file name.  */
        destination_ptr -> fx_dir_entry_name[0] =  (CHAR)FX_DIR_ENTRY_FREE;
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	22e5      	movs	r2, #229	@ 0xe5
 800bef2:	701a      	strb	r2, [r3, #0]
        short_name_ptr[0] =  (CHAR)0;
 800bef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bef6:	2200      	movs	r2, #0
 800bef8:	701a      	strb	r2, [r3, #0]
    }

    /* Determine if the short name pointer is NULL while the read pointer is
       non-NULL.  */
    if ((short_name_ptr[0] == 0) && (read_ptr[0] == ' '))
 800befa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800befc:	781b      	ldrb	r3, [r3, #0]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d114      	bne.n	800bf2c <_fx_directory_entry_read+0x56c>
 800bf02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	2b20      	cmp	r3, #32
 800bf08:	d110      	bne.n	800bf2c <_fx_directory_entry_read+0x56c>
    {

        /* This condition can occur with an all blank volume name.  Simply
           copy the volume name to the short name in this case.  */
        for (j = 0; j < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); j++)
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf0e:	e00a      	b.n	800bf26 <_fx_directory_entry_read+0x566>
        {

            /* Copy a byte of the volume name.  */
            short_name_ptr[j] =  (CHAR)read_ptr[j];
 800bf10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf14:	441a      	add	r2, r3
 800bf16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bf18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf1a:	440b      	add	r3, r1
 800bf1c:	7812      	ldrb	r2, [r2, #0]
 800bf1e:	701a      	strb	r2, [r3, #0]
        for (j = 0; j < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); j++)
 800bf20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf22:	3301      	adds	r3, #1
 800bf24:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf28:	2b0a      	cmp	r3, #10
 800bf2a:	d9f1      	bls.n	800bf10 <_fx_directory_entry_read+0x550>
        }
    }

    /* Set end of string to null.  */
    short_name_ptr[j] = 0;
 800bf2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf30:	4413      	add	r3, r2
 800bf32:	2200      	movs	r2, #0
 800bf34:	701a      	strb	r2, [r3, #0]

    /* Load up the destination directory entry.  */
    read_ptr += (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE);
 800bf36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf38:	330b      	adds	r3, #11
 800bf3a:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Copy the attribute into the destination.  */
    destination_ptr -> fx_dir_entry_attributes =  *read_ptr++;
 800bf3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf3e:	1c5a      	adds	r2, r3, #1
 800bf40:	643a      	str	r2, [r7, #64]	@ 0x40
 800bf42:	781a      	ldrb	r2, [r3, #0]
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	771a      	strb	r2, [r3, #28]

    /* Pickup the reserved byte.  */
    destination_ptr -> fx_dir_entry_reserved =  *read_ptr++;
 800bf48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf4a:	1c5a      	adds	r2, r3, #1
 800bf4c:	643a      	str	r2, [r7, #64]	@ 0x40
 800bf4e:	781a      	ldrb	r2, [r3, #0]
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	775a      	strb	r2, [r3, #29]
         BIT3 - set if 8.3 is all in lower case and no extended filename.
         BIT4 - set for file, clear for directory entry if no extended filename.

       This is true for all NT systems. Prior to NT follows MSDOS FAT documentation and
       is set to 0x00, all bits cleared. Therefore if BIT3 is set force lowercase.  */
    if ((get_short_name) && (destination_ptr -> fx_dir_entry_reserved & 0x08))
 800bf54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d02a      	beq.n	800bfb0 <_fx_directory_entry_read+0x5f0>
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	7f5b      	ldrb	r3, [r3, #29]
 800bf5e:	f003 0308 	and.w	r3, r3, #8
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d024      	beq.n	800bfb0 <_fx_directory_entry_read+0x5f0>
    {

        /* Microsoft undocumented NT file name feature... convert short name to lower
           case.  */
        for (j = 0; j <= (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE) && (short_name_ptr[j] != 0x00); j++)
 800bf66:	2300      	movs	r3, #0
 800bf68:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf6a:	e018      	b.n	800bf9e <_fx_directory_entry_read+0x5de>
        {

            /* Determine if an upper case character is present.  */
            if ((short_name_ptr[j] >= 'A') && (short_name_ptr[j] <= 'Z'))
 800bf6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf70:	4413      	add	r3, r2
 800bf72:	781b      	ldrb	r3, [r3, #0]
 800bf74:	2b40      	cmp	r3, #64	@ 0x40
 800bf76:	d90f      	bls.n	800bf98 <_fx_directory_entry_read+0x5d8>
 800bf78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf7c:	4413      	add	r3, r2
 800bf7e:	781b      	ldrb	r3, [r3, #0]
 800bf80:	2b5a      	cmp	r3, #90	@ 0x5a
 800bf82:	d809      	bhi.n	800bf98 <_fx_directory_entry_read+0x5d8>
            {

                /* Yes, an upper case character is present. Force it to lower case.  */
                short_name_ptr[j] =  (CHAR)(short_name_ptr[j] + 32);
 800bf84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf88:	4413      	add	r3, r2
 800bf8a:	781a      	ldrb	r2, [r3, #0]
 800bf8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bf8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf90:	440b      	add	r3, r1
 800bf92:	3220      	adds	r2, #32
 800bf94:	b2d2      	uxtb	r2, r2
 800bf96:	701a      	strb	r2, [r3, #0]
        for (j = 0; j <= (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE) && (short_name_ptr[j] != 0x00); j++)
 800bf98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bfa0:	2b0b      	cmp	r3, #11
 800bfa2:	d805      	bhi.n	800bfb0 <_fx_directory_entry_read+0x5f0>
 800bfa4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bfa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bfa8:	4413      	add	r3, r2
 800bfaa:	781b      	ldrb	r3, [r3, #0]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d1dd      	bne.n	800bf6c <_fx_directory_entry_read+0x5ac>
            }
        }
    }

    /* Pickup the created time in milliseconds.  */
    destination_ptr -> fx_dir_entry_created_time_ms =  *read_ptr++;
 800bfb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfb2:	1c5a      	adds	r2, r3, #1
 800bfb4:	643a      	str	r2, [r7, #64]	@ 0x40
 800bfb6:	781a      	ldrb	r2, [r3, #0]
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	779a      	strb	r2, [r3, #30]

    /* Pickup the created time.  */
    destination_ptr -> fx_dir_entry_created_time =  _fx_utility_16_unsigned_read(read_ptr);
 800bfbc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bfbe:	f004 fec9 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800bfc2:	4602      	mov	r2, r0
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	621a      	str	r2, [r3, #32]
    read_ptr =  read_ptr + 2;  /* Always 2 bytes */
 800bfc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfca:	3302      	adds	r3, #2
 800bfcc:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Pickup the created date.  */
    destination_ptr -> fx_dir_entry_created_date =  _fx_utility_16_unsigned_read(read_ptr);
 800bfce:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bfd0:	f004 fec0 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	625a      	str	r2, [r3, #36]	@ 0x24
    read_ptr =  read_ptr + 2;  /* Always 2 bytes */
 800bfda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfdc:	3302      	adds	r3, #2
 800bfde:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Pickup the last accessed date.  */
    destination_ptr -> fx_dir_entry_last_accessed_date =  _fx_utility_16_unsigned_read(read_ptr);
 800bfe0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bfe2:	f004 feb7 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	629a      	str	r2, [r3, #40]	@ 0x28
    read_ptr =  read_ptr + 2;  /* Always 2 bytes */
 800bfec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfee:	3302      	adds	r3, #2
 800bff0:	643b      	str	r3, [r7, #64]	@ 0x40

    /* read the upper 2 bytes of starting cluster - required only for 32 bit FAT */
    if (media_ptr -> fx_media_32_bit_FAT)
 800bff2:	69fb      	ldr	r3, [r7, #28]
 800bff4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d00b      	beq.n	800c012 <_fx_directory_entry_read+0x652>
    {

        /* FAT32 only.  */
        destination_ptr -> fx_dir_entry_cluster =  _fx_utility_16_unsigned_read(read_ptr);
 800bffa:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bffc:	f004 feaa 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800c000:	4602      	mov	r2, r0
 800c002:	693b      	ldr	r3, [r7, #16]
 800c004:	635a      	str	r2, [r3, #52]	@ 0x34
        destination_ptr -> fx_dir_entry_cluster <<= 16;
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c00a:	041a      	lsls	r2, r3, #16
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	635a      	str	r2, [r3, #52]	@ 0x34
 800c010:	e002      	b.n	800c018 <_fx_directory_entry_read+0x658>
    }
    else
    {
        /* Not required for non FAT32.  */
        destination_ptr -> fx_dir_entry_cluster =  0;
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	2200      	movs	r2, #0
 800c016:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* Advance the read pointer.  */
    read_ptr =  read_ptr + 2;  /* Always 2 bytes */
 800c018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c01a:	3302      	adds	r3, #2
 800c01c:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Copy the time into the destination.  */
    destination_ptr -> fx_dir_entry_time =  _fx_utility_16_unsigned_read(read_ptr);
 800c01e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c020:	f004 fe98 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800c024:	4602      	mov	r2, r0
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	62da      	str	r2, [r3, #44]	@ 0x2c
    read_ptr =  read_ptr + 2;  /* Always 2 bytes */
 800c02a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c02c:	3302      	adds	r3, #2
 800c02e:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Copy the date into the destination.  */
    destination_ptr -> fx_dir_entry_date =  _fx_utility_16_unsigned_read(read_ptr);
 800c030:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c032:	f004 fe8f 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800c036:	4602      	mov	r2, r0
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	631a      	str	r2, [r3, #48]	@ 0x30
    read_ptr =  read_ptr + 2;  /* Always 2 bytes */
 800c03c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c03e:	3302      	adds	r3, #2
 800c040:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Copy the starting cluster into the destination.  */
    destination_ptr -> fx_dir_entry_cluster +=  _fx_utility_16_unsigned_read(read_ptr);
 800c042:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c044:	f004 fe86 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800c048:	4602      	mov	r2, r0
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c04e:	441a      	add	r2, r3
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	635a      	str	r2, [r3, #52]	@ 0x34
    read_ptr =  read_ptr + 2;  /* Always 2 bytes */
 800c054:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c056:	3302      	adds	r3, #2
 800c058:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Copy the file size into the destination.  */
    destination_ptr -> fx_dir_entry_file_size =  _fx_utility_32_unsigned_read(read_ptr);
 800c05a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c05c:	f004 fea2 	bl	8010da4 <_fx_utility_32_unsigned_read>
 800c060:	4603      	mov	r3, r0
 800c062:	2200      	movs	r2, #0
 800c064:	461c      	mov	r4, r3
 800c066:	4615      	mov	r5, r2
 800c068:	693b      	ldr	r3, [r7, #16]
 800c06a:	e9c3 450e 	strd	r4, r5, [r3, #56]	@ 0x38

    /* Clear the destination search specific fields.  */
    destination_ptr -> fx_dir_entry_last_search_cluster =           0;
 800c06e:	693b      	ldr	r3, [r7, #16]
 800c070:	2200      	movs	r2, #0
 800c072:	651a      	str	r2, [r3, #80]	@ 0x50
    destination_ptr -> fx_dir_entry_last_search_relative_cluster =  0;
 800c074:	693b      	ldr	r3, [r7, #16]
 800c076:	2200      	movs	r2, #0
 800c078:	655a      	str	r2, [r3, #84]	@ 0x54
    destination_ptr -> fx_dir_entry_last_search_log_sector =        0;
 800c07a:	6939      	ldr	r1, [r7, #16]
 800c07c:	f04f 0200 	mov.w	r2, #0
 800c080:	f04f 0300 	mov.w	r3, #0
 800c084:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
    destination_ptr -> fx_dir_entry_last_search_byte_offset =       0;
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	2200      	movs	r2, #0
 800c08c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Remember the entry number.  */
    destination_ptr -> fx_dir_entry_number =  entry;
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c092:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Return entry number.  */
    *entry_ptr =  entry;
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c098:	601a      	str	r2, [r3, #0]

    /* Determine if we should remember the last cluster and relative cluster.  */
    if (source_dir)
 800c09a:	69bb      	ldr	r3, [r7, #24]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d00f      	beq.n	800c0c0 <_fx_directory_entry_read+0x700>
    {

        /* Yes, remember the last cluster and relative cluster for a subsequent call
           to read a directory entry.  */
        source_dir -> fx_dir_entry_last_search_cluster =           cluster;
 800c0a0:	69bb      	ldr	r3, [r7, #24]
 800c0a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c0a4:	651a      	str	r2, [r3, #80]	@ 0x50
        source_dir -> fx_dir_entry_last_search_relative_cluster =  relative_cluster;
 800c0a6:	69bb      	ldr	r3, [r7, #24]
 800c0a8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c0aa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Also remember several other items that are unique to the directory... just to verify that the
           search information can be used.  */
        source_dir -> fx_dir_entry_last_search_log_sector =        source_dir -> fx_dir_entry_log_sector;
 800c0ac:	69bb      	ldr	r3, [r7, #24]
 800c0ae:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800c0b2:	69b9      	ldr	r1, [r7, #24]
 800c0b4:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        source_dir -> fx_dir_entry_last_search_byte_offset =       source_dir -> fx_dir_entry_byte_offset;
 800c0b8:	69bb      	ldr	r3, [r7, #24]
 800c0ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c0bc:	69bb      	ldr	r3, [r7, #24]
 800c0be:	661a      	str	r2, [r3, #96]	@ 0x60
        destination_ptr -> fx_dir_entry_type = FX_EXFAT_DIR_ENTRY_TYPE_FILE_DIRECTORY;
    }
#endif /* FX_ENABLE_EXFAT */

    /* Return success to the caller.  */
    return(FX_SUCCESS);
 800c0c0:	2300      	movs	r3, #0
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3768      	adds	r7, #104	@ 0x68
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c0cc <_fx_directory_entry_write>:
/*  03-02-2021     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1.5  */
/*                                                                        */
/**************************************************************************/
UINT  _fx_directory_entry_write(FX_MEDIA *media_ptr, FX_DIR_ENTRY *entry_ptr)
{
 800c0cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c0d0:	b0a2      	sub	sp, #136	@ 0x88
 800c0d2:	af04      	add	r7, sp, #16
 800c0d4:	6178      	str	r0, [r7, #20]
 800c0d6:	6139      	str	r1, [r7, #16]


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of directory entry write requests.  */
    media_ptr -> fx_media_directory_entry_writes++;
 800c0d8:	697b      	ldr	r3, [r7, #20]
 800c0da:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 800c0de:	1c5a      	adds	r2, r3, #1
 800c0e0:	697b      	ldr	r3, [r7, #20]
 800c0e2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_DIR_ENTRY_WRITE, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Determine if this is entry is being deleted.  */
    if (((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_FREE) &&
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	781b      	ldrb	r3, [r3, #0]
 800c0ec:	2be5      	cmp	r3, #229	@ 0xe5
 800c0ee:	d109      	bne.n	800c104 <_fx_directory_entry_write+0x38>
        ((UCHAR)entry_ptr -> fx_dir_entry_short_name[0] == (UCHAR)FX_DIR_ENTRY_FREE))
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	791b      	ldrb	r3, [r3, #4]
    if (((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_FREE) &&
 800c0f4:	2be5      	cmp	r3, #229	@ 0xe5
 800c0f6:	d105      	bne.n	800c104 <_fx_directory_entry_write+0x38>
    {

        /* Yes, this is a request to delete the entry. Set the flag to remember this.  */
        delete_flag =  FX_TRUE;
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Null the short file name.  */
        entry_ptr -> fx_dir_entry_short_name[0] =  0;
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	2200      	movs	r2, #0
 800c100:	711a      	strb	r2, [r3, #4]
 800c102:	e001      	b.n	800c108 <_fx_directory_entry_write+0x3c>
    }
    else
    {

        /* Not a deleted entry. Set the flag to false.  */
        delete_flag =  FX_FALSE;
 800c104:	2300      	movs	r3, #0
 800c106:	66bb      	str	r3, [r7, #104]	@ 0x68
    }

    /* Pickup the byte offset of the entry.  */
    byte_offset = entry_ptr -> fx_dir_entry_byte_offset;
 800c108:	693b      	ldr	r3, [r7, #16]
 800c10a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c10c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Pickup the logical sector of the entry.  */
    logical_sector = (ULONG)entry_ptr -> fx_dir_entry_log_sector;
 800c10e:	693b      	ldr	r3, [r7, #16]
 800c110:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800c114:	4613      	mov	r3, r2
 800c116:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Figure out where what cluster we are in.  */
    if (logical_sector >= (ULONG)(media_ptr -> fx_media_data_sector_start))
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c11c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c11e:	429a      	cmp	r2, r3
 800c120:	d316      	bcc.n	800c150 <_fx_directory_entry_write+0x84>
    {

        /* Calculate the cluster that this logical sector is in.  */
        cluster =  (logical_sector - media_ptr -> fx_media_data_sector_start) / (media_ptr -> fx_media_sectors_per_cluster) + FX_FAT_ENTRY_START;
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c126:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c128:	1ad2      	subs	r2, r2, r3
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c132:	3302      	adds	r3, #2
 800c134:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Calculate the relative cluster.  */
        relative_sector =  logical_sector -  (((ULONG)media_ptr -> fx_media_data_sector_start) +
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
                                              (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800c13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c13c:	3b02      	subs	r3, #2
                                               ((ULONG)media_ptr -> fx_media_sectors_per_cluster)));
 800c13e:	6979      	ldr	r1, [r7, #20]
 800c140:	6d49      	ldr	r1, [r1, #84]	@ 0x54
                                              (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800c142:	fb01 f303 	mul.w	r3, r1, r3
        relative_sector =  logical_sector -  (((ULONG)media_ptr -> fx_media_data_sector_start) +
 800c146:	4413      	add	r3, r2
 800c148:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c14a:	1ad3      	subs	r3, r2, r3
 800c14c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c14e:	e003      	b.n	800c158 <_fx_directory_entry_write+0x8c>
    }
    else
    {

        /* Clear the cluster and the relative sector.  */
        cluster =  0;
 800c150:	2300      	movs	r3, #0
 800c152:	633b      	str	r3, [r7, #48]	@ 0x30
        relative_sector =  0;
 800c154:	2300      	movs	r3, #0
 800c156:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Read the logical directory sector.  */
    status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) entry_ptr -> fx_dir_entry_log_sector,
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
                                              media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	689a      	ldr	r2, [r3, #8]
    status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) entry_ptr -> fx_dir_entry_log_sector,
 800c162:	2303      	movs	r3, #3
 800c164:	9302      	str	r3, [sp, #8]
 800c166:	2301      	movs	r3, #1
 800c168:	9301      	str	r3, [sp, #4]
 800c16a:	9200      	str	r2, [sp, #0]
 800c16c:	4602      	mov	r2, r0
 800c16e:	460b      	mov	r3, r1
 800c170:	6978      	ldr	r0, [r7, #20]
 800c172:	f006 f9a3 	bl	80124bc <_fx_utility_logical_sector_read>
 800c176:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Determine if an error occurred.  */
    if (status != FX_SUCCESS)
 800c178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d002      	beq.n	800c184 <_fx_directory_entry_write+0xb8>
    {

        /* Return the error status.  */
        return(status);
 800c17e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c180:	f000 bdda 	b.w	800cd38 <_fx_directory_entry_write+0xc6c>
    }

    /* Setup a pointer into the buffer.  */
    sector_base_ptr = (UCHAR *)media_ptr -> fx_media_memory_buffer;
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	673b      	str	r3, [r7, #112]	@ 0x70
    work_ptr =  sector_base_ptr + (UINT)entry_ptr -> fx_dir_entry_byte_offset;
 800c18a:	693b      	ldr	r3, [r7, #16]
 800c18c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c18e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c190:	4413      	add	r3, r2
 800c192:	677b      	str	r3, [r7, #116]	@ 0x74
    changed_size = 0;
    changed_offset = entry_ptr -> fx_dir_entry_byte_offset;
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Determine if a long file name is present.  */
    if (entry_ptr -> fx_dir_entry_long_name_present)
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	695b      	ldr	r3, [r3, #20]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	f000 83cc 	beq.w	800c936 <_fx_directory_entry_write+0x86a>
    {

        /* Yes, long name is present - prepare short name and write out this name.  */
        for (len = 0, i = 0, dotpos = 0, dotfound = 0; entry_ptr -> fx_dir_entry_name[len]; len++)
 800c19e:	2300      	movs	r3, #0
 800c1a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	667b      	str	r3, [r7, #100]	@ 0x64
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c1ae:	e02c      	b.n	800c20a <_fx_directory_entry_write+0x13e>
        {

            /* Check for a dot.  */
            if (entry_ptr -> fx_dir_entry_name[len] == '.')
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	681a      	ldr	r2, [r3, #0]
 800c1b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1b6:	4413      	add	r3, r2
 800c1b8:	781b      	ldrb	r3, [r3, #0]
 800c1ba:	2b2e      	cmp	r3, #46	@ 0x2e
 800c1bc:	d108      	bne.n	800c1d0 <_fx_directory_entry_write+0x104>
            {

                /* Check for leading dot. */
                if (len == 0)
 800c1be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d01e      	beq.n	800c202 <_fx_directory_entry_write+0x136>
                    continue;
                }

                /* Yes, a dot is present.  From this position the extension will
                   be written.  */
                dotfound = i;
 800c1c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                dotpos   = len + 1;
 800c1c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	64bb      	str	r3, [r7, #72]	@ 0x48
                continue;
 800c1ce:	e019      	b.n	800c204 <_fx_directory_entry_write+0x138>
            }

            /* Check for non-space and within the short file name length.  */
            if ((entry_ptr -> fx_dir_entry_name[len] != ' ') && (i < 8))
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	681a      	ldr	r2, [r3, #0]
 800c1d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1d6:	4413      	add	r3, r2
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	2b20      	cmp	r3, #32
 800c1dc:	d012      	beq.n	800c204 <_fx_directory_entry_write+0x138>
 800c1de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1e0:	2b07      	cmp	r3, #7
 800c1e2:	d80f      	bhi.n	800c204 <_fx_directory_entry_write+0x138>
            {

                /* Copy characters into the short file name area.  */
                shortname[i] = entry_ptr -> fx_dir_entry_name[len];
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	681a      	ldr	r2, [r3, #0]
 800c1e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1ea:	4413      	add	r3, r2
 800c1ec:	7819      	ldrb	r1, [r3, #0]
 800c1ee:	f107 021c 	add.w	r2, r7, #28
 800c1f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1f4:	4413      	add	r3, r2
 800c1f6:	460a      	mov	r2, r1
 800c1f8:	701a      	strb	r2, [r3, #0]
                i++;
 800c1fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	667b      	str	r3, [r7, #100]	@ 0x64
 800c200:	e000      	b.n	800c204 <_fx_directory_entry_write+0x138>
                    continue;
 800c202:	bf00      	nop
        for (len = 0, i = 0, dotpos = 0, dotfound = 0; entry_ptr -> fx_dir_entry_name[len]; len++)
 800c204:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c206:	3301      	adds	r3, #1
 800c208:	653b      	str	r3, [r7, #80]	@ 0x50
 800c20a:	693b      	ldr	r3, [r7, #16]
 800c20c:	681a      	ldr	r2, [r3, #0]
 800c20e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c210:	4413      	add	r3, r2
 800c212:	781b      	ldrb	r3, [r3, #0]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d1cb      	bne.n	800c1b0 <_fx_directory_entry_write+0xe4>
            }
        }

        /* Fill remaining short file name with spaces.  */
        for (j = i; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; j++)
 800c218:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c21a:	663b      	str	r3, [r7, #96]	@ 0x60
 800c21c:	e008      	b.n	800c230 <_fx_directory_entry_write+0x164>
        {
            shortname[j] =  ' ';
 800c21e:	f107 021c 	add.w	r2, r7, #28
 800c222:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c224:	4413      	add	r3, r2
 800c226:	2220      	movs	r2, #32
 800c228:	701a      	strb	r2, [r3, #0]
        for (j = i; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; j++)
 800c22a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c22c:	3301      	adds	r3, #1
 800c22e:	663b      	str	r3, [r7, #96]	@ 0x60
 800c230:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c232:	2b0a      	cmp	r3, #10
 800c234:	d9f3      	bls.n	800c21e <_fx_directory_entry_write+0x152>
        }

        /* Determine if a dot was encountered.  */
        if (dotpos)
 800c236:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d03e      	beq.n	800c2ba <_fx_directory_entry_write+0x1ee>
        {

            /* Process relative to the dot position.  */
            if (entry_ptr -> fx_dir_entry_name[dotpos])
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	681a      	ldr	r2, [r3, #0]
 800c240:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c242:	4413      	add	r3, r2
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d008      	beq.n	800c25c <_fx_directory_entry_write+0x190>
            {
                shortname[8] = entry_ptr -> fx_dir_entry_name[dotpos++];
 800c24a:	693b      	ldr	r3, [r7, #16]
 800c24c:	681a      	ldr	r2, [r3, #0]
 800c24e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c250:	1c59      	adds	r1, r3, #1
 800c252:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c254:	4413      	add	r3, r2
 800c256:	781b      	ldrb	r3, [r3, #0]
 800c258:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            }
            if (entry_ptr -> fx_dir_entry_name[dotpos])
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	681a      	ldr	r2, [r3, #0]
 800c260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c262:	4413      	add	r3, r2
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d008      	beq.n	800c27c <_fx_directory_entry_write+0x1b0>
            {
                shortname[9] = entry_ptr -> fx_dir_entry_name[dotpos++];
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	681a      	ldr	r2, [r3, #0]
 800c26e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c270:	1c59      	adds	r1, r3, #1
 800c272:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c274:	4413      	add	r3, r2
 800c276:	781b      	ldrb	r3, [r3, #0]
 800c278:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            }
            if (entry_ptr -> fx_dir_entry_name[dotpos])
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	681a      	ldr	r2, [r3, #0]
 800c280:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c282:	4413      	add	r3, r2
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d008      	beq.n	800c29c <_fx_directory_entry_write+0x1d0>
            {
                shortname[10] = entry_ptr -> fx_dir_entry_name[dotpos++];
 800c28a:	693b      	ldr	r3, [r7, #16]
 800c28c:	681a      	ldr	r2, [r3, #0]
 800c28e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c290:	1c59      	adds	r1, r3, #1
 800c292:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c294:	4413      	add	r3, r2
 800c296:	781b      	ldrb	r3, [r3, #0]
 800c298:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            }

            /* Determine if additional spaces are needed.  */
            i = dotfound;
 800c29c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c29e:	667b      	str	r3, [r7, #100]	@ 0x64

            for (; dotfound <= 7; dotfound++)
 800c2a0:	e008      	b.n	800c2b4 <_fx_directory_entry_write+0x1e8>
            {
                /* Add space...  */
                shortname[dotfound] = ' ';
 800c2a2:	f107 021c 	add.w	r2, r7, #28
 800c2a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2a8:	4413      	add	r3, r2
 800c2aa:	2220      	movs	r2, #32
 800c2ac:	701a      	strb	r2, [r3, #0]
            for (; dotfound <= 7; dotfound++)
 800c2ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b6:	2b07      	cmp	r3, #7
 800c2b8:	d9f3      	bls.n	800c2a2 <_fx_directory_entry_write+0x1d6>
            }
        }

        /* Each entry contains 13 unicode entries.  Calculate the remainder.  */
        if (len % 13 == 0)
 800c2ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c2bc:	4b8e      	ldr	r3, [pc, #568]	@ (800c4f8 <_fx_directory_entry_write+0x42c>)
 800c2be:	fba3 2301 	umull	r2, r3, r3, r1
 800c2c2:	089a      	lsrs	r2, r3, #2
 800c2c4:	4613      	mov	r3, r2
 800c2c6:	005b      	lsls	r3, r3, #1
 800c2c8:	4413      	add	r3, r2
 800c2ca:	009b      	lsls	r3, r3, #2
 800c2cc:	4413      	add	r3, r2
 800c2ce:	1aca      	subs	r2, r1, r3
 800c2d0:	2a00      	cmp	r2, #0
 800c2d2:	d106      	bne.n	800c2e2 <_fx_directory_entry_write+0x216>
        {
            card =  len / 13;
 800c2d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2d6:	4a88      	ldr	r2, [pc, #544]	@ (800c4f8 <_fx_directory_entry_write+0x42c>)
 800c2d8:	fba2 2303 	umull	r2, r3, r2, r3
 800c2dc:	089b      	lsrs	r3, r3, #2
 800c2de:	657b      	str	r3, [r7, #84]	@ 0x54
 800c2e0:	e006      	b.n	800c2f0 <_fx_directory_entry_write+0x224>
        }
        else
        {
            card =  len / 13 + 1;
 800c2e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2e4:	4a84      	ldr	r2, [pc, #528]	@ (800c4f8 <_fx_directory_entry_write+0x42c>)
 800c2e6:	fba2 2303 	umull	r2, r3, r2, r3
 800c2ea:	089b      	lsrs	r3, r3, #2
 800c2ec:	3301      	adds	r3, #1
 800c2ee:	657b      	str	r3, [r7, #84]	@ 0x54
        }

        /* Default the name match to true.  */
        match =  FX_TRUE;
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Loop through the newly derived short name and the original name and look
           for a non-matching character.  */
        l =  0;
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	65bb      	str	r3, [r7, #88]	@ 0x58
        k =  0;
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
        while (k < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE)
 800c2fc:	e03f      	b.n	800c37e <_fx_directory_entry_write+0x2b2>
        {

            /* Determine if a space is detected in the short name. If so,
               advance to the extension index.  */
            if (shortname[k] == ' ')
 800c2fe:	f107 021c 	add.w	r2, r7, #28
 800c302:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c304:	4413      	add	r3, r2
 800c306:	781b      	ldrb	r3, [r3, #0]
 800c308:	2b20      	cmp	r3, #32
 800c30a:	d116      	bne.n	800c33a <_fx_directory_entry_write+0x26e>
            {

                /* The first pad space was detected. First, check for a name
                   without an extension.  */
                if (entry_ptr -> fx_dir_entry_name[l] == FX_NULL)
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c312:	4413      	add	r3, r2
 800c314:	781b      	ldrb	r3, [r3, #0]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d035      	beq.n	800c386 <_fx_directory_entry_write+0x2ba>
                    /* All is okay, get out of the loop!  */
                    break;
                }

                /* Now check for a period in the long name... if not, there is a non-match!  */
                if (entry_ptr -> fx_dir_entry_name[l] != '.')
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c320:	4413      	add	r3, r2
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	2b2e      	cmp	r3, #46	@ 0x2e
 800c326:	d002      	beq.n	800c32e <_fx_directory_entry_write+0x262>
                {

                    /* Set the match flag to false and exit the loop.  */
                    match =  FX_FALSE;
 800c328:	2300      	movs	r3, #0
 800c32a:	647b      	str	r3, [r7, #68]	@ 0x44
                    break;
 800c32c:	e02c      	b.n	800c388 <_fx_directory_entry_write+0x2bc>
                }

                /* Otherwise move short file name index to the extension area and
                   increment the long file name index.  */
                k =  8;
 800c32e:	2308      	movs	r3, #8
 800c330:	65fb      	str	r3, [r7, #92]	@ 0x5c
                l++;
 800c332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c334:	3301      	adds	r3, #1
 800c336:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* Restart the loop at the top.  */
                continue;
 800c338:	e021      	b.n	800c37e <_fx_directory_entry_write+0x2b2>
            }

            /* Check for the dot for the 8.3 match... it is no longer in the
               shortname but possibly still present in the long name.  */
            if ((k == 8) && (entry_ptr -> fx_dir_entry_name[l] == '.'))
 800c33a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c33c:	2b08      	cmp	r3, #8
 800c33e:	d109      	bne.n	800c354 <_fx_directory_entry_write+0x288>
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	681a      	ldr	r2, [r3, #0]
 800c344:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c346:	4413      	add	r3, r2
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c34c:	d102      	bne.n	800c354 <_fx_directory_entry_write+0x288>
            {

                /* Yes, handle the implicit dot in the shortname by
                   positioning past it in the long name.  */
                l++;
 800c34e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c350:	3301      	adds	r3, #1
 800c352:	65bb      	str	r3, [r7, #88]	@ 0x58
            }

            /* Do the names match?  */
            if (shortname[k] != entry_ptr -> fx_dir_entry_name[l])
 800c354:	f107 021c 	add.w	r2, r7, #28
 800c358:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c35a:	4413      	add	r3, r2
 800c35c:	781a      	ldrb	r2, [r3, #0]
 800c35e:	693b      	ldr	r3, [r7, #16]
 800c360:	6819      	ldr	r1, [r3, #0]
 800c362:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c364:	440b      	add	r3, r1
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	429a      	cmp	r2, r3
 800c36a:	d002      	beq.n	800c372 <_fx_directory_entry_write+0x2a6>
            {

                /* No, the names do not match, set the match flag to false and
                   exit the loop.  */
                match =  FX_FALSE;
 800c36c:	2300      	movs	r3, #0
 800c36e:	647b      	str	r3, [r7, #68]	@ 0x44
                break;
 800c370:	e00a      	b.n	800c388 <_fx_directory_entry_write+0x2bc>
            }

            /* Move the indices forward.  */
            k++;
 800c372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c374:	3301      	adds	r3, #1
 800c376:	65fb      	str	r3, [r7, #92]	@ 0x5c
            l++;
 800c378:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c37a:	3301      	adds	r3, #1
 800c37c:	65bb      	str	r3, [r7, #88]	@ 0x58
        while (k < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE)
 800c37e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c380:	2b0a      	cmp	r3, #10
 800c382:	d9bc      	bls.n	800c2fe <_fx_directory_entry_write+0x232>
 800c384:	e000      	b.n	800c388 <_fx_directory_entry_write+0x2bc>
                    break;
 800c386:	bf00      	nop
        }

        /* Check if there is a dot in the name, but no extension in the short name.  In this case, 
           we should create a mangled short name.  */
        if ((dotpos) && (shortname[8] == ' '))
 800c388:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d005      	beq.n	800c39a <_fx_directory_entry_write+0x2ce>
 800c38e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c392:	2b20      	cmp	r3, #32
 800c394:	d101      	bne.n	800c39a <_fx_directory_entry_write+0x2ce>
        {
        
            /* Something left.. the names do not match!  */
            match =  FX_FALSE;
 800c396:	2300      	movs	r3, #0
 800c398:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* One final check to make sure there is nothing left on the long file name.  */
        if (entry_ptr -> fx_dir_entry_name[l])
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3a0:	4413      	add	r3, r2
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d001      	beq.n	800c3ac <_fx_directory_entry_write+0x2e0>
        {

            /* Something left.. the names do not match!  */
            match =  FX_FALSE;
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* Determine if the derived short name matches exactly the long file name. If so
           we don't need to mangle the name with a numeric value based on its entry.  */
        if (match == FX_FALSE)
 800c3ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d15a      	bne.n	800c468 <_fx_directory_entry_write+0x39c>
        {

            /* Name does not match, create a mangled name.  */

            /* Generate short file name from LFN.  */
            entry = entry_ptr -> fx_dir_entry_number;
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c3b6:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Name suffice is between 000 and FFFF in hex, calculate this short file
               name's numeric component.  */
            entry = entry % 0x10000;
 800c3b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ba:	b29b      	uxth	r3, r3
 800c3bc:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Build short name of the format xxx~NNNN.ext.  */
            if (i > 3)
 800c3be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3c0:	2b03      	cmp	r3, #3
 800c3c2:	d901      	bls.n	800c3c8 <_fx_directory_entry_write+0x2fc>
            {
                i = 3;
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	667b      	str	r3, [r7, #100]	@ 0x64
            }
            shortname[i++] = '~';
 800c3c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3ca:	1c5a      	adds	r2, r3, #1
 800c3cc:	667a      	str	r2, [r7, #100]	@ 0x64
 800c3ce:	3368      	adds	r3, #104	@ 0x68
 800c3d0:	f107 0210 	add.w	r2, r7, #16
 800c3d4:	4413      	add	r3, r2
 800c3d6:	227e      	movs	r2, #126	@ 0x7e
 800c3d8:	f803 2c5c 	strb.w	r2, [r3, #-92]

            /* Loop to build the numeric part of the name.  */
            for (l = 0; l < 4; l++)
 800c3dc:	2300      	movs	r3, #0
 800c3de:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c3e0:	e03f      	b.n	800c462 <_fx_directory_entry_write+0x396>
            {
                
                /* Shift down the entry number based on the numeric position.  */
                if (l == 0)
 800c3e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d105      	bne.n	800c3f4 <_fx_directory_entry_write+0x328>
                {
                    temp =  ((entry >> 12) & 0xf);
 800c3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ea:	0b1b      	lsrs	r3, r3, #12
 800c3ec:	f003 030f 	and.w	r3, r3, #15
 800c3f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c3f2:	e015      	b.n	800c420 <_fx_directory_entry_write+0x354>
                }
                else if (l == 1)
 800c3f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3f6:	2b01      	cmp	r3, #1
 800c3f8:	d105      	bne.n	800c406 <_fx_directory_entry_write+0x33a>
                {
                     temp = ((entry >> 8) & 0xf);
 800c3fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3fc:	0a1b      	lsrs	r3, r3, #8
 800c3fe:	f003 030f 	and.w	r3, r3, #15
 800c402:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c404:	e00c      	b.n	800c420 <_fx_directory_entry_write+0x354>
                }
                else if (l == 2)
 800c406:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c408:	2b02      	cmp	r3, #2
 800c40a:	d105      	bne.n	800c418 <_fx_directory_entry_write+0x34c>
                {
                     temp = ((entry >> 4) & 0xf);
 800c40c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c40e:	091b      	lsrs	r3, r3, #4
 800c410:	f003 030f 	and.w	r3, r3, #15
 800c414:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c416:	e003      	b.n	800c420 <_fx_directory_entry_write+0x354>
                }
                else
                {
                     temp = ((entry) & 0xf);
 800c418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c41a:	f003 030f 	and.w	r3, r3, #15
 800c41e:	66fb      	str	r3, [r7, #108]	@ 0x6c
                }
                
                /* Now build hex value.  */
                if (temp > 9)
 800c420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c422:	2b09      	cmp	r3, #9
 800c424:	d90d      	bls.n	800c442 <_fx_directory_entry_write+0x376>
                    shortname[i++] =  (CHAR)('A' + (temp - 10));
 800c426:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c428:	b2da      	uxtb	r2, r3
 800c42a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c42c:	1c59      	adds	r1, r3, #1
 800c42e:	6679      	str	r1, [r7, #100]	@ 0x64
 800c430:	3237      	adds	r2, #55	@ 0x37
 800c432:	b2d2      	uxtb	r2, r2
 800c434:	3368      	adds	r3, #104	@ 0x68
 800c436:	f107 0110 	add.w	r1, r7, #16
 800c43a:	440b      	add	r3, r1
 800c43c:	f803 2c5c 	strb.w	r2, [r3, #-92]
 800c440:	e00c      	b.n	800c45c <_fx_directory_entry_write+0x390>
                else
                    shortname[i++] =  (CHAR)('0' + temp);
 800c442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c444:	b2da      	uxtb	r2, r3
 800c446:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c448:	1c59      	adds	r1, r3, #1
 800c44a:	6679      	str	r1, [r7, #100]	@ 0x64
 800c44c:	3230      	adds	r2, #48	@ 0x30
 800c44e:	b2d2      	uxtb	r2, r2
 800c450:	3368      	adds	r3, #104	@ 0x68
 800c452:	f107 0110 	add.w	r1, r7, #16
 800c456:	440b      	add	r3, r1
 800c458:	f803 2c5c 	strb.w	r2, [r3, #-92]
            for (l = 0; l < 4; l++)
 800c45c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c45e:	3301      	adds	r3, #1
 800c460:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c462:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c464:	2b03      	cmp	r3, #3
 800c466:	d9bc      	bls.n	800c3e2 <_fx_directory_entry_write+0x316>
            }
        }

        /* Set end of short string to NULL.   */
        shortname[11] = 0;
 800c468:	2300      	movs	r3, #0
 800c46a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        /* Determine if the first character of the short file name is the directory free
           value. If so, it must be changed.  */
        if (((UCHAR)shortname[0] == (UCHAR)FX_DIR_ENTRY_FREE) && (delete_flag == FX_FALSE))
 800c46e:	7f3b      	ldrb	r3, [r7, #28]
 800c470:	2be5      	cmp	r3, #229	@ 0xe5
 800c472:	d104      	bne.n	800c47e <_fx_directory_entry_write+0x3b2>
 800c474:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c476:	2b00      	cmp	r3, #0
 800c478:	d101      	bne.n	800c47e <_fx_directory_entry_write+0x3b2>
        {

            /* Change to 0x8F to be compatible with what DOS does.  */
            shortname[0] =  (CHAR)0x8F;
 800c47a:	238f      	movs	r3, #143	@ 0x8f
 800c47c:	773b      	strb	r3, [r7, #28]
        }

        /* Loop to convert the new short file name to upper case.  */
        for (i = 0; i < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); i++)
 800c47e:	2300      	movs	r3, #0
 800c480:	667b      	str	r3, [r7, #100]	@ 0x64
 800c482:	e01d      	b.n	800c4c0 <_fx_directory_entry_write+0x3f4>
        {

            /* Pickup shortname character.  */
            alpha = shortname[i];
 800c484:	f107 021c 	add.w	r2, r7, #28
 800c488:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c48a:	4413      	add	r3, r2
 800c48c:	781b      	ldrb	r3, [r3, #0]
 800c48e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

            /* Determine if character is lower case.  */
            if ((alpha >= 'a') && (alpha <= 'z'))
 800c492:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800c496:	2b60      	cmp	r3, #96	@ 0x60
 800c498:	d908      	bls.n	800c4ac <_fx_directory_entry_write+0x3e0>
 800c49a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800c49e:	2b7a      	cmp	r3, #122	@ 0x7a
 800c4a0:	d804      	bhi.n	800c4ac <_fx_directory_entry_write+0x3e0>
            {

                /* Store the character - converted to upper case.  */
                alpha =  (CHAR)(alpha - ((CHAR)0x20));
 800c4a2:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800c4a6:	3b20      	subs	r3, #32
 800c4a8:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
            }

            /* Now store the short name character.  */
            shortname[i] =  alpha;
 800c4ac:	f107 021c 	add.w	r2, r7, #28
 800c4b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4b2:	4413      	add	r3, r2
 800c4b4:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800c4b8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); i++)
 800c4ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4bc:	3301      	adds	r3, #1
 800c4be:	667b      	str	r3, [r7, #100]	@ 0x64
 800c4c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4c2:	2b0a      	cmp	r3, #10
 800c4c4:	d9de      	bls.n	800c484 <_fx_directory_entry_write+0x3b8>
        }

        /* Determine if there already is a short name and we are not deleting the entry.  */
        if (entry_ptr -> fx_dir_entry_short_name[0] != 0)
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	791b      	ldrb	r3, [r3, #4]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	f000 8095 	beq.w	800c5fa <_fx_directory_entry_write+0x52e>
        {

            /* Yes, override the calculated shortname with the original 8.3 name.  */

            /* Clear the short file name area.  */
            for (i = 0; i < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++)
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	667b      	str	r3, [r7, #100]	@ 0x64
 800c4d4:	e008      	b.n	800c4e8 <_fx_directory_entry_write+0x41c>
            {
                shortname[i] = ' ';
 800c4d6:	f107 021c 	add.w	r2, r7, #28
 800c4da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4dc:	4413      	add	r3, r2
 800c4de:	2220      	movs	r2, #32
 800c4e0:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++)
 800c4e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4e4:	3301      	adds	r3, #1
 800c4e6:	667b      	str	r3, [r7, #100]	@ 0x64
 800c4e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4ea:	2b0a      	cmp	r3, #10
 800c4ec:	d9f3      	bls.n	800c4d6 <_fx_directory_entry_write+0x40a>
            }

            /* Loop to copy the original short file name.  */
            for (i = 0, j = 0; j < FX_DIR_NAME_SIZE; i++, j++)
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	667b      	str	r3, [r7, #100]	@ 0x64
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	663b      	str	r3, [r7, #96]	@ 0x60
 800c4f6:	e023      	b.n	800c540 <_fx_directory_entry_write+0x474>
 800c4f8:	4ec4ec4f 	.word	0x4ec4ec4f
            {

                /* Check for end of copy conditions.  */
                if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] == '.')
 800c4fc:	693a      	ldr	r2, [r7, #16]
 800c4fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c500:	4413      	add	r3, r2
 800c502:	3304      	adds	r3, #4
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	2b2e      	cmp	r3, #46	@ 0x2e
 800c508:	d01e      	beq.n	800c548 <_fx_directory_entry_write+0x47c>
                {
                    break;
                }
                if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] == 0)
 800c50a:	693a      	ldr	r2, [r7, #16]
 800c50c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c50e:	4413      	add	r3, r2
 800c510:	3304      	adds	r3, #4
 800c512:	781b      	ldrb	r3, [r3, #0]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d019      	beq.n	800c54c <_fx_directory_entry_write+0x480>
                {
                    break;
                }

                /* Pickup the character.  */
                alpha =  entry_ptr -> fx_dir_entry_short_name[i];
 800c518:	693a      	ldr	r2, [r7, #16]
 800c51a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c51c:	4413      	add	r3, r2
 800c51e:	3304      	adds	r3, #4
 800c520:	781b      	ldrb	r3, [r3, #0]
 800c522:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                /* Copy file name character.  */
                shortname[j] =  alpha;
 800c526:	f107 021c 	add.w	r2, r7, #28
 800c52a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c52c:	4413      	add	r3, r2
 800c52e:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800c532:	701a      	strb	r2, [r3, #0]
            for (i = 0, j = 0; j < FX_DIR_NAME_SIZE; i++, j++)
 800c534:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c536:	3301      	adds	r3, #1
 800c538:	667b      	str	r3, [r7, #100]	@ 0x64
 800c53a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c53c:	3301      	adds	r3, #1
 800c53e:	663b      	str	r3, [r7, #96]	@ 0x60
 800c540:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c542:	2b07      	cmp	r3, #7
 800c544:	d9da      	bls.n	800c4fc <_fx_directory_entry_write+0x430>
 800c546:	e002      	b.n	800c54e <_fx_directory_entry_write+0x482>
                    break;
 800c548:	bf00      	nop
 800c54a:	e000      	b.n	800c54e <_fx_directory_entry_write+0x482>
                    break;
 800c54c:	bf00      	nop
            }

            /* Determine if there is anything left in the short file name.  */
            if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] != 0)
 800c54e:	693a      	ldr	r2, [r7, #16]
 800c550:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c552:	4413      	add	r3, r2
 800c554:	3304      	adds	r3, #4
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d025      	beq.n	800c5a8 <_fx_directory_entry_write+0x4dc>
            {

                /* Pickup remaining characters.  */
                for (i++, j = FX_DIR_NAME_SIZE; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++, j++)
 800c55c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c55e:	3301      	adds	r3, #1
 800c560:	667b      	str	r3, [r7, #100]	@ 0x64
 800c562:	2308      	movs	r3, #8
 800c564:	663b      	str	r3, [r7, #96]	@ 0x60
 800c566:	e01a      	b.n	800c59e <_fx_directory_entry_write+0x4d2>
                {

                    /* If NULL is encountered, stop the copying.  */
                    if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] == 0)
 800c568:	693a      	ldr	r2, [r7, #16]
 800c56a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c56c:	4413      	add	r3, r2
 800c56e:	3304      	adds	r3, #4
 800c570:	781b      	ldrb	r3, [r3, #0]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d017      	beq.n	800c5a6 <_fx_directory_entry_write+0x4da>
                    {
                        break;
                    }

                    /* Pickup the character.  */
                    alpha =  entry_ptr -> fx_dir_entry_short_name[i];
 800c576:	693a      	ldr	r2, [r7, #16]
 800c578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c57a:	4413      	add	r3, r2
 800c57c:	3304      	adds	r3, #4
 800c57e:	781b      	ldrb	r3, [r3, #0]
 800c580:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                    /* Copy file name character.  */
                    shortname[j] =  alpha;
 800c584:	f107 021c 	add.w	r2, r7, #28
 800c588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c58a:	4413      	add	r3, r2
 800c58c:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800c590:	701a      	strb	r2, [r3, #0]
                for (i++, j = FX_DIR_NAME_SIZE; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++, j++)
 800c592:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c594:	3301      	adds	r3, #1
 800c596:	667b      	str	r3, [r7, #100]	@ 0x64
 800c598:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c59a:	3301      	adds	r3, #1
 800c59c:	663b      	str	r3, [r7, #96]	@ 0x60
 800c59e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5a0:	2b0a      	cmp	r3, #10
 800c5a2:	d9e1      	bls.n	800c568 <_fx_directory_entry_write+0x49c>
 800c5a4:	e000      	b.n	800c5a8 <_fx_directory_entry_write+0x4dc>
                        break;
 800c5a6:	bf00      	nop
                }
            }

            /* Loop to make sure the short name is upper case.  */
            for (j = 0; j < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); j++)
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	663b      	str	r3, [r7, #96]	@ 0x60
 800c5ac:	e01d      	b.n	800c5ea <_fx_directory_entry_write+0x51e>
            {

                /* Pickup the character.  */
                alpha =  shortname[j];
 800c5ae:	f107 021c 	add.w	r2, r7, #28
 800c5b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5b4:	4413      	add	r3, r2
 800c5b6:	781b      	ldrb	r3, [r3, #0]
 800c5b8:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                /* Determine if character is lower case.  */
                if ((alpha >= 'a') && (alpha <= 'z'))
 800c5bc:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800c5c0:	2b60      	cmp	r3, #96	@ 0x60
 800c5c2:	d908      	bls.n	800c5d6 <_fx_directory_entry_write+0x50a>
 800c5c4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800c5c8:	2b7a      	cmp	r3, #122	@ 0x7a
 800c5ca:	d804      	bhi.n	800c5d6 <_fx_directory_entry_write+0x50a>
                {

                    /* Store the character - converted to upper case.  */
                    alpha =  (CHAR)(alpha - ((CHAR)0x20));
 800c5cc:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800c5d0:	3b20      	subs	r3, #32
 800c5d2:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
                }

                /* Copy file name character.  */
                shortname[j] =  alpha;
 800c5d6:	f107 021c 	add.w	r2, r7, #28
 800c5da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5dc:	4413      	add	r3, r2
 800c5de:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800c5e2:	701a      	strb	r2, [r3, #0]
            for (j = 0; j < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); j++)
 800c5e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c5ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5ec:	2b0a      	cmp	r3, #10
 800c5ee:	d9de      	bls.n	800c5ae <_fx_directory_entry_write+0x4e2>
            }

            /* Determine if the first character of the short file name is the directory free
               value. If so, it must be changed.  */
            if (((UCHAR)shortname[0]) == ((UCHAR)FX_DIR_ENTRY_FREE))
 800c5f0:	7f3b      	ldrb	r3, [r7, #28]
 800c5f2:	2be5      	cmp	r3, #229	@ 0xe5
 800c5f4:	d101      	bne.n	800c5fa <_fx_directory_entry_write+0x52e>
            {

                /* Change to 0x8F to be compatible with what DOS does.  */
                shortname[0] =  (CHAR)0x8F;
 800c5f6:	238f      	movs	r3, #143	@ 0x8f
 800c5f8:	773b      	strb	r3, [r7, #28]
            }
        }

        /* Loop to calculate the checksum.  */
        for (i = checksum = 0; i < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++)
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c600:	2300      	movs	r3, #0
 800c602:	667b      	str	r3, [r7, #100]	@ 0x64
 800c604:	e016      	b.n	800c634 <_fx_directory_entry_write+0x568>
        {

            /* Calculate the checksum.  */
            checksum = (UCHAR)((UCHAR)(((checksum & 1) << 7) | ((checksum & (UCHAR)0xfe) >> 1)) + shortname[i]);
 800c606:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 800c60a:	01db      	lsls	r3, r3, #7
 800c60c:	b25a      	sxtb	r2, r3
 800c60e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c612:	085b      	lsrs	r3, r3, #1
 800c614:	b2db      	uxtb	r3, r3
 800c616:	b25b      	sxtb	r3, r3
 800c618:	4313      	orrs	r3, r2
 800c61a:	b25b      	sxtb	r3, r3
 800c61c:	b2da      	uxtb	r2, r3
 800c61e:	f107 011c 	add.w	r1, r7, #28
 800c622:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c624:	440b      	add	r3, r1
 800c626:	781b      	ldrb	r3, [r3, #0]
 800c628:	4413      	add	r3, r2
 800c62a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        for (i = checksum = 0; i < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++)
 800c62e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c630:	3301      	adds	r3, #1
 800c632:	667b      	str	r3, [r7, #100]	@ 0x64
 800c634:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c636:	2b0a      	cmp	r3, #10
 800c638:	d9e5      	bls.n	800c606 <_fx_directory_entry_write+0x53a>
        }

        /* Set the last entry mark.  */
        work_ptr[0] =  (UCHAR)(0x40 | card);
 800c63a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c63c:	b2db      	uxtb	r3, r3
 800c63e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c642:	b2da      	uxtb	r2, r3
 800c644:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c646:	701a      	strb	r2, [r3, #0]

        /* Loop to process remainder of long file name entry.  */
        while (card > 0)
 800c648:	e0f3      	b.n	800c832 <_fx_directory_entry_write+0x766>
        {

            /* Clear eof marker.  */
            eof_marker = 0;
 800c64a:	2300      	movs	r3, #0
 800c64c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

            /* Determine if the entry is free.  */
            if ((UCHAR)shortname[0] == (UCHAR)FX_DIR_ENTRY_FREE)
 800c650:	7f3b      	ldrb	r3, [r7, #28]
 800c652:	2be5      	cmp	r3, #229	@ 0xe5
 800c654:	d102      	bne.n	800c65c <_fx_directory_entry_write+0x590>
            {
                /* Yes, place delete marker.  */
                work_ptr[0] =  (UCHAR)FX_DIR_ENTRY_FREE;
 800c656:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c658:	22e5      	movs	r2, #229	@ 0xe5
 800c65a:	701a      	strb	r2, [r3, #0]
            }

            /* Setup various long file name fields.  */
            work_ptr[11] = FX_LONG_NAME;
 800c65c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c65e:	330b      	adds	r3, #11
 800c660:	220f      	movs	r2, #15
 800c662:	701a      	strb	r2, [r3, #0]
            work_ptr[12] = 0;
 800c664:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c666:	330c      	adds	r3, #12
 800c668:	2200      	movs	r2, #0
 800c66a:	701a      	strb	r2, [r3, #0]
            work_ptr[13] = checksum;
 800c66c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c66e:	330d      	adds	r3, #13
 800c670:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800c674:	701a      	strb	r2, [r3, #0]
            work_ptr[26] = 0;
 800c676:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c678:	331a      	adds	r3, #26
 800c67a:	2200      	movs	r2, #0
 800c67c:	701a      	strb	r2, [r3, #0]
            work_ptr[27] = 0;
 800c67e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c680:	331b      	adds	r3, #27
 800c682:	2200      	movs	r2, #0
 800c684:	701a      	strb	r2, [r3, #0]

            /* Loop through file name fields.  */
            for (i = 1, j = 13 * (card - 1); i < FX_DIR_ENTRY_SIZE; i += 2)
 800c686:	2301      	movs	r3, #1
 800c688:	667b      	str	r3, [r7, #100]	@ 0x64
 800c68a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c68c:	4613      	mov	r3, r2
 800c68e:	005b      	lsls	r3, r3, #1
 800c690:	4413      	add	r3, r2
 800c692:	009b      	lsls	r3, r3, #2
 800c694:	4413      	add	r3, r2
 800c696:	3b0d      	subs	r3, #13
 800c698:	663b      	str	r3, [r7, #96]	@ 0x60
 800c69a:	e03e      	b.n	800c71a <_fx_directory_entry_write+0x64e>
            {

                /* Process relative to specific fields.  */
                if ((i == 11) || (i == 26))
 800c69c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c69e:	2b0b      	cmp	r3, #11
 800c6a0:	d037      	beq.n	800c712 <_fx_directory_entry_write+0x646>
 800c6a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c6a4:	2b1a      	cmp	r3, #26
 800c6a6:	d034      	beq.n	800c712 <_fx_directory_entry_write+0x646>
                {
                    continue;
                }

                if (i == 13)
 800c6a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c6aa:	2b0d      	cmp	r3, #13
 800c6ac:	d102      	bne.n	800c6b4 <_fx_directory_entry_write+0x5e8>
                {
                    i = 12;
 800c6ae:	230c      	movs	r3, #12
 800c6b0:	667b      	str	r3, [r7, #100]	@ 0x64
                    continue;
 800c6b2:	e02f      	b.n	800c714 <_fx_directory_entry_write+0x648>
                }

                /* Determine if the EOF marker is present.  */
                if (eof_marker)
 800c6b4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d00d      	beq.n	800c6d8 <_fx_directory_entry_write+0x60c>
                {

                    work_ptr[i] = eof_marker;
 800c6bc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c6be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c6c0:	4413      	add	r3, r2
 800c6c2:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800c6c6:	701a      	strb	r2, [r3, #0]
                    work_ptr[i + 1] = eof_marker;
 800c6c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c6ce:	4413      	add	r3, r2
 800c6d0:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800c6d4:	701a      	strb	r2, [r3, #0]
 800c6d6:	e00e      	b.n	800c6f6 <_fx_directory_entry_write+0x62a>
                }
                else
                {
                    work_ptr[i] = (UCHAR)entry_ptr -> fx_dir_entry_name[j];
 800c6d8:	693b      	ldr	r3, [r7, #16]
 800c6da:	681a      	ldr	r2, [r3, #0]
 800c6dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c6de:	441a      	add	r2, r3
 800c6e0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800c6e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c6e4:	440b      	add	r3, r1
 800c6e6:	7812      	ldrb	r2, [r2, #0]
 800c6e8:	701a      	strb	r2, [r3, #0]
                    work_ptr[i + 1] = 0;
 800c6ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c6f0:	4413      	add	r3, r2
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	701a      	strb	r2, [r3, #0]
                }

                if (entry_ptr -> fx_dir_entry_name[j] == 0)
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	681a      	ldr	r2, [r3, #0]
 800c6fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c6fc:	4413      	add	r3, r2
 800c6fe:	781b      	ldrb	r3, [r3, #0]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d102      	bne.n	800c70a <_fx_directory_entry_write+0x63e>
                {

                    /* end of name, pad with 0xff.  */
                    eof_marker =  (UCHAR)0xff;
 800c704:	23ff      	movs	r3, #255	@ 0xff
 800c706:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
                }

                j++;
 800c70a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c70c:	3301      	adds	r3, #1
 800c70e:	663b      	str	r3, [r7, #96]	@ 0x60
 800c710:	e000      	b.n	800c714 <_fx_directory_entry_write+0x648>
                    continue;
 800c712:	bf00      	nop
            for (i = 1, j = 13 * (card - 1); i < FX_DIR_ENTRY_SIZE; i += 2)
 800c714:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c716:	3302      	adds	r3, #2
 800c718:	667b      	str	r3, [r7, #100]	@ 0x64
 800c71a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c71c:	2b1f      	cmp	r3, #31
 800c71e:	d9bd      	bls.n	800c69c <_fx_directory_entry_write+0x5d0>
            }

            /* Move to the next directory entry.  */
            work_ptr += FX_DIR_ENTRY_SIZE;
 800c720:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c722:	3320      	adds	r3, #32
 800c724:	677b      	str	r3, [r7, #116]	@ 0x74
            byte_offset += FX_DIR_ENTRY_SIZE;
 800c726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c728:	3320      	adds	r3, #32
 800c72a:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Update changed_size. */
            changed_size += FX_DIR_ENTRY_SIZE;
#endif /* FX_ENABLE_FAULT_TOLERANT */

            /* Determine if the entry overlaps into the next sector.  */
            if (byte_offset >= media_ptr -> fx_media_bytes_per_sector)
 800c72c:	697b      	ldr	r3, [r7, #20]
 800c72e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c730:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c732:	429a      	cmp	r2, r3
 800c734:	d376      	bcc.n	800c824 <_fx_directory_entry_write+0x758>
                else
                {
#endif /* FX_ENABLE_FAULT_TOLERANT */

                    /* Write current logical sector out.  */
                    status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) logical_sector,
 800c736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c738:	2200      	movs	r2, #0
 800c73a:	60bb      	str	r3, [r7, #8]
 800c73c:	60fa      	str	r2, [r7, #12]
 800c73e:	2303      	movs	r3, #3
 800c740:	9302      	str	r3, [sp, #8]
 800c742:	2301      	movs	r3, #1
 800c744:	9301      	str	r3, [sp, #4]
 800c746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c748:	9300      	str	r3, [sp, #0]
 800c74a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c74e:	6978      	ldr	r0, [r7, #20]
 800c750:	f006 f948 	bl	80129e4 <_fx_utility_logical_sector_write>
 800c754:	62f8      	str	r0, [r7, #44]	@ 0x2c
#ifdef FX_ENABLE_FAULT_TOLERANT
                }
#endif /* FX_ENABLE_FAULT_TOLERANT */

                /* Determine if an error occurred.  */
                if (status != FX_SUCCESS)
 800c756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d001      	beq.n	800c760 <_fx_directory_entry_write+0x694>
                {

                    /* Return the error status.  */
                    return(status);
 800c75c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c75e:	e2eb      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                }

                /* Determine if we are in the root directory.  */
                if (logical_sector >= (ULONG)(media_ptr -> fx_media_data_sector_start))
 800c760:	697b      	ldr	r3, [r7, #20]
 800c762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c764:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c766:	429a      	cmp	r2, r3
 800c768:	d335      	bcc.n	800c7d6 <_fx_directory_entry_write+0x70a>
                {

                    /* Determine the next sector of the directory entry.  */
                    if (relative_sector < (media_ptr -> fx_media_sectors_per_cluster - 1))
 800c76a:	697b      	ldr	r3, [r7, #20]
 800c76c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c76e:	3b01      	subs	r3, #1
 800c770:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c772:	429a      	cmp	r2, r3
 800c774:	d206      	bcs.n	800c784 <_fx_directory_entry_write+0x6b8>
                    {

                        /* More sectors in this cluster.  */

                        /* Simply increment the logical sector.  */
                        logical_sector++;
 800c776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c778:	3301      	adds	r3, #1
 800c77a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        /* Increment the relative sector.  */
                        relative_sector++;
 800c77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c77e:	3301      	adds	r3, #1
 800c780:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c782:	e032      	b.n	800c7ea <_fx_directory_entry_write+0x71e>
                    {

                        /* We need to move to the next cluster.  */

                        /* Pickup the next cluster.  */
                        status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &next_cluster);
 800c784:	f107 0318 	add.w	r3, r7, #24
 800c788:	461a      	mov	r2, r3
 800c78a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c78c:	6978      	ldr	r0, [r7, #20]
 800c78e:	f004 fb47 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800c792:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* Check for I/O error.  */
                        if (status != FX_SUCCESS)
 800c794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c796:	2b00      	cmp	r3, #0
 800c798:	d001      	beq.n	800c79e <_fx_directory_entry_write+0x6d2>
                        {

                            /* Return error code.  */
                            return(status);
 800c79a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c79c:	e2cc      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                        }

                        /* Copy next cluster to the current cluster.  */
                        cluster =  next_cluster;
 800c79e:	69bb      	ldr	r3, [r7, #24]
 800c7a0:	633b      	str	r3, [r7, #48]	@ 0x30

                        /* Check the value of the new cluster - it must be a valid cluster number
                           or something is really wrong!  */
                        if ((cluster < FX_FAT_ENTRY_START) || (cluster >= media_ptr -> fx_media_fat_reserved))
 800c7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d907      	bls.n	800c7b8 <_fx_directory_entry_write+0x6ec>
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800c7ae:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 800c7b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d301      	bcc.n	800c7bc <_fx_directory_entry_write+0x6f0>
                        {

                            /* Send error message back to caller.  */
                            return(FX_FILE_CORRUPT);
 800c7b8:	2308      	movs	r3, #8
 800c7ba:	e2bd      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                        }

                        /* Setup the relative sector (this is zero for subsequent cluster.  */
                        relative_sector =  0;
 800c7bc:	2300      	movs	r3, #0
 800c7be:	63bb      	str	r3, [r7, #56]	@ 0x38

                        /* Calculate the next logical sector.  */
                        logical_sector =   ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800c7c0:	697b      	ldr	r3, [r7, #20]
 800c7c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
                            (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800c7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c6:	3b02      	subs	r3, #2
                             ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800c7c8:	6979      	ldr	r1, [r7, #20]
 800c7ca:	6d49      	ldr	r1, [r1, #84]	@ 0x54
                            (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800c7cc:	fb01 f303 	mul.w	r3, r1, r3
                        logical_sector =   ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800c7d0:	4413      	add	r3, r2
 800c7d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7d4:	e009      	b.n	800c7ea <_fx_directory_entry_write+0x71e>
                }
                else
                {

                    /* Increment the logical sector.  */
                    logical_sector++;
 800c7d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7d8:	3301      	adds	r3, #1
 800c7da:	63fb      	str	r3, [r7, #60]	@ 0x3c

                    /* Determine if the logical sector is valid.  */
                    if (logical_sector >= (ULONG)(media_ptr -> fx_media_data_sector_start))
 800c7dc:	697b      	ldr	r3, [r7, #20]
 800c7de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	d301      	bcc.n	800c7ea <_fx_directory_entry_write+0x71e>
                    {

                        /* We have exceeded the root directory.  */

                        /* Send error message back to caller.  */
                        return(FX_FILE_CORRUPT);
 800c7e6:	2308      	movs	r3, #8
 800c7e8:	e2a6      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                    }
                }

                /* Read the sector.  */
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800c7ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	603b      	str	r3, [r7, #0]
 800c7f0:	607a      	str	r2, [r7, #4]
                                                          media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800c7f2:	697b      	ldr	r3, [r7, #20]
 800c7f4:	689b      	ldr	r3, [r3, #8]
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800c7f6:	2203      	movs	r2, #3
 800c7f8:	9202      	str	r2, [sp, #8]
 800c7fa:	2201      	movs	r2, #1
 800c7fc:	9201      	str	r2, [sp, #4]
 800c7fe:	9300      	str	r3, [sp, #0]
 800c800:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c804:	6978      	ldr	r0, [r7, #20]
 800c806:	f005 fe59 	bl	80124bc <_fx_utility_logical_sector_read>
 800c80a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                /* Determine if an error occurred.  */
                if (status != FX_SUCCESS)
 800c80c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d001      	beq.n	800c816 <_fx_directory_entry_write+0x74a>
                {

                    /* Return the error status.  */
                    return(status);
 800c812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c814:	e290      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                }

                /* Setup logical sector.  */
                sector_base_ptr = media_ptr -> fx_media_memory_buffer;
 800c816:	697b      	ldr	r3, [r7, #20]
 800c818:	689b      	ldr	r3, [r3, #8]
 800c81a:	673b      	str	r3, [r7, #112]	@ 0x70

                /* Setup a fresh byte offset.  */
                byte_offset = 0;
 800c81c:	2300      	movs	r3, #0
 800c81e:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup a new pointer into the buffer.  */
                work_ptr = sector_base_ptr;
 800c820:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c822:	677b      	str	r3, [r7, #116]	@ 0x74
                changed_offset = 0;
#endif /* FX_ENABLE_FAULT_TOLERANT */
            }

            /* Decrement loop control.  */
            card--;
 800c824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c826:	3b01      	subs	r3, #1
 800c828:	657b      	str	r3, [r7, #84]	@ 0x54
            work_ptr[0] = (UCHAR)card;
 800c82a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c82c:	b2da      	uxtb	r2, r3
 800c82e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c830:	701a      	strb	r2, [r3, #0]
        while (card > 0)
 800c832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c834:	2b00      	cmp	r3, #0
 800c836:	f47f af08 	bne.w	800c64a <_fx_directory_entry_write+0x57e>
        }

        /* Determine if there is a short name.  */
        if (entry_ptr -> fx_dir_entry_short_name[0] == 0)
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	791b      	ldrb	r3, [r3, #4]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d116      	bne.n	800c870 <_fx_directory_entry_write+0x7a4>
        {

            /* Loop to copy the new short file name.  */
            for (i = 0; i < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); i++)
 800c842:	2300      	movs	r3, #0
 800c844:	667b      	str	r3, [r7, #100]	@ 0x64
 800c846:	e00f      	b.n	800c868 <_fx_directory_entry_write+0x79c>
            {

                /* Pickup shortname character.  */
                alpha = shortname[i];
 800c848:	f107 021c 	add.w	r2, r7, #28
 800c84c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c84e:	4413      	add	r3, r2
 800c850:	781b      	ldrb	r3, [r3, #0]
 800c852:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                /* Now store the short name character.  */
                *work_ptr++ =  (UCHAR)alpha;
 800c856:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c858:	1c5a      	adds	r2, r3, #1
 800c85a:	677a      	str	r2, [r7, #116]	@ 0x74
 800c85c:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800c860:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE); i++)
 800c862:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c864:	3301      	adds	r3, #1
 800c866:	667b      	str	r3, [r7, #100]	@ 0x64
 800c868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c86a:	2b0a      	cmp	r3, #10
 800c86c:	d9ec      	bls.n	800c848 <_fx_directory_entry_write+0x77c>
 800c86e:	e1a5      	b.n	800cbbc <_fx_directory_entry_write+0xaf0>
        }
        else
        {

            /* Clear the short file name area.  */
            for (i = 0; i < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++)
 800c870:	2300      	movs	r3, #0
 800c872:	667b      	str	r3, [r7, #100]	@ 0x64
 800c874:	e007      	b.n	800c886 <_fx_directory_entry_write+0x7ba>
            {
                work_ptr[i] = ' ';
 800c876:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c878:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c87a:	4413      	add	r3, r2
 800c87c:	2220      	movs	r2, #32
 800c87e:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++)
 800c880:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c882:	3301      	adds	r3, #1
 800c884:	667b      	str	r3, [r7, #100]	@ 0x64
 800c886:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c888:	2b0a      	cmp	r3, #10
 800c88a:	d9f4      	bls.n	800c876 <_fx_directory_entry_write+0x7aa>
            }

            /* Loop to copy the old short file name.  */
            for (i = 0, j = 0; j < FX_DIR_NAME_SIZE; i++, j++)
 800c88c:	2300      	movs	r3, #0
 800c88e:	667b      	str	r3, [r7, #100]	@ 0x64
 800c890:	2300      	movs	r3, #0
 800c892:	663b      	str	r3, [r7, #96]	@ 0x60
 800c894:	e01c      	b.n	800c8d0 <_fx_directory_entry_write+0x804>
            {

                /* Check for end of copy conditions.  */
                if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] == '.')
 800c896:	693a      	ldr	r2, [r7, #16]
 800c898:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c89a:	4413      	add	r3, r2
 800c89c:	3304      	adds	r3, #4
 800c89e:	781b      	ldrb	r3, [r3, #0]
 800c8a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c8a2:	d019      	beq.n	800c8d8 <_fx_directory_entry_write+0x80c>
                {
                    break;
                }
                if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] == 0)
 800c8a4:	693a      	ldr	r2, [r7, #16]
 800c8a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8a8:	4413      	add	r3, r2
 800c8aa:	3304      	adds	r3, #4
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d014      	beq.n	800c8dc <_fx_directory_entry_write+0x810>
                {
                    break;
                }

                /* Copy file name character.  */
                work_ptr[j] =  (UCHAR)entry_ptr -> fx_dir_entry_short_name[i];
 800c8b2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c8b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8b6:	4413      	add	r3, r2
 800c8b8:	6939      	ldr	r1, [r7, #16]
 800c8ba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c8bc:	440a      	add	r2, r1
 800c8be:	3204      	adds	r2, #4
 800c8c0:	7812      	ldrb	r2, [r2, #0]
 800c8c2:	701a      	strb	r2, [r3, #0]
            for (i = 0, j = 0; j < FX_DIR_NAME_SIZE; i++, j++)
 800c8c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	667b      	str	r3, [r7, #100]	@ 0x64
 800c8ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8cc:	3301      	adds	r3, #1
 800c8ce:	663b      	str	r3, [r7, #96]	@ 0x60
 800c8d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8d2:	2b07      	cmp	r3, #7
 800c8d4:	d9df      	bls.n	800c896 <_fx_directory_entry_write+0x7ca>
 800c8d6:	e002      	b.n	800c8de <_fx_directory_entry_write+0x812>
                    break;
 800c8d8:	bf00      	nop
 800c8da:	e000      	b.n	800c8de <_fx_directory_entry_write+0x812>
                    break;
 800c8dc:	bf00      	nop
            }

            /* Determine if there is anything left in the short file name.  */
            if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] != 0)
 800c8de:	693a      	ldr	r2, [r7, #16]
 800c8e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8e2:	4413      	add	r3, r2
 800c8e4:	3304      	adds	r3, #4
 800c8e6:	781b      	ldrb	r3, [r3, #0]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d020      	beq.n	800c92e <_fx_directory_entry_write+0x862>
            {

                /* Pickup remaining characters.  */
                for (i++, j = FX_DIR_NAME_SIZE; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++, j++)
 800c8ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8ee:	3301      	adds	r3, #1
 800c8f0:	667b      	str	r3, [r7, #100]	@ 0x64
 800c8f2:	2308      	movs	r3, #8
 800c8f4:	663b      	str	r3, [r7, #96]	@ 0x60
 800c8f6:	e015      	b.n	800c924 <_fx_directory_entry_write+0x858>
                {

                    /* If NULL is encountered, stop the copying.  */
                    if ((UCHAR)entry_ptr -> fx_dir_entry_short_name[i] == 0)
 800c8f8:	693a      	ldr	r2, [r7, #16]
 800c8fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8fc:	4413      	add	r3, r2
 800c8fe:	3304      	adds	r3, #4
 800c900:	781b      	ldrb	r3, [r3, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d012      	beq.n	800c92c <_fx_directory_entry_write+0x860>
                    {
                        break;
                    }

                    /* Copy file name character.  */
                    work_ptr[j] =  (UCHAR)entry_ptr -> fx_dir_entry_short_name[i];
 800c906:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c908:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c90a:	4413      	add	r3, r2
 800c90c:	6939      	ldr	r1, [r7, #16]
 800c90e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c910:	440a      	add	r2, r1
 800c912:	3204      	adds	r2, #4
 800c914:	7812      	ldrb	r2, [r2, #0]
 800c916:	701a      	strb	r2, [r3, #0]
                for (i++, j = FX_DIR_NAME_SIZE; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++, j++)
 800c918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c91a:	3301      	adds	r3, #1
 800c91c:	667b      	str	r3, [r7, #100]	@ 0x64
 800c91e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c920:	3301      	adds	r3, #1
 800c922:	663b      	str	r3, [r7, #96]	@ 0x60
 800c924:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c926:	2b0a      	cmp	r3, #10
 800c928:	d9e6      	bls.n	800c8f8 <_fx_directory_entry_write+0x82c>
 800c92a:	e000      	b.n	800c92e <_fx_directory_entry_write+0x862>
                        break;
 800c92c:	bf00      	nop
                }
            }

            /* Adjust the work pointer accordingly.  */
            work_ptr += (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE);
 800c92e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c930:	330b      	adds	r3, #11
 800c932:	677b      	str	r3, [r7, #116]	@ 0x74
 800c934:	e142      	b.n	800cbbc <_fx_directory_entry_write+0xaf0>
    }
    else
    {

        /* Determine if long name was shorted.  */
        if (entry_ptr -> fx_dir_entry_long_name_shorted > 0)
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	699b      	ldr	r3, [r3, #24]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	f000 80a1 	beq.w	800ca82 <_fx_directory_entry_write+0x9b6>
        {

            /* Check for a valid short name.  */
            if ((UCHAR)(0x40 | entry_ptr -> fx_dir_entry_long_name_shorted) == (UCHAR)(*work_ptr))
 800c940:	693b      	ldr	r3, [r7, #16]
 800c942:	699b      	ldr	r3, [r3, #24]
 800c944:	b2db      	uxtb	r3, r3
 800c946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c94a:	b2da      	uxtb	r2, r3
 800c94c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c94e:	781b      	ldrb	r3, [r3, #0]
 800c950:	429a      	cmp	r2, r3
 800c952:	f040 8096 	bne.w	800ca82 <_fx_directory_entry_write+0x9b6>
            {

                /* Loop through the file name.  */
                for (j = 0; j < entry_ptr -> fx_dir_entry_long_name_shorted; j++)
 800c956:	2300      	movs	r3, #0
 800c958:	663b      	str	r3, [r7, #96]	@ 0x60
 800c95a:	e08c      	b.n	800ca76 <_fx_directory_entry_write+0x9aa>
                {

                    /* Check for a free entry to be written.  */
                    if ((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_FREE)
 800c95c:	693b      	ldr	r3, [r7, #16]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	2be5      	cmp	r3, #229	@ 0xe5
 800c964:	d102      	bne.n	800c96c <_fx_directory_entry_write+0x8a0>
                    {
                        /* Delete long parts.  */
                        work_ptr[0] =  (UCHAR)FX_DIR_ENTRY_FREE;
 800c966:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c968:	22e5      	movs	r2, #229	@ 0xe5
 800c96a:	701a      	strb	r2, [r3, #0]
                    }

                    /* Setup pointers for the name write.  */
                    work_ptr += FX_DIR_ENTRY_SIZE;
 800c96c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c96e:	3320      	adds	r3, #32
 800c970:	677b      	str	r3, [r7, #116]	@ 0x74
                    byte_offset += FX_DIR_ENTRY_SIZE;
 800c972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c974:	3320      	adds	r3, #32
 800c976:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Update changed_size. */
                    changed_size += FX_DIR_ENTRY_SIZE;
#endif /* FX_ENABLE_FAULT_TOLERANT */

                    /* Determine if the write is within the current sector.   */
                    if (byte_offset >= media_ptr -> fx_media_bytes_per_sector)
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c97c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c97e:	429a      	cmp	r2, r3
 800c980:	d376      	bcc.n	800ca70 <_fx_directory_entry_write+0x9a4>
                        else
                        {
#endif /* FX_ENABLE_FAULT_TOLERANT */

                            /* Write the current sector out.  */
                            status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) logical_sector,
 800c982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c984:	2200      	movs	r2, #0
 800c986:	4698      	mov	r8, r3
 800c988:	4691      	mov	r9, r2
 800c98a:	2303      	movs	r3, #3
 800c98c:	9302      	str	r3, [sp, #8]
 800c98e:	2301      	movs	r3, #1
 800c990:	9301      	str	r3, [sp, #4]
 800c992:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c994:	9300      	str	r3, [sp, #0]
 800c996:	4642      	mov	r2, r8
 800c998:	464b      	mov	r3, r9
 800c99a:	6978      	ldr	r0, [r7, #20]
 800c99c:	f006 f822 	bl	80129e4 <_fx_utility_logical_sector_write>
 800c9a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
#ifdef FX_ENABLE_FAULT_TOLERANT
                        }
#endif /* FX_ENABLE_FAULT_TOLERANT */

                        /* Determine if an error occurred.  */
                        if (status != FX_SUCCESS)
 800c9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d001      	beq.n	800c9ac <_fx_directory_entry_write+0x8e0>
                        {

                            /* Return the error status.  */
                            return(status);
 800c9a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9aa:	e1c5      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                        }

                        /* Determine if we are in the root directory.  */
                        if (logical_sector >= (ULONG)(media_ptr -> fx_media_data_sector_start))
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c9b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c9b2:	429a      	cmp	r2, r3
 800c9b4:	d335      	bcc.n	800ca22 <_fx_directory_entry_write+0x956>
                        {

                            /* Determine the next sector of the directory entry.  */
                            if (relative_sector < (media_ptr -> fx_media_sectors_per_cluster - 1))
 800c9b6:	697b      	ldr	r3, [r7, #20]
 800c9b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9ba:	3b01      	subs	r3, #1
 800c9bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c9be:	429a      	cmp	r2, r3
 800c9c0:	d206      	bcs.n	800c9d0 <_fx_directory_entry_write+0x904>
                            {

                                /* More sectors in this cluster.  */

                                /* Simply increment the logical sector.  */
                                logical_sector++;
 800c9c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9c4:	3301      	adds	r3, #1
 800c9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c

                                /* Increment the relative sector.  */
                                relative_sector++;
 800c9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ca:	3301      	adds	r3, #1
 800c9cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c9ce:	e032      	b.n	800ca36 <_fx_directory_entry_write+0x96a>
                            {

                                /* We need to move to the next cluster.  */

                                /* Pickup the next cluster.  */
                                status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &next_cluster);
 800c9d0:	f107 0318 	add.w	r3, r7, #24
 800c9d4:	461a      	mov	r2, r3
 800c9d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c9d8:	6978      	ldr	r0, [r7, #20]
 800c9da:	f004 fa21 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800c9de:	62f8      	str	r0, [r7, #44]	@ 0x2c

                                /* Check for I/O error.  */
                                if (status != FX_SUCCESS)
 800c9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d001      	beq.n	800c9ea <_fx_directory_entry_write+0x91e>
                                {

                                    /* Return error code.  */
                                    return(status);
 800c9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9e8:	e1a6      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                                }

                                /* Copy next cluster to the current cluster.  */
                                cluster =  next_cluster;
 800c9ea:	69bb      	ldr	r3, [r7, #24]
 800c9ec:	633b      	str	r3, [r7, #48]	@ 0x30

                                /* Check the value of the new cluster - it must be a valid cluster number
                                   or something is really wrong!  */
                                if ((cluster < FX_FAT_ENTRY_START) || (cluster >= media_ptr -> fx_media_fat_reserved))
 800c9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f0:	2b01      	cmp	r3, #1
 800c9f2:	d907      	bls.n	800ca04 <_fx_directory_entry_write+0x938>
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800c9fa:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 800c9fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca00:	429a      	cmp	r2, r3
 800ca02:	d301      	bcc.n	800ca08 <_fx_directory_entry_write+0x93c>
                                {

                                    /* Send error message back to caller.  */
                                    return(FX_FILE_CORRUPT);
 800ca04:	2308      	movs	r3, #8
 800ca06:	e197      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                                }

                                /* Setup the relative sector (this is zero for subsequent cluster.  */
                                relative_sector =  0;
 800ca08:	2300      	movs	r3, #0
 800ca0a:	63bb      	str	r3, [r7, #56]	@ 0x38

                                /* Calculate the next logical sector.  */
                                logical_sector =   ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
                                    (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800ca10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca12:	3b02      	subs	r3, #2
                                     ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800ca14:	6979      	ldr	r1, [r7, #20]
 800ca16:	6d49      	ldr	r1, [r1, #84]	@ 0x54
                                    (((ULONG)cluster - FX_FAT_ENTRY_START) *
 800ca18:	fb01 f303 	mul.w	r3, r1, r3
                                logical_sector =   ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800ca1c:	4413      	add	r3, r2
 800ca1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ca20:	e009      	b.n	800ca36 <_fx_directory_entry_write+0x96a>
                        }
                        else
                        {

                            /* Increment the logical sector.  */
                            logical_sector++;
 800ca22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca24:	3301      	adds	r3, #1
 800ca26:	63fb      	str	r3, [r7, #60]	@ 0x3c

                            /* Determine if the logical sector is valid.  */
                            if (logical_sector >= (ULONG)(media_ptr -> fx_media_data_sector_start))
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ca2e:	429a      	cmp	r2, r3
 800ca30:	d301      	bcc.n	800ca36 <_fx_directory_entry_write+0x96a>
                            {

                                /* We have exceeded the root directory.  */

                                /* Send error message back to caller.  */
                                return(FX_FILE_CORRUPT);
 800ca32:	2308      	movs	r3, #8
 800ca34:	e180      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                            }
                        }

                        /* Read the next logical sector.  */
                        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800ca36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca38:	2200      	movs	r2, #0
 800ca3a:	469a      	mov	sl, r3
 800ca3c:	4693      	mov	fp, r2
                                                                  media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	689b      	ldr	r3, [r3, #8]
                        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800ca42:	2203      	movs	r2, #3
 800ca44:	9202      	str	r2, [sp, #8]
 800ca46:	2201      	movs	r2, #1
 800ca48:	9201      	str	r2, [sp, #4]
 800ca4a:	9300      	str	r3, [sp, #0]
 800ca4c:	4652      	mov	r2, sl
 800ca4e:	465b      	mov	r3, fp
 800ca50:	6978      	ldr	r0, [r7, #20]
 800ca52:	f005 fd33 	bl	80124bc <_fx_utility_logical_sector_read>
 800ca56:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* Determine if an error occurred.  */
                        if (status != FX_SUCCESS)
 800ca58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d001      	beq.n	800ca62 <_fx_directory_entry_write+0x996>
                        {

                            /* Return the error status.  */
                            return(status);
 800ca5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca60:	e16a      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>
                        }

                        /* Move to the next sector buffer.  */
                        sector_base_ptr = media_ptr -> fx_media_memory_buffer;
 800ca62:	697b      	ldr	r3, [r7, #20]
 800ca64:	689b      	ldr	r3, [r3, #8]
 800ca66:	673b      	str	r3, [r7, #112]	@ 0x70

                        /* Setup new buffer pointers.  */
                        byte_offset =  0;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	637b      	str	r3, [r7, #52]	@ 0x34
                        work_ptr = sector_base_ptr;
 800ca6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ca6e:	677b      	str	r3, [r7, #116]	@ 0x74
                for (j = 0; j < entry_ptr -> fx_dir_entry_long_name_shorted; j++)
 800ca70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca72:	3301      	adds	r3, #1
 800ca74:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca76:	693b      	ldr	r3, [r7, #16]
 800ca78:	699b      	ldr	r3, [r3, #24]
 800ca7a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ca7c:	429a      	cmp	r2, r3
 800ca7e:	f4ff af6d 	bcc.w	800c95c <_fx_directory_entry_write+0x890>
                }
            }
        }

        /* This is an 8.3 name.  First clear the directory name.  */
        for (j = 0; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; j++)
 800ca82:	2300      	movs	r3, #0
 800ca84:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca86:	e007      	b.n	800ca98 <_fx_directory_entry_write+0x9cc>
        {
            work_ptr[j] = ' ';
 800ca88:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ca8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca8c:	4413      	add	r3, r2
 800ca8e:	2220      	movs	r2, #32
 800ca90:	701a      	strb	r2, [r3, #0]
        for (j = 0; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; j++)
 800ca92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca94:	3301      	adds	r3, #1
 800ca96:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca9a:	2b0a      	cmp	r3, #10
 800ca9c:	d9f4      	bls.n	800ca88 <_fx_directory_entry_write+0x9bc>
        }

        /* Copy leading dots in case of first two entries of a directory.  */
        for (i = 0; (UCHAR)entry_ptr -> fx_dir_entry_name[i] == '.'; i++)
 800ca9e:	2300      	movs	r3, #0
 800caa0:	667b      	str	r3, [r7, #100]	@ 0x64
 800caa2:	e007      	b.n	800cab4 <_fx_directory_entry_write+0x9e8>
        {
            work_ptr[i] = '.';
 800caa4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800caa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800caa8:	4413      	add	r3, r2
 800caaa:	222e      	movs	r2, #46	@ 0x2e
 800caac:	701a      	strb	r2, [r3, #0]
        for (i = 0; (UCHAR)entry_ptr -> fx_dir_entry_name[i] == '.'; i++)
 800caae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cab0:	3301      	adds	r3, #1
 800cab2:	667b      	str	r3, [r7, #100]	@ 0x64
 800cab4:	693b      	ldr	r3, [r7, #16]
 800cab6:	681a      	ldr	r2, [r3, #0]
 800cab8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800caba:	4413      	add	r3, r2
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	2b2e      	cmp	r3, #46	@ 0x2e
 800cac0:	d0f0      	beq.n	800caa4 <_fx_directory_entry_write+0x9d8>
        }

        /* Determine if there are more characters to copy.  */
        if ((UCHAR)entry_ptr -> fx_dir_entry_name[i] != 0)
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	681a      	ldr	r2, [r3, #0]
 800cac6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cac8:	4413      	add	r3, r2
 800caca:	781b      	ldrb	r3, [r3, #0]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d039      	beq.n	800cb44 <_fx_directory_entry_write+0xa78>
        {

            /* Copy directory name.  */
            for (i = 0, j = 0; j < FX_DIR_NAME_SIZE; i++, j++)
 800cad0:	2300      	movs	r3, #0
 800cad2:	667b      	str	r3, [r7, #100]	@ 0x64
 800cad4:	2300      	movs	r3, #0
 800cad6:	663b      	str	r3, [r7, #96]	@ 0x60
 800cad8:	e02d      	b.n	800cb36 <_fx_directory_entry_write+0xa6a>
            {

                /* Check for end of copy conditions.  */
                if ((UCHAR)entry_ptr -> fx_dir_entry_name[i] == '.')
 800cada:	693b      	ldr	r3, [r7, #16]
 800cadc:	681a      	ldr	r2, [r3, #0]
 800cade:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cae0:	4413      	add	r3, r2
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	2b2e      	cmp	r3, #46	@ 0x2e
 800cae6:	d02a      	beq.n	800cb3e <_fx_directory_entry_write+0xa72>
                {
                    break;
                }
                if ((UCHAR)entry_ptr -> fx_dir_entry_name[i] == 0)
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	681a      	ldr	r2, [r3, #0]
 800caec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800caee:	4413      	add	r3, r2
 800caf0:	781b      	ldrb	r3, [r3, #0]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d025      	beq.n	800cb42 <_fx_directory_entry_write+0xa76>
                {
                    break;
                }

                /* Pickup shortname character.  */
                alpha = entry_ptr -> fx_dir_entry_name[i];
 800caf6:	693b      	ldr	r3, [r7, #16]
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cafc:	4413      	add	r3, r2
 800cafe:	781b      	ldrb	r3, [r3, #0]
 800cb00:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                /* Determine if character is lower case.  */
                if ((alpha >= 'a') && (alpha <= 'z'))
 800cb04:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800cb08:	2b60      	cmp	r3, #96	@ 0x60
 800cb0a:	d908      	bls.n	800cb1e <_fx_directory_entry_write+0xa52>
 800cb0c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800cb10:	2b7a      	cmp	r3, #122	@ 0x7a
 800cb12:	d804      	bhi.n	800cb1e <_fx_directory_entry_write+0xa52>
                {

                    /* Store the character - converted to upper case.  */
                    alpha =  (CHAR)(alpha - ((CHAR)0x20));
 800cb14:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800cb18:	3b20      	subs	r3, #32
 800cb1a:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
                }

                /* Copy a name character.  */
                work_ptr[j] =  (UCHAR)alpha;
 800cb1e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800cb20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb22:	4413      	add	r3, r2
 800cb24:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800cb28:	701a      	strb	r2, [r3, #0]
            for (i = 0, j = 0; j < FX_DIR_NAME_SIZE; i++, j++)
 800cb2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	667b      	str	r3, [r7, #100]	@ 0x64
 800cb30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb32:	3301      	adds	r3, #1
 800cb34:	663b      	str	r3, [r7, #96]	@ 0x60
 800cb36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb38:	2b07      	cmp	r3, #7
 800cb3a:	d9ce      	bls.n	800cada <_fx_directory_entry_write+0xa0e>
 800cb3c:	e002      	b.n	800cb44 <_fx_directory_entry_write+0xa78>
                    break;
 800cb3e:	bf00      	nop
 800cb40:	e000      	b.n	800cb44 <_fx_directory_entry_write+0xa78>
                    break;
 800cb42:	bf00      	nop
            }
        }

        /* Determine if there are more characters in the name.  */
        if ((UCHAR)entry_ptr -> fx_dir_entry_name[i] != 0)
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	681a      	ldr	r2, [r3, #0]
 800cb48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb4a:	4413      	add	r3, r2
 800cb4c:	781b      	ldrb	r3, [r3, #0]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d031      	beq.n	800cbb6 <_fx_directory_entry_write+0xaea>
        {

            /* Loop to copy the remainder of the name.  */
            for (i++, j = FX_DIR_NAME_SIZE; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++, j++)
 800cb52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb54:	3301      	adds	r3, #1
 800cb56:	667b      	str	r3, [r7, #100]	@ 0x64
 800cb58:	2308      	movs	r3, #8
 800cb5a:	663b      	str	r3, [r7, #96]	@ 0x60
 800cb5c:	e026      	b.n	800cbac <_fx_directory_entry_write+0xae0>
            {

                /* Check for end of copy conditions.  */
                if ((UCHAR)entry_ptr -> fx_dir_entry_name[i] == 0)
 800cb5e:	693b      	ldr	r3, [r7, #16]
 800cb60:	681a      	ldr	r2, [r3, #0]
 800cb62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb64:	4413      	add	r3, r2
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d023      	beq.n	800cbb4 <_fx_directory_entry_write+0xae8>
                {
                    break;
                }

                /* Pickup shortname character.  */
                alpha = entry_ptr -> fx_dir_entry_name[i];
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	681a      	ldr	r2, [r3, #0]
 800cb70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb72:	4413      	add	r3, r2
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                /* Determine if character is lower case.  */
                if ((alpha >= 'a') && (alpha <= 'z'))
 800cb7a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800cb7e:	2b60      	cmp	r3, #96	@ 0x60
 800cb80:	d908      	bls.n	800cb94 <_fx_directory_entry_write+0xac8>
 800cb82:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800cb86:	2b7a      	cmp	r3, #122	@ 0x7a
 800cb88:	d804      	bhi.n	800cb94 <_fx_directory_entry_write+0xac8>
                {

                    /* Store the character - converted to upper case.  */
                    alpha =  (CHAR)(alpha - ((CHAR)0x20));
 800cb8a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800cb8e:	3b20      	subs	r3, #32
 800cb90:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
                }

                /* Copy a name character.  */
                work_ptr[j] =  (UCHAR)alpha;
 800cb94:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800cb96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb98:	4413      	add	r3, r2
 800cb9a:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800cb9e:	701a      	strb	r2, [r3, #0]
            for (i++, j = FX_DIR_NAME_SIZE; j < FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE; i++, j++)
 800cba0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cba2:	3301      	adds	r3, #1
 800cba4:	667b      	str	r3, [r7, #100]	@ 0x64
 800cba6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cba8:	3301      	adds	r3, #1
 800cbaa:	663b      	str	r3, [r7, #96]	@ 0x60
 800cbac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbae:	2b0a      	cmp	r3, #10
 800cbb0:	d9d5      	bls.n	800cb5e <_fx_directory_entry_write+0xa92>
 800cbb2:	e000      	b.n	800cbb6 <_fx_directory_entry_write+0xaea>
                    break;
 800cbb4:	bf00      	nop
            }
        }

        /* Move to the next entry.  */
        work_ptr += (FX_DIR_NAME_SIZE + FX_DIR_EXT_SIZE);
 800cbb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cbb8:	330b      	adds	r3, #11
 800cbba:	677b      	str	r3, [r7, #116]	@ 0x74
    }

    /* Write out the 8.3 part of the name. */

    /* Copy the attribute into the destination.  */
    *work_ptr++ =  entry_ptr -> fx_dir_entry_attributes;
 800cbbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cbbe:	1c5a      	adds	r2, r3, #1
 800cbc0:	677a      	str	r2, [r7, #116]	@ 0x74
 800cbc2:	693a      	ldr	r2, [r7, #16]
 800cbc4:	7f12      	ldrb	r2, [r2, #28]
 800cbc6:	701a      	strb	r2, [r3, #0]

    /* Copy the reserved byte.  */
    *work_ptr++ =  entry_ptr -> fx_dir_entry_reserved;
 800cbc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cbca:	1c5a      	adds	r2, r3, #1
 800cbcc:	677a      	str	r2, [r7, #116]	@ 0x74
 800cbce:	693a      	ldr	r2, [r7, #16]
 800cbd0:	7f52      	ldrb	r2, [r2, #29]
 800cbd2:	701a      	strb	r2, [r3, #0]

    /* Copy the created time in milliseconds.  */
    *work_ptr++ =  entry_ptr -> fx_dir_entry_created_time_ms;
 800cbd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cbd6:	1c5a      	adds	r2, r3, #1
 800cbd8:	677a      	str	r2, [r7, #116]	@ 0x74
 800cbda:	693a      	ldr	r2, [r7, #16]
 800cbdc:	7f92      	ldrb	r2, [r2, #30]
 800cbde:	701a      	strb	r2, [r3, #0]

    /* Copy the created time.  */
    _fx_utility_16_unsigned_write(work_ptr, entry_ptr -> fx_dir_entry_created_time);
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	6a1b      	ldr	r3, [r3, #32]
 800cbe4:	4619      	mov	r1, r3
 800cbe6:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cbe8:	f004 f8c7 	bl	8010d7a <_fx_utility_16_unsigned_write>
    work_ptr =  work_ptr + 2;  /* Always 2 bytes  */
 800cbec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cbee:	3302      	adds	r3, #2
 800cbf0:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Copy the created date.  */
    _fx_utility_16_unsigned_write(work_ptr, entry_ptr -> fx_dir_entry_created_date);
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbf6:	4619      	mov	r1, r3
 800cbf8:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cbfa:	f004 f8be 	bl	8010d7a <_fx_utility_16_unsigned_write>
    work_ptr =  work_ptr + 2;  /* Always 2 bytes  */
 800cbfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc00:	3302      	adds	r3, #2
 800cc02:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Copy the last accessed date.  */
    _fx_utility_16_unsigned_write(work_ptr, entry_ptr -> fx_dir_entry_last_accessed_date);
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc08:	4619      	mov	r1, r3
 800cc0a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cc0c:	f004 f8b5 	bl	8010d7a <_fx_utility_16_unsigned_write>
    work_ptr =  work_ptr + 2;  /* Always 2 bytes  */
 800cc10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc12:	3302      	adds	r3, #2
 800cc14:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Determine if a FAT32 entry is present.  */
    if (media_ptr -> fx_media_32_bit_FAT)
 800cc16:	697b      	ldr	r3, [r7, #20]
 800cc18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d008      	beq.n	800cc30 <_fx_directory_entry_write+0xb64>
    {

        /* Yes, FAT32 is present, store upper half of cluster.  */
        temp = (entry_ptr -> fx_dir_entry_cluster >> 16);
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc22:	0c1b      	lsrs	r3, r3, #16
 800cc24:	66fb      	str	r3, [r7, #108]	@ 0x6c
        _fx_utility_16_unsigned_write(work_ptr, temp);
 800cc26:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800cc28:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cc2a:	f004 f8a6 	bl	8010d7a <_fx_utility_16_unsigned_write>
 800cc2e:	e003      	b.n	800cc38 <_fx_directory_entry_write+0xb6c>
    else
    {

        /* No, FAT16 or FAT12 is present, just write a 0 for
           the upper half of the cluster.  */
        _fx_utility_16_unsigned_write(work_ptr, 0);
 800cc30:	2100      	movs	r1, #0
 800cc32:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cc34:	f004 f8a1 	bl	8010d7a <_fx_utility_16_unsigned_write>
    }

    /* Advance the entry pointer.  */
    work_ptr =  work_ptr + 2;  /* Always 2 bytes  */
 800cc38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc3a:	3302      	adds	r3, #2
 800cc3c:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Copy the time into the destination.  */
    _fx_utility_16_unsigned_write(work_ptr, entry_ptr -> fx_dir_entry_time);
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc42:	4619      	mov	r1, r3
 800cc44:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cc46:	f004 f898 	bl	8010d7a <_fx_utility_16_unsigned_write>
    work_ptr =  work_ptr + 2;  /* Always 2 bytes  */
 800cc4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc4c:	3302      	adds	r3, #2
 800cc4e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Copy the date into the destination.  */
    _fx_utility_16_unsigned_write(work_ptr, entry_ptr -> fx_dir_entry_date);
 800cc50:	693b      	ldr	r3, [r7, #16]
 800cc52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc54:	4619      	mov	r1, r3
 800cc56:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cc58:	f004 f88f 	bl	8010d7a <_fx_utility_16_unsigned_write>
    work_ptr =  work_ptr + 2;  /* Always 2 bytes  */
 800cc5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc5e:	3302      	adds	r3, #2
 800cc60:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Copy the starting cluster into the destination.  */
    _fx_utility_16_unsigned_write(work_ptr, (UINT)entry_ptr -> fx_dir_entry_cluster);
 800cc62:	693b      	ldr	r3, [r7, #16]
 800cc64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc66:	4619      	mov	r1, r3
 800cc68:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cc6a:	f004 f886 	bl	8010d7a <_fx_utility_16_unsigned_write>
    work_ptr =  work_ptr + 2;  /* Always 2 bytes  */
 800cc6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc70:	3302      	adds	r3, #2
 800cc72:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Copy the file size into the destination.  */
    _fx_utility_32_unsigned_write(work_ptr, (ULONG)entry_ptr -> fx_dir_entry_file_size);
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800cc7a:	4613      	mov	r3, r2
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800cc80:	f004 f8ad 	bl	8010dde <_fx_utility_32_unsigned_write>
    else
    {
#endif /* FX_ENABLE_FAULT_TOLERANT */

        /* Write the directory sector to the media.  */
        status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) logical_sector,
 800cc84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc86:	2200      	movs	r2, #0
 800cc88:	461c      	mov	r4, r3
 800cc8a:	4615      	mov	r5, r2
 800cc8c:	2303      	movs	r3, #3
 800cc8e:	9302      	str	r3, [sp, #8]
 800cc90:	2301      	movs	r3, #1
 800cc92:	9301      	str	r3, [sp, #4]
 800cc94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc96:	9300      	str	r3, [sp, #0]
 800cc98:	4622      	mov	r2, r4
 800cc9a:	462b      	mov	r3, r5
 800cc9c:	6978      	ldr	r0, [r7, #20]
 800cc9e:	f005 fea1 	bl	80129e4 <_fx_utility_logical_sector_write>
 800cca2:	62f8      	str	r0, [r7, #44]	@ 0x2c
#ifdef FX_ENABLE_FAULT_TOLERANT
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Determine if an error occurred.  */
    if (status != FX_SUCCESS)
 800cca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d001      	beq.n	800ccae <_fx_directory_entry_write+0xbe2>
    {

        /* Return the error status.  */
        return(status);
 800ccaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccac:	e044      	b.n	800cd38 <_fx_directory_entry_write+0xc6c>

#ifndef FX_MEDIA_DISABLE_SEARCH_CACHE

    /* Determine if there is a previously found directory entry in the directory
       search cache.  */
    if (media_ptr -> fx_media_last_found_name[0])
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	f893 33b0 	ldrb.w	r3, [r3, #944]	@ 0x3b0
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d03e      	beq.n	800cd36 <_fx_directory_entry_write+0xc6a>
    {

        /* Determine if the cached search directory entry matches the directory entry being
           written.  */
        if ((entry_ptr -> fx_dir_entry_log_sector == media_ptr -> fx_media_last_found_entry.fx_dir_entry_log_sector) &&
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ccbe:	697b      	ldr	r3, [r7, #20]
 800ccc0:	e9d3 23a0 	ldrd	r2, r3, [r3, #640]	@ 0x280
 800ccc4:	4299      	cmp	r1, r3
 800ccc6:	bf08      	it	eq
 800ccc8:	4290      	cmpeq	r0, r2
 800ccca:	d134      	bne.n	800cd36 <_fx_directory_entry_write+0xc6a>
            (entry_ptr -> fx_dir_entry_byte_offset == media_ptr -> fx_media_last_found_entry.fx_dir_entry_byte_offset))
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ccd0:	697b      	ldr	r3, [r7, #20]
 800ccd2:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
        if ((entry_ptr -> fx_dir_entry_log_sector == media_ptr -> fx_media_last_found_entry.fx_dir_entry_log_sector) &&
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d12d      	bne.n	800cd36 <_fx_directory_entry_write+0xc6a>
        {

            /* Yes, this entry is the same as the one currently in the directory search cache.
               Update various fields in the directory search cache with the information being
               written now.  */
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_cluster =         entry_ptr -> fx_dir_entry_cluster;
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ccde:	697b      	ldr	r3, [r7, #20]
 800cce0:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_file_size =       entry_ptr -> fx_dir_entry_file_size;
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ccea:	6979      	ldr	r1, [r7, #20]
 800ccec:	e9c1 239e 	strd	r2, r3, [r1, #632]	@ 0x278
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_attributes =      entry_ptr -> fx_dir_entry_attributes;
 800ccf0:	693b      	ldr	r3, [r7, #16]
 800ccf2:	7f1a      	ldrb	r2, [r3, #28]
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	f883 225c 	strb.w	r2, [r3, #604]	@ 0x25c
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_time =            entry_ptr -> fx_dir_entry_time;
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_date =            entry_ptr -> fx_dir_entry_date;
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_reserved =        entry_ptr -> fx_dir_entry_reserved;
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	7f5a      	ldrb	r2, [r3, #29]
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	f883 225d 	strb.w	r2, [r3, #605]	@ 0x25d
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_created_time_ms = entry_ptr -> fx_dir_entry_created_time_ms;
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	7f9a      	ldrb	r2, [r3, #30]
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_created_time =    entry_ptr -> fx_dir_entry_created_time;
 800cd22:	693b      	ldr	r3, [r7, #16]
 800cd24:	6a1a      	ldr	r2, [r3, #32]
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
            media_ptr -> fx_media_last_found_entry.fx_dir_entry_created_date =    entry_ptr -> fx_dir_entry_created_date;
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
        }
    }
#endif

    /* Return success to the caller.  */
    return(FX_SUCCESS);
 800cd36:	2300      	movs	r3, #0
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3778      	adds	r7, #120	@ 0x78
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cd42:	bf00      	nop

0800cd44 <_fx_directory_free_search>:
/*                                            check for sub directory,    */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _fx_directory_free_search(FX_MEDIA *media_ptr, FX_DIR_ENTRY *directory_ptr, FX_DIR_ENTRY *entry_ptr)
{
 800cd44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cd48:	b0a4      	sub	sp, #144	@ 0x90
 800cd4a:	af04      	add	r7, sp, #16
 800cd4c:	6278      	str	r0, [r7, #36]	@ 0x24
 800cd4e:	6239      	str	r1, [r7, #32]
 800cd50:	61fa      	str	r2, [r7, #28]
#endif /* FX_ENABLE_EXFAT */

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of directory free entry search requests.  */
    media_ptr -> fx_media_directory_free_searches++;
 800cd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd54:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 800cd58:	1c5a      	adds	r2, r3, #1
 800cd5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd5c:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
#endif

    /* Initialize the entry sector values.  */
    entry_sector = entry_offset = 0;
 800cd60:	2300      	movs	r3, #0
 800cd62:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd66:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* Set the long file name flag to false.  */
    entry_ptr -> fx_dir_entry_long_name_present =  0;
 800cd68:	69fb      	ldr	r3, [r7, #28]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	615a      	str	r2, [r3, #20]

    /* Are there leading dots?  */
    if (entry_ptr -> fx_dir_entry_name[0] == '.')
 800cd6e:	69fb      	ldr	r3, [r7, #28]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd76:	d107      	bne.n	800cd88 <_fx_directory_free_search+0x44>
    {

        /* Is there more than 1 dot?  */
        if (entry_ptr -> fx_dir_entry_name[1] == '.')
 800cd78:	69fb      	ldr	r3, [r7, #28]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	3301      	adds	r3, #1
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd82:	d101      	bne.n	800cd88 <_fx_directory_free_search+0x44>
        {
            /* Yes, consider the name invalid.  */
            return(FX_INVALID_NAME);
 800cd84:	230c      	movs	r3, #12
 800cd86:	e3bf      	b.n	800d508 <_fx_directory_free_search+0x7c4>
        }
    }

    /* Determine if a long file name is present.  */
    for (i = 0, j = 0; entry_ptr -> fx_dir_entry_name[i]; i++)
 800cd88:	2300      	movs	r3, #0
 800cd8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cd90:	e115      	b.n	800cfbe <_fx_directory_free_search+0x27a>
    {

        /* Check for upper-case characters.  */
        if ((entry_ptr -> fx_dir_entry_name[i] >= 'A') && (entry_ptr -> fx_dir_entry_name[i] <= 'Z'))
 800cd92:	69fb      	ldr	r3, [r7, #28]
 800cd94:	681a      	ldr	r2, [r3, #0]
 800cd96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cd98:	4413      	add	r3, r2
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	2b40      	cmp	r3, #64	@ 0x40
 800cd9e:	d907      	bls.n	800cdb0 <_fx_directory_free_search+0x6c>
 800cda0:	69fb      	ldr	r3, [r7, #28]
 800cda2:	681a      	ldr	r2, [r3, #0]
 800cda4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cda6:	4413      	add	r3, r2
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	2b5a      	cmp	r3, #90	@ 0x5a
 800cdac:	f240 80fd 	bls.w	800cfaa <_fx_directory_free_search+0x266>
        {
            continue;
        }
        /* Check for numeric characters.  */
        else if ((entry_ptr -> fx_dir_entry_name[i] >= '0') && (entry_ptr -> fx_dir_entry_name[i] <= '9'))
 800cdb0:	69fb      	ldr	r3, [r7, #28]
 800cdb2:	681a      	ldr	r2, [r3, #0]
 800cdb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cdb6:	4413      	add	r3, r2
 800cdb8:	781b      	ldrb	r3, [r3, #0]
 800cdba:	2b2f      	cmp	r3, #47	@ 0x2f
 800cdbc:	d907      	bls.n	800cdce <_fx_directory_free_search+0x8a>
 800cdbe:	69fb      	ldr	r3, [r7, #28]
 800cdc0:	681a      	ldr	r2, [r3, #0]
 800cdc2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cdc4:	4413      	add	r3, r2
 800cdc6:	781b      	ldrb	r3, [r3, #0]
 800cdc8:	2b39      	cmp	r3, #57	@ 0x39
 800cdca:	f240 80f0 	bls.w	800cfae <_fx_directory_free_search+0x26a>
        {
            continue;
        }
        /* Check for any lower-case characters.  */
        else if ((entry_ptr -> fx_dir_entry_name[i] >= 'a') && (entry_ptr -> fx_dir_entry_name[i] <= 'z'))
 800cdce:	69fb      	ldr	r3, [r7, #28]
 800cdd0:	681a      	ldr	r2, [r3, #0]
 800cdd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cdd4:	4413      	add	r3, r2
 800cdd6:	781b      	ldrb	r3, [r3, #0]
 800cdd8:	2b60      	cmp	r3, #96	@ 0x60
 800cdda:	d90a      	bls.n	800cdf2 <_fx_directory_free_search+0xae>
 800cddc:	69fb      	ldr	r3, [r7, #28]
 800cdde:	681a      	ldr	r2, [r3, #0]
 800cde0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cde2:	4413      	add	r3, r2
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	2b7a      	cmp	r3, #122	@ 0x7a
 800cde8:	d803      	bhi.n	800cdf2 <_fx_directory_free_search+0xae>
        {
            entry_ptr -> fx_dir_entry_long_name_present =  1;
 800cdea:	69fb      	ldr	r3, [r7, #28]
 800cdec:	2201      	movs	r2, #1
 800cdee:	615a      	str	r2, [r3, #20]
 800cdf0:	e0e2      	b.n	800cfb8 <_fx_directory_free_search+0x274>
        }
        /* Check for a space in the middle of the name.  */
        else if (entry_ptr -> fx_dir_entry_name[i] == ' ')
 800cdf2:	69fb      	ldr	r3, [r7, #28]
 800cdf4:	681a      	ldr	r2, [r3, #0]
 800cdf6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cdf8:	4413      	add	r3, r2
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	2b20      	cmp	r3, #32
 800cdfe:	d103      	bne.n	800ce08 <_fx_directory_free_search+0xc4>
        {
            entry_ptr -> fx_dir_entry_long_name_present = 1;
 800ce00:	69fb      	ldr	r3, [r7, #28]
 800ce02:	2201      	movs	r2, #1
 800ce04:	615a      	str	r2, [r3, #20]
 800ce06:	e0d7      	b.n	800cfb8 <_fx_directory_free_search+0x274>
        }
        /* Check for a dot in the name.  */
        else if (entry_ptr -> fx_dir_entry_name[i] == '.')
 800ce08:	69fb      	ldr	r3, [r7, #28]
 800ce0a:	681a      	ldr	r2, [r3, #0]
 800ce0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce0e:	4413      	add	r3, r2
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce14:	d110      	bne.n	800ce38 <_fx_directory_free_search+0xf4>
        {
            /* Determine if this is the first dot detected.  */
            if (j == 0)
 800ce16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d109      	bne.n	800ce30 <_fx_directory_free_search+0xec>
            {
                /* First dot, remember where it was.  */
                j = i;
 800ce1c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce1e:	67bb      	str	r3, [r7, #120]	@ 0x78

                /* Determine if this is a leading dot.  */
                if (i == 0)
 800ce20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	f040 80c8 	bne.w	800cfb8 <_fx_directory_free_search+0x274>
                {

                    /* Leading dot detected, treat as a long filename.  */
                    entry_ptr -> fx_dir_entry_long_name_present =  1;
 800ce28:	69fb      	ldr	r3, [r7, #28]
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	615a      	str	r2, [r3, #20]
 800ce2e:	e0c3      	b.n	800cfb8 <_fx_directory_free_search+0x274>
                }
            }
            else
            {
                /* Second dot detected, must have a long file name.  */
                entry_ptr -> fx_dir_entry_long_name_present = 1;
 800ce30:	69fb      	ldr	r3, [r7, #28]
 800ce32:	2201      	movs	r2, #1
 800ce34:	615a      	str	r2, [r3, #20]
 800ce36:	e0bf      	b.n	800cfb8 <_fx_directory_free_search+0x274>
            }
        }
        /* Check for a special 0xE5 character.  */
        else if ((UCHAR)entry_ptr -> fx_dir_entry_name[i] == (UCHAR)0xE5)
 800ce38:	69fb      	ldr	r3, [r7, #28]
 800ce3a:	681a      	ldr	r2, [r3, #0]
 800ce3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce3e:	4413      	add	r3, r2
 800ce40:	781b      	ldrb	r3, [r3, #0]
 800ce42:	2be5      	cmp	r3, #229	@ 0xe5
 800ce44:	d103      	bne.n	800ce4e <_fx_directory_free_search+0x10a>
        {
            entry_ptr -> fx_dir_entry_long_name_present = 1;
 800ce46:	69fb      	ldr	r3, [r7, #28]
 800ce48:	2201      	movs	r2, #1
 800ce4a:	615a      	str	r2, [r3, #20]
 800ce4c:	e0b4      	b.n	800cfb8 <_fx_directory_free_search+0x274>
        }
        /* Check for code point value greater than 127.  */
        else if ((UCHAR)entry_ptr -> fx_dir_entry_name[i] > (UCHAR)127)
 800ce4e:	69fb      	ldr	r3, [r7, #28]
 800ce50:	681a      	ldr	r2, [r3, #0]
 800ce52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce54:	4413      	add	r3, r2
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	b25b      	sxtb	r3, r3
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	f2c0 80a9 	blt.w	800cfb2 <_fx_directory_free_search+0x26e>
        {
            continue;
        }
        /* Check for any special characters.  */
        else if ((entry_ptr -> fx_dir_entry_name[i] == '~') ||
 800ce60:	69fb      	ldr	r3, [r7, #28]
 800ce62:	681a      	ldr	r2, [r3, #0]
 800ce64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce66:	4413      	add	r3, r2
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	2b7e      	cmp	r3, #126	@ 0x7e
 800ce6c:	f000 80a3 	beq.w	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '-') ||
 800ce70:	69fb      	ldr	r3, [r7, #28]
 800ce72:	681a      	ldr	r2, [r3, #0]
 800ce74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce76:	4413      	add	r3, r2
 800ce78:	781b      	ldrb	r3, [r3, #0]
        else if ((entry_ptr -> fx_dir_entry_name[i] == '~') ||
 800ce7a:	2b2d      	cmp	r3, #45	@ 0x2d
 800ce7c:	f000 809b 	beq.w	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '_') ||
 800ce80:	69fb      	ldr	r3, [r7, #28]
 800ce82:	681a      	ldr	r2, [r3, #0]
 800ce84:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce86:	4413      	add	r3, r2
 800ce88:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '-') ||
 800ce8a:	2b5f      	cmp	r3, #95	@ 0x5f
 800ce8c:	f000 8093 	beq.w	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '}') ||
 800ce90:	69fb      	ldr	r3, [r7, #28]
 800ce92:	681a      	ldr	r2, [r3, #0]
 800ce94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce96:	4413      	add	r3, r2
 800ce98:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '_') ||
 800ce9a:	2b7d      	cmp	r3, #125	@ 0x7d
 800ce9c:	f000 808b 	beq.w	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '{') ||
 800cea0:	69fb      	ldr	r3, [r7, #28]
 800cea2:	681a      	ldr	r2, [r3, #0]
 800cea4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cea6:	4413      	add	r3, r2
 800cea8:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '}') ||
 800ceaa:	2b7b      	cmp	r3, #123	@ 0x7b
 800ceac:	f000 8083 	beq.w	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '(') ||
 800ceb0:	69fb      	ldr	r3, [r7, #28]
 800ceb2:	681a      	ldr	r2, [r3, #0]
 800ceb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ceb6:	4413      	add	r3, r2
 800ceb8:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '{') ||
 800ceba:	2b28      	cmp	r3, #40	@ 0x28
 800cebc:	d07b      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == ')') ||
 800cebe:	69fb      	ldr	r3, [r7, #28]
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cec4:	4413      	add	r3, r2
 800cec6:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '(') ||
 800cec8:	2b29      	cmp	r3, #41	@ 0x29
 800ceca:	d074      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '`') ||
 800cecc:	69fb      	ldr	r3, [r7, #28]
 800cece:	681a      	ldr	r2, [r3, #0]
 800ced0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ced2:	4413      	add	r3, r2
 800ced4:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == ')') ||
 800ced6:	2b60      	cmp	r3, #96	@ 0x60
 800ced8:	d06d      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '\'') ||
 800ceda:	69fb      	ldr	r3, [r7, #28]
 800cedc:	681a      	ldr	r2, [r3, #0]
 800cede:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cee0:	4413      	add	r3, r2
 800cee2:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '`') ||
 800cee4:	2b27      	cmp	r3, #39	@ 0x27
 800cee6:	d066      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '!') ||
 800cee8:	69fb      	ldr	r3, [r7, #28]
 800ceea:	681a      	ldr	r2, [r3, #0]
 800ceec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ceee:	4413      	add	r3, r2
 800cef0:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '\'') ||
 800cef2:	2b21      	cmp	r3, #33	@ 0x21
 800cef4:	d05f      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '#') ||
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	681a      	ldr	r2, [r3, #0]
 800cefa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cefc:	4413      	add	r3, r2
 800cefe:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '!') ||
 800cf00:	2b23      	cmp	r3, #35	@ 0x23
 800cf02:	d058      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '$') ||
 800cf04:	69fb      	ldr	r3, [r7, #28]
 800cf06:	681a      	ldr	r2, [r3, #0]
 800cf08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf0a:	4413      	add	r3, r2
 800cf0c:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '#') ||
 800cf0e:	2b24      	cmp	r3, #36	@ 0x24
 800cf10:	d051      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '&') ||
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	681a      	ldr	r2, [r3, #0]
 800cf16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf18:	4413      	add	r3, r2
 800cf1a:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '$') ||
 800cf1c:	2b26      	cmp	r3, #38	@ 0x26
 800cf1e:	d04a      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '@') ||
 800cf20:	69fb      	ldr	r3, [r7, #28]
 800cf22:	681a      	ldr	r2, [r3, #0]
 800cf24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf26:	4413      	add	r3, r2
 800cf28:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '&') ||
 800cf2a:	2b40      	cmp	r3, #64	@ 0x40
 800cf2c:	d043      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '^') ||
 800cf2e:	69fb      	ldr	r3, [r7, #28]
 800cf30:	681a      	ldr	r2, [r3, #0]
 800cf32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf34:	4413      	add	r3, r2
 800cf36:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '@') ||
 800cf38:	2b5e      	cmp	r3, #94	@ 0x5e
 800cf3a:	d03c      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
                 (entry_ptr -> fx_dir_entry_name[i] == '%'))
 800cf3c:	69fb      	ldr	r3, [r7, #28]
 800cf3e:	681a      	ldr	r2, [r3, #0]
 800cf40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf42:	4413      	add	r3, r2
 800cf44:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '^') ||
 800cf46:	2b25      	cmp	r3, #37	@ 0x25
 800cf48:	d035      	beq.n	800cfb6 <_fx_directory_free_search+0x272>
        {
            continue;
        }
        /* Check for long filename special characters.  */
        else if ((entry_ptr -> fx_dir_entry_name[i] == '+') ||
 800cf4a:	69fb      	ldr	r3, [r7, #28]
 800cf4c:	681a      	ldr	r2, [r3, #0]
 800cf4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf50:	4413      	add	r3, r2
 800cf52:	781b      	ldrb	r3, [r3, #0]
 800cf54:	2b2b      	cmp	r3, #43	@ 0x2b
 800cf56:	d022      	beq.n	800cf9e <_fx_directory_free_search+0x25a>
                 (entry_ptr -> fx_dir_entry_name[i] == ',') ||
 800cf58:	69fb      	ldr	r3, [r7, #28]
 800cf5a:	681a      	ldr	r2, [r3, #0]
 800cf5c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf5e:	4413      	add	r3, r2
 800cf60:	781b      	ldrb	r3, [r3, #0]
        else if ((entry_ptr -> fx_dir_entry_name[i] == '+') ||
 800cf62:	2b2c      	cmp	r3, #44	@ 0x2c
 800cf64:	d01b      	beq.n	800cf9e <_fx_directory_free_search+0x25a>
                 (entry_ptr -> fx_dir_entry_name[i] == ';') ||
 800cf66:	69fb      	ldr	r3, [r7, #28]
 800cf68:	681a      	ldr	r2, [r3, #0]
 800cf6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf6c:	4413      	add	r3, r2
 800cf6e:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == ',') ||
 800cf70:	2b3b      	cmp	r3, #59	@ 0x3b
 800cf72:	d014      	beq.n	800cf9e <_fx_directory_free_search+0x25a>
                 (entry_ptr -> fx_dir_entry_name[i] == '=') ||
 800cf74:	69fb      	ldr	r3, [r7, #28]
 800cf76:	681a      	ldr	r2, [r3, #0]
 800cf78:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf7a:	4413      	add	r3, r2
 800cf7c:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == ';') ||
 800cf7e:	2b3d      	cmp	r3, #61	@ 0x3d
 800cf80:	d00d      	beq.n	800cf9e <_fx_directory_free_search+0x25a>
                 (entry_ptr -> fx_dir_entry_name[i] == '[') ||
 800cf82:	69fb      	ldr	r3, [r7, #28]
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf88:	4413      	add	r3, r2
 800cf8a:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '=') ||
 800cf8c:	2b5b      	cmp	r3, #91	@ 0x5b
 800cf8e:	d006      	beq.n	800cf9e <_fx_directory_free_search+0x25a>
                 (entry_ptr -> fx_dir_entry_name[i] == ']'))
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	681a      	ldr	r2, [r3, #0]
 800cf94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf96:	4413      	add	r3, r2
 800cf98:	781b      	ldrb	r3, [r3, #0]
                 (entry_ptr -> fx_dir_entry_name[i] == '[') ||
 800cf9a:	2b5d      	cmp	r3, #93	@ 0x5d
 800cf9c:	d103      	bne.n	800cfa6 <_fx_directory_free_search+0x262>
        {
            entry_ptr -> fx_dir_entry_long_name_present = 1;
 800cf9e:	69fb      	ldr	r3, [r7, #28]
 800cfa0:	2201      	movs	r2, #1
 800cfa2:	615a      	str	r2, [r3, #20]
 800cfa4:	e008      	b.n	800cfb8 <_fx_directory_free_search+0x274>
        }
        /* Something is wrong with the supplied name.  */
        else
        {
            return(FX_INVALID_NAME);
 800cfa6:	230c      	movs	r3, #12
 800cfa8:	e2ae      	b.n	800d508 <_fx_directory_free_search+0x7c4>
            continue;
 800cfaa:	bf00      	nop
 800cfac:	e004      	b.n	800cfb8 <_fx_directory_free_search+0x274>
            continue;
 800cfae:	bf00      	nop
 800cfb0:	e002      	b.n	800cfb8 <_fx_directory_free_search+0x274>
            continue;
 800cfb2:	bf00      	nop
 800cfb4:	e000      	b.n	800cfb8 <_fx_directory_free_search+0x274>
            continue;
 800cfb6:	bf00      	nop
    for (i = 0, j = 0; entry_ptr -> fx_dir_entry_name[i]; i++)
 800cfb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cfba:	3301      	adds	r3, #1
 800cfbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cfbe:	69fb      	ldr	r3, [r7, #28]
 800cfc0:	681a      	ldr	r2, [r3, #0]
 800cfc2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cfc4:	4413      	add	r3, r2
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f47f aee2 	bne.w	800cd92 <_fx_directory_free_search+0x4e>
        }
    }

    /* Determine if a dot was found.  */
    if (j != 0)
 800cfce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d007      	beq.n	800cfe4 <_fx_directory_free_search+0x2a0>
    {

        /* Yes, Determine if the extension exceeds a 3 character extension.  */
        if ((i - j) > 4)
 800cfd4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cfd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cfd8:	1ad3      	subs	r3, r2, r3
 800cfda:	2b04      	cmp	r3, #4
 800cfdc:	d902      	bls.n	800cfe4 <_fx_directory_free_search+0x2a0>
        {

            /* Yes, long file name is present.  */
            entry_ptr -> fx_dir_entry_long_name_present = 1;
 800cfde:	69fb      	ldr	r3, [r7, #28]
 800cfe0:	2201      	movs	r2, #1
 800cfe2:	615a      	str	r2, [r3, #20]
        }
    }

    /* Calculate the total entries needed.  */
    if ((i <= 12) && (entry_ptr -> fx_dir_entry_long_name_present == 0))
 800cfe4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cfe6:	2b0c      	cmp	r3, #12
 800cfe8:	d813      	bhi.n	800d012 <_fx_directory_free_search+0x2ce>
 800cfea:	69fb      	ldr	r3, [r7, #28]
 800cfec:	695b      	ldr	r3, [r3, #20]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d10f      	bne.n	800d012 <_fx_directory_free_search+0x2ce>
    {

        /* Initialize the total entries to 1.  */
        total_entries = 1;
 800cff2:	2301      	movs	r3, #1
 800cff4:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Check for special instance of long file name.  */
        if ((j >= 9) || ((i - j) >= 9))
 800cff6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cff8:	2b08      	cmp	r3, #8
 800cffa:	d804      	bhi.n	800d006 <_fx_directory_free_search+0x2c2>
 800cffc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cffe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d000:	1ad3      	subs	r3, r2, r3
 800d002:	2b08      	cmp	r3, #8
 800d004:	d922      	bls.n	800d04c <_fx_directory_free_search+0x308>
        {

            /* The dot is after 8 character or there is no dot and the name
               is greater than 8 character. */
            entry_ptr -> fx_dir_entry_long_name_present = 1;
 800d006:	69fb      	ldr	r3, [r7, #28]
 800d008:	2201      	movs	r2, #1
 800d00a:	615a      	str	r2, [r3, #20]
            total_entries = 2;
 800d00c:	2302      	movs	r3, #2
 800d00e:	673b      	str	r3, [r7, #112]	@ 0x70
        if ((j >= 9) || ((i - j) >= 9))
 800d010:	e01c      	b.n	800d04c <_fx_directory_free_search+0x308>
    else
    {

        /* Long file name is present, calculate how many entries are needed
           to represent it.  */
        if (i % 13 == 0)
 800d012:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d014:	4b90      	ldr	r3, [pc, #576]	@ (800d258 <_fx_directory_free_search+0x514>)
 800d016:	fba3 2301 	umull	r2, r3, r3, r1
 800d01a:	089a      	lsrs	r2, r3, #2
 800d01c:	4613      	mov	r3, r2
 800d01e:	005b      	lsls	r3, r3, #1
 800d020:	4413      	add	r3, r2
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	4413      	add	r3, r2
 800d026:	1aca      	subs	r2, r1, r3
 800d028:	2a00      	cmp	r2, #0
 800d02a:	d107      	bne.n	800d03c <_fx_directory_free_search+0x2f8>
        {
            /* Exact fit, just add one for the 8.3 short name.  */
            total_entries = i / 13 + 1;
 800d02c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d02e:	4a8a      	ldr	r2, [pc, #552]	@ (800d258 <_fx_directory_free_search+0x514>)
 800d030:	fba2 2303 	umull	r2, r3, r2, r3
 800d034:	089b      	lsrs	r3, r3, #2
 800d036:	3301      	adds	r3, #1
 800d038:	673b      	str	r3, [r7, #112]	@ 0x70
 800d03a:	e008      	b.n	800d04e <_fx_directory_free_search+0x30a>
        }
        else
        {
            /* Non-exact fit, add two for 8.3 short name and overlap.  */
            total_entries = i / 13 + 2;
 800d03c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d03e:	4a86      	ldr	r2, [pc, #536]	@ (800d258 <_fx_directory_free_search+0x514>)
 800d040:	fba2 2303 	umull	r2, r3, r2, r3
 800d044:	089b      	lsrs	r3, r3, #2
 800d046:	3302      	adds	r3, #2
 800d048:	673b      	str	r3, [r7, #112]	@ 0x70
 800d04a:	e000      	b.n	800d04e <_fx_directory_free_search+0x30a>
        if ((j >= 9) || ((i - j) >= 9))
 800d04c:	bf00      	nop
    }

    /* Determine if the search is in the root directory or in a
       sub-directory.  Note: the directory search function clears the
       first character of the name for the root directory.  */
    if (directory_ptr -> fx_dir_entry_name[0])
 800d04e:	6a3b      	ldr	r3, [r7, #32]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	781b      	ldrb	r3, [r3, #0]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d00c      	beq.n	800d072 <_fx_directory_free_search+0x32e>

        /* Search for a free entry in a sub-directory.  */

        /* Pickup the number of entries in this directory.  This was placed
           into the unused file size field.  */
        directory_entries =  (ULONG)directory_ptr -> fx_dir_entry_file_size;
 800d058:	6a3b      	ldr	r3, [r7, #32]
 800d05a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d05e:	4613      	mov	r3, r2
 800d060:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Point the search directory pointer to this entry.  */
        search_dir_ptr =  directory_ptr;
 800d062:	6a3b      	ldr	r3, [r7, #32]
 800d064:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Ensure that the search directory's last search cluster is cleared.  */
        search_dir_ptr -> fx_dir_entry_last_search_cluster =  0;
 800d066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d068:	2200      	movs	r2, #0
 800d06a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Set the initial index to 2, since the first two directory entries are
           always allocated.  */
        directory_index =  2;
 800d06c:	2302      	movs	r3, #2
 800d06e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d070:	e006      	b.n	800d080 <_fx_directory_free_search+0x33c>
    {

        /* Find a free entry in the root directory.  */

        /* Setup the number of directory entries.  */
        directory_entries =  (ULONG)media_ptr -> fx_media_root_directory_entries;
 800d072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d074:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d076:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Set the search pointer to NULL since we are working off of the
           root directory.  */
        search_dir_ptr =  FX_NULL;
 800d078:	2300      	movs	r3, #0
 800d07a:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Set the initial index to 0, since the first entry of the root directory is valid.  */
        directory_index =  0;
 800d07c:	2300      	movs	r3, #0
 800d07e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Loop through entries in the search directory.  Yes, this is a
       linear search!  */
    free_entry_start = directory_entries;
 800d080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d082:	647b      	str	r3, [r7, #68]	@ 0x44
    do
    {

        /* Read an entry from the directory.  */
        status =  _fx_directory_entry_read(media_ptr, search_dir_ptr, &directory_index, entry_ptr);
 800d084:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800d088:	69fb      	ldr	r3, [r7, #28]
 800d08a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d08c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d08e:	f7fe fc97 	bl	800b9c0 <_fx_directory_entry_read>
 800d092:	63f8      	str	r0, [r7, #60]	@ 0x3c

        /* Check for error status.  */
        if (status != FX_SUCCESS)
 800d094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d096:	2b00      	cmp	r3, #0
 800d098:	d001      	beq.n	800d09e <_fx_directory_free_search+0x35a>
        {
            return(status);
 800d09a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d09c:	e234      	b.n	800d508 <_fx_directory_free_search+0x7c4>
        }

        /* Determine if this is an empty entry.  */
        if ((((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_FREE) && (entry_ptr -> fx_dir_entry_short_name[0] == 0)) ||
 800d09e:	69fb      	ldr	r3, [r7, #28]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	781b      	ldrb	r3, [r3, #0]
 800d0a4:	2be5      	cmp	r3, #229	@ 0xe5
 800d0a6:	d103      	bne.n	800d0b0 <_fx_directory_free_search+0x36c>
 800d0a8:	69fb      	ldr	r3, [r7, #28]
 800d0aa:	791b      	ldrb	r3, [r3, #4]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d004      	beq.n	800d0ba <_fx_directory_free_search+0x376>
            ((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_DONE))
 800d0b0:	69fb      	ldr	r3, [r7, #28]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	781b      	ldrb	r3, [r3, #0]
        if ((((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_FREE) && (entry_ptr -> fx_dir_entry_short_name[0] == 0)) ||
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d15a      	bne.n	800d170 <_fx_directory_free_search+0x42c>
        {

            /* Determine how many entries are needed.  */
            if (total_entries > 1)
 800d0ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0bc:	2b01      	cmp	r3, #1
 800d0be:	d91a      	bls.n	800d0f6 <_fx_directory_free_search+0x3b2>
            {

                /* Multiple entries are needed for long file names.  Mark this
                   entry as free. */
                if (entry_ptr -> fx_dir_entry_name[0] == FX_DIR_ENTRY_DONE)
 800d0c0:	69fb      	ldr	r3, [r7, #28]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	781b      	ldrb	r3, [r3, #0]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d115      	bne.n	800d0f6 <_fx_directory_free_search+0x3b2>
                {

                    entry_ptr -> fx_dir_entry_long_name_present =  0;
 800d0ca:	69fb      	ldr	r3, [r7, #28]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	615a      	str	r2, [r3, #20]
                    entry_ptr -> fx_dir_entry_name[0] =      (CHAR)FX_DIR_ENTRY_FREE;
 800d0d0:	69fb      	ldr	r3, [r7, #28]
 800d0d2:	681a      	ldr	r2, [r3, #0]
 800d0d4:	23e5      	movs	r3, #229	@ 0xe5
 800d0d6:	7013      	strb	r3, [r2, #0]
                    entry_ptr -> fx_dir_entry_name[1] =      (CHAR)0;
 800d0d8:	69fb      	ldr	r3, [r7, #28]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	1c5a      	adds	r2, r3, #1
 800d0de:	2300      	movs	r3, #0
 800d0e0:	7013      	strb	r3, [r2, #0]

                    /* Write out the directory entry.  */
                    status = _fx_directory_entry_write(media_ptr, entry_ptr);
 800d0e2:	69f9      	ldr	r1, [r7, #28]
 800d0e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d0e6:	f7fe fff1 	bl	800c0cc <_fx_directory_entry_write>
 800d0ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    if(status != FX_SUCCESS)
 800d0ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d001      	beq.n	800d0f6 <_fx_directory_free_search+0x3b2>
                    {  
                        return(status);
 800d0f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0f4:	e208      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                       i.e. entries must be logically contiguous.  */
                }
            }

            /* Determine if we are at the first free entry.  */
            if (free_entry_start == directory_entries)
 800d0f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d0f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	d109      	bne.n	800d112 <_fx_directory_free_search+0x3ce>
            {

                /* Remember the start of the free entry.  */
                free_entry_start =  directory_index;
 800d0fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d100:	647b      	str	r3, [r7, #68]	@ 0x44
                entry_sector =      (ULONG)entry_ptr -> fx_dir_entry_log_sector;
 800d102:	69fb      	ldr	r3, [r7, #28]
 800d104:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800d108:	4613      	mov	r3, r2
 800d10a:	66fb      	str	r3, [r7, #108]	@ 0x6c
                entry_offset  =     entry_ptr -> fx_dir_entry_byte_offset;
 800d10c:	69fb      	ldr	r3, [r7, #28]
 800d10e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d110:	66bb      	str	r3, [r7, #104]	@ 0x68
            }

            /* Determine if there are enough free entries to satisfy the request.  */
            if ((directory_index - free_entry_start + 1) >= total_entries)
 800d112:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d116:	1ad3      	subs	r3, r2, r3
 800d118:	3301      	adds	r3, #1
 800d11a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d829      	bhi.n	800d174 <_fx_directory_free_search+0x430>

                /* Found an empty slot.  Most pertinent information is already
                   in the entry structure.  */

                /* Setup the the sector and the offset.  */
                entry_ptr -> fx_dir_entry_log_sector =      entry_sector;
 800d120:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d122:	2200      	movs	r2, #0
 800d124:	461c      	mov	r4, r3
 800d126:	4615      	mov	r5, r2
 800d128:	69fb      	ldr	r3, [r7, #28]
 800d12a:	e9c3 4510 	strd	r4, r5, [r3, #64]	@ 0x40
                entry_ptr -> fx_dir_entry_byte_offset =     entry_offset;
 800d12e:	69fb      	ldr	r3, [r7, #28]
 800d130:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d132:	649a      	str	r2, [r3, #72]	@ 0x48

                /* Initialize the additional directory entries.  */
                entry_ptr -> fx_dir_entry_reserved =            0;
 800d134:	69fb      	ldr	r3, [r7, #28]
 800d136:	2200      	movs	r2, #0
 800d138:	775a      	strb	r2, [r3, #29]
                entry_ptr -> fx_dir_entry_created_time_ms =     0;
 800d13a:	69fb      	ldr	r3, [r7, #28]
 800d13c:	2200      	movs	r2, #0
 800d13e:	779a      	strb	r2, [r3, #30]

                /* Lockout interrupts for time/date access.  */
                FX_DISABLE_INTS

                entry_ptr -> fx_dir_entry_created_time =        _fx_system_time;
 800d140:	4b46      	ldr	r3, [pc, #280]	@ (800d25c <_fx_directory_free_search+0x518>)
 800d142:	681a      	ldr	r2, [r3, #0]
 800d144:	69fb      	ldr	r3, [r7, #28]
 800d146:	621a      	str	r2, [r3, #32]
                entry_ptr -> fx_dir_entry_created_date =        _fx_system_date;
 800d148:	4b45      	ldr	r3, [pc, #276]	@ (800d260 <_fx_directory_free_search+0x51c>)
 800d14a:	681a      	ldr	r2, [r3, #0]
 800d14c:	69fb      	ldr	r3, [r7, #28]
 800d14e:	625a      	str	r2, [r3, #36]	@ 0x24
                entry_ptr -> fx_dir_entry_last_accessed_date =  _fx_system_date;
 800d150:	4b43      	ldr	r3, [pc, #268]	@ (800d260 <_fx_directory_free_search+0x51c>)
 800d152:	681a      	ldr	r2, [r3, #0]
 800d154:	69fb      	ldr	r3, [r7, #28]
 800d156:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Restore interrupts.  */
                FX_RESTORE_INTS

                /* Determine if a long file name is present.  */
                if (total_entries == 1)
 800d158:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d15a:	2b01      	cmp	r3, #1
 800d15c:	d103      	bne.n	800d166 <_fx_directory_free_search+0x422>
                {
                    entry_ptr -> fx_dir_entry_long_name_present =  0;
 800d15e:	69fb      	ldr	r3, [r7, #28]
 800d160:	2200      	movs	r2, #0
 800d162:	615a      	str	r2, [r3, #20]
 800d164:	e002      	b.n	800d16c <_fx_directory_free_search+0x428>
                }
                else
                {
                    entry_ptr -> fx_dir_entry_long_name_present =  1;
 800d166:	69fb      	ldr	r3, [r7, #28]
 800d168:	2201      	movs	r2, #1
 800d16a:	615a      	str	r2, [r3, #20]
                }

                /* Return a successful completion.  */
                return(FX_SUCCESS);
 800d16c:	2300      	movs	r3, #0
 800d16e:	e1cb      	b.n	800d508 <_fx_directory_free_search+0x7c4>
        }
        else
        {

            /* Reset the free entry start.  */
            free_entry_start =  directory_entries;
 800d170:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d172:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* Move to the next entry.  */
        directory_index++;
 800d174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d176:	3301      	adds	r3, #1
 800d178:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if we have exceeded the number of entries in the current directory.  */
        if (directory_index >= directory_entries)
 800d17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d17c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d17e:	429a      	cmp	r2, r3
 800d180:	f200 81bc 	bhi.w	800d4fc <_fx_directory_free_search+0x7b8>
        {

            /* Calculate how many sectors we need for the new directory entry.  */
            sectors =  ((total_entries * FX_DIR_ENTRY_SIZE) + (media_ptr -> fx_media_bytes_per_sector - 1))/
 800d184:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d186:	015a      	lsls	r2, r3, #5
 800d188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d18a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d18c:	4413      	add	r3, r2
 800d18e:	1e5a      	subs	r2, r3, #1
                                                                            media_ptr -> fx_media_bytes_per_sector;
 800d190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
            sectors =  ((total_entries * FX_DIR_ENTRY_SIZE) + (media_ptr -> fx_media_bytes_per_sector - 1))/
 800d194:	fbb2 f3f3 	udiv	r3, r2, r3
 800d198:	643b      	str	r3, [r7, #64]	@ 0x40

            /* Now calculate how many clusters we need for the new directory entry.  */
            clusters_needed = (sectors + (media_ptr -> fx_media_sectors_per_cluster - 1)) / media_ptr -> fx_media_sectors_per_cluster;
 800d19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d19c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d19e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1a0:	4413      	add	r3, r2
 800d1a2:	1e5a      	subs	r2, r3, #1
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1ac:	63bb      	str	r3, [r7, #56]	@ 0x38

            /* Not enough empty entries were found.  If the specified directory is a sub-directory,
               attempt to allocate another cluster to it.  */
            if (((search_dir_ptr) || (media_ptr -> fx_media_32_bit_FAT)) && (media_ptr -> fx_media_available_clusters >= clusters_needed))
 800d1ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d104      	bne.n	800d1be <_fx_directory_free_search+0x47a>
 800d1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	f000 819f 	beq.w	800d4fc <_fx_directory_free_search+0x7b8>
 800d1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d1c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1c4:	429a      	cmp	r2, r3
 800d1c6:	f200 8199 	bhi.w	800d4fc <_fx_directory_free_search+0x7b8>
            {

                /* Search for the additional clusters we need.  */
                first_new_cluster =  0;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	65bb      	str	r3, [r7, #88]	@ 0x58
                total_clusters =     media_ptr -> fx_media_total_clusters;
 800d1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
                last_cluster =       0;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	657b      	str	r3, [r7, #84]	@ 0x54
                FAT_index    =       media_ptr -> fx_media_cluster_search_start;
 800d1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1de:	667b      	str	r3, [r7, #100]	@ 0x64
                clusters =           clusters_needed;
 800d1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e2:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Loop to find the needed clusters.  */
                while (clusters)
 800d1e4:	e103      	b.n	800d3ee <_fx_directory_free_search+0x6aa>
                {

                    /* Decrease the cluster count.  */
                    clusters--;
 800d1e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d1e8:	3b01      	subs	r3, #1
 800d1ea:	653b      	str	r3, [r7, #80]	@ 0x50
                    /* Loop to find the first available cluster.  */
                    do
                    {

                        /* Make sure we stop looking after one pass through the FAT table.  */
                        if (!total_clusters)
 800d1ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d101      	bne.n	800d1f6 <_fx_directory_free_search+0x4b2>
                        {

                            /* Something is wrong with the media - the desired clusters were
                               not found in the FAT table.  */
                            return(FX_NO_MORE_SPACE);
 800d1f2:	230a      	movs	r3, #10
 800d1f4:	e188      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                        }

                        /* Read FAT entry.  */
                        status =  _fx_utility_FAT_entry_read(media_ptr, FAT_index, &FAT_value);
 800d1f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d1fa:	461a      	mov	r2, r3
 800d1fc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d1fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d200:	f003 fe0e 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800d204:	63f8      	str	r0, [r7, #60]	@ 0x3c

                        /* Check for a bad status.  */
                        if (status != FX_SUCCESS)
 800d206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d001      	beq.n	800d210 <_fx_directory_free_search+0x4cc>
                        {

                            /* Return the bad status.  */
                            return(status);
 800d20c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d20e:	e17b      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                        }

                        /* Decrement the total cluster count.  */
                        total_clusters--;
 800d210:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d212:	3b01      	subs	r3, #1
 800d214:	65fb      	str	r3, [r7, #92]	@ 0x5c

                        /* Determine if the FAT entry is free.  */
                        if (FAT_value == FX_FREE_CLUSTER)
 800d216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d111      	bne.n	800d240 <_fx_directory_free_search+0x4fc>
                        {

                            /* Move cluster search pointer forward.  */
                            media_ptr -> fx_media_cluster_search_start =  FAT_index + 1;
 800d21c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d21e:	1c5a      	adds	r2, r3, #1
 800d220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d222:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                            /* Determine if this needs to be wrapped.  */
                            if (media_ptr -> fx_media_cluster_search_start >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 800d226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d228:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800d22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d22e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d230:	3302      	adds	r3, #2
 800d232:	429a      	cmp	r2, r3
 800d234:	d316      	bcc.n	800d264 <_fx_directory_free_search+0x520>
                            {

                                /* Wrap the search to the beginning FAT entry.  */
                                media_ptr -> fx_media_cluster_search_start =  FX_FAT_ENTRY_START;
 800d236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d238:	2202      	movs	r2, #2
 800d23a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                            }

                            /* Break this loop.  */
                            break;
 800d23e:	e011      	b.n	800d264 <_fx_directory_free_search+0x520>
                        }
                        else
                        {

                            /* FAT entry is not free... Advance the FAT index.  */
                            FAT_index++;
 800d240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d242:	3301      	adds	r3, #1
 800d244:	667b      	str	r3, [r7, #100]	@ 0x64

                            /* Determine if we need to wrap the FAT index around.  */
                            if (FAT_index >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 800d246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d24a:	3302      	adds	r3, #2
 800d24c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d24e:	429a      	cmp	r2, r3
 800d250:	d3cc      	bcc.n	800d1ec <_fx_directory_free_search+0x4a8>
                            {

                                /* Wrap the search to the beginning FAT entry.  */
                                FAT_index =  FX_FAT_ENTRY_START;
 800d252:	2302      	movs	r3, #2
 800d254:	667b      	str	r3, [r7, #100]	@ 0x64
                        if (!total_clusters)
 800d256:	e7c9      	b.n	800d1ec <_fx_directory_free_search+0x4a8>
 800d258:	4ec4ec4f 	.word	0x4ec4ec4f
 800d25c:	20002cd8 	.word	0x20002cd8
 800d260:	20002cd4 	.word	0x20002cd4
                            break;
 800d264:	bf00      	nop

                    /* We found an available cluster.  We now need to clear all of entries in
                       each of the cluster's sectors.  */

                    /* Calculate the logical sector of this cluster.  */
                    logical_sector =  ((ULONG) media_ptr -> fx_media_data_sector_start) +
 800d266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d268:	6d19      	ldr	r1, [r3, #80]	@ 0x50
                                       ((((ULONG) FAT_index) - FX_FAT_ENTRY_START) *
 800d26a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d26c:	1e9a      	subs	r2, r3, #2
                                       ((ULONG) media_ptr -> fx_media_sectors_per_cluster));
 800d26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
                                       ((((ULONG) FAT_index) - FX_FAT_ENTRY_START) *
 800d272:	fb02 f303 	mul.w	r3, r2, r3
                    logical_sector =  ((ULONG) media_ptr -> fx_media_data_sector_start) +
 800d276:	440b      	add	r3, r1
 800d278:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Pickup the number of sectors for the next directory cluster.  */
                    sectors =  media_ptr -> fx_media_sectors_per_cluster;
 800d27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d27c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d27e:	643b      	str	r3, [r7, #64]	@ 0x40

                    /* Read the logical sector just for cache reasons.  */
                    status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800d280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d282:	2200      	movs	r2, #0
 800d284:	613b      	str	r3, [r7, #16]
 800d286:	617a      	str	r2, [r7, #20]
                                                              media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800d288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d28a:	689a      	ldr	r2, [r3, #8]
                    status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) logical_sector,
 800d28c:	2303      	movs	r3, #3
 800d28e:	9302      	str	r3, [sp, #8]
 800d290:	2301      	movs	r3, #1
 800d292:	9301      	str	r3, [sp, #4]
 800d294:	9200      	str	r2, [sp, #0]
 800d296:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d29a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d29c:	f005 f90e 	bl	80124bc <_fx_utility_logical_sector_read>
 800d2a0:	63f8      	str	r0, [r7, #60]	@ 0x3c

                    /* Check the return value.  */
                    if (status != FX_SUCCESS)
 800d2a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d001      	beq.n	800d2ac <_fx_directory_free_search+0x568>
                    {

                        /* Return the error status.  */
                        return(status);
 800d2a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2aa:	e12d      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                    }

                    /* Clear the entire first sector of the new sub-directory cluster.  */
                    work_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer;
 800d2ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ae:	689b      	ldr	r3, [r3, #8]
 800d2b0:	677b      	str	r3, [r7, #116]	@ 0x74
                    i =  0;
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    while (i < media_ptr -> fx_media_bytes_per_sector)
 800d2b6:	e008      	b.n	800d2ca <_fx_directory_free_search+0x586>
                    {

                        /* Clear 4 bytes.  */
                        *((ULONG *)work_ptr) =  (ULONG)0;
 800d2b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	601a      	str	r2, [r3, #0]

                        /* Increment pointer.  */
                        work_ptr =  work_ptr + sizeof(ULONG);
 800d2be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d2c0:	3304      	adds	r3, #4
 800d2c2:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Increment counter.  */
                        i =  i + (ULONG)sizeof(ULONG);
 800d2c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d2c6:	3304      	adds	r3, #4
 800d2c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    while (i < media_ptr -> fx_media_bytes_per_sector)
 800d2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2ce:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d2d0:	429a      	cmp	r2, r3
 800d2d2:	d3f1      	bcc.n	800d2b8 <_fx_directory_free_search+0x574>
                    }

                    /* Write the logical sector to ensure the zeros are written.  */
                    status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) logical_sector,
 800d2d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	60bb      	str	r3, [r7, #8]
 800d2da:	60fa      	str	r2, [r7, #12]
                                                               media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DIRECTORY_SECTOR);
 800d2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2de:	689a      	ldr	r2, [r3, #8]
                    status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) logical_sector,
 800d2e0:	2303      	movs	r3, #3
 800d2e2:	9302      	str	r3, [sp, #8]
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	9301      	str	r3, [sp, #4]
 800d2e8:	9200      	str	r2, [sp, #0]
 800d2ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d2ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d2f0:	f005 fb78 	bl	80129e4 <_fx_utility_logical_sector_write>
 800d2f4:	63f8      	str	r0, [r7, #60]	@ 0x3c

                    /* Determine if the write was successful.  */
                    if (status != FX_SUCCESS)
 800d2f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d001      	beq.n	800d300 <_fx_directory_free_search+0x5bc>
                    {

                        /* Return the error code.  */
                        return(status);
 800d2fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2fe:	e103      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                    }

                    /* Determine if there are more sectors to clear in the first cluster of the new
                       sub-directory.  */
                    if (sectors > 1)
 800d300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d302:	2b01      	cmp	r3, #1
 800d304:	d95a      	bls.n	800d3bc <_fx_directory_free_search+0x678>

                        /* Yes, invalidate all cached sectors that are contained in the newly allocated first
                           cluster of the directory.  */

                        /* Flush the internal logical sector cache.  */
                        status =  _fx_utility_logical_sector_flush(media_ptr, (ULONG64) (logical_sector + 1), (ULONG64) (sectors - 1), FX_TRUE);
 800d306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d308:	3301      	adds	r3, #1
 800d30a:	2200      	movs	r2, #0
 800d30c:	603b      	str	r3, [r7, #0]
 800d30e:	607a      	str	r2, [r7, #4]
 800d310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d312:	3b01      	subs	r3, #1
 800d314:	2200      	movs	r2, #0
 800d316:	4698      	mov	r8, r3
 800d318:	4691      	mov	r9, r2
 800d31a:	2301      	movs	r3, #1
 800d31c:	9302      	str	r3, [sp, #8]
 800d31e:	e9cd 8900 	strd	r8, r9, [sp]
 800d322:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d326:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d328:	f004 feb2 	bl	8012090 <_fx_utility_logical_sector_flush>
 800d32c:	63f8      	str	r0, [r7, #60]	@ 0x3c

                        /* Determine if the flush was successful.  */
                        if (status != FX_SUCCESS)
 800d32e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d330:	2b00      	cmp	r3, #0
 800d332:	d001      	beq.n	800d338 <_fx_directory_free_search+0x5f4>
                        {

                            /* Return the error code.  */
                            return(status);
 800d334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d336:	e0e7      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                        }

                        /* Clear all additional sectors of new sub-directory.  */
                        sectors--;
 800d338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d33a:	3b01      	subs	r3, #1
 800d33c:	643b      	str	r3, [r7, #64]	@ 0x40
                        while (sectors)
 800d33e:	e03a      	b.n	800d3b6 <_fx_directory_free_search+0x672>
                        {

#ifndef FX_MEDIA_STATISTICS_DISABLE

                            /* Increment the number of driver write sector(s) requests.  */
                            media_ptr -> fx_media_driver_write_requests++;
 800d340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d342:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 800d346:	1c5a      	adds	r2, r3, #1
 800d348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d34a:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
#endif

                            /* Build Write request to the driver.  */
                            media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 800d34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d350:	2201      	movs	r2, #1
 800d352:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                            media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 800d356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d358:	2290      	movs	r2, #144	@ 0x90
 800d35a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                            media_ptr -> fx_media_driver_buffer =           media_ptr -> fx_media_memory_buffer;
 800d35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d360:	689a      	ldr	r2, [r3, #8]
 800d362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d364:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
                            media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector + ((ULONG)sectors);
 800d368:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d36a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d36c:	441a      	add	r2, r3
 800d36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d370:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                            media_ptr -> fx_media_driver_sectors =          1;
 800d374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d376:	2201      	movs	r2, #1
 800d378:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                            media_ptr -> fx_media_driver_sector_type =      FX_DIRECTORY_SECTOR;
 800d37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d37e:	2203      	movs	r2, #3
 800d380:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

                            /* Set the system write flag since we are writing a directory sector.  */
                            media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 800d384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d386:	2201      	movs	r2, #1
 800d388:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                            /* If trace is enabled, insert this event into the trace buffer.  */
                            FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, ((ULONG)logical_sector) + ((ULONG)sectors), 1, media_ptr -> fx_media_memory_buffer, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                            /* Invoke the driver to write the sector.  */
                            (media_ptr -> fx_media_driver_entry) (media_ptr);
 800d38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d38e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d392:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d394:	4798      	blx	r3

                            /* Clear the system write flag.  */
                            media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 800d396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d398:	2200      	movs	r2, #0
 800d39a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                            /* Determine if an error occurred.  */
                            if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 800d39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d003      	beq.n	800d3b0 <_fx_directory_free_search+0x66c>
                            {

                                /* Return error code.  */
                                return(media_ptr -> fx_media_driver_status);
 800d3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d3ae:	e0ab      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                            }

                            /* Decrease the number of sectors to clear.  */
                            sectors--;
 800d3b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3b2:	3b01      	subs	r3, #1
 800d3b4:	643b      	str	r3, [r7, #64]	@ 0x40
                        while (sectors)
 800d3b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d1c1      	bne.n	800d340 <_fx_directory_free_search+0x5fc>
                        }
                    }

                    /* Determine if we have found the first new cluster yet.  */
                    if (first_new_cluster == 0)
 800d3bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d101      	bne.n	800d3c6 <_fx_directory_free_search+0x682>
                    {

                        /* Remember the first new cluster. */
                        first_new_cluster =  FAT_index;
 800d3c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3c4:	65bb      	str	r3, [r7, #88]	@ 0x58
                    }

                    /* Check for a valid last cluster to link.  */
                    if (last_cluster)
 800d3c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d00a      	beq.n	800d3e2 <_fx_directory_free_search+0x69e>
                    {

                        /* Normal condition - link the last cluster with the new
                           found cluster.  */
                        status = _fx_utility_FAT_entry_write(media_ptr, last_cluster, FAT_index);
 800d3cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d3ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d3d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d3d2:	f003 ff4e 	bl	8011272 <_fx_utility_FAT_entry_write>
 800d3d6:	63f8      	str	r0, [r7, #60]	@ 0x3c

                        /* Check for a bad FAT write status.  */
                        if (status !=  FX_SUCCESS)
 800d3d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d001      	beq.n	800d3e2 <_fx_directory_free_search+0x69e>
                        {

                            /* Return the bad status.  */
                            return(status);
 800d3de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3e0:	e092      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                        }
                    }

                    /* Otherwise, remember the new FAT index as the last.  */
                    last_cluster =  FAT_index;
 800d3e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3e4:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Move to the next FAT entry.  */
                    FAT_index =  media_ptr -> fx_media_cluster_search_start;
 800d3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3ec:	667b      	str	r3, [r7, #100]	@ 0x64
                while (clusters)
 800d3ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	f47f aef8 	bne.w	800d1e6 <_fx_directory_free_search+0x4a2>
                }

                /* Place an end-of-file marker on the last cluster.  */
                status = _fx_utility_FAT_entry_write(media_ptr, last_cluster, media_ptr -> fx_media_fat_last);
 800d3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3f8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d3fc:	f8d3 347c 	ldr.w	r3, [r3, #1148]	@ 0x47c
 800d400:	461a      	mov	r2, r3
 800d402:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d404:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d406:	f003 ff34 	bl	8011272 <_fx_utility_FAT_entry_write>
 800d40a:	63f8      	str	r0, [r7, #60]	@ 0x3c

                /* Check for a bad FAT write status.  */
                if (status !=  FX_SUCCESS)
 800d40c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d001      	beq.n	800d416 <_fx_directory_free_search+0x6d2>
                {

                    /* Return the bad status.  */
                    return(status);
 800d412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d414:	e078      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                /* Flush the cached individual FAT entries */
                _fx_utility_FAT_flush(media_ptr);
#endif

                /* Now the new cluster needs to be linked to the sub-directory.  */
                if (search_dir_ptr)
 800d416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d003      	beq.n	800d424 <_fx_directory_free_search+0x6e0>
                {
                    cluster = search_dir_ptr -> fx_dir_entry_cluster;
 800d41c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d41e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d420:	663b      	str	r3, [r7, #96]	@ 0x60
 800d422:	e002      	b.n	800d42a <_fx_directory_free_search+0x6e6>
                }
                else
                {
                    cluster = media_ptr -> fx_media_root_cluster_32;
 800d424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d426:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d428:	663b      	str	r3, [r7, #96]	@ 0x60
                }

                /* Initialize loop variables.  */
                last_cluster =  0;
 800d42a:	2300      	movs	r3, #0
 800d42c:	657b      	str	r3, [r7, #84]	@ 0x54
                i =  0;
 800d42e:	2300      	movs	r3, #0
 800d430:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Follow the link of FAT entries.  */
                while (cluster < media_ptr -> fx_media_fat_reserved)
 800d432:	e021      	b.n	800d478 <_fx_directory_free_search+0x734>
                {

                    /* Read the current cluster entry from the FAT.  */
                    status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &FAT_value);
 800d434:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d438:	461a      	mov	r2, r3
 800d43a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800d43c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d43e:	f003 fcef 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800d442:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    i++;
 800d444:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d446:	3301      	adds	r3, #1
 800d448:	67fb      	str	r3, [r7, #124]	@ 0x7c

                    /* Check the return value.  */
                    if (status != FX_SUCCESS)
 800d44a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d001      	beq.n	800d454 <_fx_directory_free_search+0x710>
                    {

                        /* Return the error status.  */
                        return(status);
 800d450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d452:	e059      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                    }

                    /* Determine if the FAT read was invalid.  */
                    if ((cluster < FX_FAT_ENTRY_START) || (cluster == FAT_value) || (i > media_ptr -> fx_media_total_clusters))
 800d454:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d456:	2b01      	cmp	r3, #1
 800d458:	d908      	bls.n	800d46c <_fx_directory_free_search+0x728>
 800d45a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d45c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d45e:	429a      	cmp	r2, r3
 800d460:	d004      	beq.n	800d46c <_fx_directory_free_search+0x728>
 800d462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d466:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d468:	429a      	cmp	r2, r3
 800d46a:	d901      	bls.n	800d470 <_fx_directory_free_search+0x72c>
                    {

                        /* Return the bad status.  */
                        return(FX_FAT_READ_ERROR);
 800d46c:	2303      	movs	r3, #3
 800d46e:	e04b      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                    }

                    /* Save the last valid cluster.  */
                    last_cluster =  cluster;
 800d470:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d472:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Setup for the next cluster.  */
                    cluster =  FAT_value;
 800d474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d476:	663b      	str	r3, [r7, #96]	@ 0x60
                while (cluster < media_ptr -> fx_media_fat_reserved)
 800d478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d47a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d47e:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 800d482:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d484:	429a      	cmp	r2, r3
 800d486:	d3d5      	bcc.n	800d434 <_fx_directory_free_search+0x6f0>
                }

                /* Decrease the available clusters in the media.  */
                media_ptr -> fx_media_available_clusters =  media_ptr -> fx_media_available_clusters - clusters_needed;
 800d488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d48a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800d48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d48e:	1ad2      	subs	r2, r2, r3
 800d490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d492:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Increase the number of directory entries.  */
                directory_entries =  directory_entries + ((clusters_needed * media_ptr -> fx_media_sectors_per_cluster) * media_ptr -> fx_media_bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 800d494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d498:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d49a:	fb03 f202 	mul.w	r2, r3, r2
 800d49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4a2:	fb02 f303 	mul.w	r3, r2, r3
 800d4a6:	095b      	lsrs	r3, r3, #5
 800d4a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4aa:	4413      	add	r3, r2
 800d4ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Determine if we need to reset the free entry start since we changed the
                   number of directory entries.  If the last entry was not free, then we
                   should definitely reset the free entry start.  */
                if (!(((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR) FX_DIR_ENTRY_FREE) && (entry_ptr -> fx_dir_entry_short_name[0] == 0)))
 800d4ae:	69fb      	ldr	r3, [r7, #28]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	2be5      	cmp	r3, #229	@ 0xe5
 800d4b6:	d103      	bne.n	800d4c0 <_fx_directory_free_search+0x77c>
 800d4b8:	69fb      	ldr	r3, [r7, #28]
 800d4ba:	791b      	ldrb	r3, [r3, #4]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d001      	beq.n	800d4c4 <_fx_directory_free_search+0x780>
                {

                    /* Reset the free entry start to indicate we haven't found a starting free entry yet.  */
                    free_entry_start =  directory_entries;
 800d4c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4c2:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Update the directory size field.  */
                directory_ptr -> fx_dir_entry_file_size =  directory_entries;
 800d4c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	469a      	mov	sl, r3
 800d4ca:	4693      	mov	fp, r2
 800d4cc:	6a3b      	ldr	r3, [r7, #32]
 800d4ce:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38

                /* Defer the update of the FAT entry and the last cluster of the current
                   directory entry until after the new cluster is initialized and written out.  */

                /* Determine if a FAT32 is present.  */
                if ((media_ptr -> fx_media_32_bit_FAT) && (search_dir_ptr == FX_NULL))
 800d4d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d005      	beq.n	800d4e6 <_fx_directory_free_search+0x7a2>
 800d4da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d102      	bne.n	800d4e6 <_fx_directory_free_search+0x7a2>
                {

                    /* Change root directory entry count - FAT32 has a variable sized root directory.  */
                    media_ptr -> fx_media_root_directory_entries =  directory_entries;
 800d4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4e4:	679a      	str	r2, [r3, #120]	@ 0x78
                }

                /* At this point, link up the last cluster with the new cluster.  */
                status =  _fx_utility_FAT_entry_write(media_ptr, last_cluster, first_new_cluster);
 800d4e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d4e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d4ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d4ec:	f003 fec1 	bl	8011272 <_fx_utility_FAT_entry_write>
 800d4f0:	63f8      	str	r0, [r7, #60]	@ 0x3c

                /* Check the return value.  */
                if (status != FX_SUCCESS)
 800d4f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d001      	beq.n	800d4fc <_fx_directory_free_search+0x7b8>
                {

                    /* Return the error status.  */
                    return(status);
 800d4f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4fa:	e005      	b.n	800d508 <_fx_directory_free_search+0x7c4>
                /* Flush the cached individual FAT entries */
                _fx_utility_FAT_flush(media_ptr);
#endif
            }
        }
    } while (directory_index < directory_entries);
 800d4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d500:	429a      	cmp	r2, r3
 800d502:	f63f adbf 	bhi.w	800d084 <_fx_directory_free_search+0x340>

    /* Return FX_NO_MORE_SPACE status to the caller.  */
    return(FX_NO_MORE_SPACE);
 800d506:	230a      	movs	r3, #10
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3780      	adds	r7, #128	@ 0x80
 800d50c:	46bd      	mov	sp, r7
 800d50e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d512:	bf00      	nop

0800d514 <_fx_directory_name_extract>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
CHAR  *_fx_directory_name_extract(CHAR *source_ptr, CHAR *dest_ptr)
{
 800d514:	b480      	push	{r7}
 800d516:	b085      	sub	sp, #20
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
 800d51c:	6039      	str	r1, [r7, #0]

UINT i;


    /* Set the destination string to NULL.  */
    dest_ptr[0] = 0;
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	2200      	movs	r2, #0
 800d522:	701a      	strb	r2, [r3, #0]

    /* Is a backslash present?  */
    if ((*source_ptr == '\\') || (*source_ptr == '/'))
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	2b5c      	cmp	r3, #92	@ 0x5c
 800d52a:	d003      	beq.n	800d534 <_fx_directory_name_extract+0x20>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	2b2f      	cmp	r3, #47	@ 0x2f
 800d532:	d106      	bne.n	800d542 <_fx_directory_name_extract+0x2e>
    {

        /* Advance the string pointer.  */
        source_ptr++;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	3301      	adds	r3, #1
 800d538:	607b      	str	r3, [r7, #4]
    }

    /* Loop to remove any leading spaces.  */
    while (*source_ptr == ' ')
 800d53a:	e002      	b.n	800d542 <_fx_directory_name_extract+0x2e>
    {

        /* Position past leading space.  */
        source_ptr++;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	3301      	adds	r3, #1
 800d540:	607b      	str	r3, [r7, #4]
    while (*source_ptr == ' ')
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	781b      	ldrb	r3, [r3, #0]
 800d546:	2b20      	cmp	r3, #32
 800d548:	d0f8      	beq.n	800d53c <_fx_directory_name_extract+0x28>
    }

    /* Loop to extract the name.  */
    i = 0;
 800d54a:	2300      	movs	r3, #0
 800d54c:	60fb      	str	r3, [r7, #12]
    while (*source_ptr)
 800d54e:	e015      	b.n	800d57c <_fx_directory_name_extract+0x68>
    {

        /* If another backslash is present, break the loop.  */
        if ((*source_ptr == '\\') || (*source_ptr == '/'))
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	781b      	ldrb	r3, [r3, #0]
 800d554:	2b5c      	cmp	r3, #92	@ 0x5c
 800d556:	d017      	beq.n	800d588 <_fx_directory_name_extract+0x74>
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	2b2f      	cmp	r3, #47	@ 0x2f
 800d55e:	d013      	beq.n	800d588 <_fx_directory_name_extract+0x74>
            break;
        }

        /* Long name can be at most 255 characters, but are further limited by the
           FX_MAX_LONG_NAME_LEN define.  */
        if (i == FX_MAX_LONG_NAME_LEN - 1)
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	2bff      	cmp	r3, #255	@ 0xff
 800d564:	d00f      	beq.n	800d586 <_fx_directory_name_extract+0x72>
        {
            break;
        }

        /* Store the character.  */
        dest_ptr[i] =  *source_ptr++;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	1c5a      	adds	r2, r3, #1
 800d56a:	607a      	str	r2, [r7, #4]
 800d56c:	6839      	ldr	r1, [r7, #0]
 800d56e:	68fa      	ldr	r2, [r7, #12]
 800d570:	440a      	add	r2, r1
 800d572:	781b      	ldrb	r3, [r3, #0]
 800d574:	7013      	strb	r3, [r2, #0]

        /* Increment the character counter.  */
        i++;
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	3301      	adds	r3, #1
 800d57a:	60fb      	str	r3, [r7, #12]
    while (*source_ptr)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	781b      	ldrb	r3, [r3, #0]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d1e5      	bne.n	800d550 <_fx_directory_name_extract+0x3c>
 800d584:	e000      	b.n	800d588 <_fx_directory_name_extract+0x74>
            break;
 800d586:	bf00      	nop
    }

    /* NULL-terminate the string.  */
    dest_ptr[i] =  0;
 800d588:	683a      	ldr	r2, [r7, #0]
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	4413      	add	r3, r2
 800d58e:	2200      	movs	r2, #0
 800d590:	701a      	strb	r2, [r3, #0]

    /* Determine if we can backup to the previous character.  */
    if (i)
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d00b      	beq.n	800d5b0 <_fx_directory_name_extract+0x9c>
    {

        /* Yes, we can move backwards.  */
        i--;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	3b01      	subs	r3, #1
 800d59c:	60fb      	str	r3, [r7, #12]
    }

    /* Get rid of trailing blanks in the destination string.  */
    while (dest_ptr[i] == ' ')
 800d59e:	e007      	b.n	800d5b0 <_fx_directory_name_extract+0x9c>
    {

        /* Set this entry to NULL.  */
        dest_ptr[i] =  0;
 800d5a0:	683a      	ldr	r2, [r7, #0]
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	4413      	add	r3, r2
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	701a      	strb	r2, [r3, #0]

        /* Backup to the next character. Since leading spaces have been removed,
           we know that the index is always greater than 1.  */
        i--;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	3b01      	subs	r3, #1
 800d5ae:	60fb      	str	r3, [r7, #12]
    while (dest_ptr[i] == ' ')
 800d5b0:	683a      	ldr	r2, [r7, #0]
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	4413      	add	r3, r2
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	2b20      	cmp	r3, #32
 800d5ba:	d0f1      	beq.n	800d5a0 <_fx_directory_name_extract+0x8c>
    }

    /* Determine if the source string is now at the end.  */
    if (*source_ptr == 0)
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d101      	bne.n	800d5c8 <_fx_directory_name_extract+0xb4>
    {

        /* Yes, return a NULL pointer.  */
        source_ptr = FX_NULL;
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	607b      	str	r3, [r7, #4]
    }

    /* Return the last pointer position in the source.  */
    return(source_ptr);
 800d5c8:	687b      	ldr	r3, [r7, #4]
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3714      	adds	r7, #20
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr

0800d5d6 <_fx_directory_search>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _fx_directory_search(FX_MEDIA *media_ptr, CHAR *name_ptr, FX_DIR_ENTRY *entry_ptr,
                           FX_DIR_ENTRY *last_dir_ptr, CHAR **last_name_ptr)
{
 800d5d6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d5da:	b0c0      	sub	sp, #256	@ 0x100
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d5e0:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d5e2:	627a      	str	r2, [r7, #36]	@ 0x24
 800d5e4:	623b      	str	r3, [r7, #32]
UINT          found;
UINT          status;
#ifndef FX_MEDIA_DISABLE_SEARCH_CACHE
UINT          v, j;
#endif /* FX_MEDIA_DISABLE_SEARCH_CACHE */
ULONG         cluster, next_cluster = 0;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
FX_DIR_ENTRY  search_dir;
FX_DIR_ENTRY *search_dir_ptr;
CHAR         *name, alpha, name_alpha;
#ifndef FX_MEDIA_DISABLE_SEARCH_CACHE
UINT          index;
CHAR         *path_ptr =  FX_NULL;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
CHAR         *original_name =  name_ptr;
 800d5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
#endif /* FX_ENABLE_EXFAT */

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of directory search requests.  */
    media_ptr -> fx_media_directory_searches++;
 800d5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5fa:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 800d5fe:	1c5a      	adds	r2, r3, #1
 800d600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d602:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#endif

    /* Setup pointer to media name buffer.  */
    name =  media_ptr -> fx_media_name_buffer;
 800d606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d608:	f603 036c 	addw	r3, r3, #2156	@ 0x86c
 800d60c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

    /* Setup the last directory, if required.  */
    if (last_dir_ptr)
 800d610:	6a3b      	ldr	r3, [r7, #32]
 800d612:	2b00      	cmp	r3, #0
 800d614:	d003      	beq.n	800d61e <_fx_directory_search+0x48>
    {

        /* Set the first character of the directory entry to NULL to
           indicate root or no directory.  */
        last_dir_ptr -> fx_dir_entry_name[0] =  0;
 800d616:	6a3b      	ldr	r3, [r7, #32]
 800d618:	681a      	ldr	r2, [r3, #0]
 800d61a:	2300      	movs	r3, #0
 800d61c:	7013      	strb	r3, [r2, #0]
    }

    /* Determine if the file name has a full directory path.  */
    if ((*name_ptr == '\\') || (*name_ptr == '/'))
 800d61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	2b5c      	cmp	r3, #92	@ 0x5c
 800d624:	d003      	beq.n	800d62e <_fx_directory_search+0x58>
 800d626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d628:	781b      	ldrb	r3, [r3, #0]
 800d62a:	2b2f      	cmp	r3, #47	@ 0x2f
 800d62c:	d103      	bne.n	800d636 <_fx_directory_search+0x60>
    {

        /* Directory name has full path, set the search pointer to NULL.  */
        search_dir_ptr =  FX_NULL;
 800d62e:	2300      	movs	r3, #0
 800d630:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d634:	e01b      	b.n	800d66e <_fx_directory_search+0x98>
                search_dir_ptr =  FX_NULL;
            }
        }
        else
#endif
        if (media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_name[0])
 800d636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d638:	f8d3 34b0 	ldr.w	r3, [r3, #1200]	@ 0x4b0
 800d63c:	781b      	ldrb	r3, [r3, #0]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d012      	beq.n	800d668 <_fx_directory_search+0x92>
        {

            /* Start at the current working directory of the media.  */
            search_dir =  media_ptr -> fx_media_default_path.fx_path_directory;
 800d642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d644:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800d648:	f503 6196 	add.w	r1, r3, #1200	@ 0x4b0
 800d64c:	2370      	movs	r3, #112	@ 0x70
 800d64e:	461a      	mov	r2, r3
 800d650:	f007 ffea 	bl	8015628 <memcpy>

#ifndef FX_MEDIA_DISABLE_SEARCH_CACHE

            /* Setup pointer to the path.  */
            path_ptr =  media_ptr -> fx_media_default_path.fx_path_string;
 800d654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d656:	f503 63a4 	add.w	r3, r3, #1312	@ 0x520
 800d65a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
#endif

            /* Set the internal pointer to the search directory as well.  */
            search_dir_ptr =  &search_dir;
 800d65e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d662:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d666:	e002      	b.n	800d66e <_fx_directory_search+0x98>
        else
        {

            /* The current default directory is the root so just set the
               search directory pointer to NULL.  */
            search_dir_ptr =  FX_NULL;
 800d668:	2300      	movs	r3, #0
 800d66a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    }

#ifndef FX_MEDIA_DISABLE_SEARCH_CACHE

    /* Determine if there is a previously found directory entry.  */
    if (media_ptr -> fx_media_last_found_name[0])
 800d66e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d670:	f893 33b0 	ldrb.w	r3, [r3, #944]	@ 0x3b0
 800d674:	2b00      	cmp	r3, #0
 800d676:	f000 81b7 	beq.w	800d9e8 <_fx_directory_search+0x412>
    CHAR *temp_ptr, beta;

        /* Yes, there is a previously found directory in our cache.  */

        /* Initialize the index.  */
        v =  0;
 800d67a:	2300      	movs	r3, #0
 800d67c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

        /* Determine if there is a full path.  */
        if ((*name_ptr == '\\') || (*name_ptr == '/'))
 800d680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	2b5c      	cmp	r3, #92	@ 0x5c
 800d686:	d02d      	beq.n	800d6e4 <_fx_directory_search+0x10e>
 800d688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d68a:	781b      	ldrb	r3, [r3, #0]
 800d68c:	2b2f      	cmp	r3, #47	@ 0x2f
 800d68e:	d14c      	bne.n	800d72a <_fx_directory_search+0x154>
        {

            /* Yes, the full path is in the name buffer. Simply compare with what is in
               the last search buffer.  */
            while ((v < (FX_MAX_LAST_NAME_LEN - 1)) && (name_ptr[v]))
 800d690:	e028      	b.n	800d6e4 <_fx_directory_search+0x10e>
            {

                /* Pickup the respective name characters.  */
                alpha =  name_ptr[v];
 800d692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d698:	4413      	add	r3, r2
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
                beta =   media_ptr -> fx_media_last_found_name[v];
 800d6a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d6a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6a6:	4413      	add	r3, r2
 800d6a8:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800d6ac:	781b      	ldrb	r3, [r3, #0]
 800d6ae:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                /* Ensure directory markers are the same.  */
                if (alpha == '\\')
 800d6b2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800d6b6:	2b5c      	cmp	r3, #92	@ 0x5c
 800d6b8:	d102      	bne.n	800d6c0 <_fx_directory_search+0xea>
                {
                    alpha =  '/';
 800d6ba:	232f      	movs	r3, #47	@ 0x2f
 800d6bc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
                }
                if (beta == '\\')
 800d6c0:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800d6c4:	2b5c      	cmp	r3, #92	@ 0x5c
 800d6c6:	d102      	bne.n	800d6ce <_fx_directory_search+0xf8>
                {
                    beta =  '/';
 800d6c8:	232f      	movs	r3, #47	@ 0x2f
 800d6ca:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
                }

                /* Is the name the same?  */
                if (alpha != beta)
 800d6ce:	f897 20d3 	ldrb.w	r2, [r7, #211]	@ 0xd3
 800d6d2:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800d6d6:	429a      	cmp	r2, r3
 800d6d8:	d110      	bne.n	800d6fc <_fx_directory_search+0x126>
                    /* Break out of loop!  */
                    break;
                }

                /* Move to next character.  */
                v++;
 800d6da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6de:	3301      	adds	r3, #1
 800d6e0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
            while ((v < (FX_MAX_LAST_NAME_LEN - 1)) && (name_ptr[v]))
 800d6e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6e8:	2bfe      	cmp	r3, #254	@ 0xfe
 800d6ea:	d808      	bhi.n	800d6fe <_fx_directory_search+0x128>
 800d6ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6f2:	4413      	add	r3, r2
 800d6f4:	781b      	ldrb	r3, [r3, #0]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d1cb      	bne.n	800d692 <_fx_directory_search+0xbc>
 800d6fa:	e000      	b.n	800d6fe <_fx_directory_search+0x128>
                    break;
 800d6fc:	bf00      	nop
            }

            /* Determine if we have a match.  */
            if (name_ptr[v] != media_ptr -> fx_media_last_found_name[v])
 800d6fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d704:	4413      	add	r3, r2
 800d706:	7819      	ldrb	r1, [r3, #0]
 800d708:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d70a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d70e:	4413      	add	r3, r2
 800d710:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	4299      	cmp	r1, r3
 800d718:	d003      	beq.n	800d722 <_fx_directory_search+0x14c>
            {
                match =  FX_FALSE;
 800d71a:	2300      	movs	r3, #0
 800d71c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            if (name_ptr[v] != media_ptr -> fx_media_last_found_name[v])
 800d720:	e0cd      	b.n	800d8be <_fx_directory_search+0x2e8>
            }
            else
            {
                match =  FX_TRUE;
 800d722:	2301      	movs	r3, #1
 800d724:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            if (name_ptr[v] != media_ptr -> fx_media_last_found_name[v])
 800d728:	e0c9      	b.n	800d8be <_fx_directory_search+0x2e8>
        }
        else
        {

            /* Default to found.  */
            match =  FX_TRUE;
 800d72a:	2301      	movs	r3, #1
 800d72c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

            /* Determine if there is a default path to compare with.  */
            if (path_ptr)
 800d730:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d734:	2b00      	cmp	r3, #0
 800d736:	d043      	beq.n	800d7c0 <_fx_directory_search+0x1ea>
            {

                /* Yes, compare the current path with what is contained in the last
                   found buffer. Note that the last found name must have at least one
                   path separator as well as room for at least one character for a name. */
                while ((v < (FX_MAX_LAST_NAME_LEN - 1)) && (path_ptr[v]))
 800d738:	e029      	b.n	800d78e <_fx_directory_search+0x1b8>
                {

                    /* Pickup the respective name characters.  */
                    alpha =  media_ptr -> fx_media_last_found_name[v];
 800d73a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d73c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d740:	4413      	add	r3, r2
 800d742:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
                    beta =   path_ptr[v];
 800d74c:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d754:	4413      	add	r3, r2
 800d756:	781b      	ldrb	r3, [r3, #0]
 800d758:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                    /* Ensure directory markers are the same.  */
                    if (alpha == '\\')
 800d75c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800d760:	2b5c      	cmp	r3, #92	@ 0x5c
 800d762:	d102      	bne.n	800d76a <_fx_directory_search+0x194>
                    {
                        alpha =  '/';
 800d764:	232f      	movs	r3, #47	@ 0x2f
 800d766:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
                    }
                    if (beta == '\\')
 800d76a:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800d76e:	2b5c      	cmp	r3, #92	@ 0x5c
 800d770:	d102      	bne.n	800d778 <_fx_directory_search+0x1a2>
                    {
                        beta =  '/';
 800d772:	232f      	movs	r3, #47	@ 0x2f
 800d774:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
                    }

                    /* Is the name the same?  */
                    if (alpha != beta)
 800d778:	f897 20d3 	ldrb.w	r2, [r7, #211]	@ 0xd3
 800d77c:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800d780:	429a      	cmp	r2, r3
 800d782:	d111      	bne.n	800d7a8 <_fx_directory_search+0x1d2>
                        /* Break out of loop!  */
                        break;
                    }

                    /* Move to next character.  */
                    v++;
 800d784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d788:	3301      	adds	r3, #1
 800d78a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                while ((v < (FX_MAX_LAST_NAME_LEN - 1)) && (path_ptr[v]))
 800d78e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d792:	2bfe      	cmp	r3, #254	@ 0xfe
 800d794:	d809      	bhi.n	800d7aa <_fx_directory_search+0x1d4>
 800d796:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d79a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d79e:	4413      	add	r3, r2
 800d7a0:	781b      	ldrb	r3, [r3, #0]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d1c9      	bne.n	800d73a <_fx_directory_search+0x164>
 800d7a6:	e000      	b.n	800d7aa <_fx_directory_search+0x1d4>
                        break;
 800d7a8:	bf00      	nop
                }

                /* Determine if we don't have a match...  The relative path must be exhausted. */
                if (path_ptr[v])
 800d7aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d7ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7b2:	4413      	add	r3, r2
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d002      	beq.n	800d7c0 <_fx_directory_search+0x1ea>
                {
                    match =  FX_FALSE;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                }
            }

            /* Determine if we still have a match.  */
            if (match)
 800d7c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d07a      	beq.n	800d8be <_fx_directory_search+0x2e8>

                /* Now examine the rest of the last name and the newly supplied
                   input name.  */

                /* Determine if a valid directory separator is present.  */
                if ((media_ptr -> fx_media_last_found_name[v] != '\\') &&
 800d7c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d7ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7ce:	4413      	add	r3, r2
 800d7d0:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800d7d4:	781b      	ldrb	r3, [r3, #0]
 800d7d6:	2b5c      	cmp	r3, #92	@ 0x5c
 800d7d8:	d00c      	beq.n	800d7f4 <_fx_directory_search+0x21e>
                    (media_ptr -> fx_media_last_found_name[v] != '/'))
 800d7da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d7dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7e0:	4413      	add	r3, r2
 800d7e2:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800d7e6:	781b      	ldrb	r3, [r3, #0]
                if ((media_ptr -> fx_media_last_found_name[v] != '\\') &&
 800d7e8:	2b2f      	cmp	r3, #47	@ 0x2f
 800d7ea:	d003      	beq.n	800d7f4 <_fx_directory_search+0x21e>
                {

                    /* Set match to false - invalid directory path separator.  */
                    match =  FX_FALSE;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d7f2:	e004      	b.n	800d7fe <_fx_directory_search+0x228>
                }
                else
                {
                    /* Position past the next directory separator in the
                       last name string.  */
                    v++;
 800d7f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7f8:	3301      	adds	r3, #1
 800d7fa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                }

                /* Yes, the full path is in the name buffer. Simply compare with what is in
                   the last search buffer.  */
                j =  0;
 800d7fe:	2300      	movs	r3, #0
 800d800:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
                while ((v < (FX_MAX_LAST_NAME_LEN - 1)) && (name_ptr[j]) && (match))
 800d804:	e02d      	b.n	800d862 <_fx_directory_search+0x28c>
                {

                    /* Pickup the respective name characters.  */
                    alpha =  name_ptr[j];
 800d806:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d808:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d80c:	4413      	add	r3, r2
 800d80e:	781b      	ldrb	r3, [r3, #0]
 800d810:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
                    beta =   media_ptr -> fx_media_last_found_name[v];
 800d814:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d81a:	4413      	add	r3, r2
 800d81c:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800d820:	781b      	ldrb	r3, [r3, #0]
 800d822:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                    /* Ensure directory markers are the same.  */
                    if (alpha == '\\')
 800d826:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800d82a:	2b5c      	cmp	r3, #92	@ 0x5c
 800d82c:	d102      	bne.n	800d834 <_fx_directory_search+0x25e>
                    {
                        alpha =  '/';
 800d82e:	232f      	movs	r3, #47	@ 0x2f
 800d830:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
                    }
                    if (beta == '\\')
 800d834:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800d838:	2b5c      	cmp	r3, #92	@ 0x5c
 800d83a:	d102      	bne.n	800d842 <_fx_directory_search+0x26c>
                    {
                        beta =  '/';
 800d83c:	232f      	movs	r3, #47	@ 0x2f
 800d83e:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
                    }

                    /* Is the name the same?  */
                    if (alpha != beta)
 800d842:	f897 20d3 	ldrb.w	r2, [r7, #211]	@ 0xd3
 800d846:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800d84a:	429a      	cmp	r2, r3
 800d84c:	d119      	bne.n	800d882 <_fx_directory_search+0x2ac>
                        /* Break out of loop!  */
                        break;
                    }

                    /* Move to next character.  */
                    v++;
 800d84e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d852:	3301      	adds	r3, #1
 800d854:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                    j++;
 800d858:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d85c:	3301      	adds	r3, #1
 800d85e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
                while ((v < (FX_MAX_LAST_NAME_LEN - 1)) && (name_ptr[j]) && (match))
 800d862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d866:	2bfe      	cmp	r3, #254	@ 0xfe
 800d868:	d80c      	bhi.n	800d884 <_fx_directory_search+0x2ae>
 800d86a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d86c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d870:	4413      	add	r3, r2
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d005      	beq.n	800d884 <_fx_directory_search+0x2ae>
 800d878:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d1c2      	bne.n	800d806 <_fx_directory_search+0x230>
 800d880:	e000      	b.n	800d884 <_fx_directory_search+0x2ae>
                        break;
 800d882:	bf00      	nop
                }

                /* Avoid accessing fx_media_last_found_name out of bounds. */
                if (v >= 256)
 800d884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d888:	2bff      	cmp	r3, #255	@ 0xff
 800d88a:	d903      	bls.n	800d894 <_fx_directory_search+0x2be>
                {
                    match = FX_FALSE;
 800d88c:	2300      	movs	r3, #0
 800d88e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d892:	e014      	b.n	800d8be <_fx_directory_search+0x2e8>
                }
                else if ((match) && (name_ptr[j] != media_ptr -> fx_media_last_found_name[v]))
 800d894:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d010      	beq.n	800d8be <_fx_directory_search+0x2e8>
 800d89c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d89e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800d8a2:	4413      	add	r3, r2
 800d8a4:	7819      	ldrb	r1, [r3, #0]
 800d8a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d8ac:	4413      	add	r3, r2
 800d8ae:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800d8b2:	781b      	ldrb	r3, [r3, #0]
 800d8b4:	4299      	cmp	r1, r3
 800d8b6:	d002      	beq.n	800d8be <_fx_directory_search+0x2e8>
                {

                    /* We don't have a match.  */
                    match =  FX_FALSE;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                }
            }
        }

        /* Now determine if we actually found a match.  */
        if (match)
 800d8be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	f000 8090 	beq.w	800d9e8 <_fx_directory_search+0x412>
        {

            /* Save the directory entry name pointer.  */
            temp_ptr =  entry_ptr -> fx_dir_entry_name;
 800d8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

            /* Copy the saved directory entry.  */
            *entry_ptr =  media_ptr -> fx_media_last_found_entry;
 800d8d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d4:	4610      	mov	r0, r2
 800d8d6:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800d8da:	2270      	movs	r2, #112	@ 0x70
 800d8dc:	4619      	mov	r1, r3
 800d8de:	f007 fea3 	bl	8015628 <memcpy>

            /* Restore the directory entry name pointer.  */
            entry_ptr -> fx_dir_entry_name =  temp_ptr;
 800d8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d8e8:	601a      	str	r2, [r3, #0]

            /* Copy the directory name into the destination directory name.  */
            for (index = 0; index < FX_MAX_LONG_NAME_LEN; index++)
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d8f0:	e01d      	b.n	800d92e <_fx_directory_search+0x358>
            {

                /* Copy character into the destination.  */
                temp_ptr[index] =  media_ptr -> fx_media_last_found_file_name[index];
 800d8f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d8f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d8fa:	4413      	add	r3, r2
 800d8fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d8fe:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800d902:	440a      	add	r2, r1
 800d904:	f502 722c 	add.w	r2, r2, #688	@ 0x2b0
 800d908:	7812      	ldrb	r2, [r2, #0]
 800d90a:	701a      	strb	r2, [r3, #0]

                /* See if we have copied the NULL termination character.  */
                if (temp_ptr[index] == (CHAR)FX_NULL)
 800d90c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d910:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d914:	4413      	add	r3, r2
 800d916:	781b      	ldrb	r3, [r3, #0]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d103      	bne.n	800d924 <_fx_directory_search+0x34e>
                {
                
                    /* Determine if we should break here or at the top of the loop.  */
                    if (index < (FX_MAX_LONG_NAME_LEN - 1))
 800d91c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d920:	2bfe      	cmp	r3, #254	@ 0xfe
 800d922:	d909      	bls.n	800d938 <_fx_directory_search+0x362>
            for (index = 0; index < FX_MAX_LONG_NAME_LEN; index++)
 800d924:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d928:	3301      	adds	r3, #1
 800d92a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d92e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800d932:	2bff      	cmp	r3, #255	@ 0xff
 800d934:	d9dd      	bls.n	800d8f2 <_fx_directory_search+0x31c>
 800d936:	e000      	b.n	800d93a <_fx_directory_search+0x364>
                    {
                    
                        /* Yes, break out of the loop early.  */
                        break;
 800d938:	bf00      	nop
                    }
                }
            }

            /* Determine if there is a search directory to copy.  */
            if ((last_dir_ptr) && (media_ptr -> fx_media_last_found_directory_valid))
 800d93a:	6a3b      	ldr	r3, [r7, #32]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d041      	beq.n	800d9c4 <_fx_directory_search+0x3ee>
 800d940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d942:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800d946:	2b00      	cmp	r3, #0
 800d948:	d03c      	beq.n	800d9c4 <_fx_directory_search+0x3ee>

                /* Yes, there was a search directory... and one is requested in this request as well.
                   Simply copy it into the destination.  */

                /* First, save the name pointer from the list directory pointer.  */
                destination_name_ptr =  last_dir_ptr -> fx_dir_entry_name;
 800d94a:	6a3b      	ldr	r3, [r7, #32]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

                /* Copy the entire directory entry structure.  */
                *last_dir_ptr =  media_ptr -> fx_media_last_found_directory;
 800d952:	6a3a      	ldr	r2, [r7, #32]
 800d954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d956:	4610      	mov	r0, r2
 800d958:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800d95c:	2270      	movs	r2, #112	@ 0x70
 800d95e:	4619      	mov	r1, r3
 800d960:	f007 fe62 	bl	8015628 <memcpy>

                /* Restore the original name buffer pointer.  */
                last_dir_ptr -> fx_dir_entry_name =  destination_name_ptr;
 800d964:	6a3b      	ldr	r3, [r7, #32]
 800d966:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d96a:	601a      	str	r2, [r3, #0]

                /* Pickup pointer to name to copy.  */
                source_name_ptr =  media_ptr -> fx_media_last_found_directory.fx_dir_entry_name;
 800d96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d96e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 800d972:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

                /* Loop to copy the name into the last directory name buffer.  */
                for (n = 0; n < FX_MAX_LONG_NAME_LEN; n++)
 800d976:	2300      	movs	r3, #0
 800d978:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d97c:	e01c      	b.n	800d9b8 <_fx_directory_search+0x3e2>
                {
                
                    /* Copy a character.  */
                    destination_name_ptr[n] =  source_name_ptr[n];
 800d97e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d986:	441a      	add	r2, r3
 800d988:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 800d98c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d990:	440b      	add	r3, r1
 800d992:	7812      	ldrb	r2, [r2, #0]
 800d994:	701a      	strb	r2, [r3, #0]
                
                    /* See if we have copied the NULL termination character.  */
                    if (source_name_ptr[n] == (CHAR)FX_NULL)
 800d996:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d99a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d99e:	4413      	add	r3, r2
 800d9a0:	781b      	ldrb	r3, [r3, #0]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d103      	bne.n	800d9ae <_fx_directory_search+0x3d8>
                    {
                
                        /* Determine if we should break here or at the top of the loop.  */
                        if (n < (FX_MAX_LONG_NAME_LEN - 1))
 800d9a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d9aa:	2bfe      	cmp	r3, #254	@ 0xfe
 800d9ac:	d909      	bls.n	800d9c2 <_fx_directory_search+0x3ec>
                for (n = 0; n < FX_MAX_LONG_NAME_LEN; n++)
 800d9ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d9b2:	3301      	adds	r3, #1
 800d9b4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d9b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d9bc:	2bff      	cmp	r3, #255	@ 0xff
 800d9be:	d9de      	bls.n	800d97e <_fx_directory_search+0x3a8>
 800d9c0:	e000      	b.n	800d9c4 <_fx_directory_search+0x3ee>
                        {
                    
                            /* Yes, break out of the loop early.  */
                            break;
 800d9c2:	bf00      	nop
                    }
                }
            }

            /* Return the last name pointer, if required.  */
            if (last_name_ptr)
 800d9c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d004      	beq.n	800d9d6 <_fx_directory_search+0x400>
            {

                /* Just set the last name to initial name string.  */
                *last_name_ptr =  temp_ptr;
 800d9cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d9d0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d9d4:	601a      	str	r2, [r3, #0]
            }

#ifndef FX_MEDIA_STATISTICS_DISABLE

            /* Increment the number of directory search cache hits.  */
            media_ptr -> fx_media_directory_search_cache_hits++;
 800d9d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9d8:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800d9dc:	1c5a      	adds	r2, r3, #1
 800d9de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9e0:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
#endif

            /* Return success.  */
            return(FX_SUCCESS);
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	e2ff      	b.n	800dfe8 <_fx_directory_search+0xa12>
        }
    }

    /* Not a sequential search, invalidate the saved information.  */
    media_ptr -> fx_media_last_found_name[0] =  FX_NULL;
 800d9e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	f882 33b0 	strb.w	r3, [r2, #944]	@ 0x3b0
    /* Loop to traverse the directory paths to find the specified file.  */
    do
    {

        /* Remember the last name pointer, if required.  */
        if (last_name_ptr)
 800d9f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d003      	beq.n	800da00 <_fx_directory_search+0x42a>
        {

            /* Just set the last name to initial name string.  */
            *last_name_ptr =  name_ptr;
 800d9f8:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800d9fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9fe:	6013      	str	r3, [r2, #0]
        }

        /* Extract file name.  */
        name_ptr =  _fx_directory_name_extract(name_ptr, name);
 800da00:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800da04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da06:	f7ff fd85 	bl	800d514 <_fx_directory_name_extract>
 800da0a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Calculate the directory size.  */
        if (search_dir_ptr)
 800da0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800da10:	2b00      	cmp	r3, #0
 800da12:	f000 80be 	beq.w	800db92 <_fx_directory_search+0x5bc>
            else
            {
#endif /* FX_ENABLE_EXFAT */

                /* Ensure that the search directory's last search cluster is cleared.  */
                search_dir_ptr -> fx_dir_entry_last_search_cluster =  0;
 800da16:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800da1a:	2300      	movs	r3, #0
 800da1c:	6513      	str	r3, [r2, #80]	@ 0x50

                /* Calculate the directory size by counting the allocated
                clusters for it.  */
                i =        0;
 800da1e:	2300      	movs	r3, #0
 800da20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                cluster =  search_dir_ptr -> fx_dir_entry_cluster;
 800da24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800da28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da2a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
                while (cluster < media_ptr -> fx_media_fat_reserved)
 800da2e:	e02b      	b.n	800da88 <_fx_directory_search+0x4b2>
                {

                    /* Increment the cluster count.  */
                    i++;
 800da30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800da34:	3301      	adds	r3, #1
 800da36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                    /* Read the next FAT entry.  */
                    status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &next_cluster);
 800da3a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800da3e:	461a      	mov	r2, r3
 800da40:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 800da44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800da46:	f003 f9eb 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800da4a:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8

                    /* Check the return status.  */
                    if (status != FX_SUCCESS)
 800da4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800da52:	2b00      	cmp	r3, #0
 800da54:	d002      	beq.n	800da5c <_fx_directory_search+0x486>
                    {

                        /* Return the bad status.  */
                        return(status);
 800da56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800da5a:	e2c5      	b.n	800dfe8 <_fx_directory_search+0xa12>
                    }

                    /* Check for error situation.  */
                    if ((cluster < FX_FAT_ENTRY_START) || (cluster == next_cluster) || (i > media_ptr -> fx_media_total_clusters))
 800da5c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800da60:	2b01      	cmp	r3, #1
 800da62:	d90b      	bls.n	800da7c <_fx_directory_search+0x4a6>
 800da64:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800da68:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800da6c:	4293      	cmp	r3, r2
 800da6e:	d005      	beq.n	800da7c <_fx_directory_search+0x4a6>
 800da70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800da74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800da78:	429a      	cmp	r2, r3
 800da7a:	d201      	bcs.n	800da80 <_fx_directory_search+0x4aa>
                    {

                        /* Return the bad status.  */
                        return(FX_FAT_READ_ERROR);
 800da7c:	2303      	movs	r3, #3
 800da7e:	e2b3      	b.n	800dfe8 <_fx_directory_search+0xa12>
                    }

                    cluster = next_cluster;
 800da80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
                while (cluster < media_ptr -> fx_media_fat_reserved)
 800da88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da8a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800da8e:	f8d3 2478 	ldr.w	r2, [r3, #1144]	@ 0x478
 800da92:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800da96:	4293      	cmp	r3, r2
 800da98:	d3ca      	bcc.n	800da30 <_fx_directory_search+0x45a>
                }

                /* Now we can calculate the directory size.  */
                directory_size =  (((ULONG64) media_ptr -> fx_media_bytes_per_sector) *
 800da9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da9e:	2200      	movs	r2, #0
 800daa0:	469a      	mov	sl, r3
 800daa2:	4693      	mov	fp, r2
                                   ((ULONG64) media_ptr -> fx_media_sectors_per_cluster) * i)
 800daa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800daa8:	2200      	movs	r2, #0
 800daaa:	613b      	str	r3, [r7, #16]
 800daac:	617a      	str	r2, [r7, #20]
                directory_size =  (((ULONG64) media_ptr -> fx_media_bytes_per_sector) *
 800daae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800dab2:	4603      	mov	r3, r0
 800dab4:	fb03 f20b 	mul.w	r2, r3, fp
 800dab8:	460b      	mov	r3, r1
 800daba:	fb0a f303 	mul.w	r3, sl, r3
 800dabe:	4413      	add	r3, r2
 800dac0:	4602      	mov	r2, r0
 800dac2:	fbaa 4502 	umull	r4, r5, sl, r2
 800dac6:	442b      	add	r3, r5
 800dac8:	461d      	mov	r5, r3
                                   ((ULONG64) media_ptr -> fx_media_sectors_per_cluster) * i)
 800daca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dace:	2200      	movs	r2, #0
 800dad0:	60bb      	str	r3, [r7, #8]
 800dad2:	60fa      	str	r2, [r7, #12]
 800dad4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dad8:	4603      	mov	r3, r0
 800dada:	fb03 f205 	mul.w	r2, r3, r5
 800dade:	460b      	mov	r3, r1
 800dae0:	fb04 f303 	mul.w	r3, r4, r3
 800dae4:	4413      	add	r3, r2
 800dae6:	4602      	mov	r2, r0
 800dae8:	fba4 8902 	umull	r8, r9, r4, r2
 800daec:	444b      	add	r3, r9
 800daee:	4699      	mov	r9, r3
                directory_size =  (((ULONG64) media_ptr -> fx_media_bytes_per_sector) *
 800daf0:	f04f 0200 	mov.w	r2, #0
 800daf4:	f04f 0300 	mov.w	r3, #0
 800daf8:	ea4f 1258 	mov.w	r2, r8, lsr #5
 800dafc:	ea42 62c9 	orr.w	r2, r2, r9, lsl #27
 800db00:	ea4f 1359 	mov.w	r3, r9, lsr #5
 800db04:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
                                    / (ULONG64) FX_DIR_ENTRY_SIZE;

                /* Also save this in the directory entry so we don't have to
                   calculate it later.  */
                search_dir_ptr -> fx_dir_entry_file_size =  directory_size;
 800db08:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 800db0c:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 800db10:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
            }
#endif /* FX_ENABLE_EXFAT */

            /* If required, copy the last search directory entry into the
               destination.  */
            if (last_dir_ptr)
 800db14:	6a3b      	ldr	r3, [r7, #32]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d046      	beq.n	800dba8 <_fx_directory_search+0x5d2>
            {

                /* Copy the last search directory into the destination.  */

                /* First, save the name pointer from the list directory pointer.  */
                destination_name_ptr =  last_dir_ptr -> fx_dir_entry_name;
 800db1a:	6a3b      	ldr	r3, [r7, #32]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

                /* Copy the entire directory entry structure.  */
                *last_dir_ptr =  *search_dir_ptr;
 800db22:	6a3a      	ldr	r2, [r7, #32]
 800db24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800db28:	4610      	mov	r0, r2
 800db2a:	4619      	mov	r1, r3
 800db2c:	2370      	movs	r3, #112	@ 0x70
 800db2e:	461a      	mov	r2, r3
 800db30:	f007 fd7a 	bl	8015628 <memcpy>

                /* Restore the original name buffer pointer.  */
                last_dir_ptr -> fx_dir_entry_name =  destination_name_ptr;
 800db34:	6a3a      	ldr	r2, [r7, #32]
 800db36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800db3a:	6013      	str	r3, [r2, #0]

                /* Pickup pointer to name to copy.  */
                source_name_ptr =  search_dir_ptr -> fx_dir_entry_name;
 800db3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

                /* Loop to copy the name into the last directory name buffer.  */
                for (n = 0; n < FX_MAX_LONG_NAME_LEN; n++)
 800db46:	2300      	movs	r3, #0
 800db48:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800db4c:	e01c      	b.n	800db88 <_fx_directory_search+0x5b2>
                {

                    /* Copy a character.  */
                    destination_name_ptr[n] =  source_name_ptr[n];
 800db4e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800db52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db56:	18d1      	adds	r1, r2, r3
 800db58:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800db5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db60:	441a      	add	r2, r3
 800db62:	780b      	ldrb	r3, [r1, #0]
 800db64:	7013      	strb	r3, [r2, #0]

                    /* See if we have copied the NULL termination character.  */
                    if (source_name_ptr[n] == (CHAR) FX_NULL)
 800db66:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800db6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db6e:	4413      	add	r3, r2
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d103      	bne.n	800db7e <_fx_directory_search+0x5a8>
                    {
                
                        /* Determine if we should break here or at the top of the loop.  */
                        if (n < (FX_MAX_LONG_NAME_LEN - 1))
 800db76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db7a:	2bfe      	cmp	r3, #254	@ 0xfe
 800db7c:	d913      	bls.n	800dba6 <_fx_directory_search+0x5d0>
                for (n = 0; n < FX_MAX_LONG_NAME_LEN; n++)
 800db7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db82:	3301      	adds	r3, #1
 800db84:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800db88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db8c:	2bff      	cmp	r3, #255	@ 0xff
 800db8e:	d9de      	bls.n	800db4e <_fx_directory_search+0x578>
 800db90:	e00a      	b.n	800dba8 <_fx_directory_search+0x5d2>
        }
        else
        {

            /* Directory size is the number of entries in the root directory.  */
            directory_size =  (ULONG)media_ptr -> fx_media_root_directory_entries;
 800db92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800db96:	2200      	movs	r2, #0
 800db98:	603b      	str	r3, [r7, #0]
 800db9a:	607a      	str	r2, [r7, #4]
 800db9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dba0:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
 800dba4:	e000      	b.n	800dba8 <_fx_directory_search+0x5d2>
                            break;
 800dba6:	bf00      	nop
        }

        /* Loop through entries in the directory.  Yes, this is a
           linear search!  */
        i =      0;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        found =  FX_FALSE;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

            /* Read an entry from the directory.  */
#ifdef FX_ENABLE_EXFAT
            status =  _fx_directory_entry_read_ex(media_ptr, search_dir_ptr, &i, entry_ptr, hash);
#else
            status =  _fx_directory_entry_read(media_ptr, search_dir_ptr, &i, entry_ptr);
 800dbb4:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 800dbb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbba:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 800dbbe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dbc0:	f7fd fefe 	bl	800b9c0 <_fx_directory_entry_read>
 800dbc4:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
#endif /* FX_ENABLE_EXFAT */

            i++;
 800dbc8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dbcc:	3301      	adds	r3, #1
 800dbce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

            /* Check for error status.  */
            if (status != FX_SUCCESS)
 800dbd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d002      	beq.n	800dbe0 <_fx_directory_search+0x60a>
            {
                return(status);
 800dbda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dbde:	e203      	b.n	800dfe8 <_fx_directory_search+0xa12>

            /* Determine if this is the last directory entry.  */
#ifdef FX_ENABLE_EXFAT
            if (entry_ptr -> fx_dir_entry_type == FX_EXFAT_DIR_ENTRY_TYPE_END_MARKER)
#else
            if ((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_DONE)
 800dbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	781b      	ldrb	r3, [r3, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	f000 80c6 	beq.w	800dd78 <_fx_directory_search+0x7a2>
            {
                break;
            }

            /* Determine if the entry is a volume label entry */
            if ((entry_ptr -> fx_dir_entry_attributes & FX_VOLUME))
 800dbec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbee:	7f1b      	ldrb	r3, [r3, #28]
 800dbf0:	f003 0308 	and.w	r3, r3, #8
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	f040 80a9 	bne.w	800dd4c <_fx_directory_search+0x776>

            /* Determine if this is an empty entry.  */
#ifdef FX_ENABLE_EXFAT
            if (entry_ptr -> fx_dir_entry_type != FX_EXFAT_DIR_ENTRY_TYPE_FILE_DIRECTORY)
#else
            if (((UCHAR)entry_ptr -> fx_dir_entry_name[0] == (UCHAR)FX_DIR_ENTRY_FREE) && (entry_ptr -> fx_dir_entry_short_name[0] == 0))
 800dbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	781b      	ldrb	r3, [r3, #0]
 800dc00:	2be5      	cmp	r3, #229	@ 0xe5
 800dc02:	d104      	bne.n	800dc0e <_fx_directory_search+0x638>
 800dc04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc06:	791b      	ldrb	r3, [r3, #4]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	f000 80a1 	beq.w	800dd50 <_fx_directory_search+0x77a>
                continue;
            }

            /* Compare the input name and extension with the directory
               entry.  */
            work_ptr =      &name[0];
 800dc0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dc12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
            dir_name_ptr =  &(entry_ptr -> fx_dir_entry_name[0]);
 800dc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            /* Loop to compare names.  */
            do
            {

                /* Pickup character of directory name.  */
                alpha =  *dir_name_ptr;
 800dc1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3

                /* Pickup character of name.  */
                name_alpha =  *work_ptr;
 800dc28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

                /* Determine if its case needs to be changed.  */
                if ((alpha >= 'a') && (alpha <= 'z'))
 800dc32:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800dc36:	2b60      	cmp	r3, #96	@ 0x60
 800dc38:	d908      	bls.n	800dc4c <_fx_directory_search+0x676>
 800dc3a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800dc3e:	2b7a      	cmp	r3, #122	@ 0x7a
 800dc40:	d804      	bhi.n	800dc4c <_fx_directory_search+0x676>
                {

                    /* Yes, make upper case.  */
                    alpha =  (CHAR)((INT)alpha - 0x20);
 800dc42:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800dc46:	3b20      	subs	r3, #32
 800dc48:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
                }

                /* Determine if its case needs to be changed.  */
                if ((name_alpha >= 'a') && (name_alpha <= 'z'))
 800dc4c:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dc50:	2b60      	cmp	r3, #96	@ 0x60
 800dc52:	d908      	bls.n	800dc66 <_fx_directory_search+0x690>
 800dc54:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dc58:	2b7a      	cmp	r3, #122	@ 0x7a
 800dc5a:	d804      	bhi.n	800dc66 <_fx_directory_search+0x690>
                {

                    /* Yes, make upper case.  */
                    name_alpha =  (CHAR)((INT)name_alpha - 0x20);
 800dc5c:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dc60:	3b20      	subs	r3, #32
 800dc62:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
                }

                /* Compare name with directory name.  */
                if (alpha != name_alpha)
 800dc66:	f897 20d3 	ldrb.w	r2, [r7, #211]	@ 0xd3
 800dc6a:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dc6e:	429a      	cmp	r2, r3
 800dc70:	d10f      	bne.n	800dc92 <_fx_directory_search+0x6bc>
                    /* The names don't match, get out of the loop. */
                    break;
                }

                /* Otherwise, increment the name pointers.  */
                work_ptr++;
 800dc72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dc76:	3301      	adds	r3, #1
 800dc78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                dir_name_ptr++;
 800dc7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc80:	3301      	adds	r3, #1
 800dc82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            } while (*dir_name_ptr);
 800dc86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d1c6      	bne.n	800dc1e <_fx_directory_search+0x648>
 800dc90:	e000      	b.n	800dc94 <_fx_directory_search+0x6be>
                    break;
 800dc92:	bf00      	nop

            /* Determine if the requested name has been found.  If so,
               return success to the caller.  */
            if ((*dir_name_ptr == 0) && (*work_ptr == *dir_name_ptr))
 800dc94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc98:	781b      	ldrb	r3, [r3, #0]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d10b      	bne.n	800dcb6 <_fx_directory_search+0x6e0>
 800dc9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dca2:	781a      	ldrb	r2, [r3, #0]
 800dca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dca8:	781b      	ldrb	r3, [r3, #0]
 800dcaa:	429a      	cmp	r2, r3
 800dcac:	d103      	bne.n	800dcb6 <_fx_directory_search+0x6e0>
            {

                /* Yes, the name was located.  All pertinent directory
                   information is in the directory entry field.  */
                found =  FX_TRUE;
 800dcae:	2301      	movs	r3, #1
 800dcb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800dcb4:	e04d      	b.n	800dd52 <_fx_directory_search+0x77c>
            /* Determine if there is a short name to check.  */
#ifdef FX_ENABLE_EXFAT
            else if ((media_ptr -> fx_media_FAT_type != FX_exFAT) &&
                     (entry_ptr -> fx_dir_entry_short_name[0] != 0))
#else
            else if (entry_ptr -> fx_dir_entry_short_name[0] != 0)
 800dcb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb8:	791b      	ldrb	r3, [r3, #4]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d049      	beq.n	800dd52 <_fx_directory_search+0x77c>
            {

                /* Yes, check for the short part of the name.  */

                /* Compare the input name and extension with the directory entry.  */
                work_ptr =      &name[0];
 800dcbe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dcc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                dir_name_ptr =  &(entry_ptr -> fx_dir_entry_short_name[0]);
 800dcc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcc8:	3304      	adds	r3, #4
 800dcca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                /* Loop to compare names.  */
                do
                {

                    /* Pickup character of directory name.  */
                    alpha =  *dir_name_ptr;
 800dcce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dcd2:	781b      	ldrb	r3, [r3, #0]
 800dcd4:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3

                    /* Pickup character of name.  */
                    name_alpha =  *work_ptr;
 800dcd8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

                    /* Determine if its case needs to be changed.  */
                    if ((name_alpha >= 'a') && (name_alpha <= 'z'))
 800dce2:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dce6:	2b60      	cmp	r3, #96	@ 0x60
 800dce8:	d908      	bls.n	800dcfc <_fx_directory_search+0x726>
 800dcea:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dcee:	2b7a      	cmp	r3, #122	@ 0x7a
 800dcf0:	d804      	bhi.n	800dcfc <_fx_directory_search+0x726>
                    {

                        /* Yes, make upper case.  */
                        name_alpha =  (CHAR)((INT)name_alpha - 0x20);
 800dcf2:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dcf6:	3b20      	subs	r3, #32
 800dcf8:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
                    }

                    /* Compare name with directory name.  */
                    if (alpha != name_alpha)
 800dcfc:	f897 20d3 	ldrb.w	r2, [r7, #211]	@ 0xd3
 800dd00:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800dd04:	429a      	cmp	r2, r3
 800dd06:	d10f      	bne.n	800dd28 <_fx_directory_search+0x752>
                        break;
                    }

                    /* Otherwise, move the name pointers and increment the
                       count.  */
                    work_ptr++;
 800dd08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dd0c:	3301      	adds	r3, #1
 800dd0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                    dir_name_ptr++;
 800dd12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd16:	3301      	adds	r3, #1
 800dd18:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                } while (*dir_name_ptr);
 800dd1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd20:	781b      	ldrb	r3, [r3, #0]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d1d3      	bne.n	800dcce <_fx_directory_search+0x6f8>
 800dd26:	e000      	b.n	800dd2a <_fx_directory_search+0x754>
                        break;
 800dd28:	bf00      	nop

                /* Determine if the names match.  */
                if ((*dir_name_ptr == 0) && (*work_ptr == *dir_name_ptr))
 800dd2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d10e      	bne.n	800dd52 <_fx_directory_search+0x77c>
 800dd34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dd38:	781a      	ldrb	r2, [r3, #0]
 800dd3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd3e:	781b      	ldrb	r3, [r3, #0]
 800dd40:	429a      	cmp	r2, r3
 800dd42:	d106      	bne.n	800dd52 <_fx_directory_search+0x77c>
                {

                    /* Yes, the name was located.  All pertinent directory
                        information is in the directory entry field.  */
                    found =  FX_TRUE;
 800dd44:	2301      	movs	r3, #1
 800dd46:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800dd4a:	e002      	b.n	800dd52 <_fx_directory_search+0x77c>
                continue;
 800dd4c:	bf00      	nop
 800dd4e:	e000      	b.n	800dd52 <_fx_directory_search+0x77c>
                continue;
 800dd50:	bf00      	nop
                }
            }
        } while ((i < directory_size) && (!found));
 800dd52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dd56:	2200      	movs	r2, #0
 800dd58:	61bb      	str	r3, [r7, #24]
 800dd5a:	61fa      	str	r2, [r7, #28]
 800dd5c:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 800dd60:	69b9      	ldr	r1, [r7, #24]
 800dd62:	4291      	cmp	r1, r2
 800dd64:	69f9      	ldr	r1, [r7, #28]
 800dd66:	eb71 0303 	sbcs.w	r3, r1, r3
 800dd6a:	d206      	bcs.n	800dd7a <_fx_directory_search+0x7a4>
 800dd6c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	f43f af1f 	beq.w	800dbb4 <_fx_directory_search+0x5de>
 800dd76:	e000      	b.n	800dd7a <_fx_directory_search+0x7a4>
                break;
 800dd78:	bf00      	nop

        /* Now determine if we have a match.  */
        if (!found)
 800dd7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d101      	bne.n	800dd86 <_fx_directory_search+0x7b0>
        {

            /* Return a "not found" status to the caller.  */
            return(FX_NOT_FOUND);
 800dd82:	2304      	movs	r3, #4
 800dd84:	e130      	b.n	800dfe8 <_fx_directory_search+0xa12>
        }

        /* Determine if the found entry is indeed a sub-directory.  */
        if (entry_ptr -> fx_dir_entry_attributes & FX_DIRECTORY)
 800dd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd88:	7f1b      	ldrb	r3, [r3, #28]
 800dd8a:	f003 0310 	and.w	r3, r3, #16
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d04f      	beq.n	800de32 <_fx_directory_search+0x85c>
        {

            /* Move the directory search pointer to this entry.  */
            search_dir =      *entry_ptr;
 800dd92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd94:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800dd98:	4619      	mov	r1, r3
 800dd9a:	2370      	movs	r3, #112	@ 0x70
 800dd9c:	461a      	mov	r2, r3
 800dd9e:	f007 fc43 	bl	8015628 <memcpy>
            search_dir_ptr =  &search_dir;
 800dda2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800dda6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

            /* Ensure that the search directory's last search cluster is cleared.  */
            search_dir_ptr -> fx_dir_entry_last_search_cluster =  0;
 800ddaa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800ddae:	2300      	movs	r3, #0
 800ddb0:	6513      	str	r3, [r2, #80]	@ 0x50
               directory.  */
#ifdef FX_ENABLE_EXFAT
            if ((!search_dir_ptr -> fx_dir_entry_cluster)
                && (media_ptr -> fx_media_FAT_type != FX_exFAT))
#else
            if (!search_dir_ptr -> fx_dir_entry_cluster)
 800ddb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ddb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d13f      	bne.n	800de3c <_fx_directory_search+0x866>
            {

                /* This is a backward link to the root directory.  Make
                   sure this is indicated in the search directory
                   information.  */
                search_dir_ptr -> fx_dir_entry_name[0] =  0;
 800ddbc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ddc0:	681a      	ldr	r2, [r3, #0]
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	7013      	strb	r3, [r2, #0]

                /* Determine if we need to remember this in the last
                   directory searched return area.  */
                if (last_dir_ptr)
 800ddc6:	6a3b      	ldr	r3, [r7, #32]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d02e      	beq.n	800de2a <_fx_directory_search+0x854>
                {

                    /* Yes, return this value to the caller.  */

                    /* First, save the name pointer from the list directory pointer.  */
                    destination_name_ptr =  last_dir_ptr -> fx_dir_entry_name;
 800ddcc:	6a3b      	ldr	r3, [r7, #32]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

                    /* Copy the entire directory entry structure.  */
                    *last_dir_ptr =  *search_dir_ptr;
 800ddd4:	6a3a      	ldr	r2, [r7, #32]
 800ddd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ddda:	4610      	mov	r0, r2
 800dddc:	4619      	mov	r1, r3
 800ddde:	2370      	movs	r3, #112	@ 0x70
 800dde0:	461a      	mov	r2, r3
 800dde2:	f007 fc21 	bl	8015628 <memcpy>

                    /* Restore the original name buffer pointer.  */
                    last_dir_ptr -> fx_dir_entry_name =  destination_name_ptr;
 800dde6:	6a3a      	ldr	r2, [r7, #32]
 800dde8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ddec:	6013      	str	r3, [r2, #0]

                    /* Pickup pointer to name to copy.  */
                    source_name_ptr =  search_dir_ptr -> fx_dir_entry_name;
 800ddee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

                    /* Loop to copy the name into the last directory name buffer.  */
                    for (n = 0; n < FX_MAX_LONG_NAME_LEN; n++)
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ddfe:	e010      	b.n	800de22 <_fx_directory_search+0x84c>
                    {

                        /* Copy a character.  */
                        destination_name_ptr[n] =  source_name_ptr[n];
 800de00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800de04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de08:	18d1      	adds	r1, r2, r3
 800de0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800de0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de12:	441a      	add	r2, r3
 800de14:	780b      	ldrb	r3, [r1, #0]
 800de16:	7013      	strb	r3, [r2, #0]
                    for (n = 0; n < FX_MAX_LONG_NAME_LEN; n++)
 800de18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de1c:	3301      	adds	r3, #1
 800de1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800de22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de26:	2bff      	cmp	r3, #255	@ 0xff
 800de28:	d9ea      	bls.n	800de00 <_fx_directory_search+0x82a>
                    }
                }

                /* Set the search directory pointer to NULL to indicate
                   we are at the root directory.  */
                search_dir_ptr =  FX_NULL;
 800de2a:	2300      	movs	r3, #0
 800de2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800de30:	e004      	b.n	800de3c <_fx_directory_search+0x866>
        else
        {

            /* This is not a directory, we better return not found
               since we can't continue the search.  */
            if (name_ptr)
 800de32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de34:	2b00      	cmp	r3, #0
 800de36:	d001      	beq.n	800de3c <_fx_directory_search+0x866>
            {

                /* Return not-found status to caller.  */
                return(FX_NOT_FOUND);
 800de38:	2304      	movs	r3, #4
 800de3a:	e0d5      	b.n	800dfe8 <_fx_directory_search+0xa12>
            }
        }
    } while (name_ptr);
 800de3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de3e:	2b00      	cmp	r3, #0
 800de40:	f47f add6 	bne.w	800d9f0 <_fx_directory_search+0x41a>

    /* At this point, cache the found information.  If a subsequent search for the same name is done,
       it will return immediately.  */

    /* Set the index of the saved name string.  */
    v=  0;
 800de44:	2300      	movs	r3, #0
 800de46:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

    /* First, build the full path and name.  */
    if ((*original_name != '\\') && (*original_name != '/') && (path_ptr))
 800de4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	2b5c      	cmp	r3, #92	@ 0x5c
 800de52:	d028      	beq.n	800dea6 <_fx_directory_search+0x8d0>
 800de54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	2b2f      	cmp	r3, #47	@ 0x2f
 800de5c:	d023      	beq.n	800dea6 <_fx_directory_search+0x8d0>
 800de5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800de62:	2b00      	cmp	r3, #0
 800de64:	d01f      	beq.n	800dea6 <_fx_directory_search+0x8d0>
    {

        /* Copy the path into the destination.  */
        while ((v< (FX_MAX_LAST_NAME_LEN - 1)) && (path_ptr[v]))
 800de66:	e012      	b.n	800de8e <_fx_directory_search+0x8b8>
        {

            /* Copy one character.   */
            media_ptr -> fx_media_last_found_name[v] =  path_ptr[v];
 800de68:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800de6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de70:	4413      	add	r3, r2
 800de72:	7819      	ldrb	r1, [r3, #0]
 800de74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de7a:	4413      	add	r3, r2
 800de7c:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800de80:	460a      	mov	r2, r1
 800de82:	701a      	strb	r2, [r3, #0]

            /* Move to next character.  */
            v++;
 800de84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de88:	3301      	adds	r3, #1
 800de8a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        while ((v< (FX_MAX_LAST_NAME_LEN - 1)) && (path_ptr[v]))
 800de8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de92:	2bfe      	cmp	r3, #254	@ 0xfe
 800de94:	d807      	bhi.n	800dea6 <_fx_directory_search+0x8d0>
 800de96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800de9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de9e:	4413      	add	r3, r2
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d1e0      	bne.n	800de68 <_fx_directory_search+0x892>
        }
    }

    /* Now see if there is no directory path symbol in the name itself.  */
    if ((*original_name != '\\') && (*original_name != '/'))
 800dea6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	2b5c      	cmp	r3, #92	@ 0x5c
 800deae:	d012      	beq.n	800ded6 <_fx_directory_search+0x900>
 800deb0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800deb4:	781b      	ldrb	r3, [r3, #0]
 800deb6:	2b2f      	cmp	r3, #47	@ 0x2f
 800deb8:	d00d      	beq.n	800ded6 <_fx_directory_search+0x900>
    {

        /* If there is room, place a directory separator character.  */
        if (v < (FX_MAX_LAST_NAME_LEN - 1))
 800deba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800debe:	2bfe      	cmp	r3, #254	@ 0xfe
 800dec0:	d809      	bhi.n	800ded6 <_fx_directory_search+0x900>
        {
            media_ptr -> fx_media_last_found_name[v++] =  '/';
 800dec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dec6:	1c5a      	adds	r2, r3, #1
 800dec8:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800decc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dece:	4413      	add	r3, r2
 800ded0:	222f      	movs	r2, #47	@ 0x2f
 800ded2:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
        }
    }

    /* Now append the name to the path.  */
    j =  0;
 800ded6:	2300      	movs	r3, #0
 800ded8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    while ((v < FX_MAX_LAST_NAME_LEN) && (original_name[j]))
 800dedc:	e017      	b.n	800df0e <_fx_directory_search+0x938>
    {

        /* Copy one character.   */
        media_ptr -> fx_media_last_found_name[v] =  original_name[j];
 800dede:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800dee2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dee6:	4413      	add	r3, r2
 800dee8:	7819      	ldrb	r1, [r3, #0]
 800deea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800deec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800def0:	4413      	add	r3, r2
 800def2:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800def6:	460a      	mov	r2, r1
 800def8:	701a      	strb	r2, [r3, #0]

        /* Move to next character.  */
        v++;
 800defa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800defe:	3301      	adds	r3, #1
 800df00:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        j++;
 800df04:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800df08:	3301      	adds	r3, #1
 800df0a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    while ((v < FX_MAX_LAST_NAME_LEN) && (original_name[j]))
 800df0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800df12:	2bff      	cmp	r3, #255	@ 0xff
 800df14:	d807      	bhi.n	800df26 <_fx_directory_search+0x950>
 800df16:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800df1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800df1e:	4413      	add	r3, r2
 800df20:	781b      	ldrb	r3, [r3, #0]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d1db      	bne.n	800dede <_fx_directory_search+0x908>
    }

    /* Null terminate the last name string.   */
    if (v< FX_MAX_LAST_NAME_LEN)
 800df26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800df2a:	2bff      	cmp	r3, #255	@ 0xff
 800df2c:	d808      	bhi.n	800df40 <_fx_directory_search+0x96a>
    {

        /* Null terminate.  */
        media_ptr -> fx_media_last_found_name[v] =  FX_NULL;
 800df2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800df34:	4413      	add	r3, r2
 800df36:	f503 736c 	add.w	r3, r3, #944	@ 0x3b0
 800df3a:	2200      	movs	r2, #0
 800df3c:	701a      	strb	r2, [r3, #0]
 800df3e:	e003      	b.n	800df48 <_fx_directory_search+0x972>
    }
    else
    {

        /* The string is too big, NULL the string so it won't be used in searching.  */
        media_ptr -> fx_media_last_found_name[0] =  FX_NULL;
 800df40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df42:	2200      	movs	r2, #0
 800df44:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
    }

    /* Determine if there is a search pointer.  */
    if (search_dir_ptr)
 800df48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d00e      	beq.n	800df6e <_fx_directory_search+0x998>
    {

        /* Yes, there is a search directory pointer so save it!   */
        media_ptr -> fx_media_last_found_directory =  *search_dir_ptr;
 800df50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df52:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800df56:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800df5a:	4611      	mov	r1, r2
 800df5c:	2270      	movs	r2, #112	@ 0x70
 800df5e:	4618      	mov	r0, r3
 800df60:	f007 fb62 	bl	8015628 <memcpy>

        /* Indicate the search directory is valid.  */
        media_ptr -> fx_media_last_found_directory_valid =  FX_TRUE;
 800df64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df66:	2201      	movs	r2, #1
 800df68:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8
 800df6c:	e003      	b.n	800df76 <_fx_directory_search+0x9a0>
    }
    else
    {

        /* Indicate the search directory is not valid.  */
        media_ptr -> fx_media_last_found_directory_valid =  FX_FALSE;
 800df6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df70:	2200      	movs	r2, #0
 800df72:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8
    }

    /* Copy the directory entry.  */
    media_ptr -> fx_media_last_found_entry =  *entry_ptr;
 800df76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df7a:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800df7e:	4611      	mov	r1, r2
 800df80:	2270      	movs	r2, #112	@ 0x70
 800df82:	4618      	mov	r0, r3
 800df84:	f007 fb50 	bl	8015628 <memcpy>

    /* Setup the directory entry for the last found internal file name.  */
    media_ptr -> fx_media_last_found_entry.fx_dir_entry_name =  media_ptr -> fx_media_last_found_file_name;
 800df88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df8a:	f503 722c 	add.w	r2, r3, #688	@ 0x2b0
 800df8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df90:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240

    /* Copy the actual directory name into the cached directory name.  */
    for (index = 0; index < FX_MAX_LONG_NAME_LEN; index++)
 800df94:	2300      	movs	r3, #0
 800df96:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800df9a:	e01e      	b.n	800dfda <_fx_directory_search+0xa04>
    {

        /* Copy character into the cached directory name.  */
        media_ptr -> fx_media_last_found_file_name[index] =  entry_ptr ->  fx_dir_entry_name[index];
 800df9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df9e:	681a      	ldr	r2, [r3, #0]
 800dfa0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dfa4:	4413      	add	r3, r2
 800dfa6:	7819      	ldrb	r1, [r3, #0]
 800dfa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dfaa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dfae:	4413      	add	r3, r2
 800dfb0:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 800dfb4:	460a      	mov	r2, r1
 800dfb6:	701a      	strb	r2, [r3, #0]

        /* See if we have copied the NULL termination character.  */
        if (entry_ptr -> fx_dir_entry_name[index] == (CHAR)FX_NULL)
 800dfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfba:	681a      	ldr	r2, [r3, #0]
 800dfbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dfc0:	4413      	add	r3, r2
 800dfc2:	781b      	ldrb	r3, [r3, #0]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d103      	bne.n	800dfd0 <_fx_directory_search+0x9fa>
        {
                
            /* Check to see if we use the break to get out of the loop.  */
            if (index < (FX_MAX_LONG_NAME_LEN - 1))
 800dfc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dfcc:	2bfe      	cmp	r3, #254	@ 0xfe
 800dfce:	d909      	bls.n	800dfe4 <_fx_directory_search+0xa0e>
    for (index = 0; index < FX_MAX_LONG_NAME_LEN; index++)
 800dfd0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dfd4:	3301      	adds	r3, #1
 800dfd6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dfda:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dfde:	2bff      	cmp	r3, #255	@ 0xff
 800dfe0:	d9dc      	bls.n	800df9c <_fx_directory_search+0x9c6>
 800dfe2:	e000      	b.n	800dfe6 <_fx_directory_search+0xa10>
            {
                    
                /* Yes, not at the end of the string, break.  */
                break;
 800dfe4:	bf00      	nop
            }
        }
    }
#endif

    return(FX_SUCCESS);
 800dfe6:	2300      	movs	r3, #0
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800dfee:	46bd      	mov	sp, r7
 800dff0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800dff4 <_fx_file_close>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fx_file_close(FX_FILE *file_ptr)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b084      	sub	sp, #16
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
FX_MEDIA *media_ptr;
FX_INT_SAVE_AREA


    /* First, determine if the file is still open.  */
    if (file_ptr -> fx_file_id != FX_FILE_ID)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	4a32      	ldr	r2, [pc, #200]	@ (800e0cc <_fx_file_close+0xd8>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d001      	beq.n	800e00a <_fx_file_close+0x16>
    {

        /* Return the file not open error status.  */
        return(FX_NOT_OPEN);
 800e006:	2307      	movs	r3, #7
 800e008:	e05c      	b.n	800e0c4 <_fx_file_close+0xd0>
    }

    /* Setup a pointer to the associated media.  */
    media_ptr =  file_ptr -> fx_file_media_ptr;
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e00e:	60fb      	str	r3, [r7, #12]

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of times this service has been called.  */
    media_ptr -> fx_media_file_closes++;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 800e016:	1c5a      	adds	r2, r3, #1
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    FX_TRACE_OBJECT_UNREGISTER(file_ptr)

    /* Remove this file from the opened list for the media.  */

    /* See if the file is the only one on the open list for this media.  */
    if (file_ptr == file_ptr -> fx_file_opened_next)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e022:	687a      	ldr	r2, [r7, #4]
 800e024:	429a      	cmp	r2, r3
 800e026:	d104      	bne.n	800e032 <_fx_file_close+0x3e>
    {

        /* Only opened file, just set the opened list to NULL.  */
        media_ptr -> fx_media_opened_file_list =  FX_NULL;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	2200      	movs	r2, #0
 800e02c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 800e030:	e014      	b.n	800e05c <_fx_file_close+0x68>
    }
    else
    {

        /* Otherwise, not the only opened file, link-up the neighbors.  */
        (file_ptr -> fx_file_opened_next) -> fx_file_opened_previous =
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
            file_ptr -> fx_file_opened_previous;
 800e036:	687a      	ldr	r2, [r7, #4]
 800e038:	6e12      	ldr	r2, [r2, #96]	@ 0x60
        (file_ptr -> fx_file_opened_next) -> fx_file_opened_previous =
 800e03a:	661a      	str	r2, [r3, #96]	@ 0x60
        (file_ptr -> fx_file_opened_previous) -> fx_file_opened_next =
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
            file_ptr -> fx_file_opened_next;
 800e040:	687a      	ldr	r2, [r7, #4]
 800e042:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
        (file_ptr -> fx_file_opened_previous) -> fx_file_opened_next =
 800e044:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* See if we have to update the opened list head pointer.  */
        if (media_ptr -> fx_media_opened_file_list == file_ptr)
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800e04c:	687a      	ldr	r2, [r7, #4]
 800e04e:	429a      	cmp	r2, r3
 800e050:	d104      	bne.n	800e05c <_fx_file_close+0x68>
        {

            /* Yes, move the head pointer to the next opened file. */
            media_ptr -> fx_media_opened_file_list =  file_ptr -> fx_file_opened_next;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        }
    }

    /* Decrement the opened file counter.  */
    media_ptr -> fx_media_opened_file_count--;
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800e062:	1e5a      	subs	r2, r3, #1
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

    /* Finally, Indicate that this file is closed.  */
    file_ptr -> fx_file_id =  FX_FILE_CLOSED_ID;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	4a18      	ldr	r2, [pc, #96]	@ (800e0d0 <_fx_file_close+0xdc>)
 800e06e:	601a      	str	r2, [r3, #0]

    /* Check to see if this file needs to have its directory entry written
       back to the media.  */
    if ((file_ptr -> fx_file_open_mode == FX_OPEN_FOR_WRITE) &&
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	689b      	ldr	r3, [r3, #8]
 800e074:	2b01      	cmp	r3, #1
 800e076:	d124      	bne.n	800e0c2 <_fx_file_close+0xce>
        (file_ptr -> fx_file_modified))
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	7b1b      	ldrb	r3, [r3, #12]
    if ((file_ptr -> fx_file_open_mode == FX_OPEN_FOR_WRITE) &&
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d020      	beq.n	800e0c2 <_fx_file_close+0xce>

        /* Lockout interrupts for time/date access.  */
        FX_DISABLE_INTS

        /* Set the new time and date.  */
        file_ptr -> fx_file_dir_entry.fx_dir_entry_time =  _fx_system_time;
 800e080:	4b14      	ldr	r3, [pc, #80]	@ (800e0d4 <_fx_file_close+0xe0>)
 800e082:	681a      	ldr	r2, [r3, #0]
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        file_ptr -> fx_file_dir_entry.fx_dir_entry_date =  _fx_system_date;
 800e08a:	4b13      	ldr	r3, [pc, #76]	@ (800e0d8 <_fx_file_close+0xe4>)
 800e08c:	681a      	ldr	r2, [r3, #0]
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Set the last access date.  */
        file_ptr -> fx_file_dir_entry.fx_dir_entry_last_accessed_date =  _fx_system_date;
 800e094:	4b10      	ldr	r3, [pc, #64]	@ (800e0d8 <_fx_file_close+0xe4>)
 800e096:	681a      	ldr	r2, [r3, #0]
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        /* Restore interrupts.  */
        FX_RESTORE_INTS

        /* Copy the new file size into the directory entry.  */
        file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size =
            file_ptr -> fx_file_current_file_size;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
        file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size =
 800e0a4:	6879      	ldr	r1, [r7, #4]
 800e0a6:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                    media_ptr, &(file_ptr -> fx_file_dir_entry), UPDATE_STREAM);
        }
        else
        {
#endif /* FX_ENABLE_EXFAT */
            status = _fx_directory_entry_write(media_ptr, &(file_ptr -> fx_file_dir_entry));
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	3368      	adds	r3, #104	@ 0x68
 800e0ae:	4619      	mov	r1, r3
 800e0b0:	68f8      	ldr	r0, [r7, #12]
 800e0b2:	f7fe f80b 	bl	800c0cc <_fx_directory_entry_write>
 800e0b6:	60b8      	str	r0, [r7, #8]
#ifdef FX_ENABLE_EXFAT
        }
#endif /* FX_ENABLE_EXFAT */

        /* Check for a good status.  */
        if (status != FX_SUCCESS)
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d001      	beq.n	800e0c2 <_fx_file_close+0xce>

            /* Release media protection.  */
            FX_UNPROTECT

            /* Error writing the directory.  */
            return(status);
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	e000      	b.n	800e0c4 <_fx_file_close+0xd0>

    /* Release media protection.  */
    FX_UNPROTECT

    /* Return status to the caller.  */
    return(FX_SUCCESS);
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	3710      	adds	r7, #16
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}
 800e0cc:	46494c45 	.word	0x46494c45
 800e0d0:	46494c43 	.word	0x46494c43
 800e0d4:	20002cd8 	.word	0x20002cd8
 800e0d8:	20002cd4 	.word	0x20002cd4

0800e0dc <_fx_file_create>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fx_file_create(FX_MEDIA *media_ptr, CHAR *file_name)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b0c0      	sub	sp, #256	@ 0x100
 800e0e0:	af02      	add	r7, sp, #8
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	6039      	str	r1, [r7, #0]


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of times this service has been called.  */
    media_ptr -> fx_media_file_creates++;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 800e0ec:	1c5a      	adds	r2, r3, #1
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
#endif

    /* Determine if the supplied name is less than the maximum supported name size. The
       maximum name (FX_MAX_LONG_NAME_LEN) is defined in fx_api.h.  */
    i =  0;
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    work_ptr =  (CHAR *)file_name;
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    while (*work_ptr)
 800e100:	e020      	b.n	800e144 <_fx_file_create+0x68>
    {

        /* Determine if the character designates a new path.  */
        if ((*work_ptr == '\\') || (*work_ptr == '/'))
 800e102:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800e106:	781b      	ldrb	r3, [r3, #0]
 800e108:	2b5c      	cmp	r3, #92	@ 0x5c
 800e10a:	d004      	beq.n	800e116 <_fx_file_create+0x3a>
 800e10c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800e110:	781b      	ldrb	r3, [r3, #0]
 800e112:	2b2f      	cmp	r3, #47	@ 0x2f
 800e114:	d103      	bne.n	800e11e <_fx_file_create+0x42>
        {
            /* Yes, reset the name size.  */
            i =  0;
 800e116:	2300      	movs	r3, #0
 800e118:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e11c:	e00d      	b.n	800e13a <_fx_file_create+0x5e>
        }
        /* Check for leading spaces.  */
        else if ((*work_ptr != ' ') || (i != 0))
 800e11e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800e122:	781b      	ldrb	r3, [r3, #0]
 800e124:	2b20      	cmp	r3, #32
 800e126:	d103      	bne.n	800e130 <_fx_file_create+0x54>
 800e128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d004      	beq.n	800e13a <_fx_file_create+0x5e>
        {

            /* No leading spaces, increment the name size.  */
            i++;
 800e130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e134:	3301      	adds	r3, #1
 800e136:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        }

        /* Move to the next character.  */
        work_ptr++;
 800e13a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800e13e:	3301      	adds	r3, #1
 800e140:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    while (*work_ptr)
 800e144:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800e148:	781b      	ldrb	r3, [r3, #0]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d1d9      	bne.n	800e102 <_fx_file_create+0x26>
    }

    /* Determine if the supplied name is valid.  */
    if ((i == 0) || (i >= FX_MAX_LONG_NAME_LEN))
 800e14e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e152:	2b00      	cmp	r3, #0
 800e154:	d003      	beq.n	800e15e <_fx_file_create+0x82>
 800e156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e15a:	2bff      	cmp	r3, #255	@ 0xff
 800e15c:	d901      	bls.n	800e162 <_fx_file_create+0x86>
    {

        /* Return an invalid name value.  */
        return(FX_INVALID_NAME);
 800e15e:	230c      	movs	r3, #12
 800e160:	e07f      	b.n	800e262 <_fx_file_create+0x186>
    }

    /* Setup pointer to media name buffer.  */
    dir_entry.fx_dir_entry_name =  media_ptr -> fx_media_name_buffer + FX_MAX_LONG_NAME_LEN;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f603 036c 	addw	r3, r3, #2156	@ 0x86c
 800e168:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e16c:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Setup another pointer to another media name buffer.  */
    search_directory.fx_dir_entry_name =  media_ptr -> fx_media_name_buffer + FX_MAX_LONG_NAME_LEN * 2;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f603 036c 	addw	r3, r3, #2156	@ 0x86c
 800e174:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800e178:	60bb      	str	r3, [r7, #8]

    /* Clear the short name strings.  */
    dir_entry.fx_dir_entry_short_name[0] =        0;
 800e17a:	2300      	movs	r3, #0
 800e17c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
    search_directory.fx_dir_entry_short_name[0] = 0;
 800e180:	2300      	movs	r3, #0
 800e182:	733b      	strb	r3, [r7, #12]

    /* Check the media to make sure it is open.  */
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	4a38      	ldr	r2, [pc, #224]	@ (800e26c <_fx_file_create+0x190>)
 800e18a:	4293      	cmp	r3, r2
 800e18c:	d001      	beq.n	800e192 <_fx_file_create+0xb6>
    {

        /* Return the media not opened error.  */
        return(FX_MEDIA_NOT_OPEN);
 800e18e:	2311      	movs	r3, #17
 800e190:	e067      	b.n	800e262 <_fx_file_create+0x186>
    /* Start transaction. */
    _fx_fault_tolerant_transaction_start(media_ptr);
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Check for write protect at the media level (set by driver).  */
    if (media_ptr -> fx_media_driver_write_protect)
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d001      	beq.n	800e1a0 <_fx_file_create+0xc4>

        /* Release media protection.  */
        FX_UNPROTECT

        /* Return write protect error.  */
        return(FX_WRITE_PROTECT);
 800e19c:	2323      	movs	r3, #35	@ 0x23
 800e19e:	e060      	b.n	800e262 <_fx_file_create+0x186>
    }

    /* Search the system for the supplied file name.  */
    status =  _fx_directory_search(media_ptr, file_name, &dir_entry, &search_directory, &name_ptr);
 800e1a0:	f107 0108 	add.w	r1, r7, #8
 800e1a4:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800e1a8:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 800e1ac:	9300      	str	r3, [sp, #0]
 800e1ae:	460b      	mov	r3, r1
 800e1b0:	6839      	ldr	r1, [r7, #0]
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f7ff fa0f 	bl	800d5d6 <_fx_directory_search>
 800e1b8:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec

    /* Determine if the search was successful.  */
    if (status == FX_SUCCESS)
 800e1bc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d101      	bne.n	800e1c8 <_fx_file_create+0xec>

        /* Release media protection.  */
        FX_UNPROTECT

        /* File found - Return the error code.  */
        return(FX_ALREADY_CREATED);
 800e1c4:	230b      	movs	r3, #11
 800e1c6:	e04c      	b.n	800e262 <_fx_file_create+0x186>
    }

    /* Determine if there is anything left after the name.  */
    if (_fx_directory_name_extract(name_ptr, &dir_entry.fx_dir_entry_name[0]))
 800e1c8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e1cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800e1ce:	4611      	mov	r1, r2
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f7ff f99f 	bl	800d514 <_fx_directory_name_extract>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d001      	beq.n	800e1e0 <_fx_file_create+0x104>
        /* Release media protection.  */
        FX_UNPROTECT

        /* Extra information after the file name, return an invalid path
           error.  */
        return(FX_INVALID_PATH);
 800e1dc:	230d      	movs	r3, #13
 800e1de:	e040      	b.n	800e262 <_fx_file_create+0x186>
    /* Save the directory entry size.  */
    dir_size = search_directory.fx_dir_entry_file_size;
#endif /* FX_ENABLE_EXFAT */

    /* Find a free slot for the new file.  */
    status =  _fx_directory_free_search(media_ptr, &search_directory, &dir_entry);
 800e1e0:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800e1e4:	f107 0308 	add.w	r3, r7, #8
 800e1e8:	4619      	mov	r1, r3
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f7fe fdaa 	bl	800cd44 <_fx_directory_free_search>
 800e1f0:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec

    /* Determine if the search was successful.  */
    if (status != FX_SUCCESS)
 800e1f4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d002      	beq.n	800e202 <_fx_file_create+0x126>

        /* Release media protection.  */
        FX_UNPROTECT

        /* Return the error code.  */
        return(status);
 800e1fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e200:	e02f      	b.n	800e262 <_fx_file_create+0x186>
    }

    /* Populate the directory entry.  */

    /* Isolate the file name.  */
    _fx_directory_name_extract(name_ptr, &dir_entry.fx_dir_entry_name[0]);
 800e202:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e206:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800e208:	4611      	mov	r1, r2
 800e20a:	4618      	mov	r0, r3
 800e20c:	f7ff f982 	bl	800d514 <_fx_directory_name_extract>

    /* Disable interrupts for time/date access.  */
    FX_DISABLE_INTS

    /* Set time and date stamps.  */
    dir_entry.fx_dir_entry_time =  _fx_system_time;
 800e210:	4b17      	ldr	r3, [pc, #92]	@ (800e270 <_fx_file_create+0x194>)
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    dir_entry.fx_dir_entry_date =  _fx_system_date;
 800e218:	4b16      	ldr	r3, [pc, #88]	@ (800e274 <_fx_file_create+0x198>)
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    /* Restore interrupts.  */
    FX_RESTORE_INTS

    /* Set the attributes for the file.  */
    dir_entry.fx_dir_entry_attributes =  FX_ARCHIVE;
 800e220:	2320      	movs	r3, #32
 800e222:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94

    /* Set file size to 0. */
    dir_entry.fx_dir_entry_file_size =  0;
 800e226:	f04f 0200 	mov.w	r2, #0
 800e22a:	f04f 0300 	mov.w	r3, #0
 800e22e:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
    /* Set available file size to 0. */
    dir_entry.fx_dir_entry_available_file_size = 0;
#endif /* FX_ENABLE_EXFAT */

    /* Set the cluster to NULL.  */
    dir_entry.fx_dir_entry_cluster =    FX_NULL;
 800e232:	2300      	movs	r3, #0
 800e234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Is there a leading dot?  */
    if (dir_entry.fx_dir_entry_name[0] == '.')
 800e238:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e23a:	781b      	ldrb	r3, [r3, #0]
 800e23c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e23e:	d106      	bne.n	800e24e <_fx_file_create+0x172>
    {

        /* Yes, toggle the hidden attribute bit.  */
        dir_entry.fx_dir_entry_attributes |=  FX_HIDDEN;
 800e240:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800e244:	f043 0302 	orr.w	r3, r3, #2
 800e248:	b2db      	uxtb	r3, r3
 800e24a:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
        status = _fx_directory_exFAT_entry_write(media_ptr, &dir_entry, UPDATE_FULL);
    }
    else
    {
#endif /* FX_ENABLE_EXFAT */
        status = _fx_directory_entry_write(media_ptr, &dir_entry);
 800e24e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800e252:	4619      	mov	r1, r3
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f7fd ff39 	bl	800c0cc <_fx_directory_entry_write>
 800e25a:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec

    /* Release media protection.  */
    FX_UNPROTECT

    /* File create is complete, return status.  */
    return(status);
 800e25e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
}
 800e262:	4618      	mov	r0, r3
 800e264:	37f8      	adds	r7, #248	@ 0xf8
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	4d454449 	.word	0x4d454449
 800e270:	20002cd8 	.word	0x20002cd8
 800e274:	20002cd4 	.word	0x20002cd4

0800e278 <_fx_file_open>:
/*                                            consecutive detect,         */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fx_file_open(FX_MEDIA *media_ptr, FX_FILE *file_ptr, CHAR *file_name, UINT open_type)
{
 800e278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e27c:	b0e8      	sub	sp, #416	@ 0x1a0
 800e27e:	af02      	add	r7, sp, #8
 800e280:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
 800e284:	f8c7 1148 	str.w	r1, [r7, #328]	@ 0x148
 800e288:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 800e28c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
UINT     status;
#ifndef FX_DISABLE_CONSECUTIVE_DETECT
UINT     leading_consecutive;
#endif /* FX_DISABLE_CONSECUTIVE_DETECT */
ULONG    cluster;
ULONG    contents = 0;
 800e290:	2300      	movs	r3, #0
 800e292:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
#endif /* FX_DISABLE_FAST_OPEN */
UCHAR    not_a_file_attr;


    /* Check the media to make sure it is open.  */
    if (media_ptr -> fx_media_id != FX_MEDIA_ID)
 800e296:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e29a:	681a      	ldr	r2, [r3, #0]
 800e29c:	4bca      	ldr	r3, [pc, #808]	@ (800e5c8 <_fx_file_open+0x350>)
 800e29e:	429a      	cmp	r2, r3
 800e2a0:	d002      	beq.n	800e2a8 <_fx_file_open+0x30>
    {

        /* Return the media not opened error.  */
        return(FX_MEDIA_NOT_OPEN);
 800e2a2:	2311      	movs	r3, #17
 800e2a4:	f000 bc65 	b.w	800eb72 <_fx_file_open+0x8fa>
    }

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of times this service has been called.  */
    media_ptr -> fx_media_file_opens++;
 800e2a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e2ac:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800e2b0:	1c5a      	adds	r2, r3, #1
 800e2b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e2b6:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
#endif

    /* Clear the notify function. */
    file_ptr -> fx_file_write_notify = FX_NULL;
 800e2ba:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e2be:	2300      	movs	r3, #0
 800e2c0:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc
        fat_last        = FX_LAST_CLUSTER_exFAT;
        not_a_file_attr = FX_DIRECTORY;
    }
    else if (media_ptr -> fx_media_FAT_type == FX_FAT32)
#else
    if (media_ptr -> fx_media_32_bit_FAT)
 800e2c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e2c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d006      	beq.n	800e2dc <_fx_file_open+0x64>
#endif /* FX_ENABLE_EXFAT */
    {
        fat_last        = FX_LAST_CLUSTER_1_32;
 800e2ce:	4bbf      	ldr	r3, [pc, #764]	@ (800e5cc <_fx_file_open+0x354>)
 800e2d0:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
        not_a_file_attr = FX_DIRECTORY | FX_VOLUME;
 800e2d4:	2318      	movs	r3, #24
 800e2d6:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
 800e2da:	e006      	b.n	800e2ea <_fx_file_open+0x72>
    }
    else
    {
        fat_last        = FX_LAST_CLUSTER_1;
 800e2dc:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 800e2e0:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
        not_a_file_attr = FX_DIRECTORY | FX_VOLUME;
 800e2e4:	2318      	movs	r3, #24
 800e2e6:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
    }

#ifndef FX_DISABLE_FAST_OPEN
    /* Determine if a fast open is selected.  */
    if (open_type == FX_OPEN_FOR_READ_FAST)
 800e2ea:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800e2ee:	2b02      	cmp	r3, #2
 800e2f0:	d106      	bne.n	800e300 <_fx_file_open+0x88>
    {

        /* Yes, convert the open type to a standard read.  */
        open_type =  FX_OPEN_FOR_READ;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

        /* Set the open fast flag.  */
        fast_open =  FX_TRUE;
 800e2f8:	2301      	movs	r3, #1
 800e2fa:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800e2fe:	e002      	b.n	800e306 <_fx_file_open+0x8e>
    }
    else
    {

        /* A fast open is not selected, set the flag to false.  */
        fast_open =  FX_FALSE;
 800e300:	2300      	movs	r3, #0
 800e302:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168

    /* Protect against other threads accessing the media.  */
    FX_PROTECT

    /* Setup file name pointer.  */
    file_ptr -> fx_file_dir_entry.fx_dir_entry_name =  file_ptr -> fx_file_name_buffer;
 800e306:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e30a:	f103 02d8 	add.w	r2, r3, #216	@ 0xd8
 800e30e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e312:	669a      	str	r2, [r3, #104]	@ 0x68
    file_ptr -> fx_file_dir_entry.fx_dir_entry_short_name[0] =  0;
 800e314:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e318:	2300      	movs	r3, #0
 800e31a:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c

    /* Search the system for the supplied file name.  */
    status =  _fx_directory_search(media_ptr, file_name, &(file_ptr -> fx_file_dir_entry), FX_NULL, FX_NULL);
 800e31e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e322:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e326:	2300      	movs	r3, #0
 800e328:	9300      	str	r3, [sp, #0]
 800e32a:	2300      	movs	r3, #0
 800e32c:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800e330:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800e334:	f7ff f94f 	bl	800d5d6 <_fx_directory_search>
 800e338:	f8c7 0160 	str.w	r0, [r7, #352]	@ 0x160

    /* Determine if the search was successful.  */
    if (status != FX_SUCCESS)
 800e33c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800e340:	2b00      	cmp	r3, #0
 800e342:	d003      	beq.n	800e34c <_fx_file_open+0xd4>

        /* Release media protection.  */
        FX_UNPROTECT

        /* Return the error code.  */
        return(status);
 800e344:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800e348:	f000 bc13 	b.w	800eb72 <_fx_file_open+0x8fa>
    }

    /* Check to make sure the found entry is a file.  */
    if (file_ptr -> fx_file_dir_entry.fx_dir_entry_attributes & not_a_file_attr)
 800e34c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e350:	f893 2084 	ldrb.w	r2, [r3, #132]	@ 0x84
 800e354:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800e358:	4013      	ands	r3, r2
 800e35a:	b2db      	uxtb	r3, r3
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d002      	beq.n	800e366 <_fx_file_open+0xee>

        /* Release media protection.  */
        FX_UNPROTECT

        /* Return the not a file error code.  */
        return(FX_NOT_A_FILE);
 800e360:	2305      	movs	r3, #5
 800e362:	f000 bc06 	b.w	800eb72 <_fx_file_open+0x8fa>
            open_count--;
        }
    }
    else
#else
    if (open_type == FX_OPEN_FOR_WRITE)
 800e366:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800e36a:	2b01      	cmp	r3, #1
 800e36c:	d149      	bne.n	800e402 <_fx_file_open+0x18a>
    {

        /* A open for write request is present, check the file attributes
           and the list of open files for any other open instance of
           this file.  */
        if (media_ptr -> fx_media_driver_write_protect)
 800e36e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e372:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e376:	2b00      	cmp	r3, #0
 800e378:	d001      	beq.n	800e37e <_fx_file_open+0x106>

            /* Release media protection.  */
            FX_UNPROTECT

            /* Return write protect error.  */
            return(FX_WRITE_PROTECT);
 800e37a:	2323      	movs	r3, #35	@ 0x23
 800e37c:	e3f9      	b.n	800eb72 <_fx_file_open+0x8fa>
        }

        if (file_ptr -> fx_file_dir_entry.fx_dir_entry_attributes & (UCHAR)(FX_READ_ONLY))
 800e37e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e382:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e386:	f003 0301 	and.w	r3, r3, #1
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d001      	beq.n	800e392 <_fx_file_open+0x11a>

            /* Release media protection.  */
            FX_UNPROTECT

            /* Return the not a file error code.  */
            return(FX_ACCESS_ERROR);
 800e38e:	2306      	movs	r3, #6
 800e390:	e3ef      	b.n	800eb72 <_fx_file_open+0x8fa>
        }

        /* Also search the opened files to see if this file is currently
           opened.  */
        open_count =  media_ptr -> fx_media_opened_file_count;
 800e392:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e396:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800e39a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
        search_ptr =  media_ptr -> fx_media_opened_file_list;
 800e39e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e3a2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800e3a6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
        while (open_count)
 800e3aa:	e026      	b.n	800e3fa <_fx_file_open+0x182>
                (search_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset ==
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset))
#else
            /* Look at each opened file to see if the same file is already opened
               for writing.  */
            if ((search_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector ==
 800e3ac:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800e3b0:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	@ 0xa8
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector) &&
 800e3b4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e3b8:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	@ 0xa8
            if ((search_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector ==
 800e3bc:	4299      	cmp	r1, r3
 800e3be:	bf08      	it	eq
 800e3c0:	4290      	cmpeq	r0, r2
 800e3c2:	d110      	bne.n	800e3e6 <_fx_file_open+0x16e>
                (search_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset ==
 800e3c4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800e3c8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset) &&
 800e3cc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e3d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector) &&
 800e3d4:	429a      	cmp	r2, r3
 800e3d6:	d106      	bne.n	800e3e6 <_fx_file_open+0x16e>
                (search_ptr -> fx_file_open_mode == FX_OPEN_FOR_WRITE))
 800e3d8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800e3dc:	689b      	ldr	r3, [r3, #8]
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset) &&
 800e3de:	2b01      	cmp	r3, #1
 800e3e0:	d101      	bne.n	800e3e6 <_fx_file_open+0x16e>

                /* Release media protection.  */
                FX_UNPROTECT

                /* The file is currently open.  */
                return(FX_ACCESS_ERROR);
 800e3e2:	2306      	movs	r3, #6
 800e3e4:	e3c5      	b.n	800eb72 <_fx_file_open+0x8fa>
            }

            /* Adjust the pointer and decrement the search count.  */
            search_ptr =  search_ptr -> fx_file_opened_next;
 800e3e6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800e3ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e3ec:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
            open_count--;
 800e3f0:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800e3f4:	3b01      	subs	r3, #1
 800e3f6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
        while (open_count)
 800e3fa:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d1d4      	bne.n	800e3ac <_fx_file_open+0x134>
        }
    }

    /* At this point, we are ready to walk list of clusters to setup the
       initial condition of this file as well as to verify its integrity.  */
    cluster =           file_ptr -> fx_file_dir_entry.fx_dir_entry_cluster;
 800e402:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e406:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e40a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
    bytes_remaining =   file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size;
 800e40e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e412:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800e416:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
    bytes_per_cluster = ((ULONG)media_ptr -> fx_media_bytes_per_sector) *
 800e41a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e41e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
        ((ULONG)media_ptr -> fx_media_sectors_per_cluster);
 800e420:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    bytes_per_cluster = ((ULONG)media_ptr -> fx_media_bytes_per_sector) *
 800e426:	fb02 f303 	mul.w	r3, r2, r3
 800e42a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    file_ptr -> fx_file_current_physical_cluster =  0;
 800e42e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e432:	2300      	movs	r3, #0
 800e434:	6213      	str	r3, [r2, #32]

    /* Check for invalid value.  */
    if (bytes_per_cluster == 0)
 800e436:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d101      	bne.n	800e442 <_fx_file_open+0x1ca>

        /* Release media protection.  */
        FX_UNPROTECT

        /* Invalid media, return error.  */
        return(FX_MEDIA_INVALID);
 800e43e:	2302      	movs	r3, #2
 800e440:	e397      	b.n	800eb72 <_fx_file_open+0x8fa>
    }

    last_cluster =      0;
 800e442:	2300      	movs	r3, #0
 800e444:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
    cluster_count =     0;
 800e448:	2300      	movs	r3, #0
 800e44a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

#ifndef FX_DISABLE_CONSECUTIVE_DETECT
    leading_consecutive = 1;
 800e44e:	2301      	movs	r3, #1
 800e450:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
#endif /* FX_DISABLE_CONSECUTIVE_DETECT */
    file_ptr -> fx_file_consecutive_cluster = 1;
 800e454:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e458:	2301      	movs	r3, #1
 800e45a:	6193      	str	r3, [r2, #24]
#ifndef FX_DISABLE_FAST_OPEN

    /* Determine if the file is being open for reading with the fast option.  */
    if (fast_open)
 800e45c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800e460:	2b00      	cmp	r3, #0
 800e462:	f000 80f6 	beq.w	800e652 <_fx_file_open+0x3da>
    {

        /* Calculate the bytes available.  */
        bytes_available =  ((bytes_remaining + bytes_per_cluster - 1) / bytes_per_cluster) * bytes_per_cluster;
 800e466:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e46a:	2200      	movs	r2, #0
 800e46c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800e470:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800e474:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 800e478:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 800e47c:	4641      	mov	r1, r8
 800e47e:	eb11 0a02 	adds.w	sl, r1, r2
 800e482:	4649      	mov	r1, r9
 800e484:	eb41 0b03 	adc.w	fp, r1, r3
 800e488:	f11a 33ff 	adds.w	r3, sl, #4294967295
 800e48c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800e490:	f14b 33ff 	adc.w	r3, fp, #4294967295
 800e494:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800e498:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e49c:	2200      	movs	r2, #0
 800e49e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800e4a2:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 800e4a6:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800e4aa:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800e4ae:	f7f1 fef5 	bl	800029c <__aeabi_uldivmod>
 800e4b2:	4602      	mov	r2, r0
 800e4b4:	460b      	mov	r3, r1
 800e4b6:	4610      	mov	r0, r2
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e4be:	2200      	movs	r2, #0
 800e4c0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800e4c4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800e4c8:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 800e4cc:	4643      	mov	r3, r8
 800e4ce:	fb03 f201 	mul.w	r2, r3, r1
 800e4d2:	464b      	mov	r3, r9
 800e4d4:	fb00 f303 	mul.w	r3, r0, r3
 800e4d8:	4413      	add	r3, r2
 800e4da:	4642      	mov	r2, r8
 800e4dc:	fba0 4502 	umull	r4, r5, r0, r2
 800e4e0:	442b      	add	r3, r5
 800e4e2:	461d      	mov	r5, r3
 800e4e4:	e9c7 455e 	strd	r4, r5, [r7, #376]	@ 0x178
 800e4e8:	e9c7 455e 	strd	r4, r5, [r7, #376]	@ 0x178
 800e4ec:	e11b      	b.n	800e726 <_fx_file_open+0x4ae>
            /* Follow the link of FAT entries.  */
            while ((cluster >= FX_FAT_ENTRY_START) && (cluster < media_ptr -> fx_media_fat_reserved))
            {

                /* Increment the number of clusters.  */
                cluster_count++;
 800e4ee:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

                /* Read the current cluster entry from the FAT.  */
                status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &contents);
 800e4f8:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800e4fc:	461a      	mov	r2, r3
 800e4fe:	f8d7 1190 	ldr.w	r1, [r7, #400]	@ 0x190
 800e502:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800e506:	f002 fc8b 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800e50a:	f8c7 0160 	str.w	r0, [r7, #352]	@ 0x160

                /* Check the return value.  */
                if (status != FX_SUCCESS)
 800e50e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800e512:	2b00      	cmp	r3, #0
 800e514:	d002      	beq.n	800e51c <_fx_file_open+0x2a4>

                    /* Release media protection.  */
                    FX_UNPROTECT

                    /* Return the error status.  */
                    return(status);
 800e516:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800e51a:	e32a      	b.n	800eb72 <_fx_file_open+0x8fa>
                }

                /* Determine if the cluster is invalid (points to itself) or the count exceeds the total number of clusters.  */
                if ((cluster == contents) || (cluster_count > media_ptr -> fx_media_total_clusters))
 800e51c:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800e520:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e524:	4293      	cmp	r3, r2
 800e526:	d006      	beq.n	800e536 <_fx_file_open+0x2be>
 800e528:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e52c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e52e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800e532:	4293      	cmp	r3, r2
 800e534:	d901      	bls.n	800e53a <_fx_file_open+0x2c2>

                    /* Release media protection.  */
                    FX_UNPROTECT

                    /* Return the bad status.  */
                    return(FX_FAT_READ_ERROR);
 800e536:	2303      	movs	r3, #3
 800e538:	e31b      	b.n	800eb72 <_fx_file_open+0x8fa>
                }

#ifndef FX_DISABLE_CONSECUTIVE_DETECT

                /* Check if present and next clusters are consecutive */
                if (cluster + 1 == contents)
 800e53a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e53e:	1c5a      	adds	r2, r3, #1
 800e540:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800e544:	429a      	cmp	r2, r3
 800e546:	d10b      	bne.n	800e560 <_fx_file_open+0x2e8>
                {
            
                    /* Determine if clusters are consecutive so far.  */
                    if (leading_consecutive)
 800e548:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d00a      	beq.n	800e566 <_fx_file_open+0x2ee>
                    {

                        /* Yes, increment the number of leading consecutive clusters.  */
                        file_ptr -> fx_file_consecutive_cluster++;
 800e550:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e554:	699b      	ldr	r3, [r3, #24]
 800e556:	1c5a      	adds	r2, r3, #1
 800e558:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e55c:	619a      	str	r2, [r3, #24]
 800e55e:	e002      	b.n	800e566 <_fx_file_open+0x2ee>
                }
                else
                {

                    /* The clusters are no longer consecutive, clear the consecutive flag.  */
                    leading_consecutive = 0;
 800e560:	2300      	movs	r3, #0
 800e562:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
                }
#endif /* FX_DISABLE_CONSECUTIVE_DETECT */

                /* Save the last valid cluster.  */
                last_cluster =  cluster;
 800e566:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e56a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184

                /* Setup for the next cluster.  */
                cluster =  contents;
 800e56e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800e572:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

                /* Determine if this is the last written cluster.  We need to remember this
                   for open for writing.  */
                if (bytes_remaining > bytes_per_cluster)
 800e576:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e57a:	2200      	movs	r2, #0
 800e57c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e580:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 800e584:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 800e588:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 800e58c:	4621      	mov	r1, r4
 800e58e:	4291      	cmp	r1, r2
 800e590:	4629      	mov	r1, r5
 800e592:	eb71 0303 	sbcs.w	r3, r1, r3
 800e596:	d21b      	bcs.n	800e5d0 <_fx_file_open+0x358>
                {

                    /* Still more written clusters, just decrement the counter.  */
                    bytes_remaining =  bytes_remaining - bytes_per_cluster;
 800e598:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e59c:	2200      	movs	r2, #0
 800e59e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e5a2:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800e5a6:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 800e5aa:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800e5ae:	4621      	mov	r1, r4
 800e5b0:	1a51      	subs	r1, r2, r1
 800e5b2:	6039      	str	r1, [r7, #0]
 800e5b4:	4629      	mov	r1, r5
 800e5b6:	eb63 0301 	sbc.w	r3, r3, r1
 800e5ba:	607b      	str	r3, [r7, #4]
 800e5bc:	e9d7 3400 	ldrd	r3, r4, [r7]
 800e5c0:	e9c7 345c 	strd	r3, r4, [r7, #368]	@ 0x170
 800e5c4:	e045      	b.n	800e652 <_fx_file_open+0x3da>
 800e5c6:	bf00      	nop
 800e5c8:	4d454449 	.word	0x4d454449
 800e5cc:	0ffffff8 	.word	0x0ffffff8
                }
                else if (!file_ptr -> fx_file_current_physical_cluster)
 800e5d0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e5d4:	6a1b      	ldr	r3, [r3, #32]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d13b      	bne.n	800e652 <_fx_file_open+0x3da>
                {

                    /* Remember this cluster number.  */
                    file_ptr -> fx_file_current_physical_cluster =  last_cluster;
 800e5da:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e5de:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800e5e2:	6213      	str	r3, [r2, #32]

                    /* Remember the relative cluster.  */
                    file_ptr -> fx_file_current_relative_cluster =  cluster_count - 1;
 800e5e4:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800e5e8:	1e5a      	subs	r2, r3, #1
 800e5ea:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e5ee:	635a      	str	r2, [r3, #52]	@ 0x34

                    /* If the remaining bytes exactly fits the cluster size, check for
                       a possible adjustment to the next cluster.  */
                    if ((bytes_remaining == bytes_per_cluster) &&
 800e5f0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e5fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800e5fe:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 800e602:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800e606:	4621      	mov	r1, r4
 800e608:	4628      	mov	r0, r5
 800e60a:	4283      	cmp	r3, r0
 800e60c:	bf08      	it	eq
 800e60e:	428a      	cmpeq	r2, r1
 800e610:	d11f      	bne.n	800e652 <_fx_file_open+0x3da>
 800e612:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e616:	2b01      	cmp	r3, #1
 800e618:	d91b      	bls.n	800e652 <_fx_file_open+0x3da>
                        (cluster >= FX_FAT_ENTRY_START) && (cluster < media_ptr -> fx_media_fat_reserved))
 800e61a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e61e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800e622:	f8d3 2478 	ldr.w	r2, [r3, #1144]	@ 0x478
 800e626:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e62a:	4293      	cmp	r3, r2
 800e62c:	d211      	bcs.n	800e652 <_fx_file_open+0x3da>
                    {

                        /* We need to position to next allocated cluster.  */
                        file_ptr -> fx_file_current_physical_cluster =  cluster;
 800e62e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e632:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e636:	6213      	str	r3, [r2, #32]
                        file_ptr -> fx_file_current_relative_cluster++;
 800e638:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e63c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e63e:	1c5a      	adds	r2, r3, #1
 800e640:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e644:	635a      	str	r2, [r3, #52]	@ 0x34

                        /* Clear the remaining bytes.  */
                        bytes_remaining =  0;
 800e646:	f04f 0200 	mov.w	r2, #0
 800e64a:	f04f 0300 	mov.w	r3, #0
 800e64e:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
            while ((cluster >= FX_FAT_ENTRY_START) && (cluster < media_ptr -> fx_media_fat_reserved))
 800e652:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e656:	2b01      	cmp	r3, #1
 800e658:	d90a      	bls.n	800e670 <_fx_file_open+0x3f8>
 800e65a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e65e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800e662:	f8d3 2478 	ldr.w	r2, [r3, #1144]	@ 0x478
 800e666:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800e66a:	4293      	cmp	r3, r2
 800e66c:	f4ff af3f 	bcc.w	800e4ee <_fx_file_open+0x276>
                }
            }

            /* Determine if the number of clusters is large enough to support the
               specified file size.  */
            bytes_available =  ((ULONG64)media_ptr -> fx_media_bytes_per_sector) *
 800e670:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e676:	2200      	movs	r2, #0
 800e678:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e67c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
                ((ULONG64)media_ptr -> fx_media_sectors_per_cluster) *
 800e680:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e686:	2200      	movs	r2, #0
 800e688:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e68c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
            bytes_available =  ((ULONG64)media_ptr -> fx_media_bytes_per_sector) *
 800e690:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800e694:	462b      	mov	r3, r5
 800e696:	e9d7 ab36 	ldrd	sl, fp, [r7, #216]	@ 0xd8
 800e69a:	4652      	mov	r2, sl
 800e69c:	fb02 f203 	mul.w	r2, r2, r3
 800e6a0:	465b      	mov	r3, fp
 800e6a2:	4621      	mov	r1, r4
 800e6a4:	fb01 f303 	mul.w	r3, r1, r3
 800e6a8:	4413      	add	r3, r2
 800e6aa:	4622      	mov	r2, r4
 800e6ac:	4651      	mov	r1, sl
 800e6ae:	fba2 8901 	umull	r8, r9, r2, r1
 800e6b2:	444b      	add	r3, r9
 800e6b4:	4699      	mov	r9, r3
                ((ULONG64)cluster_count);
 800e6b6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e6c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
            bytes_available =  ((ULONG64)media_ptr -> fx_media_bytes_per_sector) *
 800e6c4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	fb03 f209 	mul.w	r2, r3, r9
 800e6ce:	460b      	mov	r3, r1
 800e6d0:	fb08 f303 	mul.w	r3, r8, r3
 800e6d4:	4413      	add	r3, r2
 800e6d6:	4602      	mov	r2, r0
 800e6d8:	fba8 1202 	umull	r1, r2, r8, r2
 800e6dc:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 800e6e0:	460a      	mov	r2, r1
 800e6e2:	f8c7 2120 	str.w	r2, [r7, #288]	@ 0x120
 800e6e6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800e6ea:	4413      	add	r3, r2
 800e6ec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800e6f0:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	@ 0x120
 800e6f4:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
 800e6f8:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178

            /* Check the bytes available in the cluster chain against the directory entry file size.  */
            if ((bytes_available < file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size) ||
 800e6fc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e700:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	@ 0xa0
 800e704:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 800e708:	4282      	cmp	r2, r0
 800e70a:	418b      	sbcs	r3, r1
 800e70c:	d309      	bcc.n	800e722 <_fx_file_open+0x4aa>
 800e70e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800e712:	2b00      	cmp	r3, #0
 800e714:	d007      	beq.n	800e726 <_fx_file_open+0x4ae>
                ((cluster_count) && (contents < fat_last)))
 800e716:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800e71a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800e71e:	4293      	cmp	r3, r2
 800e720:	d901      	bls.n	800e726 <_fx_file_open+0x4ae>
            {
                /* File is corrupt, release media protection.  */
                FX_UNPROTECT

                /* Return a corrupt file error status.  */
                return(FX_FILE_CORRUPT);
 800e722:	2308      	movs	r3, #8
 800e724:	e225      	b.n	800eb72 <_fx_file_open+0x8fa>
#endif /* FX_ENABLE_EXFAT */
    }

    /* The file is okay, populate the file control block and complete the
       file open process.  */
    file_ptr -> fx_file_id =                        FX_FILE_ID;
 800e726:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e72a:	4baa      	ldr	r3, [pc, #680]	@ (800e9d4 <_fx_file_open+0x75c>)
 800e72c:	6013      	str	r3, [r2, #0]
    file_ptr -> fx_file_name =                      file_ptr -> fx_file_name_buffer;
 800e72e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e732:	f103 02d8 	add.w	r2, r3, #216	@ 0xd8
 800e736:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e73a:	605a      	str	r2, [r3, #4]
    file_ptr -> fx_file_media_ptr =                 media_ptr;
 800e73c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e740:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e744:	6593      	str	r3, [r2, #88]	@ 0x58
    file_ptr -> fx_file_open_mode =                 open_type;
 800e746:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e74a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800e74e:	6093      	str	r3, [r2, #8]
    file_ptr -> fx_file_modified =                  FX_FALSE;
 800e750:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e754:	2300      	movs	r3, #0
 800e756:	7313      	strb	r3, [r2, #12]
    file_ptr -> fx_file_total_clusters =            cluster_count;
 800e758:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e75c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800e760:	6113      	str	r3, [r2, #16]
    file_ptr -> fx_file_first_physical_cluster =    file_ptr -> fx_file_dir_entry.fx_dir_entry_cluster;
 800e762:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e766:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800e76a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e76e:	615a      	str	r2, [r3, #20]
    file_ptr -> fx_file_last_physical_cluster =     last_cluster;
 800e770:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e774:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800e778:	61d3      	str	r3, [r2, #28]
    file_ptr -> fx_file_current_file_size =         file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size;
 800e77a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e77e:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	@ 0xa0
 800e782:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e786:	e9c3 0112 	strd	r0, r1, [r3, #72]	@ 0x48
    file_ptr -> fx_file_current_available_size =    bytes_available;
 800e78a:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 800e78e:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 800e792:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    file_ptr -> fx_file_disable_burst_cache =       FX_FALSE;
 800e796:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e79a:	2300      	movs	r3, #0
 800e79c:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8

    /* Set the current settings based on how the file was opened.  */
    if (open_type == FX_OPEN_FOR_READ)
 800e7a0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d163      	bne.n	800e870 <_fx_file_open+0x5f8>
    {

        /* Position the pointers to the beginning of the file.  */
        file_ptr -> fx_file_current_physical_cluster =  file_ptr -> fx_file_first_physical_cluster;
 800e7a8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e7ac:	695a      	ldr	r2, [r3, #20]
 800e7ae:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e7b2:	621a      	str	r2, [r3, #32]
        file_ptr -> fx_file_current_relative_cluster =  0;
 800e7b4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	635a      	str	r2, [r3, #52]	@ 0x34
        file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800e7bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e7c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e7c8:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
            (((ULONG64)(file_ptr -> fx_file_first_physical_cluster - FX_FAT_ENTRY_START)) *
 800e7cc:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e7d0:	695b      	ldr	r3, [r3, #20]
 800e7d2:	3b02      	subs	r3, #2
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e7da:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
             ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800e7de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e7e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e7e4:	2200      	movs	r2, #0
 800e7e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e7ea:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
            (((ULONG64)(file_ptr -> fx_file_first_physical_cluster - FX_FAT_ENTRY_START)) *
 800e7ee:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800e7f2:	462b      	mov	r3, r5
 800e7f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800e7f8:	4642      	mov	r2, r8
 800e7fa:	fb02 f203 	mul.w	r2, r2, r3
 800e7fe:	464b      	mov	r3, r9
 800e800:	4621      	mov	r1, r4
 800e802:	fb01 f303 	mul.w	r3, r1, r3
 800e806:	4413      	add	r3, r2
 800e808:	4622      	mov	r2, r4
 800e80a:	4641      	mov	r1, r8
 800e80c:	fba2 1201 	umull	r1, r2, r2, r1
 800e810:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 800e814:	460a      	mov	r2, r1
 800e816:	f8c7 2138 	str.w	r2, [r7, #312]	@ 0x138
 800e81a:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 800e81e:	4413      	add	r3, r2
 800e820:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
        file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800e824:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 800e828:	4623      	mov	r3, r4
 800e82a:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 800e82e:	4602      	mov	r2, r0
 800e830:	189b      	adds	r3, r3, r2
 800e832:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e836:	460b      	mov	r3, r1
 800e838:	462a      	mov	r2, r5
 800e83a:	eb42 0303 	adc.w	r3, r2, r3
 800e83e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e842:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e846:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800e84a:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
        file_ptr -> fx_file_current_relative_sector =   0;
 800e84e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e852:	2200      	movs	r2, #0
 800e854:	639a      	str	r2, [r3, #56]	@ 0x38
        file_ptr -> fx_file_current_logical_offset =    0;
 800e856:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e85a:	2200      	movs	r2, #0
 800e85c:	631a      	str	r2, [r3, #48]	@ 0x30
        file_ptr -> fx_file_current_file_offset =       0;
 800e85e:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 800e862:	f04f 0200 	mov.w	r2, #0
 800e866:	f04f 0300 	mov.w	r3, #0
 800e86a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 800e86e:	e140      	b.n	800eaf2 <_fx_file_open+0x87a>
    {

        /* Open for writing - position the pointers to the end of the file.  */

        /* Determine if the remaining bytes fit exactly into the cluster size.  */
        if (bytes_remaining == bytes_per_cluster)
 800e870:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800e874:	2200      	movs	r2, #0
 800e876:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e87a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e87e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 800e882:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 800e886:	4621      	mov	r1, r4
 800e888:	4628      	mov	r0, r5
 800e88a:	4283      	cmp	r3, r0
 800e88c:	bf08      	it	eq
 800e88e:	428a      	cmpeq	r2, r1
 800e890:	f040 80a2 	bne.w	800e9d8 <_fx_file_open+0x760>
        {

            /* Position to the end of the cluster.  */
            file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800e894:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e89a:	2200      	movs	r2, #0
 800e89c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e8a0:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
                (((ULONG64)file_ptr -> fx_file_current_physical_cluster - FX_FAT_ENTRY_START) *
 800e8a4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e8a8:	6a1b      	ldr	r3, [r3, #32]
 800e8aa:	2200      	movs	r2, #0
 800e8ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e8b0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800e8b4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800e8b8:	460b      	mov	r3, r1
 800e8ba:	3b02      	subs	r3, #2
 800e8bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e8c0:	4613      	mov	r3, r2
 800e8c2:	f143 33ff 	adc.w	r3, r3, #4294967295
 800e8c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                 ((ULONG)media_ptr -> fx_media_sectors_per_cluster)) +
 800e8ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e8ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e8d6:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
                (((ULONG64)file_ptr -> fx_file_current_physical_cluster - FX_FAT_ENTRY_START) *
 800e8da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e8de:	462b      	mov	r3, r5
 800e8e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800e8e4:	4642      	mov	r2, r8
 800e8e6:	fb02 f203 	mul.w	r2, r2, r3
 800e8ea:	464b      	mov	r3, r9
 800e8ec:	4621      	mov	r1, r4
 800e8ee:	fb01 f303 	mul.w	r3, r1, r3
 800e8f2:	4413      	add	r3, r2
 800e8f4:	4622      	mov	r2, r4
 800e8f6:	4641      	mov	r1, r8
 800e8f8:	fba2 1201 	umull	r1, r2, r2, r1
 800e8fc:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 800e900:	460a      	mov	r2, r1
 800e902:	f8c7 2130 	str.w	r2, [r7, #304]	@ 0x130
 800e906:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800e90a:	4413      	add	r3, r2
 800e90c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
            file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800e910:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 800e914:	4623      	mov	r3, r4
 800e916:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 800e91a:	4602      	mov	r2, r0
 800e91c:	189b      	adds	r3, r3, r2
 800e91e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e922:	460b      	mov	r3, r1
 800e924:	462a      	mov	r2, r5
 800e926:	eb42 0303 	adc.w	r3, r2, r3
 800e92a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                ((ULONG)(((bytes_remaining - 1) / (ULONG)media_ptr -> fx_media_bytes_per_sector)));
 800e92e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 800e932:	1e51      	subs	r1, r2, #1
 800e934:	67b9      	str	r1, [r7, #120]	@ 0x78
 800e936:	f143 33ff 	adc.w	r3, r3, #4294967295
 800e93a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e93c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e942:	2200      	movs	r2, #0
 800e944:	673b      	str	r3, [r7, #112]	@ 0x70
 800e946:	677a      	str	r2, [r7, #116]	@ 0x74
 800e948:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800e94c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800e950:	f7f1 fca4 	bl	800029c <__aeabi_uldivmod>
 800e954:	4602      	mov	r2, r0
 800e956:	460b      	mov	r3, r1
 800e958:	2300      	movs	r3, #0
 800e95a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e95c:	66fb      	str	r3, [r7, #108]	@ 0x6c
                 ((ULONG)media_ptr -> fx_media_sectors_per_cluster)) +
 800e95e:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800e962:	4623      	mov	r3, r4
 800e964:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800e968:	4602      	mov	r2, r0
 800e96a:	189b      	adds	r3, r3, r2
 800e96c:	663b      	str	r3, [r7, #96]	@ 0x60
 800e96e:	460b      	mov	r3, r1
 800e970:	462a      	mov	r2, r5
 800e972:	eb42 0303 	adc.w	r3, r2, r3
 800e976:	667b      	str	r3, [r7, #100]	@ 0x64
            file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800e978:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e97c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800e980:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
            file_ptr -> fx_file_current_relative_sector =   (ULONG)(((bytes_remaining - 1) / (ULONG)media_ptr -> fx_media_bytes_per_sector));
 800e984:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 800e988:	1e51      	subs	r1, r2, #1
 800e98a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800e98c:	f143 33ff 	adc.w	r3, r3, #4294967295
 800e990:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e992:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e998:	2200      	movs	r2, #0
 800e99a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e99c:	657a      	str	r2, [r7, #84]	@ 0x54
 800e99e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e9a2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800e9a6:	f7f1 fc79 	bl	800029c <__aeabi_uldivmod>
 800e9aa:	4602      	mov	r2, r0
 800e9ac:	460b      	mov	r3, r1
 800e9ae:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9b2:	639a      	str	r2, [r3, #56]	@ 0x38
            file_ptr -> fx_file_current_file_offset =       file_ptr -> fx_file_current_file_size;
 800e9b4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9b8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800e9bc:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 800e9c0:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
            file_ptr -> fx_file_current_logical_offset =    media_ptr -> fx_media_bytes_per_sector;
 800e9c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e9c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e9ca:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9ce:	631a      	str	r2, [r3, #48]	@ 0x30
 800e9d0:	e08f      	b.n	800eaf2 <_fx_file_open+0x87a>
 800e9d2:	bf00      	nop
 800e9d4:	46494c45 	.word	0x46494c45
        }
        else
        {

            /* Position file parameters at end of last cluster allocation.  */
            file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800e9d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e9dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9de:	2200      	movs	r2, #0
 800e9e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e9e2:	64fa      	str	r2, [r7, #76]	@ 0x4c
                (((ULONG64)file_ptr -> fx_file_current_physical_cluster - FX_FAT_ENTRY_START) *
 800e9e4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9e8:	6a1b      	ldr	r3, [r3, #32]
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	643b      	str	r3, [r7, #64]	@ 0x40
 800e9ee:	647a      	str	r2, [r7, #68]	@ 0x44
 800e9f0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800e9f4:	460b      	mov	r3, r1
 800e9f6:	3b02      	subs	r3, #2
 800e9f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e9fa:	4613      	mov	r3, r2
 800e9fc:	f143 33ff 	adc.w	r3, r3, #4294967295
 800ea00:	63fb      	str	r3, [r7, #60]	@ 0x3c
                 ((ULONG)media_ptr -> fx_media_sectors_per_cluster)) +
 800ea02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ea06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea08:	2200      	movs	r2, #0
 800ea0a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ea0c:	637a      	str	r2, [r7, #52]	@ 0x34
                (((ULONG64)file_ptr -> fx_file_current_physical_cluster - FX_FAT_ENTRY_START) *
 800ea0e:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800ea12:	462b      	mov	r3, r5
 800ea14:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	@ 0x30
 800ea18:	4642      	mov	r2, r8
 800ea1a:	fb02 f203 	mul.w	r2, r2, r3
 800ea1e:	464b      	mov	r3, r9
 800ea20:	4621      	mov	r1, r4
 800ea22:	fb01 f303 	mul.w	r3, r1, r3
 800ea26:	4413      	add	r3, r2
 800ea28:	4622      	mov	r2, r4
 800ea2a:	4641      	mov	r1, r8
 800ea2c:	fba2 1201 	umull	r1, r2, r2, r1
 800ea30:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 800ea34:	460a      	mov	r2, r1
 800ea36:	f8c7 2128 	str.w	r2, [r7, #296]	@ 0x128
 800ea3a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800ea3e:	4413      	add	r3, r2
 800ea40:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
            file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800ea44:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800ea48:	4623      	mov	r3, r4
 800ea4a:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 800ea4e:	4602      	mov	r2, r0
 800ea50:	189b      	adds	r3, r3, r2
 800ea52:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea54:	460b      	mov	r3, r1
 800ea56:	462a      	mov	r2, r5
 800ea58:	eb42 0303 	adc.w	r3, r2, r3
 800ea5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                ((ULONG)((bytes_remaining / (ULONG)media_ptr -> fx_media_bytes_per_sector)));
 800ea5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ea62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea64:	2200      	movs	r2, #0
 800ea66:	623b      	str	r3, [r7, #32]
 800ea68:	627a      	str	r2, [r7, #36]	@ 0x24
 800ea6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ea6e:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 800ea72:	f7f1 fc13 	bl	800029c <__aeabi_uldivmod>
 800ea76:	4602      	mov	r2, r0
 800ea78:	460b      	mov	r3, r1
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	61ba      	str	r2, [r7, #24]
 800ea7e:	61fb      	str	r3, [r7, #28]
                 ((ULONG)media_ptr -> fx_media_sectors_per_cluster)) +
 800ea80:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800ea84:	4623      	mov	r3, r4
 800ea86:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ea8a:	4602      	mov	r2, r0
 800ea8c:	189b      	adds	r3, r3, r2
 800ea8e:	613b      	str	r3, [r7, #16]
 800ea90:	460b      	mov	r3, r1
 800ea92:	462a      	mov	r2, r5
 800ea94:	eb42 0303 	adc.w	r3, r2, r3
 800ea98:	617b      	str	r3, [r7, #20]
            file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800ea9a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800ea9e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800eaa2:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
            file_ptr -> fx_file_current_relative_sector =   (ULONG)((bytes_remaining / (ULONG)media_ptr -> fx_media_bytes_per_sector));
 800eaa6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eaaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eaac:	2200      	movs	r2, #0
 800eaae:	60bb      	str	r3, [r7, #8]
 800eab0:	60fa      	str	r2, [r7, #12]
 800eab2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800eab6:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 800eaba:	f7f1 fbef 	bl	800029c <__aeabi_uldivmod>
 800eabe:	4602      	mov	r2, r0
 800eac0:	460b      	mov	r3, r1
 800eac2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eac6:	639a      	str	r2, [r3, #56]	@ 0x38
            file_ptr -> fx_file_current_file_offset =       file_ptr -> fx_file_current_file_size;
 800eac8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eacc:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800ead0:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 800ead4:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
            file_ptr -> fx_file_current_logical_offset =    (ULONG)bytes_remaining % ((ULONG)media_ptr -> fx_media_bytes_per_sector);
 800ead8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800eadc:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800eae0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800eae2:	fbb3 f1f2 	udiv	r1, r3, r2
 800eae6:	fb01 f202 	mul.w	r2, r1, r2
 800eaea:	1a9a      	subs	r2, r3, r2
 800eaec:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eaf0:	631a      	str	r2, [r3, #48]	@ 0x30
    file_ptr -> fx_file_maximum_size_used = file_ptr -> fx_file_current_file_size;
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Place newly opened file on the list of open files for
       this media.  First, check for an empty list.  */
    if (media_ptr -> fx_media_opened_file_list)
 800eaf2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eaf6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d01f      	beq.n	800eb3e <_fx_file_open+0x8c6>
    {

        /* Pickup tail pointer.  */
        tail_ptr =  (media_ptr -> fx_media_opened_file_list) -> fx_file_opened_previous;
 800eafe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eb02:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800eb06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eb08:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

        /* Place the new file in the list.  */
        (media_ptr -> fx_media_opened_file_list) -> fx_file_opened_previous =  file_ptr;
 800eb0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eb10:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800eb14:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800eb18:	661a      	str	r2, [r3, #96]	@ 0x60
        tail_ptr -> fx_file_opened_next =  file_ptr;
 800eb1a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800eb1e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800eb22:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Setup this file's opened links.  */
        file_ptr -> fx_file_opened_previous =  tail_ptr;
 800eb24:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eb28:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800eb2c:	661a      	str	r2, [r3, #96]	@ 0x60
        file_ptr -> fx_file_opened_next =      media_ptr -> fx_media_opened_file_list;
 800eb2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eb32:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800eb36:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eb3a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800eb3c:	e00f      	b.n	800eb5e <_fx_file_open+0x8e6>
    }
    else
    {

        /* The opened media list is empty.  Add the media to empty list.  */
        media_ptr -> fx_media_opened_file_list =   file_ptr;
 800eb3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eb42:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800eb46:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        file_ptr ->  fx_file_opened_next =         file_ptr;
 800eb4a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eb4e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800eb52:	65da      	str	r2, [r3, #92]	@ 0x5c
        file_ptr ->  fx_file_opened_previous =     file_ptr;
 800eb54:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800eb58:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800eb5c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Increment the opened file counter.  */
    media_ptr -> fx_media_opened_file_count++;
 800eb5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eb62:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800eb66:	1c5a      	adds	r2, r3, #1
 800eb68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800eb6c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

    /* Release media protection.  */
    FX_UNPROTECT

    /* Open is complete, return successful status.  */
    return(FX_SUCCESS);
 800eb70:	2300      	movs	r3, #0
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eb7e:	bf00      	nop

0800eb80 <_fx_file_write>:
/*                                            memcpy usage,               */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fx_file_write(FX_FILE *file_ptr, VOID *buffer_ptr, ULONG size)
{
 800eb80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800eb84:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800eb88:	af04      	add	r7, sp, #16
 800eb8a:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c
 800eb8e:	f8c7 1198 	str.w	r1, [r7, #408]	@ 0x198
 800eb92:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
UCHAR                  dont_use_fat_old = FX_FALSE; /* Used by exFAT logic to indicate whether or not the FAT table should be used. */
#endif /* FX_ENABLE_FAULT_TOLERANT */


    /* First, determine if the file is still open.  */
    if (file_ptr -> fx_file_id != FX_FILE_ID)
 800eb96:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800eb9a:	681a      	ldr	r2, [r3, #0]
 800eb9c:	4bd1      	ldr	r3, [pc, #836]	@ (800eee4 <_fx_file_write+0x364>)
 800eb9e:	429a      	cmp	r2, r3
 800eba0:	d002      	beq.n	800eba8 <_fx_file_write+0x28>
    {

        /* Return the file not open error status.  */
        return(FX_NOT_OPEN);
 800eba2:	2307      	movs	r3, #7
 800eba4:	f000 bea2 	b.w	800f8ec <_fx_file_write+0xd6c>
    }

    /* Setup pointer to media structure.  */
    media_ptr =  file_ptr -> fx_file_media_ptr;
 800eba8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ebac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebae:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of times this service has been called.  */
    media_ptr -> fx_media_file_writes++;
 800ebb2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ebb6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800ebba:	1c5a      	adds	r2, r3, #1
 800ebbc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ebc0:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154

#ifdef FX_ENABLE_EXFAT
    if ((media_ptr -> fx_media_FAT_type != FX_exFAT) &&
        (file_ptr -> fx_file_current_file_offset + size > 0xFFFFFFFFULL))
#else
    if (file_ptr -> fx_file_current_file_offset + size > 0xFFFFFFFFULL)
 800ebc4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ebc8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800ebcc:	f8d7 1194 	ldr.w	r1, [r7, #404]	@ 0x194
 800ebd0:	2000      	movs	r0, #0
 800ebd2:	460c      	mov	r4, r1
 800ebd4:	4605      	mov	r5, r0
 800ebd6:	eb12 0804 	adds.w	r8, r2, r4
 800ebda:	eb43 0905 	adc.w	r9, r3, r5
 800ebde:	f1b9 0f01 	cmp.w	r9, #1
 800ebe2:	d302      	bcc.n	800ebea <_fx_file_write+0x6a>
#endif /* FX_ENABLE_EXFAT */
    {

        /* Return the no more space error, since the new file size would be larger than
           the 32-bit field to represent it in the file's directory entry.  */
        return(FX_NO_MORE_SPACE);
 800ebe4:	230a      	movs	r3, #10
 800ebe6:	f000 be81 	b.w	800f8ec <_fx_file_write+0xd6c>

    /* Protect against other threads accessing the media.  */
    FX_PROTECT

    /* Check for write protect at the media level (set by driver).  */
    if (media_ptr -> fx_media_driver_write_protect)
 800ebea:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ebee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d002      	beq.n	800ebfc <_fx_file_write+0x7c>

        /* Release media protection.  */
        FX_UNPROTECT

        /* Return write protect error.  */
        return(FX_WRITE_PROTECT);
 800ebf6:	2323      	movs	r3, #35	@ 0x23
 800ebf8:	f000 be78 	b.w	800f8ec <_fx_file_write+0xd6c>
    }

    /* Make sure this file is open for writing.  */
    if (file_ptr -> fx_file_open_mode != FX_OPEN_FOR_WRITE)
 800ebfc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ec00:	689b      	ldr	r3, [r3, #8]
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	d002      	beq.n	800ec0c <_fx_file_write+0x8c>
        /* Release media protection.  */
        FX_UNPROTECT

        /* Return the access error exception - a write was attempted from
           a file opened for reading!  */
        return(FX_ACCESS_ERROR);
 800ec06:	2306      	movs	r3, #6
 800ec08:	f000 be70 	b.w	800f8ec <_fx_file_write+0xd6c>
    /* Start transaction. */
    _fx_fault_tolerant_transaction_start(media_ptr);
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Calculate the number of bytes per cluster.  */
    bytes_per_cluster =  ((ULONG)media_ptr -> fx_media_bytes_per_sector) *
 800ec0c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ec10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
        ((ULONG)media_ptr -> fx_media_sectors_per_cluster);
 800ec12:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ec16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    bytes_per_cluster =  ((ULONG)media_ptr -> fx_media_bytes_per_sector) *
 800ec18:	fb02 f303 	mul.w	r3, r2, r3
 800ec1c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8

    /* Check for invalid value.  */
    if (bytes_per_cluster == 0)
 800ec20:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d102      	bne.n	800ec2e <_fx_file_write+0xae>

        /* Release media protection.  */
        FX_UNPROTECT

        /* Invalid media, return error.  */
        return(FX_MEDIA_INVALID);
 800ec28:	2302      	movs	r3, #2
 800ec2a:	f000 be5f 	b.w	800f8ec <_fx_file_write+0xd6c>
    }

    /* Initialized first new cluster. */
    first_new_cluster =  0;
 800ec2e:	2300      	movs	r3, #0
 800ec30:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Next, determine if there is enough room to write the specified number of
       bytes to the clusters already allocated to this file.  */
    if (((file_ptr -> fx_file_current_available_size - file_ptr -> fx_file_current_file_offset) < size)
 800ec34:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ec38:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800ec3c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ec40:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800ec44:	ebb0 0a02 	subs.w	sl, r0, r2
 800ec48:	eb61 0b03 	sbc.w	fp, r1, r3
 800ec4c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800ec50:	2200      	movs	r2, #0
 800ec52:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800ec56:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 800ec5a:	e9d7 1256 	ldrd	r1, r2, [r7, #344]	@ 0x158
 800ec5e:	460b      	mov	r3, r1
 800ec60:	459a      	cmp	sl, r3
 800ec62:	4613      	mov	r3, r2
 800ec64:	eb7b 0303 	sbcs.w	r3, fp, r3
 800ec68:	f080 827d 	bcs.w	800f166 <_fx_file_write+0x5e6>

        if (file_ptr -> fx_file_current_available_size - file_ptr -> fx_file_current_file_offset < size)
        {
#endif /* FX_ENABLE_FAULT_TOLERANT */
            /* Calculate clusters that are needed for data append except ones overwritten. */
            clusters =  (UINT)((size + (bytes_per_cluster - 1) -
 800ec6c:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 800ec70:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800ec74:	4413      	add	r3, r2
 800ec76:	3b01      	subs	r3, #1
 800ec78:	2200      	movs	r2, #0
 800ec7a:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800ec7e:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
                                (file_ptr -> fx_file_current_available_size - file_ptr -> fx_file_current_file_offset)) /
 800ec82:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ec86:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ec8a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ec8e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
            clusters =  (UINT)((size + (bytes_per_cluster - 1) -
 800ec92:	1a84      	subs	r4, r0, r2
 800ec94:	f8c7 4148 	str.w	r4, [r7, #328]	@ 0x148
 800ec98:	eb61 0303 	sbc.w	r3, r1, r3
 800ec9c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800eca0:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 800eca4:	4623      	mov	r3, r4
 800eca6:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800ecaa:	4602      	mov	r2, r0
 800ecac:	189b      	adds	r3, r3, r2
 800ecae:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	462a      	mov	r2, r5
 800ecb6:	eb42 0303 	adc.w	r3, r2, r3
 800ecba:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                                (file_ptr -> fx_file_current_available_size - file_ptr -> fx_file_current_file_offset)) /
 800ecbe:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800ecc8:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 800eccc:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800ecd0:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800ecd4:	f7f1 fae2 	bl	800029c <__aeabi_uldivmod>
 800ecd8:	4602      	mov	r2, r0
 800ecda:	460b      	mov	r3, r1
            clusters =  (UINT)((size + (bytes_per_cluster - 1) -
 800ecdc:	4613      	mov	r3, r2
 800ecde:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0

        /* Determine if we have enough space left.  */
#ifdef FX_ENABLE_FAULT_TOLERANT
        if (clusters + replace_clusters > media_ptr -> fx_media_available_clusters)
#else
        if (clusters > media_ptr -> fx_media_available_clusters)
 800ece2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ece6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800ece8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800ecec:	4293      	cmp	r3, r2
 800ecee:	d902      	bls.n	800ecf6 <_fx_file_write+0x176>

            /* Release media protection.  */
            FX_UNPROTECT

            /* Out of disk space.  */
            return(FX_NO_MORE_SPACE);
 800ecf0:	230a      	movs	r3, #10
 800ecf2:	f000 bdfb 	b.w	800f8ec <_fx_file_write+0xd6c>
        }

        /* Update the file total cluster count.  */
        file_ptr -> fx_file_total_clusters =  file_ptr -> fx_file_total_clusters + clusters;
 800ecf6:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ecfa:	691a      	ldr	r2, [r3, #16]
 800ecfc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800ed00:	441a      	add	r2, r3
 800ed02:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ed06:	611a      	str	r2, [r3, #16]
        /* Check for wrap-around when updating the available size.  */
#ifdef FX_ENABLE_EXFAT
        if ((media_ptr -> fx_media_FAT_type != FX_exFAT) &&
            (file_ptr -> fx_file_current_available_size + (ULONG64)bytes_per_cluster * (ULONG64)clusters > 0xFFFFFFFFULL))
#else
        if (file_ptr -> fx_file_current_available_size + (ULONG64)bytes_per_cluster * (ULONG64)clusters > 0xFFFFFFFFULL)
 800ed08:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ed0c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800ed10:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800ed14:	2200      	movs	r2, #0
 800ed16:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800ed1a:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 800ed1e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800ed22:	2200      	movs	r2, #0
 800ed24:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800ed28:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 800ed2c:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 800ed30:	464b      	mov	r3, r9
 800ed32:	e9d7 ab4a 	ldrd	sl, fp, [r7, #296]	@ 0x128
 800ed36:	4652      	mov	r2, sl
 800ed38:	fb02 f203 	mul.w	r2, r2, r3
 800ed3c:	465b      	mov	r3, fp
 800ed3e:	4644      	mov	r4, r8
 800ed40:	fb04 f303 	mul.w	r3, r4, r3
 800ed44:	4413      	add	r3, r2
 800ed46:	4642      	mov	r2, r8
 800ed48:	4654      	mov	r4, sl
 800ed4a:	fba2 4204 	umull	r4, r2, r2, r4
 800ed4e:	f8c7 218c 	str.w	r2, [r7, #396]	@ 0x18c
 800ed52:	4622      	mov	r2, r4
 800ed54:	f8c7 2188 	str.w	r2, [r7, #392]	@ 0x188
 800ed58:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 800ed5c:	4413      	add	r3, r2
 800ed5e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 800ed62:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 800ed66:	4623      	mov	r3, r4
 800ed68:	18c3      	adds	r3, r0, r3
 800ed6a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800ed6e:	462b      	mov	r3, r5
 800ed70:	eb41 0303 	adc.w	r3, r1, r3
 800ed74:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800ed78:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800ed7c:	2b01      	cmp	r3, #1
 800ed7e:	d308      	bcc.n	800ed92 <_fx_file_write+0x212>
#endif /* FX_ENABLE_EXFAT */
        {

            /* 32-bit wrap around condition is present.  Just set the available file size to all ones, which is
               the maximum file size.  */
            file_ptr -> fx_file_current_available_size =  0xFFFFFFFFULL;
 800ed80:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 800ed84:	f04f 32ff 	mov.w	r2, #4294967295
 800ed88:	f04f 0300 	mov.w	r3, #0
 800ed8c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800ed90:	e03d      	b.n	800ee0e <_fx_file_write+0x28e>
        else
        {

            /* Normal condition, update the available size.  */
            file_ptr -> fx_file_current_available_size =
                file_ptr -> fx_file_current_available_size + (ULONG64)bytes_per_cluster * (ULONG64)clusters;
 800ed92:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ed96:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800ed9a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800ed9e:	2200      	movs	r2, #0
 800eda0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800eda4:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800eda8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800edac:	2200      	movs	r2, #0
 800edae:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800edb2:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 800edb6:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 800edba:	464b      	mov	r3, r9
 800edbc:	e9d7 ab44 	ldrd	sl, fp, [r7, #272]	@ 0x110
 800edc0:	4652      	mov	r2, sl
 800edc2:	fb02 f203 	mul.w	r2, r2, r3
 800edc6:	465b      	mov	r3, fp
 800edc8:	4644      	mov	r4, r8
 800edca:	fb04 f303 	mul.w	r3, r4, r3
 800edce:	4413      	add	r3, r2
 800edd0:	4642      	mov	r2, r8
 800edd2:	4654      	mov	r4, sl
 800edd4:	fba2 4204 	umull	r4, r2, r2, r4
 800edd8:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 800eddc:	4622      	mov	r2, r4
 800edde:	f8c7 2180 	str.w	r2, [r7, #384]	@ 0x180
 800ede2:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 800ede6:	4413      	add	r3, r2
 800ede8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800edec:	e9d7 4560 	ldrd	r4, r5, [r7, #384]	@ 0x180
 800edf0:	4623      	mov	r3, r4
 800edf2:	18c3      	adds	r3, r0, r3
 800edf4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800edf8:	462b      	mov	r3, r5
 800edfa:	eb41 0303 	adc.w	r3, r1, r3
 800edfe:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
            file_ptr -> fx_file_current_available_size =
 800ee02:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ee06:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800ee0a:	e9c3 1214 	strd	r1, r2, [r3, #80]	@ 0x50
        /* Account for newly allocated clusters. */
        clusters += replace_clusters;
#endif /* FX_ENABLE_FAULT_TOLERANT */

        /* Decrease the available clusters in the media control block. */
        media_ptr -> fx_media_available_clusters =  media_ptr -> fx_media_available_clusters - clusters;
 800ee0e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ee12:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800ee14:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800ee18:	1ad2      	subs	r2, r2, r3
 800ee1a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ee1e:	67da      	str	r2, [r3, #124]	@ 0x7c
            dont_use_fat_old = (UCHAR)file_ptr -> fx_file_dir_entry.fx_dir_entry_dont_use_fat;
        }
#endif /* FX_ENABLE_EXFAT && FX_ENABLE_FAULT_TOLERANT */

        /* Search for the additional clusters we need.  */
        total_clusters =     media_ptr -> fx_media_total_clusters;
 800ee20:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ee24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee26:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
#endif /* FX_ENABLE_EXFAT */
        }
        else
#endif /* FX_ENABLE_FAULT_TOLERANT */
        {
            last_cluster =   file_ptr -> fx_file_last_physical_cluster;
 800ee2a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ee2e:	69db      	ldr	r3, [r3, #28]
 800ee30:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
        }

        FAT_index    =       media_ptr -> fx_media_cluster_search_start;
 800ee34:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ee38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee3c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4

        /* Loop to find the needed clusters.  */
        while (clusters)
 800ee40:	e159      	b.n	800f0f6 <_fx_file_write+0x576>
        {

            /* Decrease the cluster count.  */
            clusters--;
 800ee42:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800ee46:	3b01      	subs	r3, #1
 800ee48:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
                /* Loop to find the first available cluster.  */
                do
                {

                    /* Make sure we stop looking after one pass through the FAT table.  */
                    if (!total_clusters)
 800ee4c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d102      	bne.n	800ee5a <_fx_file_write+0x2da>
                        /* Release media protection.  */
                        FX_UNPROTECT

                        /* Something is wrong with the media - the desired clusters were
                           not found in the FAT table.  */
                        return(FX_NO_MORE_SPACE);
 800ee54:	230a      	movs	r3, #10
 800ee56:	f000 bd49 	b.w	800f8ec <_fx_file_write+0xd6c>
                    }

                    /* Read FAT entry.  */
                    status =  _fx_utility_FAT_entry_read(media_ptr, FAT_index, &FAT_value);
 800ee5a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ee5e:	461a      	mov	r2, r3
 800ee60:	f8d7 11c4 	ldr.w	r1, [r7, #452]	@ 0x1c4
 800ee64:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800ee68:	f001 ffda 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800ee6c:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec

                    /* Check for a bad status.  */
                    if (status != FX_SUCCESS)
 800ee70:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d003      	beq.n	800ee80 <_fx_file_write+0x300>

                        /* Release media protection.  */
                        FX_UNPROTECT

                        /* Return the bad status.  */
                        return(status);
 800ee78:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800ee7c:	f000 bd36 	b.w	800f8ec <_fx_file_write+0xd6c>
                    }

                    /* Decrement the total cluster count.  */
                    total_clusters--;
 800ee80:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800ee84:	3b01      	subs	r3, #1
 800ee86:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc

                    /* Determine if the FAT entry is free.  */
                    if (FAT_value == FX_FREE_CLUSTER)
 800ee8a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d116      	bne.n	800eec0 <_fx_file_write+0x340>
                    {

                        /* Move cluster search pointer forward.  */
                        media_ptr -> fx_media_cluster_search_start =  FAT_index + 1;
 800ee92:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800ee96:	1c5a      	adds	r2, r3, #1
 800ee98:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ee9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                        /* Determine if this needs to be wrapped.  */
                        if (media_ptr -> fx_media_cluster_search_start >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 800eea0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800eea4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800eea8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800eeac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eeae:	3302      	adds	r3, #2
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d319      	bcc.n	800eee8 <_fx_file_write+0x368>
                        {

                            /* Wrap the search to the beginning FAT entry.  */
                            media_ptr -> fx_media_cluster_search_start =  FX_FAT_ENTRY_START;
 800eeb4:	f8d7 21ac 	ldr.w	r2, [r7, #428]	@ 0x1ac
 800eeb8:	2302      	movs	r3, #2
 800eeba:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                        }

                        /* Break this loop.  */
                        break;
 800eebe:	e013      	b.n	800eee8 <_fx_file_write+0x368>
                    }
                    else
                    {

                        /* FAT entry is not free... Advance the FAT index.  */
                        FAT_index++;
 800eec0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800eec4:	3301      	adds	r3, #1
 800eec6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4

                        /* Determine if we need to wrap the FAT index around.  */
                        if (FAT_index >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 800eeca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800eece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eed0:	1c9a      	adds	r2, r3, #2
 800eed2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800eed6:	4293      	cmp	r3, r2
 800eed8:	d3b8      	bcc.n	800ee4c <_fx_file_write+0x2cc>
                        {

                            /* Wrap the search to the beginning FAT entry.  */
                            FAT_index =  FX_FAT_ENTRY_START;
 800eeda:	2302      	movs	r3, #2
 800eedc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
                    if (!total_clusters)
 800eee0:	e7b4      	b.n	800ee4c <_fx_file_write+0x2cc>
 800eee2:	bf00      	nop
 800eee4:	46494c45 	.word	0x46494c45
                        break;
 800eee8:	bf00      	nop
#ifdef FX_ENABLE_EXFAT
            }
#endif /* FX_ENABLE_EXFAT */

            /* Determine if we have found the first new cluster yet.  */
            if (first_new_cluster == 0)
 800eeea:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d103      	bne.n	800eefa <_fx_file_write+0x37a>
            {

                /* Remember the first new cluster. */
                first_new_cluster =  FAT_index;
 800eef2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800eef6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
#endif /* FX_ENABLE_FAULT_TOLERANT */
            }

            /* Make a quick check to see if an empty, cluster-less file
               is being written to for the first time.  */
            if (last_cluster)
 800eefa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	f000 8088 	beq.w	800f014 <_fx_file_write+0x494>
            {

                /* Check for the file's cluster.  We won't perform this link until the
                   entire FAT chain is built.  */
                if (last_cluster != file_ptr -> fx_file_last_physical_cluster)
 800ef04:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ef08:	69da      	ldr	r2, [r3, #28]
 800ef0a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800ef0e:	4293      	cmp	r3, r2
 800ef10:	d009      	beq.n	800ef26 <_fx_file_write+0x3a6>
                    {
#endif /* FX_ENABLE_EXFAT */

                        /* Normal condition - link the last cluster with the new
                           found cluster.  */
                        status = _fx_utility_FAT_entry_write(media_ptr, last_cluster, FAT_index);
 800ef12:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 800ef16:	f8d7 11cc 	ldr.w	r1, [r7, #460]	@ 0x1cc
 800ef1a:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800ef1e:	f002 f9a8 	bl	8011272 <_fx_utility_FAT_entry_write>
 800ef22:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec
                    }
#endif /* FX_ENABLE_EXFAT */
                }

                /* Check for a bad FAT write status.  */
                if (status !=  FX_SUCCESS)
 800ef26:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d003      	beq.n	800ef36 <_fx_file_write+0x3b6>

                    /* Release media protection.  */
                    FX_UNPROTECT

                    /* Return the bad status.  */
                    return(status);
 800ef2e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800ef32:	f000 bcdb 	b.w	800f8ec <_fx_file_write+0xd6c>
                }

                /* Determine if we are adding a sector after a write filled the previously
                   allocated cluster exactly.  */
                if ((file_ptr -> fx_file_current_relative_sector >=
 800ef36:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ef3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
                     (media_ptr -> fx_media_sectors_per_cluster - 1)) &&
 800ef3c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ef40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef42:	3b01      	subs	r3, #1
                if ((file_ptr -> fx_file_current_relative_sector >=
 800ef44:	429a      	cmp	r2, r3
 800ef46:	f0c0 80cc 	bcc.w	800f0e2 <_fx_file_write+0x562>
                    (file_ptr -> fx_file_current_logical_offset >=
 800ef4a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ef4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                     media_ptr -> fx_media_bytes_per_sector))
 800ef50:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ef54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     (media_ptr -> fx_media_sectors_per_cluster - 1)) &&
 800ef56:	429a      	cmp	r2, r3
 800ef58:	f0c0 80c3 	bcc.w	800f0e2 <_fx_file_write+0x562>
                {

                    /* Yes, we need to adjust all of the pertinent file parameters for
                       writing into this newly allocated cluster.  */
                    file_ptr -> fx_file_current_physical_cluster =  FAT_index;
 800ef5c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800ef60:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800ef64:	6213      	str	r3, [r2, #32]
                    file_ptr -> fx_file_current_relative_cluster++;
 800ef66:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ef6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef6c:	1c5a      	adds	r2, r3, #1
 800ef6e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800ef72:	635a      	str	r2, [r3, #52]	@ 0x34
                    file_ptr -> fx_file_current_relative_sector =   0;
 800ef74:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800ef78:	2300      	movs	r3, #0
 800ef7a:	6393      	str	r3, [r2, #56]	@ 0x38
                    file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800ef7c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800ef80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef82:	2200      	movs	r2, #0
 800ef84:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800ef88:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
                        (((ULONG64)(FAT_index - FX_FAT_ENTRY_START)) *
 800ef8c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800ef90:	3b02      	subs	r3, #2
 800ef92:	2200      	movs	r2, #0
 800ef94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ef98:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
                         ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800ef9c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800efa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efa2:	2200      	movs	r2, #0
 800efa4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800efa8:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
                        (((ULONG64)(FAT_index - FX_FAT_ENTRY_START)) *
 800efac:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 800efb0:	462b      	mov	r3, r5
 800efb2:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 800efb6:	4642      	mov	r2, r8
 800efb8:	fb02 f203 	mul.w	r2, r2, r3
 800efbc:	464b      	mov	r3, r9
 800efbe:	4621      	mov	r1, r4
 800efc0:	fb01 f303 	mul.w	r3, r1, r3
 800efc4:	4413      	add	r3, r2
 800efc6:	4622      	mov	r2, r4
 800efc8:	4641      	mov	r1, r8
 800efca:	fba2 1201 	umull	r1, r2, r2, r1
 800efce:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 800efd2:	460a      	mov	r2, r1
 800efd4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800efd8:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800efdc:	4413      	add	r3, r2
 800efde:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                    file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800efe2:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800efe6:	4623      	mov	r3, r4
 800efe8:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 800efec:	4602      	mov	r2, r0
 800efee:	189b      	adds	r3, r3, r2
 800eff0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800eff4:	462b      	mov	r3, r5
 800eff6:	460a      	mov	r2, r1
 800eff8:	4153      	adcs	r3, r2
 800effa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800effe:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f002:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f006:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
                    file_ptr -> fx_file_current_logical_offset =    0;
 800f00a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f00e:	2300      	movs	r3, #0
 800f010:	6313      	str	r3, [r2, #48]	@ 0x30
 800f012:	e066      	b.n	800f0e2 <_fx_file_write+0x562>
            {

                /* This is the first cluster allocated for the file.  Just
                   remember it as being the first and setup the other file
                   pointers accordingly.  */
                file_ptr -> fx_file_first_physical_cluster =    FAT_index;
 800f014:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f018:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800f01c:	6153      	str	r3, [r2, #20]
                file_ptr -> fx_file_current_physical_cluster =  FAT_index;
 800f01e:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f022:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800f026:	6213      	str	r3, [r2, #32]
                file_ptr -> fx_file_current_relative_cluster =  0;
 800f028:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f02c:	2300      	movs	r3, #0
 800f02e:	6353      	str	r3, [r2, #52]	@ 0x34
                file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800f030:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f034:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f036:	2200      	movs	r2, #0
 800f038:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f03c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
                    (((ULONG64)(FAT_index - FX_FAT_ENTRY_START)) *
 800f040:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800f044:	3b02      	subs	r3, #2
 800f046:	2200      	movs	r2, #0
 800f048:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f04c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
                     ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800f050:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f056:	2200      	movs	r2, #0
 800f058:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f05c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
                    (((ULONG64)(FAT_index - FX_FAT_ENTRY_START)) *
 800f060:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800f064:	462b      	mov	r3, r5
 800f066:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800f06a:	4642      	mov	r2, r8
 800f06c:	fb02 f203 	mul.w	r2, r2, r3
 800f070:	464b      	mov	r3, r9
 800f072:	4621      	mov	r1, r4
 800f074:	fb01 f303 	mul.w	r3, r1, r3
 800f078:	4413      	add	r3, r2
 800f07a:	4622      	mov	r2, r4
 800f07c:	4641      	mov	r1, r8
 800f07e:	fba2 1201 	umull	r1, r2, r2, r1
 800f082:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
 800f086:	460a      	mov	r2, r1
 800f088:	f8c7 2170 	str.w	r2, [r7, #368]	@ 0x170
 800f08c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800f090:	4413      	add	r3, r2
 800f092:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
                file_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800f096:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800f09a:	4623      	mov	r3, r4
 800f09c:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 800f0a0:	4602      	mov	r2, r0
 800f0a2:	189b      	adds	r3, r3, r2
 800f0a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f0a8:	462b      	mov	r3, r5
 800f0aa:	460a      	mov	r2, r1
 800f0ac:	4153      	adcs	r3, r2
 800f0ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800f0b2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f0b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800f0ba:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
#ifdef FX_ENABLE_FAULT_TOLERANT
                if (file_ptr -> fx_file_last_physical_cluster == 0)
#endif /* FX_ENABLE_FAULT_TOLERANT */
                {
                    file_ptr -> fx_file_current_logical_offset =    0;
 800f0be:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	6313      	str	r3, [r2, #48]	@ 0x30
                    file_ptr -> fx_file_current_file_offset =       0;
 800f0c6:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 800f0ca:	f04f 0200 	mov.w	r2, #0
 800f0ce:	f04f 0300 	mov.w	r3, #0
 800f0d2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
                }

                /* Also remember this as the first cluster in the directory
                   entry.  */
                file_ptr -> fx_file_dir_entry.fx_dir_entry_cluster =  FAT_index;
 800f0d6:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f0da:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800f0de:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
                }
            }
#endif /* FX_ENABLE_EXFAT */

            /* Otherwise, remember the new FAT index as the last.  */
            last_cluster =  FAT_index;
 800f0e2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800f0e6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc

            /* Move to the next FAT entry.  */
            FAT_index =  media_ptr -> fx_media_cluster_search_start;
 800f0ea:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f0ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f0f2:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
        while (clusters)
 800f0f6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	f47f aea1 	bne.w	800ee42 <_fx_file_write+0x2c2>
            else
#endif /* FX_ENABLE_FAULT_TOLERANT */
            {

                /* Place an end-of-file marker on the last cluster.  */
                status = _fx_utility_FAT_entry_write(media_ptr, last_cluster, media_ptr -> fx_media_fat_last);
 800f100:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f104:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f108:	f8d3 347c 	ldr.w	r3, [r3, #1148]	@ 0x47c
 800f10c:	461a      	mov	r2, r3
 800f10e:	f8d7 11cc 	ldr.w	r1, [r7, #460]	@ 0x1cc
 800f112:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800f116:	f002 f8ac 	bl	8011272 <_fx_utility_FAT_entry_write>
 800f11a:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec
            }

            /* Check for a bad FAT write status.  */
            if (status !=  FX_SUCCESS)
 800f11e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f122:	2b00      	cmp	r3, #0
 800f124:	d002      	beq.n	800f12c <_fx_file_write+0x5ac>

                /* Release media protection.  */
                FX_UNPROTECT

                /* Return the bad status.  */
                return(status);
 800f126:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f12a:	e3df      	b.n	800f8ec <_fx_file_write+0xd6c>
#ifdef FX_ENABLE_EXFAT
        }
#endif /* FX_ENABLE_EXFAT */

        /* Determine if the file already had clusters.  */
        if (file_ptr -> fx_file_last_physical_cluster)
 800f12c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f130:	69db      	ldr	r3, [r3, #28]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d012      	beq.n	800f15c <_fx_file_write+0x5dc>
                         ((replace_clusters == 0) && (first_new_cluster)))
                {
                    status = _fx_utility_FAT_entry_write(media_ptr, file_ptr -> fx_file_last_physical_cluster, first_new_cluster);
                }
#else
                status = _fx_utility_FAT_entry_write(media_ptr, file_ptr -> fx_file_last_physical_cluster, first_new_cluster);
 800f136:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f13a:	69db      	ldr	r3, [r3, #28]
 800f13c:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 800f140:	4619      	mov	r1, r3
 800f142:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800f146:	f002 f894 	bl	8011272 <_fx_utility_FAT_entry_write>
 800f14a:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec
#endif /* FX_ENABLE_FAULT_TOLERANT */

                /* Check for a bad FAT write status.  */
                if (status !=  FX_SUCCESS)
 800f14e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f152:	2b00      	cmp	r3, #0
 800f154:	d002      	beq.n	800f15c <_fx_file_write+0x5dc>

                    /* Release media protection.  */
                    FX_UNPROTECT

                    /* Return the bad status.  */
                    return(status);
 800f156:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f15a:	e3c7      	b.n	800f8ec <_fx_file_write+0xd6c>
        else
#endif /* FX_ENABLE_FAULT_TOLERANT */
        {

            /* Update the file control block with the last physical cluster.  */
            file_ptr -> fx_file_last_physical_cluster =  last_cluster;
 800f15c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f160:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800f164:	61d3      	str	r3, [r2, #28]
        }
    }

    /* Check for a need to increment to the next sector within a previously
       allocated cluster.  */
    if (file_ptr -> fx_file_current_logical_offset >=
 800f166:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f16a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
        media_ptr -> fx_media_bytes_per_sector)
 800f16c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    if (file_ptr -> fx_file_current_logical_offset >=
 800f172:	429a      	cmp	r2, r3
 800f174:	d31b      	bcc.n	800f1ae <_fx_file_write+0x62e>
    {

        /* Update the sector specific file parameters to start at the
           next logical sector.  */
        file_ptr -> fx_file_current_logical_sector++;
 800f176:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f17a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800f17e:	1c51      	adds	r1, r2, #1
 800f180:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800f184:	f143 0300 	adc.w	r3, r3, #0
 800f188:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f18c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f190:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800f194:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
        file_ptr -> fx_file_current_relative_sector++;
 800f198:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f19c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f19e:	1c5a      	adds	r2, r3, #1
 800f1a0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f1a4:	639a      	str	r2, [r3, #56]	@ 0x38
        file_ptr -> fx_file_current_logical_offset =  0;
 800f1a6:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* At this point there is enough room to perform the file write operation.  */

    /* Setup local buffer pointer.  */
    source_ptr =  (UCHAR *)buffer_ptr;
 800f1ae:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800f1b2:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4

    /* Setup the remaining number of bytes to write.  */
    bytes_remaining =  size;
 800f1b6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800f1ba:	2200      	movs	r2, #0
 800f1bc:	613b      	str	r3, [r7, #16]
 800f1be:	617a      	str	r2, [r7, #20]
 800f1c0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f1c4:	e9c7 3478 	strd	r3, r4, [r7, #480]	@ 0x1e0
        }
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Loop to write all of the bytes.  */
    while (bytes_remaining)
 800f1c8:	e26c      	b.n	800f6a4 <_fx_file_write+0xb24>
    {

        /* Determine if a beginning or ending partial write is required.  */
        if ((file_ptr -> fx_file_current_logical_offset) ||
 800f1ca:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f1ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d111      	bne.n	800f1f8 <_fx_file_write+0x678>
            (bytes_remaining < media_ptr -> fx_media_bytes_per_sector))
 800f1d4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f1d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1da:	2200      	movs	r2, #0
 800f1dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f1e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
        if ((file_ptr -> fx_file_current_logical_offset) ||
 800f1e4:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800f1e8:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800f1ec:	4621      	mov	r1, r4
 800f1ee:	428a      	cmp	r2, r1
 800f1f0:	4629      	mov	r1, r5
 800f1f2:	418b      	sbcs	r3, r1
 800f1f4:	f080 8088 	bcs.w	800f308 <_fx_file_write+0x788>
                }
            }
            else
#endif /* FX_ENABLE_FAULT_TOLERANT */
            {
                status =  _fx_utility_logical_sector_read(media_ptr,
 800f1f8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f1fc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
                                                          file_ptr -> fx_file_current_logical_sector,
                                                          media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DATA_SECTOR);
 800f200:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f204:	689a      	ldr	r2, [r3, #8]
                status =  _fx_utility_logical_sector_read(media_ptr,
 800f206:	2304      	movs	r3, #4
 800f208:	9302      	str	r3, [sp, #8]
 800f20a:	2301      	movs	r3, #1
 800f20c:	9301      	str	r3, [sp, #4]
 800f20e:	9200      	str	r2, [sp, #0]
 800f210:	4602      	mov	r2, r0
 800f212:	460b      	mov	r3, r1
 800f214:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800f218:	f003 f950 	bl	80124bc <_fx_utility_logical_sector_read>
 800f21c:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec
            }

            /* Check for good completion status.  */
            if (status !=  FX_SUCCESS)
 800f220:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f224:	2b00      	cmp	r3, #0
 800f226:	d002      	beq.n	800f22e <_fx_file_write+0x6ae>

                /* Release media protection.  */
                FX_UNPROTECT

                /* Return the error status.  */
                return(status);
 800f228:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f22c:	e35e      	b.n	800f8ec <_fx_file_write+0xd6c>
            }

            /* Copy the appropriate number of bytes into the destination buffer.  */
            copy_bytes =  media_ptr -> fx_media_bytes_per_sector -
 800f22e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f232:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
                file_ptr -> fx_file_current_logical_offset;
 800f234:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            copy_bytes =  media_ptr -> fx_media_bytes_per_sector -
 800f23a:	1ad3      	subs	r3, r2, r3
 800f23c:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8

            /* Check to see if only a portion of the sector needs to be
               copied.  */
            if (copy_bytes > bytes_remaining)
 800f240:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800f244:	2200      	movs	r2, #0
 800f246:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f24a:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800f24e:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800f252:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800f256:	4621      	mov	r1, r4
 800f258:	428a      	cmp	r2, r1
 800f25a:	4629      	mov	r1, r5
 800f25c:	418b      	sbcs	r3, r1
 800f25e:	d203      	bcs.n	800f268 <_fx_file_write+0x6e8>
            {

                /* Adjust the number of bytes to copy.  */
                copy_bytes =  (ULONG)bytes_remaining;
 800f260:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800f264:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
            }

            /* Actually perform the memory copy.  */
            _fx_utility_memory_copy(source_ptr, ((UCHAR *)media_ptr -> fx_media_memory_buffer) +  /* Use case of memcpy is verified. */
 800f268:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f26c:	689a      	ldr	r2, [r3, #8]
                                    file_ptr -> fx_file_current_logical_offset,
 800f26e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            _fx_utility_memory_copy(source_ptr, ((UCHAR *)media_ptr -> fx_media_memory_buffer) +  /* Use case of memcpy is verified. */
 800f274:	4413      	add	r3, r2
 800f276:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800f27a:	4619      	mov	r1, r3
 800f27c:	f8d7 01d4 	ldr.w	r0, [r7, #468]	@ 0x1d4
 800f280:	f003 fd18 	bl	8012cb4 <_fx_utility_memory_copy>
                                    copy_bytes);

            /* Write back the current logical sector.  */
            status =  _fx_utility_logical_sector_write(media_ptr, file_ptr -> fx_file_current_logical_sector,
 800f284:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f288:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
                                                       media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_DATA_SECTOR);
 800f28c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f290:	689a      	ldr	r2, [r3, #8]
            status =  _fx_utility_logical_sector_write(media_ptr, file_ptr -> fx_file_current_logical_sector,
 800f292:	2304      	movs	r3, #4
 800f294:	9302      	str	r3, [sp, #8]
 800f296:	2301      	movs	r3, #1
 800f298:	9301      	str	r3, [sp, #4]
 800f29a:	9200      	str	r2, [sp, #0]
 800f29c:	4602      	mov	r2, r0
 800f29e:	460b      	mov	r3, r1
 800f2a0:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800f2a4:	f003 fb9e 	bl	80129e4 <_fx_utility_logical_sector_write>
 800f2a8:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec

            /* Check for good completion status.  */
            if (status !=  FX_SUCCESS)
 800f2ac:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d002      	beq.n	800f2ba <_fx_file_write+0x73a>

                /* Release media protection.  */
                FX_UNPROTECT

                /* Return the error status.  */
                return(status);
 800f2b4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f2b8:	e318      	b.n	800f8ec <_fx_file_write+0xd6c>
            }


            /* Increment the logical sector byte offset.  */
            file_ptr -> fx_file_current_logical_offset =
                file_ptr -> fx_file_current_logical_offset + copy_bytes;
 800f2ba:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f2be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f2c0:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800f2c4:	441a      	add	r2, r3
            file_ptr -> fx_file_current_logical_offset =
 800f2c6:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f2ca:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Adjust the remaining bytes to read.  */
            bytes_remaining =  bytes_remaining - copy_bytes;
 800f2cc:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f2d6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800f2da:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800f2de:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 800f2e2:	4621      	mov	r1, r4
 800f2e4:	1a51      	subs	r1, r2, r1
 800f2e6:	60b9      	str	r1, [r7, #8]
 800f2e8:	4629      	mov	r1, r5
 800f2ea:	eb63 0301 	sbc.w	r3, r3, r1
 800f2ee:	60fb      	str	r3, [r7, #12]
 800f2f0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800f2f4:	e9c7 3478 	strd	r3, r4, [r7, #480]	@ 0x1e0

            /* Adjust the pointer to the source buffer.  */
            source_ptr =  source_ptr + copy_bytes;
 800f2f8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800f2fc:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800f300:	4413      	add	r3, r2
 800f302:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800f306:	e0ff      	b.n	800f508 <_fx_file_write+0x988>
        {

            /* Attempt to write multiple sectors directly to the media.  */

            /* Calculate the number of whole sectors to write.  */
            sectors =  (UINT)(bytes_remaining / media_ptr -> fx_media_bytes_per_sector);
 800f308:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f30c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f30e:	2200      	movs	r2, #0
 800f310:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f314:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800f318:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800f31c:	e9d7 0178 	ldrd	r0, r1, [r7, #480]	@ 0x1e0
 800f320:	f7f0 ffbc 	bl	800029c <__aeabi_uldivmod>
 800f324:	4602      	mov	r2, r0
 800f326:	460b      	mov	r3, r1
 800f328:	4613      	mov	r3, r2
 800f32a:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8

            next_cluster = cluster = file_ptr -> fx_file_current_physical_cluster;
 800f32e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f332:	6a1b      	ldr	r3, [r3, #32]
 800f334:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800f338:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800f33c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

            for (i = (media_ptr -> fx_media_sectors_per_cluster -
 800f340:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f344:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
                      file_ptr -> fx_file_current_relative_sector); i < sectors; i += media_ptr -> fx_media_sectors_per_cluster)
 800f346:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            for (i = (media_ptr -> fx_media_sectors_per_cluster -
 800f34c:	1ad3      	subs	r3, r2, r3
 800f34e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800f352:	e038      	b.n	800f3c6 <_fx_file_write+0x846>
                    cluster++;
                }
                else
                {
#endif /* FX_ENABLE_EXFAT */
                    status =  _fx_utility_FAT_entry_read(media_ptr, cluster, &next_cluster);
 800f354:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 800f358:	461a      	mov	r2, r3
 800f35a:	f8d7 11c8 	ldr.w	r1, [r7, #456]	@ 0x1c8
 800f35e:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800f362:	f001 fd5d 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800f366:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec

                    /* Determine if an error is present.  */
                    if ((status != FX_SUCCESS) || (next_cluster < FX_FAT_ENTRY_START) ||
 800f36a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d10d      	bne.n	800f38e <_fx_file_write+0x80e>
 800f372:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800f376:	2b01      	cmp	r3, #1
 800f378:	d909      	bls.n	800f38e <_fx_file_write+0x80e>
                        (next_cluster > media_ptr -> fx_media_fat_reserved))
 800f37a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f37e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f382:	f8d3 2478 	ldr.w	r2, [r3, #1144]	@ 0x478
 800f386:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
                    if ((status != FX_SUCCESS) || (next_cluster < FX_FAT_ENTRY_START) ||
 800f38a:	429a      	cmp	r2, r3
 800f38c:	d208      	bcs.n	800f3a0 <_fx_file_write+0x820>

                        /* Release media protection.  */
                        FX_UNPROTECT

                        /* Send error message back to caller.  */
                        if (status != FX_SUCCESS)
 800f38e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f392:	2b00      	cmp	r3, #0
 800f394:	d002      	beq.n	800f39c <_fx_file_write+0x81c>
                        {
                            return(status);
 800f396:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f39a:	e2a7      	b.n	800f8ec <_fx_file_write+0xd6c>
                        }
                        else
                        {
                            return(FX_FILE_CORRUPT);
 800f39c:	2308      	movs	r3, #8
 800f39e:	e2a5      	b.n	800f8ec <_fx_file_write+0xd6c>
                        }
                    }

                    if (next_cluster != cluster + 1)
 800f3a0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800f3a4:	1c5a      	adds	r2, r3, #1
 800f3a6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800f3aa:	429a      	cmp	r2, r3
 800f3ac:	d112      	bne.n	800f3d4 <_fx_file_write+0x854>
                    {
                        break;
                    }
                    else
                    {
                        cluster = next_cluster;
 800f3ae:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800f3b2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
                      file_ptr -> fx_file_current_relative_sector); i < sectors; i += media_ptr -> fx_media_sectors_per_cluster)
 800f3b6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f3ba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f3bc:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 800f3c0:	4413      	add	r3, r2
 800f3c2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800f3c6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800f3ca:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f3ce:	429a      	cmp	r2, r3
 800f3d0:	d3c0      	bcc.n	800f354 <_fx_file_write+0x7d4>
 800f3d2:	e000      	b.n	800f3d6 <_fx_file_write+0x856>
                        break;
 800f3d4:	bf00      	nop
#ifdef FX_ENABLE_EXFAT
                }
#endif /* FX_ENABLE_EXFAT */
            }

            if (i < sectors)
 800f3d6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800f3da:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f3de:	429a      	cmp	r2, r3
 800f3e0:	d203      	bcs.n	800f3ea <_fx_file_write+0x86a>
            {
                sectors = i;
 800f3e2:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 800f3e6:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
            }

            /* Perform the data write directly from the user's buffer of
               the appropriate number of sectors.  */
            status =  _fx_utility_logical_sector_write(media_ptr, file_ptr -> fx_file_current_logical_sector,
 800f3ea:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f3ee:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800f3f2:	2304      	movs	r3, #4
 800f3f4:	9302      	str	r3, [sp, #8]
 800f3f6:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f3fa:	9301      	str	r3, [sp, #4]
 800f3fc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800f400:	9300      	str	r3, [sp, #0]
 800f402:	4602      	mov	r2, r0
 800f404:	460b      	mov	r3, r1
 800f406:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800f40a:	f003 faeb 	bl	80129e4 <_fx_utility_logical_sector_write>
 800f40e:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec
                                                       source_ptr, (ULONG) sectors, FX_DATA_SECTOR);

            /* Check for good completion status.  */
            if (status !=  FX_SUCCESS)
 800f412:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f416:	2b00      	cmp	r3, #0
 800f418:	d002      	beq.n	800f420 <_fx_file_write+0x8a0>

                /* Release media protection.  */
                FX_UNPROTECT

                /* Return the error status.  */
                return(status);
 800f41a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f41e:	e265      	b.n	800f8ec <_fx_file_write+0xd6c>

            /* Increment the current logical sector.  Subtract one from
               the sector count because we are going to use the logical
               offset to do additional sector/cluster arithmetic below.  */
            file_ptr -> fx_file_current_logical_sector =
                file_ptr -> fx_file_current_logical_sector +
 800f420:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f424:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
                (sectors - 1);
 800f428:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f42c:	3b01      	subs	r3, #1
 800f42e:	2200      	movs	r2, #0
 800f430:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f434:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
                file_ptr -> fx_file_current_logical_sector +
 800f438:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800f43c:	4623      	mov	r3, r4
 800f43e:	18c3      	adds	r3, r0, r3
 800f440:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f444:	462b      	mov	r3, r5
 800f446:	eb41 0303 	adc.w	r3, r1, r3
 800f44a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            file_ptr -> fx_file_current_logical_sector =
 800f44e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f452:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800f456:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28

            /* Move the relative cluster and sector as well.  */
            file_ptr -> fx_file_current_relative_cluster = file_ptr -> fx_file_current_relative_cluster +
 800f45a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f45e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
                (file_ptr -> fx_file_current_relative_sector + (sectors - 1)) /
 800f460:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f464:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f466:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f46a:	4413      	add	r3, r2
 800f46c:	1e5a      	subs	r2, r3, #1
                media_ptr -> fx_media_sectors_per_cluster;
 800f46e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
                (file_ptr -> fx_file_current_relative_sector + (sectors - 1)) /
 800f474:	fbb2 f3f3 	udiv	r3, r2, r3
            file_ptr -> fx_file_current_relative_cluster = file_ptr -> fx_file_current_relative_cluster +
 800f478:	18ca      	adds	r2, r1, r3
 800f47a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f47e:	635a      	str	r2, [r3, #52]	@ 0x34

            file_ptr -> fx_file_current_relative_sector =
                (file_ptr -> fx_file_current_relative_sector + (sectors - 1)) %
 800f480:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f484:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f486:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f48a:	4413      	add	r3, r2
 800f48c:	1e59      	subs	r1, r3, #1
                media_ptr -> fx_media_sectors_per_cluster;
 800f48e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f492:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
                (file_ptr -> fx_file_current_relative_sector + (sectors - 1)) %
 800f494:	fbb1 f3f2 	udiv	r3, r1, r2
 800f498:	fb02 f303 	mul.w	r3, r2, r3
 800f49c:	1aca      	subs	r2, r1, r3
            file_ptr -> fx_file_current_relative_sector =
 800f49e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f4a2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Increment the logical sector byte offset.  */
            file_ptr -> fx_file_current_logical_offset =
                media_ptr -> fx_media_bytes_per_sector;
 800f4a4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f4a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
            file_ptr -> fx_file_current_logical_offset =
 800f4aa:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f4ae:	631a      	str	r2, [r3, #48]	@ 0x30

            file_ptr -> fx_file_current_physical_cluster = cluster;
 800f4b0:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f4b4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800f4b8:	6213      	str	r3, [r2, #32]

            /* Adjust the remaining bytes.  */
            bytes_remaining =  bytes_remaining -
                (((ULONG)media_ptr -> fx_media_bytes_per_sector) * sectors);
 800f4ba:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f4be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f4c0:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f4c4:	fb02 f303 	mul.w	r3, r2, r3
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f4ce:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
            bytes_remaining =  bytes_remaining -
 800f4d2:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800f4d6:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800f4da:	4621      	mov	r1, r4
 800f4dc:	1a51      	subs	r1, r2, r1
 800f4de:	6039      	str	r1, [r7, #0]
 800f4e0:	4629      	mov	r1, r5
 800f4e2:	eb63 0301 	sbc.w	r3, r3, r1
 800f4e6:	607b      	str	r3, [r7, #4]
 800f4e8:	e9d7 3400 	ldrd	r3, r4, [r7]
 800f4ec:	e9c7 3478 	strd	r3, r4, [r7, #480]	@ 0x1e0

            /* Adjust the pointer to the source buffer.  */
            source_ptr =  source_ptr +
                (((ULONG)media_ptr -> fx_media_bytes_per_sector) * sectors);
 800f4f0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f4f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f4f6:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800f4fa:	fb03 f202 	mul.w	r2, r3, r2
            source_ptr =  source_ptr +
 800f4fe:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800f502:	4413      	add	r3, r2
 800f504:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
        }

        /* At this point, we have either written a partial sector or have successfully
           written one or more whole sectors.  Determine if we are at the end of
           the current logical sector.  */
        if (file_ptr -> fx_file_current_logical_offset >=
 800f508:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f50c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
            media_ptr -> fx_media_bytes_per_sector)
 800f50e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if (file_ptr -> fx_file_current_logical_offset >=
 800f514:	429a      	cmp	r2, r3
 800f516:	f0c0 80c5 	bcc.w	800f6a4 <_fx_file_write+0xb24>
        {

            /* Determine if we are at the exact physical end of the file.  */
            if ((bytes_remaining == 0) &&
 800f51a:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800f51e:	4313      	orrs	r3, r2
 800f520:	d11f      	bne.n	800f562 <_fx_file_write+0x9e2>
                ((file_ptr -> fx_file_current_file_offset + size) >=
 800f522:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f526:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800f52a:	f8d7 1194 	ldr.w	r1, [r7, #404]	@ 0x194
 800f52e:	2000      	movs	r0, #0
 800f530:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800f534:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
 800f538:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800f53c:	4621      	mov	r1, r4
 800f53e:	1851      	adds	r1, r2, r1
 800f540:	67b9      	str	r1, [r7, #120]	@ 0x78
 800f542:	4629      	mov	r1, r5
 800f544:	414b      	adcs	r3, r1
 800f546:	67fb      	str	r3, [r7, #124]	@ 0x7c
                 file_ptr -> fx_file_current_available_size))
 800f548:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f54c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
            if ((bytes_remaining == 0) &&
 800f550:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800f554:	4621      	mov	r1, r4
 800f556:	4291      	cmp	r1, r2
 800f558:	4629      	mov	r1, r5
 800f55a:	eb71 0303 	sbcs.w	r3, r1, r3
 800f55e:	f080 80a7 	bcs.w	800f6b0 <_fx_file_write+0xb30>
            /* We need to move to the next logical sector, but first
               determine if the next logical sector is within the same
               cluster.  */

            /* Increment the current relative sector in the cluster.  */
            file_ptr -> fx_file_current_relative_sector++;
 800f562:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f568:	1c5a      	adds	r2, r3, #1
 800f56a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f56e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Determine if this is in a new cluster.  */
            if (file_ptr -> fx_file_current_relative_sector >=
 800f570:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f574:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
                media_ptr -> fx_media_sectors_per_cluster)
 800f576:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f57a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
            if (file_ptr -> fx_file_current_relative_sector >=
 800f57c:	429a      	cmp	r2, r3
 800f57e:	d37e      	bcc.n	800f67e <_fx_file_write+0xafe>
                {
#endif /* FX_ENABLE_EXFAT */

                    /* Read the FAT entry of the current cluster to find
                       the next cluster.  */
                    status =  _fx_utility_FAT_entry_read(media_ptr,
 800f580:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f584:	6a19      	ldr	r1, [r3, #32]
 800f586:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 800f58a:	461a      	mov	r2, r3
 800f58c:	f8d7 01ac 	ldr.w	r0, [r7, #428]	@ 0x1ac
 800f590:	f001 fc46 	bl	8010e20 <_fx_utility_FAT_entry_read>
 800f594:	f8c7 01ec 	str.w	r0, [r7, #492]	@ 0x1ec
                                                         file_ptr -> fx_file_current_physical_cluster, &next_cluster);

                    /* Determine if an error is present.  */
                    if ((status != FX_SUCCESS) || (next_cluster < FX_FAT_ENTRY_START) ||
 800f598:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d10d      	bne.n	800f5bc <_fx_file_write+0xa3c>
 800f5a0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800f5a4:	2b01      	cmp	r3, #1
 800f5a6:	d909      	bls.n	800f5bc <_fx_file_write+0xa3c>
                        (next_cluster > media_ptr -> fx_media_fat_reserved))
 800f5a8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f5ac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f5b0:	f8d3 2478 	ldr.w	r2, [r3, #1144]	@ 0x478
 800f5b4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
                    if ((status != FX_SUCCESS) || (next_cluster < FX_FAT_ENTRY_START) ||
 800f5b8:	429a      	cmp	r2, r3
 800f5ba:	d208      	bcs.n	800f5ce <_fx_file_write+0xa4e>

                        /* Release media protection.  */
                        FX_UNPROTECT

                        /* Send error message back to caller.  */
                        if (status != FX_SUCCESS)
 800f5bc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d002      	beq.n	800f5ca <_fx_file_write+0xa4a>
                        {
                            return(status);
 800f5c4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800f5c8:	e190      	b.n	800f8ec <_fx_file_write+0xd6c>
                        }
                        else
                        {
                            return(FX_FILE_CORRUPT);
 800f5ca:	2308      	movs	r3, #8
 800f5cc:	e18e      	b.n	800f8ec <_fx_file_write+0xd6c>
                }
#endif /* FX_ENABLE_EXFAT */

                /* Otherwise, we have a new cluster.  Save it in the file
                   control block and calculate a new logical sector value.  */
                file_ptr -> fx_file_current_physical_cluster =  next_cluster;
 800f5ce:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 800f5d2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f5d6:	621a      	str	r2, [r3, #32]
                file_ptr -> fx_file_current_relative_cluster++;
 800f5d8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f5dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f5de:	1c5a      	adds	r2, r3, #1
 800f5e0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f5e4:	635a      	str	r2, [r3, #52]	@ 0x34
                file_ptr -> fx_file_current_logical_sector = ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800f5e6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f5ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	673b      	str	r3, [r7, #112]	@ 0x70
 800f5f0:	677a      	str	r2, [r7, #116]	@ 0x74
                    ((((ULONG64)next_cluster) - FX_FAT_ENTRY_START) *
 800f5f2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f5fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f5fc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800f600:	460b      	mov	r3, r1
 800f602:	3b02      	subs	r3, #2
 800f604:	663b      	str	r3, [r7, #96]	@ 0x60
 800f606:	4613      	mov	r3, r2
 800f608:	f143 33ff 	adc.w	r3, r3, #4294967295
 800f60c:	667b      	str	r3, [r7, #100]	@ 0x64
                     ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800f60e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f614:	2200      	movs	r2, #0
 800f616:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f618:	65fa      	str	r2, [r7, #92]	@ 0x5c
                    ((((ULONG64)next_cluster) - FX_FAT_ENTRY_START) *
 800f61a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800f61e:	462b      	mov	r3, r5
 800f620:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 800f624:	4642      	mov	r2, r8
 800f626:	fb02 f203 	mul.w	r2, r2, r3
 800f62a:	464b      	mov	r3, r9
 800f62c:	4621      	mov	r1, r4
 800f62e:	fb01 f303 	mul.w	r3, r1, r3
 800f632:	4413      	add	r3, r2
 800f634:	4622      	mov	r2, r4
 800f636:	4641      	mov	r1, r8
 800f638:	fba2 1201 	umull	r1, r2, r2, r1
 800f63c:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 800f640:	460a      	mov	r2, r1
 800f642:	f8c7 2168 	str.w	r2, [r7, #360]	@ 0x168
 800f646:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 800f64a:	4413      	add	r3, r2
 800f64c:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
                file_ptr -> fx_file_current_logical_sector = ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800f650:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800f654:	4623      	mov	r3, r4
 800f656:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
 800f65a:	4602      	mov	r2, r0
 800f65c:	189b      	adds	r3, r3, r2
 800f65e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f660:	462b      	mov	r3, r5
 800f662:	460a      	mov	r2, r1
 800f664:	4153      	adcs	r3, r2
 800f666:	657b      	str	r3, [r7, #84]	@ 0x54
 800f668:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f66c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f670:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
                file_ptr -> fx_file_current_relative_sector =  0;
 800f674:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f678:	2300      	movs	r3, #0
 800f67a:	6393      	str	r3, [r2, #56]	@ 0x38
 800f67c:	e00e      	b.n	800f69c <_fx_file_write+0xb1c>
            else
            {

                /* Still within the same cluster so just increment the
                   logical sector.  */
                file_ptr -> fx_file_current_logical_sector++;
 800f67e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f682:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800f686:	1c51      	adds	r1, r2, #1
 800f688:	64b9      	str	r1, [r7, #72]	@ 0x48
 800f68a:	f143 0300 	adc.w	r3, r3, #0
 800f68e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f690:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f694:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f698:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
            }

            /* In either case, we are now positioned at a new sector so
               clear the logical sector offset.  */
            file_ptr -> fx_file_current_logical_offset =  0;
 800f69c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	6313      	str	r3, [r2, #48]	@ 0x30
    while (bytes_remaining)
 800f6a4:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800f6a8:	4313      	orrs	r3, r2
 800f6aa:	f47f ad8e 	bne.w	800f1ca <_fx_file_write+0x64a>
 800f6ae:	e000      	b.n	800f6b2 <_fx_file_write+0xb32>
                break;
 800f6b0:	bf00      	nop
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Adjust the current file offset accordingly.  */
    file_ptr -> fx_file_current_file_offset =
        file_ptr -> fx_file_current_file_offset + size;
 800f6b2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f6b6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800f6ba:	f8d7 1194 	ldr.w	r1, [r7, #404]	@ 0x194
 800f6be:	2000      	movs	r0, #0
 800f6c0:	6439      	str	r1, [r7, #64]	@ 0x40
 800f6c2:	6478      	str	r0, [r7, #68]	@ 0x44
 800f6c4:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800f6c8:	4621      	mov	r1, r4
 800f6ca:	1851      	adds	r1, r2, r1
 800f6cc:	63b9      	str	r1, [r7, #56]	@ 0x38
 800f6ce:	4629      	mov	r1, r5
 800f6d0:	eb43 0101 	adc.w	r1, r3, r1
 800f6d4:	63f9      	str	r1, [r7, #60]	@ 0x3c
    file_ptr -> fx_file_current_file_offset =
 800f6d6:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f6da:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f6de:	e9c3 1210 	strd	r1, r2, [r3, #64]	@ 0x40

    /* Copy the new file size into the directory entry.  */
    file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size =
        file_ptr -> fx_file_current_file_size;
 800f6e2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f6e6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
    file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size =
 800f6ea:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 800f6ee:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0

    /* Determine if this write was done past the previous file size.  */
    if (file_ptr -> fx_file_current_file_offset >
 800f6f2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f6f6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
        file_ptr -> fx_file_current_file_size)
 800f6fa:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 800f6fe:	e9d1 0112 	ldrd	r0, r1, [r1, #72]	@ 0x48
    if (file_ptr -> fx_file_current_file_offset >
 800f702:	4290      	cmp	r0, r2
 800f704:	eb71 0303 	sbcs.w	r3, r1, r3
 800f708:	f080 80de 	bcs.w	800f8c8 <_fx_file_write+0xd48>
    {

        /* Yes, we have written past the previous end of the file.  Update
           the file size.  */
        file_ptr -> fx_file_current_file_size =  file_ptr -> fx_file_current_file_offset;
 800f70c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f710:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800f714:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 800f718:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

#ifndef FX_DONT_UPDATE_OPEN_FILES

        /* Search the opened files list to see if the same file is opened for reading.  */
        open_count =  media_ptr -> fx_media_opened_file_count;
 800f71c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f720:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800f724:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
        search_ptr =  media_ptr -> fx_media_opened_file_list;
 800f728:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f72c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800f730:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
        while (open_count)
 800f734:	e0c3      	b.n	800f8be <_fx_file_write+0xd3e>
        {

            /* Is this file the same file opened for reading?  */
            if ((search_ptr != file_ptr) &&
 800f736:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800f73a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f73e:	429a      	cmp	r2, r3
 800f740:	f000 80b3 	beq.w	800f8aa <_fx_file_write+0xd2a>
                (search_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector ==
 800f744:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f748:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	@ 0xa8
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector) &&
 800f74c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f750:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	@ 0xa8
            if ((search_ptr != file_ptr) &&
 800f754:	4299      	cmp	r1, r3
 800f756:	bf08      	it	eq
 800f758:	4290      	cmpeq	r0, r2
 800f75a:	f040 80a6 	bne.w	800f8aa <_fx_file_write+0xd2a>
                (search_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset ==
 800f75e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f762:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset))
 800f766:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f76a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
                 file_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector) &&
 800f76e:	429a      	cmp	r2, r3
 800f770:	f040 809b 	bne.w	800f8aa <_fx_file_write+0xd2a>
            {

                /* Yes, the same file is opened for reading.  */

                /* Setup the new size.  */
                search_ptr -> fx_file_current_file_size =  file_ptr -> fx_file_current_file_offset;
 800f774:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f778:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800f77c:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 800f780:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

                /* Setup the new directory entry.  */
                search_ptr -> fx_file_dir_entry.fx_dir_entry_cluster =      file_ptr -> fx_file_dir_entry.fx_dir_entry_cluster;
 800f784:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f788:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800f78c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f790:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                search_ptr -> fx_file_dir_entry.fx_dir_entry_file_size =    file_ptr -> fx_file_dir_entry.fx_dir_entry_file_size;
 800f794:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f798:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800f79c:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 800f7a0:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                search_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector =   file_ptr -> fx_file_dir_entry.fx_dir_entry_log_sector;
 800f7a4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f7a8:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	@ 0xa8
 800f7ac:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 800f7b0:	e9c1 232a 	strd	r2, r3, [r1, #168]	@ 0xa8
                search_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset =  file_ptr -> fx_file_dir_entry.fx_dir_entry_byte_offset;
 800f7b4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f7b8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800f7bc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f7c0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                /* Setup the last cluster. This really isn't used during reading, but it is nice to keep things
                   consistent.  */
                search_ptr -> fx_file_last_physical_cluster =  file_ptr -> fx_file_last_physical_cluster;
 800f7c4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f7c8:	69da      	ldr	r2, [r3, #28]
 800f7ca:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f7ce:	61da      	str	r2, [r3, #28]

                /* Update the available clusters as well.  */
                search_ptr -> fx_file_current_available_size =  file_ptr -> fx_file_current_available_size;
 800f7d0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f7d4:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800f7d8:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 800f7dc:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

                /* Determine if an empty file was previously opened.  */
                if (search_ptr -> fx_file_total_clusters == 0)
 800f7e0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f7e4:	691b      	ldr	r3, [r3, #16]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d15f      	bne.n	800f8aa <_fx_file_write+0xd2a>
                {

                    /* Setup initial parameters.  */
                    search_ptr -> fx_file_total_clusters =            file_ptr -> fx_file_total_clusters;
 800f7ea:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f7ee:	691a      	ldr	r2, [r3, #16]
 800f7f0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f7f4:	611a      	str	r2, [r3, #16]
                    search_ptr -> fx_file_current_physical_cluster =  file_ptr -> fx_file_first_physical_cluster;
 800f7f6:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f7fa:	695a      	ldr	r2, [r3, #20]
 800f7fc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f800:	621a      	str	r2, [r3, #32]
                    search_ptr -> fx_file_current_relative_cluster =  0;
 800f802:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f806:	2200      	movs	r2, #0
 800f808:	635a      	str	r2, [r3, #52]	@ 0x34
                    search_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800f80a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f80e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f810:	2200      	movs	r2, #0
 800f812:	633b      	str	r3, [r7, #48]	@ 0x30
 800f814:	637a      	str	r2, [r7, #52]	@ 0x34
                        (((ULONG64)(file_ptr -> fx_file_first_physical_cluster - FX_FAT_ENTRY_START)) *
 800f816:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f81a:	695b      	ldr	r3, [r3, #20]
 800f81c:	3b02      	subs	r3, #2
 800f81e:	2200      	movs	r2, #0
 800f820:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f822:	62fa      	str	r2, [r7, #44]	@ 0x2c
                         ((ULONG)media_ptr -> fx_media_sectors_per_cluster));
 800f824:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800f828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f82a:	2200      	movs	r2, #0
 800f82c:	623b      	str	r3, [r7, #32]
 800f82e:	627a      	str	r2, [r7, #36]	@ 0x24
                        (((ULONG64)(file_ptr -> fx_file_first_physical_cluster - FX_FAT_ENTRY_START)) *
 800f830:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800f834:	462b      	mov	r3, r5
 800f836:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800f83a:	4642      	mov	r2, r8
 800f83c:	fb02 f203 	mul.w	r2, r2, r3
 800f840:	464b      	mov	r3, r9
 800f842:	4621      	mov	r1, r4
 800f844:	fb01 f303 	mul.w	r3, r1, r3
 800f848:	4413      	add	r3, r2
 800f84a:	4622      	mov	r2, r4
 800f84c:	4641      	mov	r1, r8
 800f84e:	fba2 1201 	umull	r1, r2, r2, r1
 800f852:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 800f856:	460a      	mov	r2, r1
 800f858:	f8c7 2160 	str.w	r2, [r7, #352]	@ 0x160
 800f85c:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 800f860:	4413      	add	r3, r2
 800f862:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
                    search_ptr -> fx_file_current_logical_sector =    ((ULONG)media_ptr -> fx_media_data_sector_start) +
 800f866:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f86a:	4623      	mov	r3, r4
 800f86c:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
 800f870:	4602      	mov	r2, r0
 800f872:	189b      	adds	r3, r3, r2
 800f874:	61bb      	str	r3, [r7, #24]
 800f876:	462b      	mov	r3, r5
 800f878:	460a      	mov	r2, r1
 800f87a:	4153      	adcs	r3, r2
 800f87c:	61fb      	str	r3, [r7, #28]
 800f87e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f882:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f886:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
                    search_ptr -> fx_file_current_relative_sector =   0;
 800f88a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f88e:	2200      	movs	r2, #0
 800f890:	639a      	str	r2, [r3, #56]	@ 0x38
                    search_ptr -> fx_file_current_logical_offset =    0;
 800f892:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f896:	2200      	movs	r2, #0
 800f898:	631a      	str	r2, [r3, #48]	@ 0x30
                    search_ptr -> fx_file_current_file_offset =       0;
 800f89a:	f8d7 11b0 	ldr.w	r1, [r7, #432]	@ 0x1b0
 800f89e:	f04f 0200 	mov.w	r2, #0
 800f8a2:	f04f 0300 	mov.w	r3, #0
 800f8a6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
                }
            }

            /* Adjust the pointer and decrement the search count.  */
            search_ptr =  search_ptr -> fx_file_opened_next;
 800f8aa:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800f8ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f8b0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
            open_count--;
 800f8b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800f8b8:	3b01      	subs	r3, #1
 800f8ba:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
        while (open_count)
 800f8be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	f47f af37 	bne.w	800f736 <_fx_file_write+0xbb6>
        }
#endif
    }

    /* Finally, mark this file as modified.  */
    file_ptr -> fx_file_modified =  FX_TRUE;
 800f8c8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f8cc:	2201      	movs	r2, #1
 800f8ce:	731a      	strb	r2, [r3, #12]
        file_ptr -> fx_file_maximum_size_used = file_ptr -> fx_file_current_file_offset;
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Invoke file write callback. */
    if (file_ptr -> fx_file_write_notify)
 800f8d0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f8d4:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d006      	beq.n	800f8ea <_fx_file_write+0xd6a>
    {
        file_ptr -> fx_file_write_notify(file_ptr);
 800f8dc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800f8e0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800f8e4:	f8d7 019c 	ldr.w	r0, [r7, #412]	@ 0x19c
 800f8e8:	4798      	blx	r3

    /* Release media protection.  */
    FX_UNPROTECT

    /* Return a successful status to the caller.  */
    return(FX_SUCCESS);
 800f8ea:	2300      	movs	r3, #0
}
 800f8ec:	4618      	mov	r0, r3
 800f8ee:	f507 77f8 	add.w	r7, r7, #496	@ 0x1f0
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f8f8 <_fx_media_boot_info_extract>:
/*                                            check for bimap cache size, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _fx_media_boot_info_extract(FX_MEDIA *media_ptr)
{
 800f8f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f8fc:	b084      	sub	sp, #16
 800f8fe:	af00      	add	r7, sp, #0
 800f900:	6078      	str	r0, [r7, #4]

UCHAR *boot_sector;


    /* Move the buffer pointer into a local copy.  */
    boot_sector =  media_ptr -> fx_media_driver_buffer;
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f908:	60fb      	str	r3, [r7, #12]

    /* Extract the number of bytes per sector.  */
    media_ptr -> fx_media_bytes_per_sector =    _fx_utility_16_unsigned_read(&boot_sector[FX_BYTES_SECTOR]);
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	330b      	adds	r3, #11
 800f90e:	4618      	mov	r0, r3
 800f910:	f001 fa20 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800f914:	4602      	mov	r2, r0
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	629a      	str	r2, [r3, #40]	@ 0x28
    if (media_ptr -> fx_media_bytes_per_sector == 0)
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d101      	bne.n	800f926 <_fx_media_boot_info_extract+0x2e>
        return(_fx_utility_exFAT_geometry_check(media_ptr, boot_sector));
    }
    else
    {
#else
        return(FX_MEDIA_INVALID);
 800f922:	2302      	movs	r3, #2
 800f924:	e08c      	b.n	800fa40 <_fx_media_boot_info_extract+0x148>
#endif /* FX_ENABLE_EXFAT */


        /* FAT12/16/32 volume.  */
        /* Extract the number of sectors per track.  */
        media_ptr -> fx_media_sectors_per_track =   _fx_utility_16_unsigned_read(&boot_sector[FX_SECTORS_PER_TRK]);
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	3318      	adds	r3, #24
 800f92a:	4618      	mov	r0, r3
 800f92c:	f001 fa12 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800f930:	4602      	mov	r2, r0
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Extract the number of heads.  */
        media_ptr -> fx_media_heads =               _fx_utility_16_unsigned_read(&boot_sector[FX_HEADS]);
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	331a      	adds	r3, #26
 800f93a:	4618      	mov	r0, r3
 800f93c:	f001 fa0a 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800f940:	4602      	mov	r2, r0
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Extract the total number of sectors.  */
        media_ptr -> fx_media_total_sectors =       _fx_utility_16_unsigned_read(&boot_sector[FX_SECTORS]);
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	3313      	adds	r3, #19
 800f94a:	4618      	mov	r0, r3
 800f94c:	f001 fa02 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800f950:	4603      	mov	r3, r0
 800f952:	2200      	movs	r2, #0
 800f954:	4698      	mov	r8, r3
 800f956:	4691      	mov	r9, r2
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	e9c3 890e 	strd	r8, r9, [r3, #56]	@ 0x38
        if (media_ptr -> fx_media_total_sectors == 0)
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f964:	4313      	orrs	r3, r2
 800f966:	d10b      	bne.n	800f980 <_fx_media_boot_info_extract+0x88>
        {
            media_ptr -> fx_media_total_sectors = _fx_utility_32_unsigned_read(&boot_sector[FX_HUGE_SECTORS]);
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	3320      	adds	r3, #32
 800f96c:	4618      	mov	r0, r3
 800f96e:	f001 fa19 	bl	8010da4 <_fx_utility_32_unsigned_read>
 800f972:	4603      	mov	r3, r0
 800f974:	2200      	movs	r2, #0
 800f976:	461c      	mov	r4, r3
 800f978:	4615      	mov	r5, r2
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	e9c3 450e 	strd	r4, r5, [r3, #56]	@ 0x38
        }

        if (media_ptr -> fx_media_total_sectors == 0)
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f986:	4313      	orrs	r3, r2
 800f988:	d101      	bne.n	800f98e <_fx_media_boot_info_extract+0x96>
        {
            return(FX_MEDIA_INVALID);
 800f98a:	2302      	movs	r3, #2
 800f98c:	e058      	b.n	800fa40 <_fx_media_boot_info_extract+0x148>
        }

        /* Extract the number of reserved sectors before the first FAT.  */
        media_ptr -> fx_media_reserved_sectors =    _fx_utility_16_unsigned_read(&boot_sector[FX_RESERVED_SECTORS]);
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	330e      	adds	r3, #14
 800f992:	4618      	mov	r0, r3
 800f994:	f001 f9de 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800f998:	4602      	mov	r2, r0
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	645a      	str	r2, [r3, #68]	@ 0x44
        if (media_ptr -> fx_media_reserved_sectors == 0)
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d101      	bne.n	800f9aa <_fx_media_boot_info_extract+0xb2>
        {
            return(FX_MEDIA_INVALID);
 800f9a6:	2302      	movs	r3, #2
 800f9a8:	e04a      	b.n	800fa40 <_fx_media_boot_info_extract+0x148>
        }

        /* Extract the number of sectors per cluster.  */
        media_ptr -> fx_media_sectors_per_cluster = ((UINT)boot_sector[FX_SECTORS_CLUSTER] & 0xFF);
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	330d      	adds	r3, #13
 800f9ae:	781b      	ldrb	r3, [r3, #0]
 800f9b0:	461a      	mov	r2, r3
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* There should always be at least one reserved sector, representing the boot record itself.  */
        if (media_ptr -> fx_media_sectors_per_cluster == 0)
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d101      	bne.n	800f9c2 <_fx_media_boot_info_extract+0xca>
        {
            return(FX_MEDIA_INVALID);
 800f9be:	2302      	movs	r3, #2
 800f9c0:	e03e      	b.n	800fa40 <_fx_media_boot_info_extract+0x148>
        }

        /* Extract the number of sectors per FAT.  */
        media_ptr -> fx_media_sectors_per_FAT =     _fx_utility_16_unsigned_read(&boot_sector[FX_SECTORS_PER_FAT]);
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	3316      	adds	r3, #22
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	f001 f9c4 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800f9cc:	4602      	mov	r2, r0
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	659a      	str	r2, [r3, #88]	@ 0x58
        if (media_ptr -> fx_media_sectors_per_FAT == 0)
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d107      	bne.n	800f9ea <_fx_media_boot_info_extract+0xf2>
        {
            media_ptr -> fx_media_sectors_per_FAT = _fx_utility_32_unsigned_read(&boot_sector[FX_SECTORS_PER_FAT_32]);
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	3324      	adds	r3, #36	@ 0x24
 800f9de:	4618      	mov	r0, r3
 800f9e0:	f001 f9e0 	bl	8010da4 <_fx_utility_32_unsigned_read>
 800f9e4:	4602      	mov	r2, r0
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        if (media_ptr -> fx_media_sectors_per_FAT == 0)
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d101      	bne.n	800f9f6 <_fx_media_boot_info_extract+0xfe>
        {
            return(FX_MEDIA_INVALID);
 800f9f2:	2302      	movs	r3, #2
 800f9f4:	e024      	b.n	800fa40 <_fx_media_boot_info_extract+0x148>
        }

        /* Extract the number of FATs.  */
        media_ptr -> fx_media_number_of_FATs =      ((UINT)boot_sector[FX_NUMBER_OF_FATS] & 0xFF);
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	3310      	adds	r3, #16
 800f9fa:	781b      	ldrb	r3, [r3, #0]
 800f9fc:	461a      	mov	r2, r3
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	65da      	str	r2, [r3, #92]	@ 0x5c
        if (media_ptr -> fx_media_number_of_FATs == 0)
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d101      	bne.n	800fa0e <_fx_media_boot_info_extract+0x116>
        {
            return(FX_BOOT_ERROR);
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	e018      	b.n	800fa40 <_fx_media_boot_info_extract+0x148>

        /* Extract the number of hidden sectors.  */
#ifdef FX_DRIVER_USE_64BIT_LBA
        media_ptr -> fx_media_hidden_sectors =      _fx_utility_64_unsigned_read(&boot_sector[FX_HIDDEN_SECTORS]);
#else
        media_ptr -> fx_media_hidden_sectors =      _fx_utility_32_unsigned_read(&boot_sector[FX_HIDDEN_SECTORS]);
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	331c      	adds	r3, #28
 800fa12:	4618      	mov	r0, r3
 800fa14:	f001 f9c6 	bl	8010da4 <_fx_utility_32_unsigned_read>
 800fa18:	4602      	mov	r2, r0
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	671a      	str	r2, [r3, #112]	@ 0x70
#endif
        /* Extract the number of root directory entries.  */
        media_ptr -> fx_media_root_directory_entries =  _fx_utility_16_unsigned_read(&boot_sector[FX_ROOT_DIR_ENTRIES]);
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	3311      	adds	r3, #17
 800fa22:	4618      	mov	r0, r3
 800fa24:	f001 f996 	bl	8010d54 <_fx_utility_16_unsigned_read>
 800fa28:	4602      	mov	r2, r0
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Extract root directory starting cluster (32 bit only) and compute start sector */
        media_ptr -> fx_media_root_cluster_32 = _fx_utility_32_unsigned_read(&boot_sector[FX_ROOT_CLUSTER_32]);
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	332c      	adds	r3, #44	@ 0x2c
 800fa32:	4618      	mov	r0, r3
 800fa34:	f001 f9b6 	bl	8010da4 <_fx_utility_32_unsigned_read>
 800fa38:	4602      	mov	r2, r0
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	675a      	str	r2, [r3, #116]	@ 0x74
#ifdef FX_ENABLE_EXFAT
    }
#endif /* FX_ENABLE_EXFAT */

    /* Return a successful status.  */
    return(FX_SUCCESS);
 800fa3e:	2300      	movs	r3, #0
}
 800fa40:	4618      	mov	r0, r3
 800fa42:	3710      	adds	r7, #16
 800fa44:	46bd      	mov	sp, r7
 800fa46:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

0800fa4c <_fx_media_format>:
/**************************************************************************/
UINT  _fx_media_format(FX_MEDIA *media_ptr, VOID (*driver)(FX_MEDIA *media), VOID *driver_info_ptr, UCHAR *memory_ptr, UINT memory_size,
                       CHAR *volume_name, UINT number_of_fats, UINT directory_entries, UINT hidden_sectors,
                       ULONG total_sectors, UINT bytes_per_sector, UINT sectors_per_cluster,
                       UINT heads, UINT sectors_per_track)
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b08e      	sub	sp, #56	@ 0x38
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	60f8      	str	r0, [r7, #12]
 800fa54:	60b9      	str	r1, [r7, #8]
 800fa56:	607a      	str	r2, [r7, #4]
 800fa58:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_MEDIA_FORMAT, media_ptr, directory_entries, total_sectors, sectors_per_cluster, FX_TRACE_MEDIA_EVENTS, 0, 0)

    /* Validate bytes per sector value: greater than zero and no more than 4096.  */
    if((bytes_per_sector == 0) || (bytes_per_sector > 4096))
 800fa5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d003      	beq.n	800fa68 <_fx_media_format+0x1c>
 800fa60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fa66:	d901      	bls.n	800fa6c <_fx_media_format+0x20>
        return(FX_SECTOR_INVALID);
 800fa68:	2389      	movs	r3, #137	@ 0x89
 800fa6a:	e3a0      	b.n	80101ae <_fx_media_format+0x762>

    /* Validate sectors per cluster value: greater than zero and no more than 128.  */
    if((sectors_per_cluster == 0) || (sectors_per_cluster > 128))
 800fa6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d002      	beq.n	800fa78 <_fx_media_format+0x2c>
 800fa72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa74:	2b80      	cmp	r3, #128	@ 0x80
 800fa76:	d901      	bls.n	800fa7c <_fx_media_format+0x30>
        return(FX_SECTOR_INVALID);
 800fa78:	2389      	movs	r3, #137	@ 0x89
 800fa7a:	e398      	b.n	80101ae <_fx_media_format+0x762>

    /* Setup driver pointer and memory information.  */
    media_ptr -> fx_media_driver_entry =                driver;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	68ba      	ldr	r2, [r7, #8]
 800fa80:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    media_ptr -> fx_media_memory_buffer =               (UCHAR *)memory_ptr;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	683a      	ldr	r2, [r7, #0]
 800fa88:	609a      	str	r2, [r3, #8]
    media_ptr -> fx_media_memory_size =                 memory_size;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fa8e:	60da      	str	r2, [r3, #12]

    /* Store geometry information in media record - driver needs this.  */
    media_ptr -> fx_media_bytes_per_sector =            bytes_per_sector;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fa94:	629a      	str	r2, [r3, #40]	@ 0x28
    media_ptr -> fx_media_sectors_per_track =           sectors_per_track;
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fa9a:	62da      	str	r2, [r3, #44]	@ 0x2c
    media_ptr -> fx_media_heads =                       heads;
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800faa0:	631a      	str	r2, [r3, #48]	@ 0x30
    media_ptr -> fx_media_hidden_sectors =              hidden_sectors;
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800faa6:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Initialize the supplied media I/O driver.  First, build the
       initialize driver request.  */
    media_ptr -> fx_media_driver_request =              FX_DRIVER_INIT;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	2204      	movs	r2, #4
 800faac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    media_ptr -> fx_media_driver_status =               FX_IO_ERROR;
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	2290      	movs	r2, #144	@ 0x90
 800fab4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    media_ptr -> fx_media_driver_info =                 driver_info_ptr;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	687a      	ldr	r2, [r7, #4]
 800fabc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    media_ptr -> fx_media_driver_write_protect =        FX_FALSE;
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	2200      	movs	r2, #0
 800fac4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    media_ptr -> fx_media_driver_free_sector_update =   FX_FALSE;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	2200      	movs	r2, #0
 800facc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    media_ptr -> fx_media_driver_data_sector_read =     FX_FALSE;
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	2200      	movs	r2, #0
 800fad4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_INIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Call the specified I/O driver with the initialize request.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800fade:	68f8      	ldr	r0, [r7, #12]
 800fae0:	4798      	blx	r3

    /* Determine if the I/O driver initialized successfully.  */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d001      	beq.n	800faf0 <_fx_media_format+0xa4>
    {

        /* Return the driver error status.  */
        return(FX_IO_ERROR);
 800faec:	2390      	movs	r3, #144	@ 0x90
 800faee:	e35e      	b.n	80101ae <_fx_media_format+0x762>
    }

    /* Setup driver buffer memory.  */
    media_ptr -> fx_media_driver_buffer =  memory_ptr;
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	683a      	ldr	r2, [r7, #0]
 800faf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Move the buffer pointer into a local copy.  */
    byte_ptr =  media_ptr -> fx_media_driver_buffer;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fafe:	617b      	str	r3, [r7, #20]

#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
    /* Clear the buffer record out, assuming it is large enough for one sector.   */
    for (i = 0; i < bytes_per_sector; i++)
 800fb00:	2300      	movs	r3, #0
 800fb02:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb04:	e007      	b.n	800fb16 <_fx_media_format+0xca>
    {

        /* Clear each byte of the boot record.  */
        byte_ptr[i] =  (UCHAR)0;
 800fb06:	697a      	ldr	r2, [r7, #20]
 800fb08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb0a:	4413      	add	r3, r2
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < bytes_per_sector; i++)
 800fb10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb12:	3301      	adds	r3, #1
 800fb14:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fb1a:	429a      	cmp	r2, r3
 800fb1c:	d3f3      	bcc.n	800fb06 <_fx_media_format+0xba>
#else
    _fx_utility_memory_set(byte_ptr, 0, bytes_per_sector);
#endif /* FX_DISABLE_FORCE_MEMORY_OPERATION */

    /* Set jump instruction at the beginning of the sector.  */
    byte_ptr[0] =  (UCHAR)0xEB;
 800fb1e:	697b      	ldr	r3, [r7, #20]
 800fb20:	22eb      	movs	r2, #235	@ 0xeb
 800fb22:	701a      	strb	r2, [r3, #0]
    byte_ptr[1] =  (UCHAR)0x34;
 800fb24:	697b      	ldr	r3, [r7, #20]
 800fb26:	3301      	adds	r3, #1
 800fb28:	2234      	movs	r2, #52	@ 0x34
 800fb2a:	701a      	strb	r2, [r3, #0]
    byte_ptr[2] =  (UCHAR)0x90;
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	3302      	adds	r3, #2
 800fb30:	2290      	movs	r2, #144	@ 0x90
 800fb32:	701a      	strb	r2, [r3, #0]

    /* Set the OEM name in the boot record.  */
    for (i = 0; i < 8; i++)
 800fb34:	2300      	movs	r3, #0
 800fb36:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb38:	e00b      	b.n	800fb52 <_fx_media_format+0x106>
    {

        /* Copy a character from the OEM name.  */
        byte_ptr[i + 3] =  _fx_media_format_oem_name[i];
 800fb3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb3c:	3303      	adds	r3, #3
 800fb3e:	697a      	ldr	r2, [r7, #20]
 800fb40:	4413      	add	r3, r2
 800fb42:	49ac      	ldr	r1, [pc, #688]	@ (800fdf4 <_fx_media_format+0x3a8>)
 800fb44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb46:	440a      	add	r2, r1
 800fb48:	7812      	ldrb	r2, [r2, #0]
 800fb4a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8; i++)
 800fb4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb4e:	3301      	adds	r3, #1
 800fb50:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb54:	2b07      	cmp	r3, #7
 800fb56:	d9f0      	bls.n	800fb3a <_fx_media_format+0xee>
    }

    /* Set the media type in the boot record.  */
    byte_ptr[FX_MEDIA_TYPE] =  _fx_media_format_media_type;
 800fb58:	697b      	ldr	r3, [r7, #20]
 800fb5a:	3315      	adds	r3, #21
 800fb5c:	4aa6      	ldr	r2, [pc, #664]	@ (800fdf8 <_fx_media_format+0x3ac>)
 800fb5e:	7812      	ldrb	r2, [r2, #0]
 800fb60:	701a      	strb	r2, [r3, #0]

    /* Set the number of bytes per sector.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_BYTES_SECTOR], bytes_per_sector);
 800fb62:	697b      	ldr	r3, [r7, #20]
 800fb64:	330b      	adds	r3, #11
 800fb66:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f001 f906 	bl	8010d7a <_fx_utility_16_unsigned_write>

    /* Set the number of sectors per track.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS_PER_TRK], sectors_per_track);
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	3318      	adds	r3, #24
 800fb72:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800fb74:	4618      	mov	r0, r3
 800fb76:	f001 f900 	bl	8010d7a <_fx_utility_16_unsigned_write>

    /* Set the number of heads.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_HEADS], heads);
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	331a      	adds	r3, #26
 800fb7e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800fb80:	4618      	mov	r0, r3
 800fb82:	f001 f8fa 	bl	8010d7a <_fx_utility_16_unsigned_write>
        reserved_sectors =  1;
    }
#else

    /* The boot sector is the only reserved sector.  */
    reserved_sectors =  1;
 800fb86:	2301      	movs	r3, #1
 800fb88:	637b      	str	r3, [r7, #52]	@ 0x34
#endif


    /* Calculate the maximum clusters.... This is actually greater than the actual since the FAT
       sectors have yet to be accounted for.  */
    total_clusters =  (total_sectors - reserved_sectors - ((directory_entries * FX_DIR_ENTRY_SIZE) + (bytes_per_sector - 1)) / bytes_per_sector) / sectors_per_cluster;
 800fb8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fb8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb8e:	1ad2      	subs	r2, r2, r3
 800fb90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb92:	0159      	lsls	r1, r3, #5
 800fb94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fb96:	440b      	add	r3, r1
 800fb98:	1e59      	subs	r1, r3, #1
 800fb9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fb9c:	fbb1 f3f3 	udiv	r3, r1, r3
 800fba0:	1ad2      	subs	r2, r2, r3
 800fba2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fba4:	fbb2 f3f3 	udiv	r3, r2, r3
 800fba8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Calculate the maximum number of FAT sectors necessary for FAT12.  */
    if (total_clusters % 2)
 800fbaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbac:	f003 0301 	and.w	r3, r3, #1
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d006      	beq.n	800fbc2 <_fx_media_format+0x176>
    {
        bytes_needed = (total_clusters + total_clusters / 2) + 1;
 800fbb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbb6:	085a      	lsrs	r2, r3, #1
 800fbb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbba:	4413      	add	r3, r2
 800fbbc:	3301      	adds	r3, #1
 800fbbe:	627b      	str	r3, [r7, #36]	@ 0x24
 800fbc0:	e004      	b.n	800fbcc <_fx_media_format+0x180>
    }
    else
    {
        bytes_needed = (total_clusters + total_clusters / 2);
 800fbc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbc4:	085b      	lsrs	r3, r3, #1
 800fbc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fbc8:	4413      	add	r3, r2
 800fbca:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    sectors_per_fat =  bytes_needed / bytes_per_sector;
 800fbcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fbce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fbd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800fbd4:	623b      	str	r3, [r7, #32]
    if (bytes_needed % bytes_per_sector)
 800fbd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fbda:	fbb3 f2f2 	udiv	r2, r3, r2
 800fbde:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fbe0:	fb01 f202 	mul.w	r2, r1, r2
 800fbe4:	1a9b      	subs	r3, r3, r2
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d002      	beq.n	800fbf0 <_fx_media_format+0x1a4>
    {
        sectors_per_fat++;
 800fbea:	6a3b      	ldr	r3, [r7, #32]
 800fbec:	3301      	adds	r3, #1
 800fbee:	623b      	str	r3, [r7, #32]
    }

    /* Now adjust the total clusters by the number of sectors per FAT.  */
    total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 800fbf0:	6a3b      	ldr	r3, [r7, #32]
 800fbf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fbf4:	fb03 f202 	mul.w	r2, r3, r2
 800fbf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fbfa:	4413      	add	r3, r2
 800fbfc:	1e5a      	subs	r2, r3, #1
 800fbfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc00:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc06:	1ad3      	subs	r3, r2, r3
 800fc08:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Is the total cluster count greater than the FAT12 maximum?  */
    if (total_clusters >= FX_12_BIT_FAT_SIZE)
 800fc0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc0c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800fc10:	4293      	cmp	r3, r2
 800fc12:	d97e      	bls.n	800fd12 <_fx_media_format+0x2c6>

        /* Yes, too big for FAT12, we need to evaluate for FAT16.  */

        /* Reset the maximum clusters.... This is actually greater than the actual since the FAT
           sectors have yet to be accounted for.  */
        total_clusters =  (total_sectors - reserved_sectors -  ((directory_entries * FX_DIR_ENTRY_SIZE) + (bytes_per_sector - 1)) / bytes_per_sector) / sectors_per_cluster;
 800fc14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fc16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc18:	1ad2      	subs	r2, r2, r3
 800fc1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc1c:	0159      	lsls	r1, r3, #5
 800fc1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc20:	440b      	add	r3, r1
 800fc22:	1e59      	subs	r1, r3, #1
 800fc24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc26:	fbb1 f3f3 	udiv	r3, r1, r3
 800fc2a:	1ad2      	subs	r2, r2, r3
 800fc2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc32:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Calculate 16-bit FAT is present. Each cluster requires a 2 byte entry in the FAT table.  */
        sectors_per_fat =  (total_clusters * 2) / bytes_per_sector;
 800fc34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc36:	005a      	lsls	r2, r3, #1
 800fc38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc3e:	623b      	str	r3, [r7, #32]
        if ((total_clusters * 2) % bytes_per_sector)
 800fc40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc42:	005b      	lsls	r3, r3, #1
 800fc44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fc46:	fbb3 f2f2 	udiv	r2, r3, r2
 800fc4a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fc4c:	fb01 f202 	mul.w	r2, r1, r2
 800fc50:	1a9b      	subs	r3, r3, r2
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d002      	beq.n	800fc5c <_fx_media_format+0x210>
        {
            sectors_per_fat++;
 800fc56:	6a3b      	ldr	r3, [r7, #32]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	623b      	str	r3, [r7, #32]
        }

        /* Now adjust the total clusters by the number of sectors per FAT.  */
        total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 800fc5c:	6a3b      	ldr	r3, [r7, #32]
 800fc5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc60:	fb03 f202 	mul.w	r2, r3, r2
 800fc64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc66:	4413      	add	r3, r2
 800fc68:	1e5a      	subs	r2, r3, #1
 800fc6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc72:	1ad3      	subs	r3, r2, r3
 800fc74:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Is the total cluster count greater than the FAT16 maximum?  */
        if (total_clusters >= FX_16_BIT_FAT_SIZE)
 800fc76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc78:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800fc7c:	4293      	cmp	r3, r2
 800fc7e:	d948      	bls.n	800fd12 <_fx_media_format+0x2c6>

            /* Yes, FAT32 is present.  */

            /* Allocate room for the FAT32 additional information sector. This contains useful information
               such as the number of available clusters between successive mounting of the media.  */
            if (bytes_per_sector == 512)
 800fc80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc86:	d109      	bne.n	800fc9c <_fx_media_format+0x250>
            {

                /* Write sector number 1 to the additional information sector.  */
                _fx_utility_16_unsigned_write(&byte_ptr[48], 1);
 800fc88:	697b      	ldr	r3, [r7, #20]
 800fc8a:	3330      	adds	r3, #48	@ 0x30
 800fc8c:	2101      	movs	r1, #1
 800fc8e:	4618      	mov	r0, r3
 800fc90:	f001 f873 	bl	8010d7a <_fx_utility_16_unsigned_write>

                /* Increment the reserved sectors count, since this will count as a reserved sector.  */
                reserved_sectors++;
 800fc94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc96:	3301      	adds	r3, #1
 800fc98:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc9a:	e006      	b.n	800fcaa <_fx_media_format+0x25e>
            }
            else
            {

                /* Write value to indicate there is no additional information sector.  */
                _fx_utility_16_unsigned_write(&byte_ptr[48], 0xFFFF);
 800fc9c:	697b      	ldr	r3, [r7, #20]
 800fc9e:	3330      	adds	r3, #48	@ 0x30
 800fca0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800fca4:	4618      	mov	r0, r3
 800fca6:	f001 f868 	bl	8010d7a <_fx_utility_16_unsigned_write>
            }

            /* Allocate the first cluster to the root directory.  */
            _fx_utility_32_unsigned_write(&byte_ptr[FX_ROOT_CLUSTER_32], FX_FAT_ENTRY_START);
 800fcaa:	697b      	ldr	r3, [r7, #20]
 800fcac:	332c      	adds	r3, #44	@ 0x2c
 800fcae:	2102      	movs	r1, #2
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f001 f894 	bl	8010dde <_fx_utility_32_unsigned_write>

            /* Determine if the number of root directory entries should be modified.  */
            directory_entries =  (sectors_per_cluster * bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 800fcb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fcb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fcba:	fb02 f303 	mul.w	r3, r2, r3
 800fcbe:	095b      	lsrs	r3, r3, #5
 800fcc0:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Reset the total_clusters for the FAT32 calculation.  */
            total_clusters =  (total_sectors - reserved_sectors) / sectors_per_cluster;
 800fcc2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fcc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcc6:	1ad2      	subs	r2, r2, r3
 800fcc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fcca:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcce:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* 32-bit FAT is present. Each cluster requires a 4 byte entry in the FAT table.  */
            sectors_per_fat =  (total_clusters * 4) / bytes_per_sector;
 800fcd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcd2:	009a      	lsls	r2, r3, #2
 800fcd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fcd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcda:	623b      	str	r3, [r7, #32]
            if ((total_clusters * 4) % bytes_per_sector)
 800fcdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcde:	009b      	lsls	r3, r3, #2
 800fce0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fce2:	fbb3 f2f2 	udiv	r2, r3, r2
 800fce6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fce8:	fb01 f202 	mul.w	r2, r1, r2
 800fcec:	1a9b      	subs	r3, r3, r2
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d002      	beq.n	800fcf8 <_fx_media_format+0x2ac>
            {
                sectors_per_fat++;
 800fcf2:	6a3b      	ldr	r3, [r7, #32]
 800fcf4:	3301      	adds	r3, #1
 800fcf6:	623b      	str	r3, [r7, #32]
            }

            /* Now adjust the total clusters by the number of sectors per FAT.  */
            total_clusters =  total_clusters - ((sectors_per_fat * number_of_fats) + (sectors_per_cluster - 1)) / sectors_per_cluster;
 800fcf8:	6a3b      	ldr	r3, [r7, #32]
 800fcfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fcfc:	fb03 f202 	mul.w	r2, r3, r2
 800fd00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fd02:	4413      	add	r3, r2
 800fd04:	1e5a      	subs	r2, r3, #1
 800fd06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fd08:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fd0e:	1ad3      	subs	r3, r2, r3
 800fd10:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
    }

    /* Set sectors per FAT type.  */
    if (total_clusters < FX_16_BIT_FAT_SIZE)
 800fd12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd14:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800fd18:	4293      	cmp	r3, r2
 800fd1a:	d812      	bhi.n	800fd42 <_fx_media_format+0x2f6>
    {

        /* Set the number of sectors per FAT12/16.  */
        _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS_PER_FAT], sectors_per_fat);
 800fd1c:	697b      	ldr	r3, [r7, #20]
 800fd1e:	3316      	adds	r3, #22
 800fd20:	6a39      	ldr	r1, [r7, #32]
 800fd22:	4618      	mov	r0, r3
 800fd24:	f001 f829 	bl	8010d7a <_fx_utility_16_unsigned_write>

        /* Set the signature.  */
        byte_ptr[FX_BOOT_SIG] =  0x29;
 800fd28:	697b      	ldr	r3, [r7, #20]
 800fd2a:	3326      	adds	r3, #38	@ 0x26
 800fd2c:	2229      	movs	r2, #41	@ 0x29
 800fd2e:	701a      	strb	r2, [r3, #0]

        /* Setup the volume ID.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_VOLUME_ID], _fx_media_format_volume_id);
 800fd30:	697b      	ldr	r3, [r7, #20]
 800fd32:	3327      	adds	r3, #39	@ 0x27
 800fd34:	4a31      	ldr	r2, [pc, #196]	@ (800fdfc <_fx_media_format+0x3b0>)
 800fd36:	6812      	ldr	r2, [r2, #0]
 800fd38:	4611      	mov	r1, r2
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	f001 f84f 	bl	8010dde <_fx_utility_32_unsigned_write>
 800fd40:	e011      	b.n	800fd66 <_fx_media_format+0x31a>
    }
    else
    {

        /* Set the number of sectors per FAT32.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_SECTORS_PER_FAT_32], sectors_per_fat);
 800fd42:	697b      	ldr	r3, [r7, #20]
 800fd44:	3324      	adds	r3, #36	@ 0x24
 800fd46:	6a39      	ldr	r1, [r7, #32]
 800fd48:	4618      	mov	r0, r3
 800fd4a:	f001 f848 	bl	8010dde <_fx_utility_32_unsigned_write>

        /* Set the signature.  */
        byte_ptr[FX_BOOT_SIG_32] =  0x29;
 800fd4e:	697b      	ldr	r3, [r7, #20]
 800fd50:	3342      	adds	r3, #66	@ 0x42
 800fd52:	2229      	movs	r2, #41	@ 0x29
 800fd54:	701a      	strb	r2, [r3, #0]

        /* Setup the volume ID.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_VOLUME_ID_32], _fx_media_format_volume_id);
 800fd56:	697b      	ldr	r3, [r7, #20]
 800fd58:	3343      	adds	r3, #67	@ 0x43
 800fd5a:	4a28      	ldr	r2, [pc, #160]	@ (800fdfc <_fx_media_format+0x3b0>)
 800fd5c:	6812      	ldr	r2, [r2, #0]
 800fd5e:	4611      	mov	r1, r2
 800fd60:	4618      	mov	r0, r3
 800fd62:	f001 f83c 	bl	8010dde <_fx_utility_32_unsigned_write>
    }

    /* Set the total number of sectors.  */
    if (total_sectors < (ULONG)0xFFFF)
 800fd66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fd68:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800fd6c:	4293      	cmp	r3, r2
 800fd6e:	d80c      	bhi.n	800fd8a <_fx_media_format+0x33e>
    {

        /* Write the 16-bit total sector field.  */
        _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS], (UINT)(total_sectors));
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	3313      	adds	r3, #19
 800fd74:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fd76:	4618      	mov	r0, r3
 800fd78:	f000 ffff 	bl	8010d7a <_fx_utility_16_unsigned_write>

        /* Set the number of huge sectors.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_HUGE_SECTORS], 0);
 800fd7c:	697b      	ldr	r3, [r7, #20]
 800fd7e:	3320      	adds	r3, #32
 800fd80:	2100      	movs	r1, #0
 800fd82:	4618      	mov	r0, r3
 800fd84:	f001 f82b 	bl	8010dde <_fx_utility_32_unsigned_write>
 800fd88:	e00b      	b.n	800fda2 <_fx_media_format+0x356>
    }
    else
    {

        /* Write the 16-bit total sector field as 0.  */
        _fx_utility_16_unsigned_write(&byte_ptr[FX_SECTORS], (UINT)0);
 800fd8a:	697b      	ldr	r3, [r7, #20]
 800fd8c:	3313      	adds	r3, #19
 800fd8e:	2100      	movs	r1, #0
 800fd90:	4618      	mov	r0, r3
 800fd92:	f000 fff2 	bl	8010d7a <_fx_utility_16_unsigned_write>

        /* Set the number of huge sectors.  */
        _fx_utility_32_unsigned_write(&byte_ptr[FX_HUGE_SECTORS], total_sectors);
 800fd96:	697b      	ldr	r3, [r7, #20]
 800fd98:	3320      	adds	r3, #32
 800fd9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	f001 f81e 	bl	8010dde <_fx_utility_32_unsigned_write>
    }

    /* Set the number of reserved sectors.  */
    _fx_utility_16_unsigned_write(&byte_ptr[FX_RESERVED_SECTORS], reserved_sectors);
 800fda2:	697b      	ldr	r3, [r7, #20]
 800fda4:	330e      	adds	r3, #14
 800fda6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800fda8:	4618      	mov	r0, r3
 800fdaa:	f000 ffe6 	bl	8010d7a <_fx_utility_16_unsigned_write>

    /* Set the number of sectors per cluster */
    byte_ptr[FX_SECTORS_CLUSTER] =  (UCHAR)sectors_per_cluster;
 800fdae:	697b      	ldr	r3, [r7, #20]
 800fdb0:	330d      	adds	r3, #13
 800fdb2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fdb4:	b2d2      	uxtb	r2, r2
 800fdb6:	701a      	strb	r2, [r3, #0]

    /* Set the number of FATs.  */
    byte_ptr[FX_NUMBER_OF_FATS] =  (UCHAR)number_of_fats;
 800fdb8:	697b      	ldr	r3, [r7, #20]
 800fdba:	3310      	adds	r3, #16
 800fdbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fdbe:	b2d2      	uxtb	r2, r2
 800fdc0:	701a      	strb	r2, [r3, #0]

    /* Set the number of hidden sectors.  */
    _fx_utility_32_unsigned_write(&byte_ptr[FX_HIDDEN_SECTORS], hidden_sectors);
 800fdc2:	697b      	ldr	r3, [r7, #20]
 800fdc4:	331c      	adds	r3, #28
 800fdc6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fdc8:	4618      	mov	r0, r3
 800fdca:	f001 f808 	bl	8010dde <_fx_utility_32_unsigned_write>

    /* Determine if a FAT12 or FAT16 is present.  If FAT32 is present, these fields are left alone!   */
    if (total_clusters < FX_16_BIT_FAT_SIZE)
 800fdce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdd0:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800fdd4:	4293      	cmp	r3, r2
 800fdd6:	d805      	bhi.n	800fde4 <_fx_media_format+0x398>
    {

        /* Yes, set the number of root directory entries.  */
        _fx_utility_16_unsigned_write(&byte_ptr[FX_ROOT_DIR_ENTRIES], directory_entries);
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	3311      	adds	r3, #17
 800fddc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800fdde:	4618      	mov	r0, r3
 800fde0:	f000 ffcb 	bl	8010d7a <_fx_utility_16_unsigned_write>
    }

    /* Now setup the volume label. */
    if (total_clusters < FX_16_BIT_FAT_SIZE)
 800fde4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fde6:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800fdea:	4293      	cmp	r3, r2
 800fdec:	d808      	bhi.n	800fe00 <_fx_media_format+0x3b4>
    {

        /* FAT12/16 volume label offset.  */
        j =  FX_VOLUME_LABEL;
 800fdee:	232b      	movs	r3, #43	@ 0x2b
 800fdf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fdf2:	e007      	b.n	800fe04 <_fx_media_format+0x3b8>
 800fdf4:	2000000c 	.word	0x2000000c
 800fdf8:	20000014 	.word	0x20000014
 800fdfc:	20000018 	.word	0x20000018
    }
    else
    {

        /* FAT32 volume label offset.  */
        j =  FX_VOLUME_LABEL_32;
 800fe00:	2347      	movs	r3, #71	@ 0x47
 800fe02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    i = 0;
 800fe04:	2300      	movs	r3, #0
 800fe06:	633b      	str	r3, [r7, #48]	@ 0x30
    while (i < 11)
 800fe08:	e012      	b.n	800fe30 <_fx_media_format+0x3e4>
    {

        /* Determine if it is NULL.  */
        if (volume_name[i] == 0)
 800fe0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe0e:	4413      	add	r3, r2
 800fe10:	781b      	ldrb	r3, [r3, #0]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d010      	beq.n	800fe38 <_fx_media_format+0x3ec>
            /* Yes, the copying is finished.  */
            break;
        }

        /* Otherwise, copy byte of volume name into boot record.  */
        byte_ptr[j + i] =  (UCHAR)volume_name[i];
 800fe16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe1a:	441a      	add	r2, r3
 800fe1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe20:	440b      	add	r3, r1
 800fe22:	6979      	ldr	r1, [r7, #20]
 800fe24:	440b      	add	r3, r1
 800fe26:	7812      	ldrb	r2, [r2, #0]
 800fe28:	701a      	strb	r2, [r3, #0]

        /* Increment byte position.  */
        i++;
 800fe2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe2c:	3301      	adds	r3, #1
 800fe2e:	633b      	str	r3, [r7, #48]	@ 0x30
    while (i < 11)
 800fe30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe32:	2b0a      	cmp	r3, #10
 800fe34:	d9e9      	bls.n	800fe0a <_fx_media_format+0x3be>
 800fe36:	e00b      	b.n	800fe50 <_fx_media_format+0x404>
            break;
 800fe38:	bf00      	nop
    }

    /* Now blank-pad the remainder of the volume name.  */
#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
    while (i < 11)
 800fe3a:	e009      	b.n	800fe50 <_fx_media_format+0x404>
    {

        byte_ptr[j + i] =  (UCHAR)' ';
 800fe3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fe3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe40:	4413      	add	r3, r2
 800fe42:	697a      	ldr	r2, [r7, #20]
 800fe44:	4413      	add	r3, r2
 800fe46:	2220      	movs	r2, #32
 800fe48:	701a      	strb	r2, [r3, #0]
        i++;
 800fe4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe4c:	3301      	adds	r3, #1
 800fe4e:	633b      	str	r3, [r7, #48]	@ 0x30
    while (i < 11)
 800fe50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe52:	2b0a      	cmp	r3, #10
 800fe54:	d9f2      	bls.n	800fe3c <_fx_media_format+0x3f0>
    byte_ptr[510] = 0x55;
    byte_ptr[511] = 0xAA;
#else

    /* Set bootrecord signature.  */
    byte_ptr[bytes_per_sector - 2] = 0x55;
 800fe56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fe58:	3b02      	subs	r3, #2
 800fe5a:	697a      	ldr	r2, [r7, #20]
 800fe5c:	4413      	add	r3, r2
 800fe5e:	2255      	movs	r2, #85	@ 0x55
 800fe60:	701a      	strb	r2, [r3, #0]
    byte_ptr[bytes_per_sector - 1] = 0xAA;
 800fe62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fe64:	3b01      	subs	r3, #1
 800fe66:	697a      	ldr	r2, [r7, #20]
 800fe68:	4413      	add	r3, r2
 800fe6a:	22aa      	movs	r2, #170	@ 0xaa
 800fe6c:	701a      	strb	r2, [r3, #0]
#endif

    /* Select the boot record write command.  */
    media_ptr -> fx_media_driver_request =       FX_DRIVER_BOOT_WRITE;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	2207      	movs	r2, #7
 800fe72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	2201      	movs	r2, #1
 800fe7a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    media_ptr -> fx_media_driver_sectors =       1;
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	2201      	movs	r2, #1
 800fe82:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    media_ptr -> fx_media_driver_sector_type =   FX_BOOT_SECTOR;
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	2201      	movs	r2, #1
 800fe8a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_BOOT_WRITE, media_ptr, memory_ptr, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Write out the bootrecord */
    (driver)(media_ptr);
 800fe8e:	68bb      	ldr	r3, [r7, #8]
 800fe90:	68f8      	ldr	r0, [r7, #12]
 800fe92:	4798      	blx	r3

    /* Clear the write flag.  */
    media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	2200      	movs	r2, #0
 800fe98:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

    /* Determine if it was successful.  */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d001      	beq.n	800feaa <_fx_media_format+0x45e>
    {
        return(FX_IO_ERROR);
 800fea6:	2390      	movs	r3, #144	@ 0x90
 800fea8:	e181      	b.n	80101ae <_fx_media_format+0x762>
    }

    /* Calculate the number of root sectors.  */
    root_sectors =    ((directory_entries * FX_DIR_ENTRY_SIZE) + bytes_per_sector - 1) / bytes_per_sector;
 800feaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800feac:	015a      	lsls	r2, r3, #5
 800feae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800feb0:	4413      	add	r3, r2
 800feb2:	1e5a      	subs	r2, r3, #1
 800feb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800feb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800feba:	613b      	str	r3, [r7, #16]

    /* Determine if FAT32 is present AND if the bytes per sector is large enough to have
       a FSINFO sector.  */
    if ((total_clusters >= FX_16_BIT_FAT_SIZE) && (bytes_per_sector == 512))
 800febc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800febe:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800fec2:	4293      	cmp	r3, r2
 800fec4:	d971      	bls.n	800ffaa <_fx_media_format+0x55e>
 800fec6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fecc:	d16d      	bne.n	800ffaa <_fx_media_format+0x55e>
    {

#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
        /* Clear sector buffer.  */
        for (i = 0; i < bytes_per_sector; i++)
 800fece:	2300      	movs	r3, #0
 800fed0:	633b      	str	r3, [r7, #48]	@ 0x30
 800fed2:	e007      	b.n	800fee4 <_fx_media_format+0x498>
        {
            byte_ptr[i] =  (CHAR)0;
 800fed4:	697a      	ldr	r2, [r7, #20]
 800fed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed8:	4413      	add	r3, r2
 800feda:	2200      	movs	r2, #0
 800fedc:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < bytes_per_sector; i++)
 800fede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fee0:	3301      	adds	r3, #1
 800fee2:	633b      	str	r3, [r7, #48]	@ 0x30
 800fee4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fee6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fee8:	429a      	cmp	r2, r3
 800feea:	d3f3      	bcc.n	800fed4 <_fx_media_format+0x488>
#endif /* FX_DISABLE_FORCE_MEMORY_OPERATION */

        /* Build the FSINFO fields.  */

        /* Build first signature word, used to help verify this is a FSINFO sector.  */
        byte_ptr[0] =  0x52;
 800feec:	697b      	ldr	r3, [r7, #20]
 800feee:	2252      	movs	r2, #82	@ 0x52
 800fef0:	701a      	strb	r2, [r3, #0]
        byte_ptr[1] =  0x52;
 800fef2:	697b      	ldr	r3, [r7, #20]
 800fef4:	3301      	adds	r3, #1
 800fef6:	2252      	movs	r2, #82	@ 0x52
 800fef8:	701a      	strb	r2, [r3, #0]
        byte_ptr[2] =  0x61;
 800fefa:	697b      	ldr	r3, [r7, #20]
 800fefc:	3302      	adds	r3, #2
 800fefe:	2261      	movs	r2, #97	@ 0x61
 800ff00:	701a      	strb	r2, [r3, #0]
        byte_ptr[3] =  0x41;
 800ff02:	697b      	ldr	r3, [r7, #20]
 800ff04:	3303      	adds	r3, #3
 800ff06:	2241      	movs	r2, #65	@ 0x41
 800ff08:	701a      	strb	r2, [r3, #0]

        /* Build the next signature word, this too is used to help verify that this is a FSINFO sector.  */
        byte_ptr[484] =  0x72;
 800ff0a:	697b      	ldr	r3, [r7, #20]
 800ff0c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ff10:	2272      	movs	r2, #114	@ 0x72
 800ff12:	701a      	strb	r2, [r3, #0]
        byte_ptr[485] =  0x72;
 800ff14:	697b      	ldr	r3, [r7, #20]
 800ff16:	f203 13e5 	addw	r3, r3, #485	@ 0x1e5
 800ff1a:	2272      	movs	r2, #114	@ 0x72
 800ff1c:	701a      	strb	r2, [r3, #0]
        byte_ptr[486] =  0x41;
 800ff1e:	697b      	ldr	r3, [r7, #20]
 800ff20:	f503 73f3 	add.w	r3, r3, #486	@ 0x1e6
 800ff24:	2241      	movs	r2, #65	@ 0x41
 800ff26:	701a      	strb	r2, [r3, #0]
        byte_ptr[487] =  0x61;
 800ff28:	697b      	ldr	r3, [r7, #20]
 800ff2a:	f203 13e7 	addw	r3, r3, #487	@ 0x1e7
 800ff2e:	2261      	movs	r2, #97	@ 0x61
 800ff30:	701a      	strb	r2, [r3, #0]

        /* Build the final signature word, this too is used to help verify that this is a FSINFO sector.  */
        byte_ptr[508] =  0x55;
 800ff32:	697b      	ldr	r3, [r7, #20]
 800ff34:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 800ff38:	2255      	movs	r2, #85	@ 0x55
 800ff3a:	701a      	strb	r2, [r3, #0]
        byte_ptr[509] =  0xAA;
 800ff3c:	697b      	ldr	r3, [r7, #20]
 800ff3e:	f203 13fd 	addw	r3, r3, #509	@ 0x1fd
 800ff42:	22aa      	movs	r2, #170	@ 0xaa
 800ff44:	701a      	strb	r2, [r3, #0]

        /* Setup the total available clusters on the media. We need to subtract 1 for the FAT32 root directory.  */
        _fx_utility_32_unsigned_write(&byte_ptr[488], (total_clusters - 1));
 800ff46:	697b      	ldr	r3, [r7, #20]
 800ff48:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800ff4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff4e:	3b01      	subs	r3, #1
 800ff50:	4619      	mov	r1, r3
 800ff52:	4610      	mov	r0, r2
 800ff54:	f000 ff43 	bl	8010dde <_fx_utility_32_unsigned_write>

        /* Setup the starting free cluster to 3, since cluster 2 is reserved for the FAT32 root directory.  */
        _fx_utility_32_unsigned_write(&byte_ptr[492], 3);
 800ff58:	697b      	ldr	r3, [r7, #20]
 800ff5a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ff5e:	2103      	movs	r1, #3
 800ff60:	4618      	mov	r0, r3
 800ff62:	f000 ff3c 	bl	8010dde <_fx_utility_32_unsigned_write>

        /* Now write the FSINFO sector to the media.  */
        media_ptr -> fx_media_driver_logical_sector =  1;
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	2201      	movs	r2, #1
 800ff6a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	2201      	movs	r2, #1
 800ff72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_sectors =         1;
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	2201      	movs	r2, #1
 800ff7a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        media_ptr -> fx_media_driver_system_write =    FX_TRUE;
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	2201      	movs	r2, #1
 800ff82:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        media_ptr -> fx_media_driver_sector_type =     FX_BOOT_SECTOR;
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	2201      	movs	r2, #1
 800ff8a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, 1, 1, memory_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Write out the sector.  */
        (driver)(media_ptr);
 800ff8e:	68bb      	ldr	r3, [r7, #8]
 800ff90:	68f8      	ldr	r0, [r7, #12]
 800ff92:	4798      	blx	r3

        /* Clear the system write flag.  */
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	2200      	movs	r2, #0
 800ff98:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

        /* Determine if it was successful.  */
        if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d001      	beq.n	800ffaa <_fx_media_format+0x55e>
        {
            return(FX_IO_ERROR);
 800ffa6:	2390      	movs	r3, #144	@ 0x90
 800ffa8:	e101      	b.n	80101ae <_fx_media_format+0x762>
    }

    /* At this point we need set up first to FAT entries and clear the remaining FAT sectors area.  */

    /* Loop through number of FATs. The first is the only one used.  */
    for (f = 0; f < number_of_fats; f++)
 800ffaa:	2300      	movs	r3, #0
 800ffac:	61fb      	str	r3, [r7, #28]
 800ffae:	e0a7      	b.n	8010100 <_fx_media_format+0x6b4>
    {

        /* Loop through all the sectors in this FAT.  */
        for (s = 0; s < sectors_per_fat; s++)
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	61bb      	str	r3, [r7, #24]
 800ffb4:	e09c      	b.n	80100f0 <_fx_media_format+0x6a4>
        {

            if (s == 0)
 800ffb6:	69bb      	ldr	r3, [r7, #24]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d15e      	bne.n	801007a <_fx_media_format+0x62e>
            {

                /* Reserve the first two FAT table entries.  */
                if (total_clusters < FX_12_BIT_FAT_SIZE)
 800ffbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffbe:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800ffc2:	4293      	cmp	r3, r2
 800ffc4:	d80e      	bhi.n	800ffe4 <_fx_media_format+0x598>
                {

                    /* Reserve the first two FAT-12 entries.  */
                    byte_ptr[0] =  _fx_media_format_media_type;
 800ffc6:	4b7c      	ldr	r3, [pc, #496]	@ (80101b8 <_fx_media_format+0x76c>)
 800ffc8:	781a      	ldrb	r2, [r3, #0]
 800ffca:	697b      	ldr	r3, [r7, #20]
 800ffcc:	701a      	strb	r2, [r3, #0]
                    byte_ptr[1] =  (UCHAR)0xFF;
 800ffce:	697b      	ldr	r3, [r7, #20]
 800ffd0:	3301      	adds	r3, #1
 800ffd2:	22ff      	movs	r2, #255	@ 0xff
 800ffd4:	701a      	strb	r2, [r3, #0]
                    byte_ptr[2] =  (UCHAR)0xFF;
 800ffd6:	697b      	ldr	r3, [r7, #20]
 800ffd8:	3302      	adds	r3, #2
 800ffda:	22ff      	movs	r2, #255	@ 0xff
 800ffdc:	701a      	strb	r2, [r3, #0]

                    /* Start clearing at FAT entry 3.  */
                    i =  3;
 800ffde:	2303      	movs	r3, #3
 800ffe0:	633b      	str	r3, [r7, #48]	@ 0x30
 800ffe2:	e055      	b.n	8010090 <_fx_media_format+0x644>
                }
                else if (total_clusters < FX_16_BIT_FAT_SIZE)
 800ffe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffe6:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800ffea:	4293      	cmp	r3, r2
 800ffec:	d812      	bhi.n	8010014 <_fx_media_format+0x5c8>
                {

                    /* Reserve the first two FAT-16 entries.  */
                    byte_ptr[0] =  _fx_media_format_media_type;
 800ffee:	4b72      	ldr	r3, [pc, #456]	@ (80101b8 <_fx_media_format+0x76c>)
 800fff0:	781a      	ldrb	r2, [r3, #0]
 800fff2:	697b      	ldr	r3, [r7, #20]
 800fff4:	701a      	strb	r2, [r3, #0]
                    byte_ptr[1] =  (UCHAR)0xFF;
 800fff6:	697b      	ldr	r3, [r7, #20]
 800fff8:	3301      	adds	r3, #1
 800fffa:	22ff      	movs	r2, #255	@ 0xff
 800fffc:	701a      	strb	r2, [r3, #0]
                    byte_ptr[2] =  (UCHAR)0xFF;
 800fffe:	697b      	ldr	r3, [r7, #20]
 8010000:	3302      	adds	r3, #2
 8010002:	22ff      	movs	r2, #255	@ 0xff
 8010004:	701a      	strb	r2, [r3, #0]
                    byte_ptr[3] =  (UCHAR)0xFF;
 8010006:	697b      	ldr	r3, [r7, #20]
 8010008:	3303      	adds	r3, #3
 801000a:	22ff      	movs	r2, #255	@ 0xff
 801000c:	701a      	strb	r2, [r3, #0]

                    /* Start clearing at FAT entry 3.  */
                    i =  4;
 801000e:	2304      	movs	r3, #4
 8010010:	633b      	str	r3, [r7, #48]	@ 0x30
 8010012:	e03d      	b.n	8010090 <_fx_media_format+0x644>
                }
                else
                {

                    /* Reserve the first two FAT-32 entries.   */
                    byte_ptr[0] =  _fx_media_format_media_type;
 8010014:	4b68      	ldr	r3, [pc, #416]	@ (80101b8 <_fx_media_format+0x76c>)
 8010016:	781a      	ldrb	r2, [r3, #0]
 8010018:	697b      	ldr	r3, [r7, #20]
 801001a:	701a      	strb	r2, [r3, #0]
                    byte_ptr[1] =  (UCHAR)0xFF;
 801001c:	697b      	ldr	r3, [r7, #20]
 801001e:	3301      	adds	r3, #1
 8010020:	22ff      	movs	r2, #255	@ 0xff
 8010022:	701a      	strb	r2, [r3, #0]
                    byte_ptr[2] =  (UCHAR)0xFF;
 8010024:	697b      	ldr	r3, [r7, #20]
 8010026:	3302      	adds	r3, #2
 8010028:	22ff      	movs	r2, #255	@ 0xff
 801002a:	701a      	strb	r2, [r3, #0]
                    byte_ptr[3] =  (UCHAR)0x0F;
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	3303      	adds	r3, #3
 8010030:	220f      	movs	r2, #15
 8010032:	701a      	strb	r2, [r3, #0]
                    byte_ptr[4] =  (UCHAR)0xFF;
 8010034:	697b      	ldr	r3, [r7, #20]
 8010036:	3304      	adds	r3, #4
 8010038:	22ff      	movs	r2, #255	@ 0xff
 801003a:	701a      	strb	r2, [r3, #0]
                    byte_ptr[5] =  (UCHAR)0xFF;
 801003c:	697b      	ldr	r3, [r7, #20]
 801003e:	3305      	adds	r3, #5
 8010040:	22ff      	movs	r2, #255	@ 0xff
 8010042:	701a      	strb	r2, [r3, #0]
                    byte_ptr[6] =  (UCHAR)0xFF;
 8010044:	697b      	ldr	r3, [r7, #20]
 8010046:	3306      	adds	r3, #6
 8010048:	22ff      	movs	r2, #255	@ 0xff
 801004a:	701a      	strb	r2, [r3, #0]
                    byte_ptr[7] =  (UCHAR)0x0F;
 801004c:	697b      	ldr	r3, [r7, #20]
 801004e:	3307      	adds	r3, #7
 8010050:	220f      	movs	r2, #15
 8010052:	701a      	strb	r2, [r3, #0]

                    /* Preallocate the first cluster for the root directory.  */
                    byte_ptr[8] =   (UCHAR)0xFF;
 8010054:	697b      	ldr	r3, [r7, #20]
 8010056:	3308      	adds	r3, #8
 8010058:	22ff      	movs	r2, #255	@ 0xff
 801005a:	701a      	strb	r2, [r3, #0]
                    byte_ptr[9] =   (UCHAR)0xFF;
 801005c:	697b      	ldr	r3, [r7, #20]
 801005e:	3309      	adds	r3, #9
 8010060:	22ff      	movs	r2, #255	@ 0xff
 8010062:	701a      	strb	r2, [r3, #0]
                    byte_ptr[10] =  (UCHAR)0xFF;
 8010064:	697b      	ldr	r3, [r7, #20]
 8010066:	330a      	adds	r3, #10
 8010068:	22ff      	movs	r2, #255	@ 0xff
 801006a:	701a      	strb	r2, [r3, #0]
                    byte_ptr[11] =  (UCHAR)0x0F;
 801006c:	697b      	ldr	r3, [r7, #20]
 801006e:	330b      	adds	r3, #11
 8010070:	220f      	movs	r2, #15
 8010072:	701a      	strb	r2, [r3, #0]

                    /* Start clearing at FAT entry 3.  */
                    i =  12;
 8010074:	230c      	movs	r3, #12
 8010076:	633b      	str	r3, [r7, #48]	@ 0x30
 8010078:	e00a      	b.n	8010090 <_fx_media_format+0x644>
                }
            }
            else
            {
                i = 0;
 801007a:	2300      	movs	r3, #0
 801007c:	633b      	str	r3, [r7, #48]	@ 0x30
            }

#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
            /* Clear remainder of sector buffer.  */
            for (; i < bytes_per_sector; i++)
 801007e:	e007      	b.n	8010090 <_fx_media_format+0x644>
            {
                byte_ptr[i] =  (CHAR)0;
 8010080:	697a      	ldr	r2, [r7, #20]
 8010082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010084:	4413      	add	r3, r2
 8010086:	2200      	movs	r2, #0
 8010088:	701a      	strb	r2, [r3, #0]
            for (; i < bytes_per_sector; i++)
 801008a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801008c:	3301      	adds	r3, #1
 801008e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010090:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010092:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010094:	429a      	cmp	r2, r3
 8010096:	d3f3      	bcc.n	8010080 <_fx_media_format+0x634>
#else
            _fx_utility_memory_set(&byte_ptr[i], 0, (bytes_per_sector - i));
#endif  /* FX_DISABLE_FORCE_MEMORY_OPERATION */

            /* Build sector write command.  */
            media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (f * sectors_per_fat) + s;
 8010098:	69fb      	ldr	r3, [r7, #28]
 801009a:	6a3a      	ldr	r2, [r7, #32]
 801009c:	fb03 f202 	mul.w	r2, r3, r2
 80100a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100a2:	441a      	add	r2, r3
 80100a4:	69bb      	ldr	r3, [r7, #24]
 80100a6:	441a      	add	r2, r3
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	2201      	movs	r2, #1
 80100b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
            media_ptr -> fx_media_driver_sectors =         1;
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	2201      	movs	r2, #1
 80100ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            media_ptr -> fx_media_driver_system_write =    FX_TRUE;
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	2201      	movs	r2, #1
 80100c2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
            media_ptr -> fx_media_driver_sector_type =     FX_FAT_SECTOR;
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	2202      	movs	r2, #2
 80100ca:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

            /* If trace is enabled, insert this event into the trace buffer.  */
            FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, media_ptr -> fx_media_driver_logical_sector, 1, memory_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

            /* Write out the sector.  */
            (driver)(media_ptr);
 80100ce:	68bb      	ldr	r3, [r7, #8]
 80100d0:	68f8      	ldr	r0, [r7, #12]
 80100d2:	4798      	blx	r3

            /* Clear the system write flag.  */
            media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	2200      	movs	r2, #0
 80100d8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

            /* Determine if it was successful.  */
            if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d001      	beq.n	80100ea <_fx_media_format+0x69e>
            {
                return(FX_IO_ERROR);
 80100e6:	2390      	movs	r3, #144	@ 0x90
 80100e8:	e061      	b.n	80101ae <_fx_media_format+0x762>
        for (s = 0; s < sectors_per_fat; s++)
 80100ea:	69bb      	ldr	r3, [r7, #24]
 80100ec:	3301      	adds	r3, #1
 80100ee:	61bb      	str	r3, [r7, #24]
 80100f0:	69ba      	ldr	r2, [r7, #24]
 80100f2:	6a3b      	ldr	r3, [r7, #32]
 80100f4:	429a      	cmp	r2, r3
 80100f6:	f4ff af5e 	bcc.w	800ffb6 <_fx_media_format+0x56a>
    for (f = 0; f < number_of_fats; f++)
 80100fa:	69fb      	ldr	r3, [r7, #28]
 80100fc:	3301      	adds	r3, #1
 80100fe:	61fb      	str	r3, [r7, #28]
 8010100:	69fa      	ldr	r2, [r7, #28]
 8010102:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010104:	429a      	cmp	r2, r3
 8010106:	f4ff af53 	bcc.w	800ffb0 <_fx_media_format+0x564>
        }
    }

#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
    /* Clear sector buffer.  */
    for (i = 0; i < bytes_per_sector; i++)
 801010a:	2300      	movs	r3, #0
 801010c:	633b      	str	r3, [r7, #48]	@ 0x30
 801010e:	e007      	b.n	8010120 <_fx_media_format+0x6d4>
    {
        byte_ptr[i] =  (CHAR)0;
 8010110:	697a      	ldr	r2, [r7, #20]
 8010112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010114:	4413      	add	r3, r2
 8010116:	2200      	movs	r2, #0
 8010118:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < bytes_per_sector; i++)
 801011a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801011c:	3301      	adds	r3, #1
 801011e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010122:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010124:	429a      	cmp	r2, r3
 8010126:	d3f3      	bcc.n	8010110 <_fx_media_format+0x6c4>
#else
    _fx_utility_memory_set(byte_ptr, 0, bytes_per_sector);
#endif /* FX_DISABLE_FORCE_MEMORY_OPERATION */

    /* Now clear the root directory sectors.  */
    for (s = 0; s < root_sectors; s++)
 8010128:	2300      	movs	r3, #0
 801012a:	61bb      	str	r3, [r7, #24]
 801012c:	e02b      	b.n	8010186 <_fx_media_format+0x73a>
    {

        /* Build sector write command.  */
        media_ptr -> fx_media_driver_logical_sector =  reserved_sectors + (number_of_fats * sectors_per_fat) + s;
 801012e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010130:	6a3a      	ldr	r2, [r7, #32]
 8010132:	fb03 f202 	mul.w	r2, r3, r2
 8010136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010138:	441a      	add	r2, r3
 801013a:	69bb      	ldr	r3, [r7, #24]
 801013c:	441a      	add	r2, r3
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        media_ptr -> fx_media_driver_request =         FX_DRIVER_WRITE;
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	2201      	movs	r2, #1
 8010148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_sectors =         1;
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	2201      	movs	r2, #1
 8010150:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        media_ptr -> fx_media_driver_system_write =    FX_TRUE;
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	2201      	movs	r2, #1
 8010158:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        media_ptr -> fx_media_driver_sector_type =     FX_DIRECTORY_SECTOR;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	2203      	movs	r2, #3
 8010160:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, media_ptr -> fx_media_driver_logical_sector, 1, memory_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Write out the sector.  */
        (driver)(media_ptr);
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	68f8      	ldr	r0, [r7, #12]
 8010168:	4798      	blx	r3

        /* Clear the write flag.  */
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	2200      	movs	r2, #0
 801016e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

        /* Determine if it was successful.  */
        if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010178:	2b00      	cmp	r3, #0
 801017a:	d001      	beq.n	8010180 <_fx_media_format+0x734>
        {
            return(FX_IO_ERROR);
 801017c:	2390      	movs	r3, #144	@ 0x90
 801017e:	e016      	b.n	80101ae <_fx_media_format+0x762>
    for (s = 0; s < root_sectors; s++)
 8010180:	69bb      	ldr	r3, [r7, #24]
 8010182:	3301      	adds	r3, #1
 8010184:	61bb      	str	r3, [r7, #24]
 8010186:	69ba      	ldr	r2, [r7, #24]
 8010188:	693b      	ldr	r3, [r7, #16]
 801018a:	429a      	cmp	r2, r3
 801018c:	d3cf      	bcc.n	801012e <_fx_media_format+0x6e2>
        }
    }

    /* Build the "uninitialize" I/O driver request.  */
    media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	2208      	movs	r2, #8
 8010192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	2290      	movs	r2, #144	@ 0x90
 801019a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Call the specified I/O driver with the uninitialize request.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80101a4:	68f8      	ldr	r0, [r7, #12]
 80101a6:	4798      	blx	r3

    /* Return success!  */
    return(media_ptr -> fx_media_driver_status);
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3738      	adds	r7, #56	@ 0x38
 80101b2:	46bd      	mov	sp, r7
 80101b4:	bd80      	pop	{r7, pc}
 80101b6:	bf00      	nop
 80101b8:	20000014 	.word	0x20000014

080101bc <_fx_media_open>:
/*                                                                        */
/**************************************************************************/
UINT  _fx_media_open(FX_MEDIA *media_ptr, CHAR *media_name,
                     VOID (*media_driver)(FX_MEDIA *), VOID *driver_info_ptr,
                     VOID *memory_ptr, ULONG memory_size)
{
 80101bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80101c0:	b096      	sub	sp, #88	@ 0x58
 80101c2:	af04      	add	r7, sp, #16
 80101c4:	60f8      	str	r0, [r7, #12]
 80101c6:	60b9      	str	r1, [r7, #8]
 80101c8:	607a      	str	r2, [r7, #4]
 80101ca:	603b      	str	r3, [r7, #0]
FX_INT_SAVE_AREA


#ifndef FX_DISABLE_BUILD_OPTIONS
    /* Reference the version ID and option words to ensure they are linked in.  */
    if ((_fx_system_build_options_1 | _fx_system_build_options_2 | _fx_system_build_options_3) == 0 ||
 80101cc:	4bba      	ldr	r3, [pc, #744]	@ (80104b8 <_fx_media_open+0x2fc>)
 80101ce:	681a      	ldr	r2, [r3, #0]
 80101d0:	4bba      	ldr	r3, [pc, #744]	@ (80104bc <_fx_media_open+0x300>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	431a      	orrs	r2, r3
 80101d6:	4bba      	ldr	r3, [pc, #744]	@ (80104c0 <_fx_media_open+0x304>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	4313      	orrs	r3, r2
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d003      	beq.n	80101e8 <_fx_media_open+0x2c>
        _fx_version_id[0] == 0)
 80101e0:	4bb8      	ldr	r3, [pc, #736]	@ (80104c4 <_fx_media_open+0x308>)
 80101e2:	781b      	ldrb	r3, [r3, #0]
    if ((_fx_system_build_options_1 | _fx_system_build_options_2 | _fx_system_build_options_3) == 0 ||
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d102      	bne.n	80101ee <_fx_media_open+0x32>
    {

        /* We should never get here!  */
        return(FX_NOT_IMPLEMENTED);
 80101e8:	2322      	movs	r3, #34	@ 0x22
 80101ea:	f000 bd3d 	b.w	8010c68 <_fx_media_open+0xaac>
#ifdef FX_DISABLE_CACHE
    media_ptr -> fx_media_memory_buffer_sector = (ULONG64)-1;
#endif /* FX_DISABLE_CACHE */

    /* Save the basic information in the media control block.  */
    media_ptr -> fx_media_name =                        media_name;
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	68ba      	ldr	r2, [r7, #8]
 80101f2:	605a      	str	r2, [r3, #4]
    media_ptr -> fx_media_driver_entry =                media_driver;
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	687a      	ldr	r2, [r7, #4]
 80101f8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    media_ptr -> fx_media_memory_buffer =               (UCHAR *)memory_ptr;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010200:	609a      	str	r2, [r3, #8]
    media_ptr -> fx_media_memory_size =                 memory_size;
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010206:	60da      	str	r2, [r3, #12]
#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
    media_ptr -> fx_media_disable_burst_cache =         FX_FALSE;
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801020e:	461a      	mov	r2, r3
 8010210:	2300      	movs	r3, #0
 8010212:	f8c2 3474 	str.w	r3, [r2, #1140]	@ 0x474
    media_ptr -> fx_media_FAT_type =                    0;
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801021c:	2200      	movs	r2, #0
 801021e:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
#endif /* FX_DISABLE_FORCE_MEMORY_OPERATION */

    /* Save the original memory pointer.  */
    original_memory_ptr =  (UCHAR *)memory_ptr;
 8010222:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010224:	633b      	str	r3, [r7, #48]	@ 0x30

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Clear the optional media statistics.  */
    media_ptr -> fx_media_directory_attributes_reads =  0;
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	2200      	movs	r2, #0
 801022a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    media_ptr -> fx_media_directory_attributes_sets =  0;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	2200      	movs	r2, #0
 8010232:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    media_ptr -> fx_media_directory_creates =  0;
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	2200      	movs	r2, #0
 801023a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    media_ptr -> fx_media_directory_default_gets =  0;
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	2200      	movs	r2, #0
 8010242:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    media_ptr -> fx_media_directory_default_sets =  0;
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	2200      	movs	r2, #0
 801024a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
    media_ptr -> fx_media_directory_deletes =  0;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	2200      	movs	r2, #0
 8010252:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
    media_ptr -> fx_media_directory_first_entry_finds =  0;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	2200      	movs	r2, #0
 801025a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    media_ptr -> fx_media_directory_first_full_entry_finds =  0;
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	2200      	movs	r2, #0
 8010262:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    media_ptr -> fx_media_directory_information_gets =  0;
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	2200      	movs	r2, #0
 801026a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    media_ptr -> fx_media_directory_local_path_clears =  0;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	2200      	movs	r2, #0
 8010272:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    media_ptr -> fx_media_directory_local_path_gets =  0;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	2200      	movs	r2, #0
 801027a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    media_ptr -> fx_media_directory_local_path_restores =  0;
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	2200      	movs	r2, #0
 8010282:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    media_ptr -> fx_media_directory_local_path_sets =  0;
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	2200      	movs	r2, #0
 801028a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    media_ptr -> fx_media_directory_name_tests =  0;
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	2200      	movs	r2, #0
 8010292:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    media_ptr -> fx_media_directory_next_entry_finds =  0;
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	2200      	movs	r2, #0
 801029a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
    media_ptr -> fx_media_directory_next_full_entry_finds =  0;
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	2200      	movs	r2, #0
 80102a2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    media_ptr -> fx_media_directory_renames =  0;
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	2200      	movs	r2, #0
 80102aa:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    media_ptr -> fx_media_file_allocates =  0;
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	2200      	movs	r2, #0
 80102b2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
    media_ptr -> fx_media_file_attributes_reads =  0;
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	2200      	movs	r2, #0
 80102ba:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
    media_ptr -> fx_media_file_attributes_sets =  0;
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	2200      	movs	r2, #0
 80102c2:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    media_ptr -> fx_media_file_best_effort_allocates =  0;
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	2200      	movs	r2, #0
 80102ca:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
    media_ptr -> fx_media_file_closes =  0;
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	2200      	movs	r2, #0
 80102d2:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    media_ptr -> fx_media_file_creates =  0;
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	2200      	movs	r2, #0
 80102da:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    media_ptr -> fx_media_file_deletes =  0;
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	2200      	movs	r2, #0
 80102e2:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    media_ptr -> fx_media_file_opens =  0;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	2200      	movs	r2, #0
 80102ea:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    media_ptr -> fx_media_file_reads =  0;
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	2200      	movs	r2, #0
 80102f2:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    media_ptr -> fx_media_file_relative_seeks =  0;
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	2200      	movs	r2, #0
 80102fa:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    media_ptr -> fx_media_file_renames =  0;
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	2200      	movs	r2, #0
 8010302:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
    media_ptr -> fx_media_file_seeks =  0;
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	2200      	movs	r2, #0
 801030a:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    media_ptr -> fx_media_file_truncates =  0;
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	2200      	movs	r2, #0
 8010312:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
    media_ptr -> fx_media_file_truncate_releases =  0;
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	2200      	movs	r2, #0
 801031a:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    media_ptr -> fx_media_file_writes =  0;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	2200      	movs	r2, #0
 8010322:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
    media_ptr -> fx_media_aborts =  0;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	2200      	movs	r2, #0
 801032a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
    media_ptr -> fx_media_flushes =  0;
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	2200      	movs	r2, #0
 8010332:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    media_ptr -> fx_media_reads =  0;
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	2200      	movs	r2, #0
 801033a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    media_ptr -> fx_media_writes =  0;
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	2200      	movs	r2, #0
 8010342:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
    media_ptr -> fx_media_directory_entry_reads =  0;
 8010346:	68fb      	ldr	r3, [r7, #12]
 8010348:	2200      	movs	r2, #0
 801034a:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    media_ptr -> fx_media_directory_entry_writes =  0;
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	2200      	movs	r2, #0
 8010352:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    media_ptr -> fx_media_directory_searches =  0;
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	2200      	movs	r2, #0
 801035a:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#ifndef FX_MEDIA_DISABLE_SEARCH_CACHE
    media_ptr -> fx_media_directory_search_cache_hits =  0;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	2200      	movs	r2, #0
 8010362:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
#endif
    media_ptr -> fx_media_directory_free_searches =  0;
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	2200      	movs	r2, #0
 801036a:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
    media_ptr -> fx_media_fat_entry_reads =  0;
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	2200      	movs	r2, #0
 8010372:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
    media_ptr -> fx_media_fat_entry_writes =  0;
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	2200      	movs	r2, #0
 801037a:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
    media_ptr -> fx_media_fat_entry_cache_read_hits =  0;
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	2200      	movs	r2, #0
 8010382:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
    media_ptr -> fx_media_fat_entry_cache_read_misses =  0;
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	2200      	movs	r2, #0
 801038a:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
    media_ptr -> fx_media_fat_entry_cache_write_hits =  0;
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	2200      	movs	r2, #0
 8010392:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
    media_ptr -> fx_media_fat_entry_cache_write_misses =  0;
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	2200      	movs	r2, #0
 801039a:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
    media_ptr -> fx_media_fat_cache_flushes =  0;
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	2200      	movs	r2, #0
 80103a2:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
    media_ptr -> fx_media_fat_sector_reads =  0;
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	2200      	movs	r2, #0
 80103aa:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
    media_ptr -> fx_media_fat_sector_writes =  0;
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	2200      	movs	r2, #0
 80103b2:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
    media_ptr -> fx_media_logical_sector_reads =  0;
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	2200      	movs	r2, #0
 80103ba:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
    media_ptr -> fx_media_logical_sector_writes =  0;
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	2200      	movs	r2, #0
 80103c2:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
    media_ptr -> fx_media_logical_sector_cache_read_hits =  0;
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	2200      	movs	r2, #0
 80103ca:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
    media_ptr -> fx_media_logical_sector_cache_read_misses =  0;
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	2200      	movs	r2, #0
 80103d2:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    media_ptr -> fx_media_driver_read_requests =  0;
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	2200      	movs	r2, #0
 80103da:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    media_ptr -> fx_media_driver_write_requests =  0;
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	2200      	movs	r2, #0
 80103e2:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    media_ptr -> fx_media_driver_boot_read_requests =  0;
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	2200      	movs	r2, #0
 80103ea:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
    media_ptr -> fx_media_driver_boot_write_requests =  0;
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	2200      	movs	r2, #0
 80103f2:	f8c3 21b8 	str.w	r2, [r3, #440]	@ 0x1b8
    media_ptr -> fx_media_driver_release_sectors_requests =  0;
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	2200      	movs	r2, #0
 80103fa:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    media_ptr -> fx_media_driver_flush_requests =  0;
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	2200      	movs	r2, #0
 8010402:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_MEDIA_OPEN, media_ptr, media_driver, memory_ptr, memory_size, FX_TRACE_MEDIA_EVENTS, 0, 0)

    /* Initialize the supplied media I/O driver.  First, build the
       initialize driver request.  */
    media_ptr -> fx_media_driver_request =              FX_DRIVER_INIT;
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2204      	movs	r2, #4
 801040a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    media_ptr -> fx_media_driver_status =               FX_IO_ERROR;
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	2290      	movs	r2, #144	@ 0x90
 8010412:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    media_ptr -> fx_media_driver_info =                 driver_info_ptr;
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	683a      	ldr	r2, [r7, #0]
 801041a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    media_ptr -> fx_media_driver_write_protect =        FX_FALSE;
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	2200      	movs	r2, #0
 8010422:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    media_ptr -> fx_media_driver_free_sector_update =   FX_FALSE;
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	2200      	movs	r2, #0
 801042a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    media_ptr -> fx_media_driver_data_sector_read =     FX_FALSE;
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	2200      	movs	r2, #0
 8010432:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_INIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Call the specified I/O driver with the initialize request.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801043c:	68f8      	ldr	r0, [r7, #12]
 801043e:	4798      	blx	r3

    /* Determine if the I/O driver initialized successfully.  */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010446:	2b00      	cmp	r3, #0
 8010448:	d002      	beq.n	8010450 <_fx_media_open+0x294>
    {

        /* Return the driver error status.  */
        return(FX_IO_ERROR);
 801044a:	2390      	movs	r3, #144	@ 0x90
 801044c:	f000 bc0c 	b.w	8010c68 <_fx_media_open+0xaac>
    }

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Increment the number of driver boot read requests.  */
    media_ptr -> fx_media_driver_boot_read_requests++;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	f8d3 31b4 	ldr.w	r3, [r3, #436]	@ 0x1b4
 8010456:	1c5a      	adds	r2, r3, #1
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
#endif

    /* Read the boot sector from the device.  Build the read boot sector
       command.  */
    media_ptr -> fx_media_driver_request =          FX_DRIVER_BOOT_READ;
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	2205      	movs	r2, #5
 8010462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	2290      	movs	r2, #144	@ 0x90
 801046a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    media_ptr -> fx_media_driver_buffer =           memory_ptr;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010472:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    media_ptr -> fx_media_driver_sectors =          1;
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	2201      	movs	r2, #1
 801047a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    media_ptr -> fx_media_driver_sector_type =      FX_BOOT_SECTOR;
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	2201      	movs	r2, #1
 8010482:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_BOOT_READ, media_ptr, memory_ptr, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Invoke the driver to read the boot sector.  */
    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801048c:	68f8      	ldr	r0, [r7, #12]
 801048e:	4798      	blx	r3

    /* Determine if the boot sector was read correctly. */
    if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010496:	2b00      	cmp	r3, #0
 8010498:	d016      	beq.n	80104c8 <_fx_media_open+0x30c>
    {

        /* Build the "uninitialize" I/O driver request.  */
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	2208      	movs	r2, #8
 801049e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	2290      	movs	r2, #144	@ 0x90
 80104a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Call the specified I/O driver with the uninitialize request.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80104b0:	68f8      	ldr	r0, [r7, #12]
 80104b2:	4798      	blx	r3

        /* Return the boot sector error status.  */
        return(FX_BOOT_ERROR);
 80104b4:	2301      	movs	r3, #1
 80104b6:	e3d7      	b.n	8010c68 <_fx_media_open+0xaac>
 80104b8:	20002ce4 	.word	0x20002ce4
 80104bc:	20002ce8 	.word	0x20002ce8
 80104c0:	20002cec 	.word	0x20002cec
 80104c4:	2000001c 	.word	0x2000001c
    }

    /* Extract and validate the media parameters from the boot sector.  */
    if (_fx_media_boot_info_extract(media_ptr) != FX_SUCCESS)
 80104c8:	68f8      	ldr	r0, [r7, #12]
 80104ca:	f7ff fa15 	bl	800f8f8 <_fx_media_boot_info_extract>
 80104ce:	4603      	mov	r3, r0
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d00e      	beq.n	80104f2 <_fx_media_open+0x336>
    {

        /* Build the "uninitialize" I/O driver request.  */
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	2208      	movs	r2, #8
 80104d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	2290      	movs	r2, #144	@ 0x90
 80104e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Call the specified I/O driver with the uninitialize request.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80104ea:	68f8      	ldr	r0, [r7, #12]
 80104ec:	4798      	blx	r3

        /* Return the invalid media error status.  */
        return(FX_MEDIA_INVALID);
 80104ee:	2302      	movs	r3, #2
 80104f0:	e3ba      	b.n	8010c68 <_fx_media_open+0xaac>
    }

    /* Pickup the additional info sector number. This will only be used in FAT32 situations.  */
    additional_info_sector =  _fx_utility_16_unsigned_read(&media_ptr -> fx_media_driver_buffer[48]);
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80104f8:	3330      	adds	r3, #48	@ 0x30
 80104fa:	4618      	mov	r0, r3
 80104fc:	f000 fc2a 	bl	8010d54 <_fx_utility_16_unsigned_read>
 8010500:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Is there at least one?  */
    if (memory_size < media_ptr -> fx_media_bytes_per_sector)
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010506:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010508:	429a      	cmp	r2, r3
 801050a:	d20e      	bcs.n	801052a <_fx_media_open+0x36e>
    {

        /* Build the "uninitialize" I/O driver request.  */
        media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	2208      	movs	r2, #8
 8010510:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	2290      	movs	r2, #144	@ 0x90
 8010518:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Call the specified I/O driver with the uninitialize request.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010522:	68f8      	ldr	r0, [r7, #12]
 8010524:	4798      	blx	r3

        /* Error in the buffer size supplied by user.  */
        return(FX_BUFFER_ERROR);
 8010526:	2321      	movs	r3, #33	@ 0x21
 8010528:	e39e      	b.n	8010c68 <_fx_media_open+0xaac>
    }

#ifndef FX_DISABLE_CACHE
    /* Determine how many logical sectors can be cached with user's supplied
       buffer area - there must be at least enough for one sector!  */
    media_ptr -> fx_media_sector_cache_size =  memory_size / media_ptr -> fx_media_bytes_per_sector;
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801052e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010530:	fbb2 f2f3 	udiv	r2, r2, r3
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	615a      	str	r2, [r3, #20]
    /* If trace is enabled, register this object.  */
    FX_TRACE_OBJECT_REGISTER(FX_TRACE_OBJECT_TYPE_MEDIA, media_ptr, media_name, FX_MAX_FAT_CACHE, media_ptr -> fx_media_sector_cache_size)
    
    /* Adjust the internal cache to fit the fixed number of sector cache control blocks
       built into the media control block.  */
    if (media_ptr -> fx_media_sector_cache_size > FX_MAX_SECTOR_CACHE)
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	695b      	ldr	r3, [r3, #20]
 801053c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010540:	d903      	bls.n	801054a <_fx_media_open+0x38e>
    {

        /* Adjust the number of cache sectors downward.  If this is insufficient,
           the FX_MAX_SECTOR_CACHE constant in FX_API.H must be changed and the FileX
           library must be rebuilt.  */
        media_ptr -> fx_media_sector_cache_size =  FX_MAX_SECTOR_CACHE;
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010548:	615a      	str	r2, [r3, #20]
    }

    /* Otherwise, everything is okay.  Initialize the data structures for managing the
       logical sector cache.  */
    i =  (UINT)media_ptr -> fx_media_sector_cache_size;
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	695b      	ldr	r3, [r3, #20]
 801054e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    cache_entry_ptr =  media_ptr -> fx_media_sector_cache;
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 8010556:	637b      	str	r3, [r7, #52]	@ 0x34
    while (i--)
 8010558:	e01c      	b.n	8010594 <_fx_media_open+0x3d8>
    {

        /* Initialize each of the cache entries.  */
        cache_entry_ptr -> fx_cached_sector_memory_buffer =  (UCHAR *)memory_ptr;
 801055a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801055c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801055e:	601a      	str	r2, [r3, #0]
        cache_entry_ptr -> fx_cached_sector =                (~(ULONG64)0);
 8010560:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010562:	f04f 32ff 	mov.w	r2, #4294967295
 8010566:	f04f 33ff 	mov.w	r3, #4294967295
 801056a:	e9c1 2302 	strd	r2, r3, [r1, #8]
        cache_entry_ptr -> fx_cached_sector_buffer_dirty =   FX_FALSE;
 801056e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010570:	2200      	movs	r2, #0
 8010572:	741a      	strb	r2, [r3, #16]
        cache_entry_ptr -> fx_cached_sector_valid =          FX_FALSE;
 8010574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010576:	2200      	movs	r2, #0
 8010578:	745a      	strb	r2, [r3, #17]
        cache_entry_ptr -> fx_cached_sector_next_used =      cache_entry_ptr + 1;
 801057a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801057c:	f103 0218 	add.w	r2, r3, #24
 8010580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010582:	615a      	str	r2, [r3, #20]

        /* Move to the next cache sector entry.  */
        cache_entry_ptr++;
 8010584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010586:	3318      	adds	r3, #24
 8010588:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Update the memory pointer to the next buffer slot.  */
        memory_ptr =  (VOID *)(((UCHAR *)memory_ptr) + media_ptr -> fx_media_bytes_per_sector);
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801058e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010590:	4413      	add	r3, r2
 8010592:	66bb      	str	r3, [r7, #104]	@ 0x68
    while (i--)
 8010594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010596:	1e5a      	subs	r2, r3, #1
 8010598:	63fa      	str	r2, [r7, #60]	@ 0x3c
 801059a:	2b00      	cmp	r3, #0
 801059c:	d1dd      	bne.n	801055a <_fx_media_open+0x39e>
    }

    /* Backup to the last cache entry to set its next pointer to NULL.  */
    cache_entry_ptr--;
 801059e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105a0:	3b18      	subs	r3, #24
 80105a2:	637b      	str	r3, [r7, #52]	@ 0x34
    cache_entry_ptr -> fx_cached_sector_next_used =  FX_NULL;
 80105a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105a6:	2200      	movs	r2, #0
 80105a8:	615a      	str	r2, [r3, #20]

    /* Remember the last memory address used by the caching logic.  */
    media_ptr -> fx_media_sector_cache_end =  ((UCHAR *)memory_ptr) - 1;
 80105aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80105ac:	1e5a      	subs	r2, r3, #1
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	619a      	str	r2, [r3, #24]

    /* Setup the head pointer of the list.  */
    media_ptr -> fx_media_sector_cache_list_ptr =  media_ptr -> fx_media_sector_cache;
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	f503 6247 	add.w	r2, r3, #3184	@ 0xc70
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	61da      	str	r2, [r3, #28]

    /* Setup the bit map that keeps track of the valid hashed cache logical sectors.  */
    media_ptr -> fx_media_sector_cache_hashed_sector_valid =  0;
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	2200      	movs	r2, #0
 80105c0:	621a      	str	r2, [r3, #32]

    /* Clear the counter of the number of outstanding dirty sectors.  */
    media_ptr -> fx_media_sector_cache_dirty_count =  0;
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	2200      	movs	r2, #0
 80105c6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Determine if the logical sector cache should be managed by the hash function
       instead of the linear search. The cache must be a power of 2 that is between the
       minimum and maximum cache size.  */
    if ((media_ptr -> fx_media_sector_cache_size >= FX_SECTOR_CACHE_HASH_ENABLE) &&
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	695b      	ldr	r3, [r3, #20]
 80105cc:	2b0f      	cmp	r3, #15
 80105ce:	d91a      	bls.n	8010606 <_fx_media_open+0x44a>
        ((media_ptr -> fx_media_sector_cache_size ^ (media_ptr -> fx_media_sector_cache_size - 1)) ==
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	695a      	ldr	r2, [r3, #20]
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	695b      	ldr	r3, [r3, #20]
 80105d8:	3b01      	subs	r3, #1
 80105da:	405a      	eors	r2, r3
         (media_ptr -> fx_media_sector_cache_size | (media_ptr -> fx_media_sector_cache_size - 1))))
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	6959      	ldr	r1, [r3, #20]
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	695b      	ldr	r3, [r3, #20]
 80105e4:	3b01      	subs	r3, #1
 80105e6:	430b      	orrs	r3, r1
    if ((media_ptr -> fx_media_sector_cache_size >= FX_SECTOR_CACHE_HASH_ENABLE) &&
 80105e8:	429a      	cmp	r2, r3
 80105ea:	d10c      	bne.n	8010606 <_fx_media_open+0x44a>
    {


        /* Set the logical sector cache hash flag. When this flag is set, the logical
           sector cache is accessed with a hash function instead of a linear search.  */
        media_ptr -> fx_media_sector_cache_hashed =  FX_TRUE;
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	2201      	movs	r2, #1
 80105f0:	611a      	str	r2, [r3, #16]
        media_ptr -> fx_media_sector_cache_hash_mask =
            ((media_ptr -> fx_media_sector_cache_size / FX_SECTOR_CACHE_DEPTH) - 1);
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	695b      	ldr	r3, [r3, #20]
 80105f6:	089b      	lsrs	r3, r3, #2
 80105f8:	3b01      	subs	r3, #1
        media_ptr -> fx_media_sector_cache_hash_mask =
 80105fa:	68fa      	ldr	r2, [r7, #12]
 80105fc:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8010600:	f8c2 3470 	str.w	r3, [r2, #1136]	@ 0x470
 8010604:	e002      	b.n	801060c <_fx_media_open+0x450>
    }
    else
    {

        /* Clear the logical sector cache flag.  */
        media_ptr -> fx_media_sector_cache_hashed =  FX_FALSE;
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	2200      	movs	r2, #0
 801060a:	611a      	str	r2, [r3, #16]
    media_ptr -> fx_media_memory_buffer = memory_ptr;
#endif /* FX_DISABLE_CACHE */

#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
    /* Initialize the FAT cache entry array.  */
    for (i = 0; i < FX_MAX_FAT_CACHE; i++)
 801060c:	2300      	movs	r3, #0
 801060e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010610:	e023      	b.n	801065a <_fx_media_open+0x49e>
    {

        /* Clear entry in the FAT cache.  */
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster =   0;
 8010612:	68f9      	ldr	r1, [r7, #12]
 8010614:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010616:	4613      	mov	r3, r2
 8010618:	005b      	lsls	r3, r3, #1
 801061a:	4413      	add	r3, r2
 801061c:	009b      	lsls	r3, r3, #2
 801061e:	440b      	add	r3, r1
 8010620:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8010624:	2200      	movs	r2, #0
 8010626:	601a      	str	r2, [r3, #0]
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value   =   0;
 8010628:	68f9      	ldr	r1, [r7, #12]
 801062a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801062c:	4613      	mov	r3, r2
 801062e:	005b      	lsls	r3, r3, #1
 8010630:	4413      	add	r3, r2
 8010632:	009b      	lsls	r3, r3, #2
 8010634:	440b      	add	r3, r1
 8010636:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 801063a:	2200      	movs	r2, #0
 801063c:	601a      	str	r2, [r3, #0]
        media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty   =   0;
 801063e:	68f9      	ldr	r1, [r7, #12]
 8010640:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010642:	4613      	mov	r3, r2
 8010644:	005b      	lsls	r3, r3, #1
 8010646:	4413      	add	r3, r2
 8010648:	009b      	lsls	r3, r3, #2
 801064a:	440b      	add	r3, r1
 801064c:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8010650:	2200      	movs	r2, #0
 8010652:	601a      	str	r2, [r3, #0]
    for (i = 0; i < FX_MAX_FAT_CACHE; i++)
 8010654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010656:	3301      	adds	r3, #1
 8010658:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801065a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801065c:	2b0f      	cmp	r3, #15
 801065e:	d9d8      	bls.n	8010612 <_fx_media_open+0x456>
    }

    /* Initialize the secondary FAT update map.  */
    for (i = 0; i < FX_FAT_MAP_SIZE; i++)
 8010660:	2300      	movs	r3, #0
 8010662:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010664:	e009      	b.n	801067a <_fx_media_open+0x4be>
    {

        /* Clear bit map entry for secondary FAT update.  */
        media_ptr -> fx_media_fat_secondary_update_map[i] =  0;
 8010666:	68fa      	ldr	r2, [r7, #12]
 8010668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801066a:	4413      	add	r3, r2
 801066c:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 8010670:	2200      	movs	r2, #0
 8010672:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < FX_FAT_MAP_SIZE; i++)
 8010674:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010676:	3301      	adds	r3, #1
 8010678:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801067a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801067c:	2b7f      	cmp	r3, #127	@ 0x7f
 801067e:	d9f2      	bls.n	8010666 <_fx_media_open+0x4aa>
    if (media_ptr -> fx_media_FAT_type != FX_exFAT)
    {
#endif /* FX_ENABLE_EXFAT */

        /* Root_sector_start has been computed */
        media_ptr -> fx_media_root_sector_start =  media_ptr -> fx_media_reserved_sectors +
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
            (media_ptr -> fx_media_number_of_FATs *
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
             media_ptr -> fx_media_sectors_per_FAT);
 8010688:	68f9      	ldr	r1, [r7, #12]
 801068a:	6d89      	ldr	r1, [r1, #88]	@ 0x58
            (media_ptr -> fx_media_number_of_FATs *
 801068c:	fb01 f303 	mul.w	r3, r1, r3
        media_ptr -> fx_media_root_sector_start =  media_ptr -> fx_media_reserved_sectors +
 8010690:	441a      	add	r2, r3
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	649a      	str	r2, [r3, #72]	@ 0x48

        /* Calculate the number of directory sectors.  */
        media_ptr -> fx_media_root_sectors =
            ((media_ptr -> fx_media_root_directory_entries * FX_DIR_ENTRY_SIZE) +
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801069a:	015a      	lsls	r2, r3, #5
             media_ptr -> fx_media_bytes_per_sector - 1) /
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
            ((media_ptr -> fx_media_root_directory_entries * FX_DIR_ENTRY_SIZE) +
 80106a0:	4413      	add	r3, r2
             media_ptr -> fx_media_bytes_per_sector - 1) /
 80106a2:	1e5a      	subs	r2, r3, #1
            media_ptr -> fx_media_bytes_per_sector;
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             media_ptr -> fx_media_bytes_per_sector - 1) /
 80106a8:	fbb2 f2f3 	udiv	r2, r2, r3
        media_ptr -> fx_media_root_sectors =
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Calculate the starting data sector.  */
        media_ptr -> fx_media_data_sector_start =  media_ptr -> fx_media_root_sector_start +
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
            media_ptr -> fx_media_root_sectors;
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
        media_ptr -> fx_media_data_sector_start =  media_ptr -> fx_media_root_sector_start +
 80106b8:	441a      	add	r2, r3
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Calculate the total number of clusters.  */
        media_ptr -> fx_media_total_clusters =  (ULONG)((media_ptr -> fx_media_total_sectors - media_ptr -> fx_media_data_sector_start) /
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80106c4:	68f9      	ldr	r1, [r7, #12]
 80106c6:	6d09      	ldr	r1, [r1, #80]	@ 0x50
 80106c8:	2000      	movs	r0, #0
 80106ca:	460c      	mov	r4, r1
 80106cc:	4605      	mov	r5, r0
 80106ce:	ebb2 0804 	subs.w	r8, r2, r4
 80106d2:	eb63 0905 	sbc.w	r9, r3, r5
                                                            media_ptr -> fx_media_sectors_per_cluster);
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106da:	2200      	movs	r2, #0
 80106dc:	469a      	mov	sl, r3
 80106de:	4693      	mov	fp, r2
        media_ptr -> fx_media_total_clusters =  (ULONG)((media_ptr -> fx_media_total_sectors - media_ptr -> fx_media_data_sector_start) /
 80106e0:	4652      	mov	r2, sl
 80106e2:	465b      	mov	r3, fp
 80106e4:	4640      	mov	r0, r8
 80106e6:	4649      	mov	r1, r9
 80106e8:	f7ef fdd8 	bl	800029c <__aeabi_uldivmod>
 80106ec:	4602      	mov	r2, r0
 80106ee:	460b      	mov	r3, r1
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Determine if a 12-bit FAT is in use.  */
        if (media_ptr -> fx_media_total_clusters < FX_12_BIT_FAT_SIZE)
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106f8:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80106fc:	4293      	cmp	r3, r2
 80106fe:	d819      	bhi.n	8010734 <_fx_media_open+0x578>
        {

            /* Yes, 12-bit FAT is present.  Set flag accordingly.  */
            media_ptr -> fx_media_12_bit_FAT = FX_TRUE;
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	2201      	movs	r2, #1
 8010704:	661a      	str	r2, [r3, #96]	@ 0x60
            media_ptr -> fx_media_32_bit_FAT = FX_FALSE;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	2200      	movs	r2, #0
 801070a:	665a      	str	r2, [r3, #100]	@ 0x64
#ifdef FX_ENABLE_EXFAT
            media_ptr -> fx_media_FAT_type = FX_FAT12;
#endif /* FX_ENABLE_EXFAT */

            /* No additional information sector in FAT12.  */
            media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	2200      	movs	r2, #0
 8010710:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Set FAT last and FAT reserved. */
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1;
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010718:	461a      	mov	r2, r3
 801071a:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 801071e:	f8c2 3478 	str.w	r3, [r2, #1144]	@ 0x478
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010728:	461a      	mov	r2, r3
 801072a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801072e:	f8c2 347c 	str.w	r3, [r2, #1148]	@ 0x47c
 8010732:	e037      	b.n	80107a4 <_fx_media_open+0x5e8>
        }
        else if (media_ptr -> fx_media_total_clusters < FX_16_BIT_FAT_SIZE)
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010738:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 801073c:	4293      	cmp	r3, r2
 801073e:	d819      	bhi.n	8010774 <_fx_media_open+0x5b8>
        {

            /* A 16-bit FAT is present.  Set flag accordingly.  */
            media_ptr -> fx_media_12_bit_FAT =  FX_FALSE;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	2200      	movs	r2, #0
 8010744:	661a      	str	r2, [r3, #96]	@ 0x60
            media_ptr -> fx_media_32_bit_FAT =  FX_FALSE;
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	2200      	movs	r2, #0
 801074a:	665a      	str	r2, [r3, #100]	@ 0x64
#ifdef FX_ENABLE_EXFAT
            media_ptr -> fx_media_FAT_type = FX_FAT16;
#endif /* FX_ENABLE_EXFAT */

            /* No additional information sector in FAT16.  */
            media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	2200      	movs	r2, #0
 8010750:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Set FAT last and FAT reserved. */
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1;
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010758:	461a      	mov	r2, r3
 801075a:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 801075e:	f8c2 3478 	str.w	r3, [r2, #1144]	@ 0x478
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2;
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010768:	461a      	mov	r2, r3
 801076a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801076e:	f8c2 347c 	str.w	r3, [r2, #1148]	@ 0x47c
 8010772:	e017      	b.n	80107a4 <_fx_media_open+0x5e8>
        }
        else
        {

            /* Yes, a 32-bit FAT is present.  */
            media_ptr -> fx_media_12_bit_FAT =  FX_FALSE;
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	2200      	movs	r2, #0
 8010778:	661a      	str	r2, [r3, #96]	@ 0x60
            media_ptr -> fx_media_32_bit_FAT =  FX_TRUE;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	2201      	movs	r2, #1
 801077e:	665a      	str	r2, [r3, #100]	@ 0x64
            media_ptr -> fx_media_FAT_type = FX_FAT32;
#endif /* FX_ENABLE_EXFAT */

            /* Save the additional information sector FAT32. This was read from the boot
               sector earlier in this routine. */
            media_ptr -> fx_media_FAT32_additional_info_sector =  additional_info_sector;
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010784:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Set FAT last and FAT reserved. */
            media_ptr -> fx_media_fat_reserved = FX_RESERVED_1_32;
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801078c:	461a      	mov	r2, r3
 801078e:	4b95      	ldr	r3, [pc, #596]	@ (80109e4 <_fx_media_open+0x828>)
 8010790:	f8c2 3478 	str.w	r3, [r2, #1144]	@ 0x478
            media_ptr -> fx_media_fat_last = FX_LAST_CLUSTER_2_32;
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801079a:	461a      	mov	r2, r3
 801079c:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 80107a0:	f8c2 347c 	str.w	r3, [r2, #1148]	@ 0x47c
       it is variable in FAT32.  */
#ifdef FX_ENABLE_EXFAT
    if (media_ptr -> fx_media_32_bit_FAT == FX_TRUE || 
        (media_ptr -> fx_media_FAT_type == FX_exFAT))
#else
    if (media_ptr -> fx_media_32_bit_FAT == FX_TRUE)
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80107a8:	2b01      	cmp	r3, #1
 80107aa:	d15f      	bne.n	801086c <_fx_media_open+0x6b0>
        if (media_ptr -> fx_media_32_bit_FAT == FX_TRUE)
        {
#endif /* FX_ENABLE_EXFAT */

            /* Root First cluster starts from at least cluster 2, or higher. */
            if (media_ptr -> fx_media_root_cluster_32 < FX_FAT_ENTRY_START)
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80107b0:	2b01      	cmp	r3, #1
 80107b2:	d801      	bhi.n	80107b8 <_fx_media_open+0x5fc>
            {
                return(FX_MEDIA_INVALID);
 80107b4:	2302      	movs	r3, #2
 80107b6:	e257      	b.n	8010c68 <_fx_media_open+0xaac>
            }

            /* Calculate logical number of root dir sector.  */
            media_ptr -> fx_media_root_sector_start = media_ptr -> fx_media_data_sector_start +
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
                (media_ptr -> fx_media_root_cluster_32 - FX_FAT_ENTRY_START) *
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80107c0:	3b02      	subs	r3, #2
                media_ptr -> fx_media_sectors_per_cluster;
 80107c2:	68f9      	ldr	r1, [r7, #12]
 80107c4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
                (media_ptr -> fx_media_root_cluster_32 - FX_FAT_ENTRY_START) *
 80107c6:	fb01 f303 	mul.w	r3, r1, r3
            media_ptr -> fx_media_root_sector_start = media_ptr -> fx_media_data_sector_start +
 80107ca:	441a      	add	r2, r3
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	649a      	str	r2, [r3, #72]	@ 0x48
#ifdef FX_ENABLE_EXFAT
        }
#endif /* FX_ENABLE_EXFAT */

        /* Calculate maximum possible value for fx_media_root_directory_entries */
        i = 0;
 80107d0:	2300      	movs	r3, #0
 80107d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (cluster_number = media_ptr -> fx_media_root_cluster_32;;)
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80107d8:	647b      	str	r3, [r7, #68]	@ 0x44
        {

            status =  _fx_utility_FAT_entry_read(media_ptr, cluster_number, &FAT_entry);
 80107da:	f107 0310 	add.w	r3, r7, #16
 80107de:	461a      	mov	r2, r3
 80107e0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80107e2:	68f8      	ldr	r0, [r7, #12]
 80107e4:	f000 fb1c 	bl	8010e20 <_fx_utility_FAT_entry_read>
 80107e8:	62b8      	str	r0, [r7, #40]	@ 0x28
            i++;
 80107ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107ec:	3301      	adds	r3, #1
 80107ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Determine if the read was successful.  */
            if (status != FX_SUCCESS)
 80107f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d00e      	beq.n	8010814 <_fx_media_open+0x658>
            {

                /* Build the "uninitialize" I/O driver request.  */
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	2208      	movs	r2, #8
 80107fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	2290      	movs	r2, #144	@ 0x90
 8010802:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

                /* If trace is enabled, insert this event into the trace buffer.  */
                FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                /* Call the specified I/O driver with the uninitialize request.  */
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801080c:	68f8      	ldr	r0, [r7, #12]
 801080e:	4798      	blx	r3

                return(FX_FAT_READ_ERROR);
 8010810:	2303      	movs	r3, #3
 8010812:	e229      	b.n	8010c68 <_fx_media_open+0xaac>
            }

            if ((cluster_number == FAT_entry) || (i > media_ptr -> fx_media_total_clusters))
 8010814:	693b      	ldr	r3, [r7, #16]
 8010816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010818:	429a      	cmp	r2, r3
 801081a:	d004      	beq.n	8010826 <_fx_media_open+0x66a>
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010820:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010822:	429a      	cmp	r2, r3
 8010824:	d90e      	bls.n	8010844 <_fx_media_open+0x688>
            {

                /* Build the "uninitialize" I/O driver request.  */
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2208      	movs	r2, #8
 801082a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	2290      	movs	r2, #144	@ 0x90
 8010832:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

                /* If trace is enabled, insert this event into the trace buffer.  */
                FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                /* Call the specified I/O driver with the uninitialize request.  */
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801083c:	68f8      	ldr	r0, [r7, #12]
 801083e:	4798      	blx	r3

                return(FX_FAT_READ_ERROR);
 8010840:	2303      	movs	r3, #3
 8010842:	e211      	b.n	8010c68 <_fx_media_open+0xaac>
            }
            if (FAT_entry >= FX_RESERVED_1_32)
 8010844:	693b      	ldr	r3, [r7, #16]
 8010846:	4a68      	ldr	r2, [pc, #416]	@ (80109e8 <_fx_media_open+0x82c>)
 8010848:	4293      	cmp	r3, r2
 801084a:	d802      	bhi.n	8010852 <_fx_media_open+0x696>
            {
                break;
            }
            cluster_number = FAT_entry;
 801084c:	693b      	ldr	r3, [r7, #16]
 801084e:	647b      	str	r3, [r7, #68]	@ 0x44
            status =  _fx_utility_FAT_entry_read(media_ptr, cluster_number, &FAT_entry);
 8010850:	e7c3      	b.n	80107da <_fx_media_open+0x61e>
                break;
 8010852:	bf00      	nop
        }

        /* Calculate the number of directory entries.  */
        media_ptr -> fx_media_root_directory_entries =  (i * media_ptr -> fx_media_sectors_per_cluster *
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010858:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801085a:	fb02 f303 	mul.w	r3, r2, r3
                                                         media_ptr -> fx_media_bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 801085e:	68fa      	ldr	r2, [r7, #12]
 8010860:	6a92      	ldr	r2, [r2, #40]	@ 0x28
        media_ptr -> fx_media_root_directory_entries =  (i * media_ptr -> fx_media_sectors_per_cluster *
 8010862:	fb02 f303 	mul.w	r3, r2, r3
                                                         media_ptr -> fx_media_bytes_per_sector) / FX_DIR_ENTRY_SIZE;
 8010866:	095a      	lsrs	r2, r3, #5
        media_ptr -> fx_media_root_directory_entries =  (i * media_ptr -> fx_media_sectors_per_cluster *
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	679a      	str	r2, [r3, #120]	@ 0x78
    }

#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
    /* Calculate the number of available clusters.  */
    media_ptr -> fx_media_available_clusters =  0;
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	2200      	movs	r2, #0
 8010870:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the cluster search start to an invalid value.  */
    media_ptr -> fx_media_cluster_search_start =  0;
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	2200      	movs	r2, #0
 8010876:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
#endif /* FX_DISABLE_FORCE_MEMORY_OPERATION */

    /* Determine if there is 32-bit FAT additional information sector. */
    if (media_ptr -> fx_media_FAT32_additional_info_sector)
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801087e:	2b00      	cmp	r3, #0
 8010880:	f000 808e 	beq.w	80109a0 <_fx_media_open+0x7e4>
        /* Yes, read the FAT32 additional information sector to get the available cluster count and
           the hint for the first available cluster.  */

#ifndef FX_DISABLE_CACHE
        /* Setup a pointer to the first cached entry's buffer.  */
        buffer_ptr =  (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector_memory_buffer;
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	69db      	ldr	r3, [r3, #28]
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Invalidate this cache entry.  */
        (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector =  (~((ULONG64) 0));
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	69d9      	ldr	r1, [r3, #28]
 8010890:	f04f 32ff 	mov.w	r2, #4294967295
 8010894:	f04f 33ff 	mov.w	r3, #4294967295
 8010898:	e9c1 2302 	strd	r2, r3, [r1, #8]
        (media_ptr -> fx_media_sector_cache_list_ptr) -> fx_cached_sector_valid =  FX_FALSE;
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	69db      	ldr	r3, [r3, #28]
 80108a0:	2200      	movs	r2, #0
 80108a2:	745a      	strb	r2, [r3, #17]
        buffer_ptr =  media_ptr -> fx_media_memory_buffer;
        media_ptr -> fx_media_memory_buffer_sector = (ULONG64)-1;
#endif /* FX_DISABLE_CACHE */

        /* Read the FAT32 additional information sector from the device.  */
        media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2200      	movs	r2, #0
 80108a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	2290      	movs	r2, #144	@ 0x90
 80108b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        media_ptr -> fx_media_driver_buffer =           buffer_ptr;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80108b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        media_ptr -> fx_media_driver_logical_sector =   media_ptr -> fx_media_FAT32_additional_info_sector;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        media_ptr -> fx_media_driver_sectors =          1;
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	2201      	movs	r2, #1
 80108ca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        media_ptr -> fx_media_driver_sector_type =      FX_DIRECTORY_SECTOR;
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	2203      	movs	r2, #3
 80108d2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver read sector(s) requests.  */
        media_ptr -> fx_media_driver_read_requests++;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
 80108dc:	1c5a      	adds	r2, r3, #1
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_READ, media_ptr, media_ptr -> fx_media_FAT32_additional_info_sector, 1, buffer_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Invoke the driver to read the FAT32 additional information sector.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80108ea:	68f8      	ldr	r0, [r7, #12]
 80108ec:	4798      	blx	r3

        /* Determine if the FAT32 sector was read correctly. */
        if (media_ptr -> fx_media_driver_status == FX_SUCCESS)
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d150      	bne.n	801099a <_fx_media_open+0x7de>
        {

            /* Yes, setup a pointer into the FAT32 additional information sector.  */
            buffer_ptr =  media_ptr -> fx_media_driver_buffer;
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80108fe:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Pickup the first signature long word.  */
            signature =  _fx_utility_32_unsigned_read(&buffer_ptr[0]);
 8010900:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010902:	f000 fa4f 	bl	8010da4 <_fx_utility_32_unsigned_read>
 8010906:	6238      	str	r0, [r7, #32]

            /* Determine if the signature is correct.  */
            if (signature == 0x41615252)
 8010908:	6a3b      	ldr	r3, [r7, #32]
 801090a:	4a38      	ldr	r2, [pc, #224]	@ (80109ec <_fx_media_open+0x830>)
 801090c:	4293      	cmp	r3, r2
 801090e:	d140      	bne.n	8010992 <_fx_media_open+0x7d6>
            {

                /* Yes, the first signature is correct, now pickup the next signature.  */
                signature =  _fx_utility_32_unsigned_read(&buffer_ptr[484]);
 8010910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010912:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8010916:	4618      	mov	r0, r3
 8010918:	f000 fa44 	bl	8010da4 <_fx_utility_32_unsigned_read>
 801091c:	6238      	str	r0, [r7, #32]

                /* Determine if this signature is correct.  */
                if (signature == 0x61417272)
 801091e:	6a3b      	ldr	r3, [r7, #32]
 8010920:	4a33      	ldr	r2, [pc, #204]	@ (80109f0 <_fx_media_open+0x834>)
 8010922:	4293      	cmp	r3, r2
 8010924:	d131      	bne.n	801098a <_fx_media_open+0x7ce>
                {

                    /* Yes, we have a good FAT32 additional information sector.  */

                    /* Pickup the current available cluster count on the media.  */
                    media_ptr -> fx_media_available_clusters =  _fx_utility_32_unsigned_read(&buffer_ptr[488]);
 8010926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010928:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801092c:	4618      	mov	r0, r3
 801092e:	f000 fa39 	bl	8010da4 <_fx_utility_32_unsigned_read>
 8010932:	4602      	mov	r2, r0
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	67da      	str	r2, [r3, #124]	@ 0x7c

                    /* Initialize the last reported available cluster count to the same value.  */
                    media_ptr -> fx_media_FAT32_additional_info_last_available =  media_ptr -> fx_media_available_clusters;
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	66da      	str	r2, [r3, #108]	@ 0x6c

                    /* Pickup the hint for the starting free cluster search.  */
                    media_ptr -> fx_media_cluster_search_start =  _fx_utility_32_unsigned_read(&buffer_ptr[492]);
 8010940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010942:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8010946:	4618      	mov	r0, r3
 8010948:	f000 fa2c 	bl	8010da4 <_fx_utility_32_unsigned_read>
 801094c:	4602      	mov	r2, r0
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                    /* Perform a quick sanity check on the available cluster count and the starting free
                       cluster search.  */
                    if ((media_ptr -> fx_media_available_clusters > media_ptr -> fx_media_total_clusters) ||
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801095c:	429a      	cmp	r2, r3
 801095e:	d80c      	bhi.n	801097a <_fx_media_open+0x7be>
                        (media_ptr -> fx_media_cluster_search_start > media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START) ||
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801096a:	3302      	adds	r3, #2
                    if ((media_ptr -> fx_media_available_clusters > media_ptr -> fx_media_total_clusters) ||
 801096c:	429a      	cmp	r2, r3
 801096e:	d804      	bhi.n	801097a <_fx_media_open+0x7be>
                        (media_ptr -> fx_media_cluster_search_start < FX_FAT_ENTRY_START))
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
                        (media_ptr -> fx_media_cluster_search_start > media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START) ||
 8010976:	2b01      	cmp	r3, #1
 8010978:	d812      	bhi.n	80109a0 <_fx_media_open+0x7e4>
                    {

                        /* Something is wrong, clear the available cluster count and search so the regular processing
                           is used.  */
                        media_ptr -> fx_media_available_clusters =    0;
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	2200      	movs	r2, #0
 801097e:	67da      	str	r2, [r3, #124]	@ 0x7c
                        media_ptr -> fx_media_cluster_search_start =  0;
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	2200      	movs	r2, #0
 8010984:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8010988:	e00a      	b.n	80109a0 <_fx_media_open+0x7e4>
                }
                else
                {

                    /* Signature is bad, invalidate the additional info sector.  */
                    media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	2200      	movs	r2, #0
 801098e:	669a      	str	r2, [r3, #104]	@ 0x68
 8010990:	e006      	b.n	80109a0 <_fx_media_open+0x7e4>
            }
            else
            {

                /* Signature is bad, invalidate the additional info sector.  */
                media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	2200      	movs	r2, #0
 8010996:	669a      	str	r2, [r3, #104]	@ 0x68
 8010998:	e002      	b.n	80109a0 <_fx_media_open+0x7e4>
        }
        else
        {

            /* IO error trying to read additional information sector, invalidate the additional info sector.  */
            media_ptr -> fx_media_FAT32_additional_info_sector =  0;
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	2200      	movs	r2, #0
 801099e:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Search the media to find the first available cluster as well as the total
       available clusters.  */

    /* Determine what type of FAT is present.  */
    if (media_ptr -> fx_media_12_bit_FAT)
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d040      	beq.n	8010a2a <_fx_media_open+0x86e>

        /* A 12-bit FAT is present.  Utilize the FAT entry read utility to pickup
           each FAT entry's contents.  */

        /* Loop to read each cluster entry in the first FAT.  */
        for (cluster_number =  FX_FAT_ENTRY_START;
 80109a8:	2302      	movs	r3, #2
 80109aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80109ac:	e036      	b.n	8010a1c <_fx_media_open+0x860>
             cluster_number < (media_ptr -> fx_media_total_clusters) + FX_FAT_ENTRY_START;
             cluster_number++)
        {

            /* Read a FAT entry.  */
            status =  _fx_utility_FAT_entry_read(media_ptr, cluster_number, &FAT_entry);
 80109ae:	f107 0310 	add.w	r3, r7, #16
 80109b2:	461a      	mov	r2, r3
 80109b4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80109b6:	68f8      	ldr	r0, [r7, #12]
 80109b8:	f000 fa32 	bl	8010e20 <_fx_utility_FAT_entry_read>
 80109bc:	62b8      	str	r0, [r7, #40]	@ 0x28

            /* Determine if the read was successful.  */
            if (status != FX_SUCCESS)
 80109be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d017      	beq.n	80109f4 <_fx_media_open+0x838>
            {

                /* Build the "uninitialize" I/O driver request.  */
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	2208      	movs	r2, #8
 80109c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	2290      	movs	r2, #144	@ 0x90
 80109d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

                /* If trace is enabled, insert this event into the trace buffer.  */
                FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                /* Call the specified I/O driver with the uninitialize request.  */
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80109da:	68f8      	ldr	r0, [r7, #12]
 80109dc:	4798      	blx	r3

                return(FX_FAT_READ_ERROR);
 80109de:	2303      	movs	r3, #3
 80109e0:	e142      	b.n	8010c68 <_fx_media_open+0xaac>
 80109e2:	bf00      	nop
 80109e4:	0ffffff0 	.word	0x0ffffff0
 80109e8:	0fffffef 	.word	0x0fffffef
 80109ec:	41615252 	.word	0x41615252
 80109f0:	61417272 	.word	0x61417272
            }

            /* Now determine if the FAT entry is available.  */
            if (FAT_entry == FX_FREE_CLUSTER)
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d10d      	bne.n	8010a16 <_fx_media_open+0x85a>
            {

                /* Increment the number of available clusters.  */
                media_ptr -> fx_media_available_clusters++;
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80109fe:	1c5a      	adds	r2, r3, #1
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Determine if the starting free cluster has been found yet.  */
                if (media_ptr -> fx_media_cluster_search_start == 0)
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d103      	bne.n	8010a16 <_fx_media_open+0x85a>
                {

                    /* Remember the first free cluster to start further searches from.  */
                    media_ptr -> fx_media_cluster_search_start =  cluster_number;
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010a12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
             cluster_number++)
 8010a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a18:	3301      	adds	r3, #1
 8010a1a:	647b      	str	r3, [r7, #68]	@ 0x44
             cluster_number < (media_ptr -> fx_media_total_clusters) + FX_FAT_ENTRY_START;
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a20:	3302      	adds	r3, #2
 8010a22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010a24:	429a      	cmp	r2, r3
 8010a26:	d3c2      	bcc.n	80109ae <_fx_media_open+0x7f2>
 8010a28:	e0b4      	b.n	8010b94 <_fx_media_open+0x9d8>
    }
#ifdef FX_ENABLE_EXFAT
    else if ((media_ptr -> fx_media_available_clusters == 0)
             && (media_ptr -> fx_media_FAT_type != FX_exFAT))
#else
    else if (media_ptr -> fx_media_available_clusters == 0)
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	f040 80b0 	bne.w	8010b94 <_fx_media_open+0x9d8>
        /* A 16 or 32-bit FAT is present. Read directly into the logical sector
           cache memory to optimize I/O on larger devices. Since we are looking for
           values of zero, endian issues are not important.  */

        /* Invalidate the current logical sector cache.  */
        _fx_utility_logical_sector_flush(media_ptr, ((ULONG64) 1), (ULONG64) (media_ptr -> fx_media_total_sectors), FX_TRUE);
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8010a3a:	2101      	movs	r1, #1
 8010a3c:	9102      	str	r1, [sp, #8]
 8010a3e:	e9cd 2300 	strd	r2, r3, [sp]
 8010a42:	f04f 0201 	mov.w	r2, #1
 8010a46:	f04f 0300 	mov.w	r3, #0
 8010a4a:	68f8      	ldr	r0, [r7, #12]
 8010a4c:	f001 fb20 	bl	8012090 <_fx_utility_logical_sector_flush>

        /* Reset the memory pointer.  */
        media_ptr -> fx_media_memory_buffer =  original_memory_ptr;
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a54:	609a      	str	r2, [r3, #8]

        /* Loop through all FAT sectors in the primary FAT.  The first two entries are
           examined in this loop, but they are always unavailable.  */
        cluster_number =  0;
 8010a56:	2300      	movs	r3, #0
 8010a58:	647b      	str	r3, [r7, #68]	@ 0x44
#ifndef FX_DISABLE_CACHE
        for (i = 0; i < media_ptr -> fx_media_sectors_per_FAT; i = i + media_ptr -> fx_media_sector_cache_size)
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a5e:	e093      	b.n	8010b88 <_fx_media_open+0x9cc>
        {

            /* Calculate the starting next FAT sector.  */
            FAT_sector =  media_ptr -> fx_media_reserved_sectors + i;
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010a64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010a66:	4413      	add	r3, r2
 8010a68:	61fb      	str	r3, [r7, #28]

            /* Calculate how many sectors to read.  */
            FAT_read_sectors =  media_ptr -> fx_media_sectors_per_FAT - i;
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a70:	1ad3      	subs	r3, r2, r3
 8010a72:	643b      	str	r3, [r7, #64]	@ 0x40

            /* Determine if there is not enough memory to read the remaining FAT sectors.  */
            if (FAT_read_sectors > media_ptr -> fx_media_sector_cache_size)
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	695b      	ldr	r3, [r3, #20]
 8010a78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010a7a:	429a      	cmp	r2, r3
 8010a7c:	d902      	bls.n	8010a84 <_fx_media_open+0x8c8>
            {
                FAT_read_sectors =  media_ptr -> fx_media_sector_cache_size;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	695b      	ldr	r3, [r3, #20]
 8010a82:	643b      	str	r3, [r7, #64]	@ 0x40
            /* Calculate how many sectors to read.  */
            FAT_read_sectors =  1;
#endif /* FX_DISABLE_CACHE */

            /* Read the FAT sectors directly from the driver.  */
            media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	2200      	movs	r2, #0
 8010a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
            media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	2290      	movs	r2, #144	@ 0x90
 8010a90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            media_ptr -> fx_media_driver_buffer =           media_ptr -> fx_media_memory_buffer;
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	689a      	ldr	r2, [r3, #8]
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            media_ptr -> fx_media_driver_logical_sector =   FAT_sector;
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	69fa      	ldr	r2, [r7, #28]
 8010aa2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            media_ptr -> fx_media_driver_sectors =          FAT_read_sectors;
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010aaa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            media_ptr -> fx_media_driver_sector_type =      FX_FAT_SECTOR;
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	2202      	movs	r2, #2
 8010ab2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

            /* If trace is enabled, insert this event into the trace buffer.  */
            FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_READ, media_ptr, FAT_sector, FAT_read_sectors, media_ptr -> fx_media_memory_buffer, FX_TRACE_INTERNAL_EVENTS, 0, 0)

            /* Invoke the driver to read the FAT sectors.  */
            (media_ptr -> fx_media_driver_entry) (media_ptr);
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010abc:	68f8      	ldr	r0, [r7, #12]
 8010abe:	4798      	blx	r3

            /* Determine if the read was successful.  */
            if (media_ptr -> fx_media_driver_status != FX_SUCCESS)
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d00e      	beq.n	8010ae8 <_fx_media_open+0x92c>
            {

                /* Build the "uninitialize" I/O driver request.  */
                media_ptr -> fx_media_driver_request =      FX_DRIVER_UNINIT;
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	2208      	movs	r2, #8
 8010ace:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                media_ptr -> fx_media_driver_status =       FX_IO_ERROR;
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	2290      	movs	r2, #144	@ 0x90
 8010ad6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

                /* If trace is enabled, insert this event into the trace buffer.  */
                FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_UNINIT, media_ptr, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                /* Call the specified I/O driver with the uninitialize request.  */
                (media_ptr -> fx_media_driver_entry) (media_ptr);
 8010ada:	68fb      	ldr	r3, [r7, #12]
 8010adc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010ae0:	68f8      	ldr	r0, [r7, #12]
 8010ae2:	4798      	blx	r3

                return(FX_FAT_READ_ERROR);
 8010ae4:	2303      	movs	r3, #3
 8010ae6:	e0bf      	b.n	8010c68 <_fx_media_open+0xaac>
            }

            /* Calculate the number of bytes in the buffer.  */
            bytes_in_buffer =  (media_ptr -> fx_media_bytes_per_sector * FAT_read_sectors);
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010aee:	fb02 f303 	mul.w	r3, r2, r3
 8010af2:	61bb      	str	r3, [r7, #24]

            /* Walk through the sector cache memory to search for available clusters and the first
               available if not already found.  */
            for (j = 0; j < bytes_in_buffer;)
 8010af4:	2300      	movs	r3, #0
 8010af6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010af8:	e03d      	b.n	8010b76 <_fx_media_open+0x9ba>
            {

                /* Check for a 32-bit FAT.  */
                if (media_ptr -> fx_media_32_bit_FAT)
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d009      	beq.n	8010b16 <_fx_media_open+0x95a>
                {

                    /* Pickup 32-bit FAT entry.  */
                    FAT_entry =  *((ULONG *)&(media_ptr -> fx_media_memory_buffer[j]));
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	689a      	ldr	r2, [r3, #8]
 8010b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b08:	4413      	add	r3, r2
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	613b      	str	r3, [r7, #16]

                    /* Advance to next FAT entry.  */
                    j = j + 4;
 8010b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b10:	3304      	adds	r3, #4
 8010b12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010b14:	e011      	b.n	8010b3a <_fx_media_open+0x97e>
                }
                else
                {

                    /* Process a 16-bit FAT entry.  */
                    FAT_entry =  (((ULONG)(media_ptr -> fx_media_memory_buffer[j])) & 0xFF) |
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	689a      	ldr	r2, [r3, #8]
 8010b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b1c:	4413      	add	r3, r2
 8010b1e:	781b      	ldrb	r3, [r3, #0]
 8010b20:	4619      	mov	r1, r3
                        ((((ULONG)(media_ptr -> fx_media_memory_buffer[j + 1])) & 0xFF) << 8);
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	689a      	ldr	r2, [r3, #8]
 8010b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b28:	3301      	adds	r3, #1
 8010b2a:	4413      	add	r3, r2
 8010b2c:	781b      	ldrb	r3, [r3, #0]
 8010b2e:	021b      	lsls	r3, r3, #8
                    FAT_entry =  (((ULONG)(media_ptr -> fx_media_memory_buffer[j])) & 0xFF) |
 8010b30:	430b      	orrs	r3, r1
 8010b32:	613b      	str	r3, [r7, #16]

                    /* Advance to next FAT entry.  */
                    j =  j + 2;
 8010b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b36:	3302      	adds	r3, #2
 8010b38:	63bb      	str	r3, [r7, #56]	@ 0x38
                }

                /* Determine if the FAT entry is free.  */
                if (FAT_entry == FX_FREE_CLUSTER)
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d10d      	bne.n	8010b5c <_fx_media_open+0x9a0>
                {

                    /* Entry is free, increment available clusters.  */
                    media_ptr -> fx_media_available_clusters++;
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010b44:	1c5a      	adds	r2, r3, #1
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	67da      	str	r2, [r3, #124]	@ 0x7c

                    /* Determine if the starting free cluster has been found yet.  */
                    if (media_ptr -> fx_media_cluster_search_start == 0)
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d103      	bne.n	8010b5c <_fx_media_open+0x9a0>
                    {

                        /* Remember the first free cluster to start further searches from.  */
                        media_ptr -> fx_media_cluster_search_start =  cluster_number;
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010b58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    }
                }

                /* Increment the cluster number.  */
                cluster_number++;
 8010b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b5e:	3301      	adds	r3, #1
 8010b60:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Determine if we have reviewed all FAT entries.  */
                if (cluster_number >= (media_ptr -> fx_media_total_clusters + FX_FAT_ENTRY_START))
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b66:	3302      	adds	r3, #2
 8010b68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010b6a:	429a      	cmp	r2, r3
 8010b6c:	d303      	bcc.n	8010b76 <_fx_media_open+0x9ba>
                {

                    /* Yes, we have looked at all the FAT entries.  */

                    /* Ensure that the outer loop terminates as well.  */
                    i = media_ptr -> fx_media_sectors_per_FAT;
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 8010b74:	e003      	b.n	8010b7e <_fx_media_open+0x9c2>
            for (j = 0; j < bytes_in_buffer;)
 8010b76:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b78:	69bb      	ldr	r3, [r7, #24]
 8010b7a:	429a      	cmp	r2, r3
 8010b7c:	d3bd      	bcc.n	8010afa <_fx_media_open+0x93e>
        for (i = 0; i < media_ptr -> fx_media_sectors_per_FAT; i = i + media_ptr -> fx_media_sector_cache_size)
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	695b      	ldr	r3, [r3, #20]
 8010b82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010b84:	4413      	add	r3, r2
 8010b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b8c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010b8e:	429a      	cmp	r2, r3
 8010b90:	f4ff af66 	bcc.w	8010a60 <_fx_media_open+0x8a4>
    }
#endif /* FX_ENABLE_EXFAT */

    /* If there were no free clusters, just set the search pointer to the
       first cluster number.  */
    if (media_ptr -> fx_media_cluster_search_start == 0)
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d103      	bne.n	8010ba6 <_fx_media_open+0x9ea>
    {
        media_ptr -> fx_media_cluster_search_start =  FX_FAT_ENTRY_START;
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	2202      	movs	r2, #2
 8010ba2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    /* Setup the current working directory fields to default to the root
       directory.  */
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_name =
        media_ptr -> fx_media_default_path.fx_path_name_buffer;
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	f503 62c4 	add.w	r2, r3, #1568	@ 0x620
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_name =
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	f8c3 24b0 	str.w	r2, [r3, #1200]	@ 0x4b0
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_short_name[0] =  0;
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	2200      	movs	r2, #0
 8010bb6:	f883 24b4 	strb.w	r2, [r3, #1204]	@ 0x4b4
    media_ptr -> fx_media_default_path.fx_path_directory.fx_dir_entry_name[0] =        0;
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	f8d3 34b0 	ldr.w	r3, [r3, #1200]	@ 0x4b0
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	701a      	strb	r2, [r3, #0]
    media_ptr -> fx_media_default_path.fx_path_string[0] =                      (CHAR)0;
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	2200      	movs	r2, #0
 8010bc8:	f883 2520 	strb.w	r2, [r3, #1312]	@ 0x520
    media_ptr -> fx_media_default_path.fx_path_string[FX_MAXIMUM_PATH - 1] =      (CHAR)0;
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	2200      	movs	r2, #0
 8010bd0:	f883 261f 	strb.w	r2, [r3, #1567]	@ 0x61f
    media_ptr -> fx_media_default_path.fx_path_current_entry =                         0;
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	2200      	movs	r2, #0
 8010bd8:	f8c3 2720 	str.w	r2, [r3, #1824]	@ 0x720

#ifndef FX_MEDIA_DISABLE_SEARCH_CACHE

    /* Invalidate the previously found directory entry.  */
    media_ptr -> fx_media_last_found_name[0] =  0;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	2200      	movs	r2, #0
 8010be0:	f883 23b0 	strb.w	r2, [r3, #944]	@ 0x3b0
#endif

#ifndef FX_DISABLE_FORCE_MEMORY_OPERATION
    /* Initialize the opened file linked list and associated counter.  */
    media_ptr -> fx_media_opened_file_list =      FX_NULL;
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	2200      	movs	r2, #0
 8010be8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    media_ptr -> fx_media_opened_file_count =     0;
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	2200      	movs	r2, #0
 8010bf0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

    /* At this point, the media has been opened successfully.  Place the
       media on the linked list of currently opened media.  */

    /* Load the media ID field in the media control block.  */
    media_ptr -> fx_media_id =  (ULONG)FX_MEDIA_ID;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8010c74 <_fx_media_open+0xab8>)
 8010bf8:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of opened media.  First,
       check for an empty list.  */
    if (_fx_system_media_opened_ptr)
 8010bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8010c78 <_fx_media_open+0xabc>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d017      	beq.n	8010c32 <_fx_media_open+0xa76>
    {

        /* Pickup tail pointer.  */
        tail_ptr =  _fx_system_media_opened_ptr -> fx_media_opened_previous;
 8010c02:	4b1d      	ldr	r3, [pc, #116]	@ (8010c78 <_fx_media_open+0xabc>)
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8010c0a:	617b      	str	r3, [r7, #20]

        /* Place the new media in the list.  */
        _fx_system_media_opened_ptr -> fx_media_opened_previous =  media_ptr;
 8010c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8010c78 <_fx_media_open+0xabc>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	68fa      	ldr	r2, [r7, #12]
 8010c12:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        tail_ptr -> fx_media_opened_next =  media_ptr;
 8010c16:	697b      	ldr	r3, [r7, #20]
 8010c18:	68fa      	ldr	r2, [r7, #12]
 8010c1a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

        /* Setup this media's opened links.  */
        media_ptr -> fx_media_opened_previous =  tail_ptr;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	697a      	ldr	r2, [r7, #20]
 8010c22:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        media_ptr -> fx_media_opened_next =      _fx_system_media_opened_ptr;
 8010c26:	4b14      	ldr	r3, [pc, #80]	@ (8010c78 <_fx_media_open+0xabc>)
 8010c28:	681a      	ldr	r2, [r3, #0]
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8010c30:	e00a      	b.n	8010c48 <_fx_media_open+0xa8c>
    }
    else
    {

        /* The opened media list is empty.  Add the media to empty list.  */
        _fx_system_media_opened_ptr =           media_ptr;
 8010c32:	4a11      	ldr	r2, [pc, #68]	@ (8010c78 <_fx_media_open+0xabc>)
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	6013      	str	r3, [r2, #0]
        media_ptr -> fx_media_opened_next =     media_ptr;
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	68fa      	ldr	r2, [r7, #12]
 8010c3c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
        media_ptr -> fx_media_opened_previous = media_ptr;
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	68fa      	ldr	r2, [r7, #12]
 8010c44:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    }

    /* Increment the opened media counter.  */
    _fx_system_media_opened_count++;
 8010c48:	4b0c      	ldr	r3, [pc, #48]	@ (8010c7c <_fx_media_open+0xac0>)
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	3301      	adds	r3, #1
 8010c4e:	4a0b      	ldr	r2, [pc, #44]	@ (8010c7c <_fx_media_open+0xac0>)
 8010c50:	6013      	str	r3, [r2, #0]

    /* Invoke media open callback. */
    if (media_ptr -> fx_media_open_notify)
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d004      	beq.n	8010c66 <_fx_media_open+0xaaa>
    {
        media_ptr -> fx_media_open_notify(media_ptr);
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8010c62:	68f8      	ldr	r0, [r7, #12]
 8010c64:	4798      	blx	r3
    /* Release media protection.  */
    FX_UNPROTECT
#endif

    /* Return a successful status.  */
    return(FX_SUCCESS);
 8010c66:	2300      	movs	r3, #0
}
 8010c68:	4618      	mov	r0, r3
 8010c6a:	3748      	adds	r7, #72	@ 0x48
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010c72:	bf00      	nop
 8010c74:	4d454449 	.word	0x4d454449
 8010c78:	20002ccc 	.word	0x20002ccc
 8010c7c:	20002cd0 	.word	0x20002cd0

08010c80 <_fx_system_initialize>:
/*                                            disable build options,      */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _fx_system_initialize(VOID)
{
 8010c80:	b480      	push	{r7}
 8010c82:	af00      	add	r7, sp, #0
    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_SYSTEM_INITIALIZE, 0, 0, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Initialize the head pointer of the opened media list and the
       number of opened media.  */
    _fx_system_media_opened_ptr =       FX_NULL;
 8010c84:	4b2a      	ldr	r3, [pc, #168]	@ (8010d30 <_fx_system_initialize+0xb0>)
 8010c86:	2200      	movs	r2, #0
 8010c88:	601a      	str	r2, [r3, #0]
    _fx_system_media_opened_count =     0;
 8010c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8010d34 <_fx_system_initialize+0xb4>)
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	601a      	str	r2, [r3, #0]

    /* Initialize the time and date fields with their default values.  */
    _fx_system_date =   FX_INITIAL_DATE;
 8010c90:	4b29      	ldr	r3, [pc, #164]	@ (8010d38 <_fx_system_initialize+0xb8>)
 8010c92:	f644 2221 	movw	r2, #18977	@ 0x4a21
 8010c96:	601a      	str	r2, [r3, #0]
    _fx_system_time =   FX_INITIAL_TIME;
 8010c98:	4b28      	ldr	r3, [pc, #160]	@ (8010d3c <_fx_system_initialize+0xbc>)
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	601a      	str	r2, [r3, #0]

    /* Initialize the sector and FAT cache sizes.  */
    _fx_system_media_max_sector_cache =  FX_MAX_SECTOR_CACHE;
 8010c9e:	4b28      	ldr	r3, [pc, #160]	@ (8010d40 <_fx_system_initialize+0xc0>)
 8010ca0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010ca4:	601a      	str	r2, [r3, #0]
    _fx_system_media_max_fat_cache =     FX_MAX_FAT_CACHE;
 8010ca6:	4b27      	ldr	r3, [pc, #156]	@ (8010d44 <_fx_system_initialize+0xc4>)
 8010ca8:	2210      	movs	r2, #16
 8010caa:	601a      	str	r2, [r3, #0]
    /* Setup the build options variables.  */

    /* Setup the first build options variable.  */
    if (FX_MAX_LONG_NAME_LEN > 0xFF)
    {
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)0xFF) << 24);
 8010cac:	4b26      	ldr	r3, [pc, #152]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010cb4:	4a24      	ldr	r2, [pc, #144]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cb6:	6013      	str	r3, [r2, #0]
    {
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)(FX_MAX_LONG_NAME_LEN & 0xFF)) << 24);
    }
    if (FX_MAX_LAST_NAME_LEN > 0xFF)
    {
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)0xFF) << 16);
 8010cb8:	4b23      	ldr	r3, [pc, #140]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010cc0:	4a21      	ldr	r2, [pc, #132]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cc2:	6013      	str	r3, [r2, #0]
    {
        _fx_system_build_options_1 =  _fx_system_build_options_1 | (((ULONG)(FX_MAX_LAST_NAME_LEN & 0xFF)) << 24);
    }

#ifdef FX_NO_TIMER
    _fx_system_build_options_1 = _fx_system_build_options_1 | (((ULONG)1) << 10);
 8010cc4:	4b20      	ldr	r3, [pc, #128]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cce:	6013      	str	r3, [r2, #0]
#endif
#ifdef FX_SINGLE_THREAD
    _fx_system_build_options_1 = _fx_system_build_options_1 | (((ULONG)1) << 9);
 8010cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cda:	6013      	str	r3, [r2, #0]
#endif
#ifdef FX_RENAME_PATH_INHERIT
    _fx_system_build_options_1 = _fx_system_build_options_1 | (((ULONG)1) << 3);
#endif
#ifdef FX_NO_LOCAL_PATH
    _fx_system_build_options_1 = _fx_system_build_options_1 | (((ULONG)1) << 2);
 8010cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	f043 0304 	orr.w	r3, r3, #4
 8010ce4:	4a18      	ldr	r2, [pc, #96]	@ (8010d48 <_fx_system_initialize+0xc8>)
 8010ce6:	6013      	str	r3, [r2, #0]
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | (((ULONG)0xFFFF) << 16);
    }
    else
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | (((ULONG)FX_MAX_SECTOR_CACHE) << 16);
 8010ce8:	4b18      	ldr	r3, [pc, #96]	@ (8010d4c <_fx_system_initialize+0xcc>)
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010cf0:	4a16      	ldr	r2, [pc, #88]	@ (8010d4c <_fx_system_initialize+0xcc>)
 8010cf2:	6013      	str	r3, [r2, #0]
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | (((ULONG)0xFF) << 8);
    }
    else
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | (((ULONG)FX_FAT_MAP_SIZE) << 8);
 8010cf4:	4b15      	ldr	r3, [pc, #84]	@ (8010d4c <_fx_system_initialize+0xcc>)
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010cfc:	4a13      	ldr	r2, [pc, #76]	@ (8010d4c <_fx_system_initialize+0xcc>)
 8010cfe:	6013      	str	r3, [r2, #0]
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)0xFF);
    }
    else
    {
        _fx_system_build_options_2 =  _fx_system_build_options_2 | ((ULONG)FX_MAX_FAT_CACHE);
 8010d00:	4b12      	ldr	r3, [pc, #72]	@ (8010d4c <_fx_system_initialize+0xcc>)
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	f043 0310 	orr.w	r3, r3, #16
 8010d08:	4a10      	ldr	r2, [pc, #64]	@ (8010d4c <_fx_system_initialize+0xcc>)
 8010d0a:	6013      	str	r3, [r2, #0]
    {
        _fx_system_build_options_3 =  _fx_system_build_options_3 | (((ULONG)0xFF) << 16);
    }
    else
    {
        _fx_system_build_options_3 =  _fx_system_build_options_3 | (((ULONG)FX_UPDATE_RATE_IN_SECONDS) << 16);
 8010d0c:	4b10      	ldr	r3, [pc, #64]	@ (8010d50 <_fx_system_initialize+0xd0>)
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 8010d14:	4a0e      	ldr	r2, [pc, #56]	@ (8010d50 <_fx_system_initialize+0xd0>)
 8010d16:	6013      	str	r3, [r2, #0]
    {
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)0xFFFF);
    }
    else
    {
        _fx_system_build_options_3 =  _fx_system_build_options_3 | ((ULONG)FX_UPDATE_RATE_IN_TICKS);
 8010d18:	4b0d      	ldr	r3, [pc, #52]	@ (8010d50 <_fx_system_initialize+0xd0>)
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	f443 737a 	orr.w	r3, r3, #1000	@ 0x3e8
 8010d20:	4a0b      	ldr	r2, [pc, #44]	@ (8010d50 <_fx_system_initialize+0xd0>)
 8010d22:	6013      	str	r3, [r2, #0]
    }
#endif /* FX_DISABLE_BUILD_OPTIONS */
}
 8010d24:	bf00      	nop
 8010d26:	46bd      	mov	sp, r7
 8010d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2c:	4770      	bx	lr
 8010d2e:	bf00      	nop
 8010d30:	20002ccc 	.word	0x20002ccc
 8010d34:	20002cd0 	.word	0x20002cd0
 8010d38:	20002cd4 	.word	0x20002cd4
 8010d3c:	20002cd8 	.word	0x20002cd8
 8010d40:	20002cdc 	.word	0x20002cdc
 8010d44:	20002ce0 	.word	0x20002ce0
 8010d48:	20002ce4 	.word	0x20002ce4
 8010d4c:	20002ce8 	.word	0x20002ce8
 8010d50:	20002cec 	.word	0x20002cec

08010d54 <_fx_utility_16_unsigned_read>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_16_unsigned_read(UCHAR *source_ptr)
{
 8010d54:	b480      	push	{r7}
 8010d56:	b085      	sub	sp, #20
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	6078      	str	r0, [r7, #4]

UINT value;

    /* Pickup the UINT from the destination with endian-awareness.  */
    value =  ((((UINT)*(source_ptr + 1)) & 0xFF) << 8) |
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	3301      	adds	r3, #1
 8010d60:	781b      	ldrb	r3, [r3, #0]
 8010d62:	021b      	lsls	r3, r3, #8
              ((UINT)*(source_ptr) & 0xFF);
 8010d64:	687a      	ldr	r2, [r7, #4]
 8010d66:	7812      	ldrb	r2, [r2, #0]
    value =  ((((UINT)*(source_ptr + 1)) & 0xFF) << 8) |
 8010d68:	4313      	orrs	r3, r2
 8010d6a:	60fb      	str	r3, [r7, #12]

    /* Return value to caller.  */
    return(value);
 8010d6c:	68fb      	ldr	r3, [r7, #12]
}
 8010d6e:	4618      	mov	r0, r3
 8010d70:	3714      	adds	r7, #20
 8010d72:	46bd      	mov	sp, r7
 8010d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d78:	4770      	bx	lr

08010d7a <_fx_utility_16_unsigned_write>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _fx_utility_16_unsigned_write(UCHAR *dest_ptr, UINT value)
{
 8010d7a:	b480      	push	{r7}
 8010d7c:	b083      	sub	sp, #12
 8010d7e:	af00      	add	r7, sp, #0
 8010d80:	6078      	str	r0, [r7, #4]
 8010d82:	6039      	str	r1, [r7, #0]

    /* Store the UINT into the destination with endian-awareness.  */
    *(dest_ptr) =       (UCHAR)(value & 0xFF);
 8010d84:	683b      	ldr	r3, [r7, #0]
 8010d86:	b2da      	uxtb	r2, r3
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	701a      	strb	r2, [r3, #0]
    *(dest_ptr + 1) =   (UCHAR)((value >> 8) & 0xFF);
 8010d8c:	683b      	ldr	r3, [r7, #0]
 8010d8e:	0a1a      	lsrs	r2, r3, #8
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	3301      	adds	r3, #1
 8010d94:	b2d2      	uxtb	r2, r2
 8010d96:	701a      	strb	r2, [r3, #0]
}
 8010d98:	bf00      	nop
 8010d9a:	370c      	adds	r7, #12
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da2:	4770      	bx	lr

08010da4 <_fx_utility_32_unsigned_read>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _fx_utility_32_unsigned_read(UCHAR *source_ptr)
{
 8010da4:	b480      	push	{r7}
 8010da6:	b085      	sub	sp, #20
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]

ULONG value;

    /* Pickup the UINT from the destination with endian-awareness.  */
    value =  ((((ULONG) *(source_ptr+3)) & 0xFF) << 24) |
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	3303      	adds	r3, #3
 8010db0:	781b      	ldrb	r3, [r3, #0]
 8010db2:	061a      	lsls	r2, r3, #24
             ((((ULONG) *(source_ptr+2)) & 0xFF) << 16) |
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	3302      	adds	r3, #2
 8010db8:	781b      	ldrb	r3, [r3, #0]
 8010dba:	041b      	lsls	r3, r3, #16
    value =  ((((ULONG) *(source_ptr+3)) & 0xFF) << 24) |
 8010dbc:	431a      	orrs	r2, r3
             ((((ULONG) *(source_ptr+1)) & 0xFF) << 8)  |
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	3301      	adds	r3, #1
 8010dc2:	781b      	ldrb	r3, [r3, #0]
 8010dc4:	021b      	lsls	r3, r3, #8
             ((((ULONG) *(source_ptr+2)) & 0xFF) << 16) |
 8010dc6:	4313      	orrs	r3, r2
              (((ULONG) *(source_ptr)) & 0xFF);
 8010dc8:	687a      	ldr	r2, [r7, #4]
 8010dca:	7812      	ldrb	r2, [r2, #0]
    value =  ((((ULONG) *(source_ptr+3)) & 0xFF) << 24) |
 8010dcc:	4313      	orrs	r3, r2
 8010dce:	60fb      	str	r3, [r7, #12]

    /* Return value to caller.  */
    return(value);
 8010dd0:	68fb      	ldr	r3, [r7, #12]
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	3714      	adds	r7, #20
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ddc:	4770      	bx	lr

08010dde <_fx_utility_32_unsigned_write>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _fx_utility_32_unsigned_write(UCHAR *dest_ptr, ULONG value)
{
 8010dde:	b480      	push	{r7}
 8010de0:	b083      	sub	sp, #12
 8010de2:	af00      	add	r7, sp, #0
 8010de4:	6078      	str	r0, [r7, #4]
 8010de6:	6039      	str	r1, [r7, #0]

    /* Store the UINT into the destination with endian-awareness.  */
    *(dest_ptr) =       (UCHAR)(value & 0xFF);
 8010de8:	683b      	ldr	r3, [r7, #0]
 8010dea:	b2da      	uxtb	r2, r3
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	701a      	strb	r2, [r3, #0]
    *(dest_ptr + 1) =   (UCHAR)((value >> 8) & 0xFF);
 8010df0:	683b      	ldr	r3, [r7, #0]
 8010df2:	0a1a      	lsrs	r2, r3, #8
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	3301      	adds	r3, #1
 8010df8:	b2d2      	uxtb	r2, r2
 8010dfa:	701a      	strb	r2, [r3, #0]
    *(dest_ptr + 2) =   (UCHAR)((value >> 16) & 0xFF);
 8010dfc:	683b      	ldr	r3, [r7, #0]
 8010dfe:	0c1a      	lsrs	r2, r3, #16
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	3302      	adds	r3, #2
 8010e04:	b2d2      	uxtb	r2, r2
 8010e06:	701a      	strb	r2, [r3, #0]
    *(dest_ptr + 3) =   (UCHAR)((value >> 24) & 0xFF);
 8010e08:	683b      	ldr	r3, [r7, #0]
 8010e0a:	0e1a      	lsrs	r2, r3, #24
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	3303      	adds	r3, #3
 8010e10:	b2d2      	uxtb	r2, r2
 8010e12:	701a      	strb	r2, [r3, #0]
}
 8010e14:	bf00      	nop
 8010e16:	370c      	adds	r7, #12
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e1e:	4770      	bx	lr

08010e20 <_fx_utility_FAT_entry_read>:
/*                                            fixed compiler warning,     */
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_FAT_entry_read(FX_MEDIA *media_ptr, ULONG cluster, ULONG *entry_ptr)
{
 8010e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010e24:	b098      	sub	sp, #96	@ 0x60
 8010e26:	af04      	add	r7, sp, #16
 8010e28:	61f8      	str	r0, [r7, #28]
 8010e2a:	61b9      	str	r1, [r7, #24]
 8010e2c:	617a      	str	r2, [r7, #20]
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

#ifndef FX_MEDIA_STATISTICS_DISABLE
    /* Increment the number of FAT entry reads and cache hits.  */
    media_ptr -> fx_media_fat_entry_reads++;
 8010e2e:	69fb      	ldr	r3, [r7, #28]
 8010e30:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8010e34:	1c5a      	adds	r2, r3, #1
 8010e36:	69fb      	ldr	r3, [r7, #28]
 8010e38:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
    media_ptr -> fx_media_fat_entry_cache_read_hits++;
 8010e3c:	69fb      	ldr	r3, [r7, #28]
 8010e3e:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 8010e42:	1c5a      	adds	r2, r3, #1
 8010e44:	69fb      	ldr	r3, [r7, #28]
 8010e46:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180

    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_FAT_ENTRY_READ_EXTENSION

    /* Calculate the area of the cache for this FAT entry.  */
    index =  (cluster & FX_FAT_CACHE_HASH_MASK) * FX_FAT_CACHE_DEPTH;
 8010e4a:	69bb      	ldr	r3, [r7, #24]
 8010e4c:	f003 0303 	and.w	r3, r3, #3
 8010e50:	009b      	lsls	r3, r3, #2
 8010e52:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Build a pointer to the cache entry.  */
    cache_entry_ptr =  &media_ptr -> fx_media_fat_cache[index];
 8010e54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e56:	4613      	mov	r3, r2
 8010e58:	005b      	lsls	r3, r3, #1
 8010e5a:	4413      	add	r3, r2
 8010e5c:	009b      	lsls	r3, r3, #2
 8010e5e:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8010e62:	69fa      	ldr	r2, [r7, #28]
 8010e64:	4413      	add	r3, r2
 8010e66:	643b      	str	r3, [r7, #64]	@ 0x40

#ifndef FX_DISABLE_FAT_ENTRY_REFRESH
    /* Determine if the FAT entry is in the cache - assuming the depth of the FAT cache is
       4 entries.  */
    if ((cache_entry_ptr -> fx_fat_cache_entry_cluster) == cluster)
 8010e68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	69ba      	ldr	r2, [r7, #24]
 8010e6e:	429a      	cmp	r2, r3
 8010e70:	d105      	bne.n	8010e7e <_fx_utility_FAT_entry_read+0x5e>
    {

        /* Yes, return the cached value.  */
        *entry_ptr =  cache_entry_ptr -> fx_fat_cache_entry_value;
 8010e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e74:	685a      	ldr	r2, [r3, #4]
 8010e76:	697b      	ldr	r3, [r7, #20]
 8010e78:	601a      	str	r2, [r3, #0]

        /* Don't move anything since we found the entry.  */

        /* Return a successful status.  */
        return(FX_SUCCESS);
 8010e7a:	2300      	movs	r3, #0
 8010e7c:	e1f4      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
    }
    else if (((cache_entry_ptr + 1) -> fx_fat_cache_entry_cluster) == cluster)
 8010e7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e80:	330c      	adds	r3, #12
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	69ba      	ldr	r2, [r7, #24]
 8010e86:	429a      	cmp	r2, r3
 8010e88:	d11d      	bne.n	8010ec6 <_fx_utility_FAT_entry_read+0xa6>
    {

        /* Yes, return the cached value.  */
        *entry_ptr =  (cache_entry_ptr + 1) -> fx_fat_cache_entry_value;
 8010e8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e8c:	330c      	adds	r3, #12
 8010e8e:	685a      	ldr	r2, [r3, #4]
 8010e90:	697b      	ldr	r3, [r7, #20]
 8010e92:	601a      	str	r2, [r3, #0]

        /* Just swap the first and second entry.  */
        temp_cache_entry =        *(cache_entry_ptr);
 8010e94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010e9a:	ca07      	ldmia	r2, {r0, r1, r2}
 8010e9c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        *(cache_entry_ptr) =      *(cache_entry_ptr + 1);
 8010ea0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010ea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ea4:	4614      	mov	r4, r2
 8010ea6:	330c      	adds	r3, #12
 8010ea8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010eac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        *(cache_entry_ptr + 1) =  temp_cache_entry;
 8010eb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eb2:	330c      	adds	r3, #12
 8010eb4:	461c      	mov	r4, r3
 8010eb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010eba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010ebe:	e884 0007 	stmia.w	r4, {r0, r1, r2}

        /* Return a successful status.  */
        return(FX_SUCCESS);
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	e1d0      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
    }
    else if (((cache_entry_ptr + 2) -> fx_fat_cache_entry_cluster) == cluster)
 8010ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ec8:	3318      	adds	r3, #24
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	69ba      	ldr	r2, [r7, #24]
 8010ece:	429a      	cmp	r2, r3
 8010ed0:	d127      	bne.n	8010f22 <_fx_utility_FAT_entry_read+0x102>
    {

        /* Yes, return the cached value.  */
        *entry_ptr =  (cache_entry_ptr + 2) -> fx_fat_cache_entry_value;
 8010ed2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ed4:	3318      	adds	r3, #24
 8010ed6:	685a      	ldr	r2, [r3, #4]
 8010ed8:	697b      	ldr	r3, [r7, #20]
 8010eda:	601a      	str	r2, [r3, #0]

        /* Move the third entry to the top and the first two entries down.  */
        temp_cache_entry =        *(cache_entry_ptr);
 8010edc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010ee2:	ca07      	ldmia	r2, {r0, r1, r2}
 8010ee4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        *(cache_entry_ptr) =      *(cache_entry_ptr + 2);
 8010ee8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eec:	4614      	mov	r4, r2
 8010eee:	3318      	adds	r3, #24
 8010ef0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010ef4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 8010ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010efa:	f103 0218 	add.w	r2, r3, #24
 8010efe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f00:	4614      	mov	r4, r2
 8010f02:	330c      	adds	r3, #12
 8010f04:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010f08:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        *(cache_entry_ptr + 1) =  temp_cache_entry;
 8010f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f0e:	330c      	adds	r3, #12
 8010f10:	461c      	mov	r4, r3
 8010f12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010f16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010f1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

        /* Return a successful status.  */
        return(FX_SUCCESS);
 8010f1e:	2300      	movs	r3, #0
 8010f20:	e1a2      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
    }
    else if (((cache_entry_ptr + 3) -> fx_fat_cache_entry_cluster) == cluster)
 8010f22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f24:	3324      	adds	r3, #36	@ 0x24
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	69ba      	ldr	r2, [r7, #24]
 8010f2a:	429a      	cmp	r2, r3
 8010f2c:	d131      	bne.n	8010f92 <_fx_utility_FAT_entry_read+0x172>
    {

        /* Yes, return the cached value.  */
        *entry_ptr =  (cache_entry_ptr + 3) -> fx_fat_cache_entry_value;
 8010f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f30:	3324      	adds	r3, #36	@ 0x24
 8010f32:	685a      	ldr	r2, [r3, #4]
 8010f34:	697b      	ldr	r3, [r7, #20]
 8010f36:	601a      	str	r2, [r3, #0]

        /* Move the last entry to the top and the first three entries down.  */
        temp_cache_entry =        *(cache_entry_ptr);
 8010f38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010f3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010f3e:	ca07      	ldmia	r2, {r0, r1, r2}
 8010f40:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        *(cache_entry_ptr) =      *(cache_entry_ptr + 3);
 8010f44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010f46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f48:	4614      	mov	r4, r2
 8010f4a:	3324      	adds	r3, #36	@ 0x24
 8010f4c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010f50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 8010f54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f56:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8010f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f5c:	4614      	mov	r4, r2
 8010f5e:	3318      	adds	r3, #24
 8010f60:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010f64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 8010f68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f6a:	f103 0218 	add.w	r2, r3, #24
 8010f6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f70:	4614      	mov	r4, r2
 8010f72:	330c      	adds	r3, #12
 8010f74:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010f78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        *(cache_entry_ptr + 1) =  temp_cache_entry;
 8010f7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f7e:	330c      	adds	r3, #12
 8010f80:	461c      	mov	r4, r3
 8010f82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010f86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010f8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

        /* Return a successful status.  */
        return(FX_SUCCESS);
 8010f8e:	2300      	movs	r3, #0
 8010f90:	e16a      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
    }
#endif /* FX_DISABLE_FAT_ENTRY_REFRESH */

    /* Determine if the oldest entry was modified, i.e. whether or not it is
       dirty.  */
    if (media_ptr -> fx_media_fat_cache[index + 3].fx_fat_cache_entry_dirty)
 8010f92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f94:	1cda      	adds	r2, r3, #3
 8010f96:	69f9      	ldr	r1, [r7, #28]
 8010f98:	4613      	mov	r3, r2
 8010f9a:	005b      	lsls	r3, r3, #1
 8010f9c:	4413      	add	r3, r2
 8010f9e:	009b      	lsls	r3, r3, #2
 8010fa0:	440b      	add	r3, r1
 8010fa2:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d008      	beq.n	8010fbe <_fx_utility_FAT_entry_read+0x19e>
    {

        /* Yes, the entry is dirty and needs to be flushed out.  */
        status = _fx_utility_FAT_flush(media_ptr);
 8010fac:	69f8      	ldr	r0, [r7, #28]
 8010fae:	f000 fa54 	bl	801145a <_fx_utility_FAT_flush>
 8010fb2:	63f8      	str	r0, [r7, #60]	@ 0x3c

        /* Check for completion status.  */
        if (status != FX_SUCCESS)
 8010fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d001      	beq.n	8010fbe <_fx_utility_FAT_entry_read+0x19e>
        {

            /* Return error status.  */
            return(status);
 8010fba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fbc:	e154      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
       actually read the FAT entry.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Decrement the number of cache hits.  */
    media_ptr -> fx_media_fat_entry_cache_read_hits--;
 8010fbe:	69fb      	ldr	r3, [r7, #28]
 8010fc0:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 8010fc4:	1e5a      	subs	r2, r3, #1
 8010fc6:	69fb      	ldr	r3, [r7, #28]
 8010fc8:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180

    /* Increment the number of cache misses.  */
    media_ptr -> fx_media_fat_entry_cache_read_misses++;
 8010fcc:	69fb      	ldr	r3, [r7, #28]
 8010fce:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8010fd2:	1c5a      	adds	r2, r3, #1
 8010fd4:	69fb      	ldr	r3, [r7, #28]
 8010fd6:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
#endif

    /* Determine which type of FAT is present.  */
    if (media_ptr -> fx_media_12_bit_FAT)
 8010fda:	69fb      	ldr	r3, [r7, #28]
 8010fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	f000 80a7 	beq.w	8011132 <_fx_utility_FAT_entry_read+0x312>
    {

        /* Calculate the byte offset to the cluster entry.  */
        byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 8010fe4:	69bb      	ldr	r3, [r7, #24]
 8010fe6:	005a      	lsls	r2, r3, #1
 8010fe8:	69bb      	ldr	r3, [r7, #24]
 8010fea:	4413      	add	r3, r2
 8010fec:	085b      	lsrs	r3, r3, #1
 8010fee:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Calculate the FAT sector the requested FAT entry resides in.  */
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8010ff0:	69fb      	ldr	r3, [r7, #28]
 8010ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ff4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010ff6:	fbb2 f2f3 	udiv	r2, r2, r3
            (ULONG)media_ptr -> fx_media_reserved_sectors;
 8010ffa:	69fb      	ldr	r3, [r7, #28]
 8010ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8010ffe:	4413      	add	r3, r2
 8011000:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Read the sector in.  */
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8011002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011004:	2200      	movs	r2, #0
 8011006:	60bb      	str	r3, [r7, #8]
 8011008:	60fa      	str	r2, [r7, #12]
                                                  media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 801100a:	69fb      	ldr	r3, [r7, #28]
 801100c:	689b      	ldr	r3, [r3, #8]
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 801100e:	2202      	movs	r2, #2
 8011010:	9202      	str	r2, [sp, #8]
 8011012:	2201      	movs	r2, #1
 8011014:	9201      	str	r2, [sp, #4]
 8011016:	9300      	str	r3, [sp, #0]
 8011018:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801101c:	69f8      	ldr	r0, [r7, #28]
 801101e:	f001 fa4d 	bl	80124bc <_fx_utility_logical_sector_read>
 8011022:	63f8      	str	r0, [r7, #60]	@ 0x3c

        /* Determine if an error occurred.  */
        if (status != FX_SUCCESS)
 8011024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011026:	2b00      	cmp	r3, #0
 8011028:	d001      	beq.n	801102e <_fx_utility_FAT_entry_read+0x20e>
        {
            /* Return the error status.  */
            return(status);
 801102a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801102c:	e11c      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
        }

        /* Now calculate the byte offset into this FAT sector.  */
        byte_offset =  byte_offset -
            ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 801102e:	69fb      	ldr	r3, [r7, #28]
 8011030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011032:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011034:	1ad3      	subs	r3, r2, r3
             media_ptr -> fx_media_bytes_per_sector);
 8011036:	69fa      	ldr	r2, [r7, #28]
 8011038:	6a92      	ldr	r2, [r2, #40]	@ 0x28
            ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 801103a:	fb02 f303 	mul.w	r3, r2, r3
        byte_offset =  byte_offset -
 801103e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011040:	1ad3      	subs	r3, r2, r3
 8011042:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Setup a pointer into the buffer.  */
        FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 8011044:	69fb      	ldr	r3, [r7, #28]
 8011046:	689a      	ldr	r2, [r3, #8]
 8011048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801104a:	4413      	add	r3, r2
 801104c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Determine if the cluster entry is odd or even.  */
        if (cluster & 1)
 801104e:	69bb      	ldr	r3, [r7, #24]
 8011050:	f003 0301 	and.w	r3, r3, #1
 8011054:	2b00      	cmp	r3, #0
 8011056:	d030      	beq.n	80110ba <_fx_utility_FAT_entry_read+0x29a>
        {

            /* Odd cluster number.  */

            /* Pickup the lower nibble of the FAT entry.  */
            entry =  (((UINT)*FAT_ptr) & 0xF0) >> 4;
 8011058:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801105a:	781b      	ldrb	r3, [r3, #0]
 801105c:	091b      	lsrs	r3, r3, #4
 801105e:	b2db      	uxtb	r3, r3
 8011060:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Move to the next byte of the FAT entry.  */
            FAT_ptr++;
 8011062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011064:	3301      	adds	r3, #1
 8011066:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Determine if we are now past the end of the FAT buffer in memory.  */
            if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8011068:	69fb      	ldr	r3, [r7, #28]
 801106a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801106c:	3b01      	subs	r3, #1
 801106e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011070:	429a      	cmp	r2, r3
 8011072:	d11b      	bne.n	80110ac <_fx_utility_FAT_entry_read+0x28c>
            {

                /* Yes, we need to read the next sector.  */
                FAT_sector++;
 8011074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011076:	3301      	adds	r3, #1
 8011078:	637b      	str	r3, [r7, #52]	@ 0x34
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 801107a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801107c:	2200      	movs	r2, #0
 801107e:	603b      	str	r3, [r7, #0]
 8011080:	607a      	str	r2, [r7, #4]
                                                          media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 8011082:	69fb      	ldr	r3, [r7, #28]
 8011084:	689b      	ldr	r3, [r3, #8]
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8011086:	2202      	movs	r2, #2
 8011088:	9202      	str	r2, [sp, #8]
 801108a:	2201      	movs	r2, #1
 801108c:	9201      	str	r2, [sp, #4]
 801108e:	9300      	str	r3, [sp, #0]
 8011090:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011094:	69f8      	ldr	r0, [r7, #28]
 8011096:	f001 fa11 	bl	80124bc <_fx_utility_logical_sector_read>
 801109a:	63f8      	str	r0, [r7, #60]	@ 0x3c

                /* Determine if an error occurred.  */
                if (status != FX_SUCCESS)
 801109c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d001      	beq.n	80110a6 <_fx_utility_FAT_entry_read+0x286>
                {

                    /* Return the error status.  */
                    return(status);
 80110a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110a4:	e0e0      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
                }

                /* Setup a pointer into the buffer.  */
                FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer;
 80110a6:	69fb      	ldr	r3, [r7, #28]
 80110a8:	689b      	ldr	r3, [r3, #8]
 80110aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            /* Pickup the upper 8 bits of the FAT entry.  */
            entry =  entry | (((UINT)*FAT_ptr) << 4);
 80110ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110ae:	781b      	ldrb	r3, [r3, #0]
 80110b0:	011b      	lsls	r3, r3, #4
 80110b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80110b4:	4313      	orrs	r3, r2
 80110b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110b8:	e02f      	b.n	801111a <_fx_utility_FAT_entry_read+0x2fa>
        {

            /* Even cluster number.  */

            /* Pickup the lower byte of the FAT entry.  */
            entry =  (UINT)(((UINT)*FAT_ptr) & 0xFF);
 80110ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110bc:	781b      	ldrb	r3, [r3, #0]
 80110be:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Move to the next nibble of the FAT entry.  */
            FAT_ptr++;
 80110c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110c2:	3301      	adds	r3, #1
 80110c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Determine if we are now past the end of the FAT buffer in memory.  */
            if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 80110c6:	69fb      	ldr	r3, [r7, #28]
 80110c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110ca:	3b01      	subs	r3, #1
 80110cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80110ce:	429a      	cmp	r2, r3
 80110d0:	d11b      	bne.n	801110a <_fx_utility_FAT_entry_read+0x2ea>
            {

                /* Yes, we need to read the next sector.  */
                FAT_sector++;
 80110d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110d4:	3301      	adds	r3, #1
 80110d6:	637b      	str	r3, [r7, #52]	@ 0x34
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80110d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110da:	2200      	movs	r2, #0
 80110dc:	469a      	mov	sl, r3
 80110de:	4693      	mov	fp, r2
                                                          media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 80110e0:	69fb      	ldr	r3, [r7, #28]
 80110e2:	689b      	ldr	r3, [r3, #8]
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80110e4:	2202      	movs	r2, #2
 80110e6:	9202      	str	r2, [sp, #8]
 80110e8:	2201      	movs	r2, #1
 80110ea:	9201      	str	r2, [sp, #4]
 80110ec:	9300      	str	r3, [sp, #0]
 80110ee:	4652      	mov	r2, sl
 80110f0:	465b      	mov	r3, fp
 80110f2:	69f8      	ldr	r0, [r7, #28]
 80110f4:	f001 f9e2 	bl	80124bc <_fx_utility_logical_sector_read>
 80110f8:	63f8      	str	r0, [r7, #60]	@ 0x3c

                /* Determine if an error occurred.  */
                if (status != FX_SUCCESS)
 80110fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d001      	beq.n	8011104 <_fx_utility_FAT_entry_read+0x2e4>
                {
                    return(status);
 8011100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011102:	e0b1      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
                }

                /* Setup a pointer into the buffer.  */
                FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer;
 8011104:	69fb      	ldr	r3, [r7, #28]
 8011106:	689b      	ldr	r3, [r3, #8]
 8011108:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            /* Pickup the upper 4 bits of the FAT entry.  */
            entry =  entry | ((((UINT)*FAT_ptr) & 0x0F) << 8);
 801110a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801110c:	781b      	ldrb	r3, [r3, #0]
 801110e:	021b      	lsls	r3, r3, #8
 8011110:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8011114:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011116:	4313      	orrs	r3, r2
 8011118:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* Determine if we need to do sign extension on the 12-bit eof value.  */
        if (entry >= FX_MAX_12BIT_CLUST)
 801111a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801111c:	f5b3 6f7f 	cmp.w	r3, #4080	@ 0xff0
 8011120:	d303      	bcc.n	801112a <_fx_utility_FAT_entry_read+0x30a>
        {

            /* Yes, we need to sign extend.  */
            entry =  entry | FX_SIGN_EXTEND;
 8011122:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011124:	f443 4370 	orr.w	r3, r3, #61440	@ 0xf000
 8011128:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        *entry_ptr =  entry;
 801112a:	697b      	ldr	r3, [r7, #20]
 801112c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801112e:	601a      	str	r2, [r3, #0]
 8011130:	e078      	b.n	8011224 <_fx_utility_FAT_entry_read+0x404>

    /* Check for a 16-bit FAT.  */
#ifdef FX_ENABLE_EXFAT
    else if (FX_FAT16  == media_ptr -> fx_media_FAT_type)
#else
    else if (!media_ptr -> fx_media_32_bit_FAT)
 8011132:	69fb      	ldr	r3, [r7, #28]
 8011134:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011136:	2b00      	cmp	r3, #0
 8011138:	d139      	bne.n	80111ae <_fx_utility_FAT_entry_read+0x38e>
    {

        /* 16-bit FAT is present.  */

        /* Calculate the byte offset to the cluster entry.  */
        byte_offset =  (((ULONG)cluster) * 2);
 801113a:	69bb      	ldr	r3, [r7, #24]
 801113c:	005b      	lsls	r3, r3, #1
 801113e:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Calculate the FAT sector the requested FAT entry resides in.  */
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8011140:	69fb      	ldr	r3, [r7, #28]
 8011142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011144:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011146:	fbb2 f2f3 	udiv	r2, r2, r3
            (ULONG)media_ptr -> fx_media_reserved_sectors;
 801114a:	69fb      	ldr	r3, [r7, #28]
 801114c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 801114e:	4413      	add	r3, r2
 8011150:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Read the FAT sector.  */
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8011152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011154:	2200      	movs	r2, #0
 8011156:	4698      	mov	r8, r3
 8011158:	4691      	mov	r9, r2
                                                  media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 801115a:	69fb      	ldr	r3, [r7, #28]
 801115c:	689b      	ldr	r3, [r3, #8]
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 801115e:	2202      	movs	r2, #2
 8011160:	9202      	str	r2, [sp, #8]
 8011162:	2201      	movs	r2, #1
 8011164:	9201      	str	r2, [sp, #4]
 8011166:	9300      	str	r3, [sp, #0]
 8011168:	4642      	mov	r2, r8
 801116a:	464b      	mov	r3, r9
 801116c:	69f8      	ldr	r0, [r7, #28]
 801116e:	f001 f9a5 	bl	80124bc <_fx_utility_logical_sector_read>
 8011172:	63f8      	str	r0, [r7, #60]	@ 0x3c

        /* Determine if an error occurred.  */
        if (status != FX_SUCCESS)
 8011174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011176:	2b00      	cmp	r3, #0
 8011178:	d001      	beq.n	801117e <_fx_utility_FAT_entry_read+0x35e>
        {

            /* Return the error code.  */
            return(status);
 801117a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801117c:	e074      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
        }

        /* Now calculate the byte offset into this FAT sector.  */
        byte_offset =  byte_offset -
            ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 801117e:	69fb      	ldr	r3, [r7, #28]
 8011180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011182:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011184:	1ad3      	subs	r3, r2, r3
             media_ptr -> fx_media_bytes_per_sector);
 8011186:	69fa      	ldr	r2, [r7, #28]
 8011188:	6a92      	ldr	r2, [r2, #40]	@ 0x28
            ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 801118a:	fb02 f303 	mul.w	r3, r2, r3
        byte_offset =  byte_offset -
 801118e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011190:	1ad3      	subs	r3, r2, r3
 8011192:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Setup a pointer into the buffer.  */
        FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 8011194:	69fb      	ldr	r3, [r7, #28]
 8011196:	689a      	ldr	r2, [r3, #8]
 8011198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801119a:	4413      	add	r3, r2
 801119c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Pickup the FAT entry.  */
        entry =  _fx_utility_16_unsigned_read(FAT_ptr);
 801119e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80111a0:	f7ff fdd8 	bl	8010d54 <_fx_utility_16_unsigned_read>
 80111a4:	64b8      	str	r0, [r7, #72]	@ 0x48

        *entry_ptr =  entry;
 80111a6:	697b      	ldr	r3, [r7, #20]
 80111a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80111aa:	601a      	str	r2, [r3, #0]
 80111ac:	e03a      	b.n	8011224 <_fx_utility_FAT_entry_read+0x404>
    else
#endif /* FX_ENABLE_EXFAT */
    {

        /* Otherwise, a 32 bit FAT present.  */
        byte_offset =  (((ULONG)cluster) * 4);
 80111ae:	69bb      	ldr	r3, [r7, #24]
 80111b0:	009b      	lsls	r3, r3, #2
 80111b2:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Calculate the FAT sector the requested FAT entry resides in.  */
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80111b4:	69fb      	ldr	r3, [r7, #28]
 80111b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80111ba:	fbb2 f2f3 	udiv	r2, r2, r3
            (ULONG)media_ptr -> fx_media_reserved_sectors;
 80111be:	69fb      	ldr	r3, [r7, #28]
 80111c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80111c2:	4413      	add	r3, r2
 80111c4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Calculate the byte offset to the FAT entry.  */
        byte_offset = (byte_offset % media_ptr -> fx_media_bytes_per_sector);
 80111c6:	69fb      	ldr	r3, [r7, #28]
 80111c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80111ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80111d0:	fb01 f202 	mul.w	r2, r1, r2
 80111d4:	1a9b      	subs	r3, r3, r2
 80111d6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Read the appropriate FAT sector.  */
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80111d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111da:	2200      	movs	r2, #0
 80111dc:	461c      	mov	r4, r3
 80111de:	4615      	mov	r5, r2
                                                  media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 80111e0:	69fb      	ldr	r3, [r7, #28]
 80111e2:	689b      	ldr	r3, [r3, #8]
        status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80111e4:	2202      	movs	r2, #2
 80111e6:	9202      	str	r2, [sp, #8]
 80111e8:	2201      	movs	r2, #1
 80111ea:	9201      	str	r2, [sp, #4]
 80111ec:	9300      	str	r3, [sp, #0]
 80111ee:	4622      	mov	r2, r4
 80111f0:	462b      	mov	r3, r5
 80111f2:	69f8      	ldr	r0, [r7, #28]
 80111f4:	f001 f962 	bl	80124bc <_fx_utility_logical_sector_read>
 80111f8:	63f8      	str	r0, [r7, #60]	@ 0x3c

        /* Determine if an error occurred.  */
        if (status != FX_SUCCESS)
 80111fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d001      	beq.n	8011204 <_fx_utility_FAT_entry_read+0x3e4>
        {

            /* Return the error code.  */
            return(status);
 8011200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011202:	e031      	b.n	8011268 <_fx_utility_FAT_entry_read+0x448>
        }

        /* Setup a pointer into the buffer.  */
        FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (ULONG)byte_offset;
 8011204:	69fb      	ldr	r3, [r7, #28]
 8011206:	689a      	ldr	r2, [r3, #8]
 8011208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801120a:	4413      	add	r3, r2
 801120c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Pickup the FAT entry.  */
        entry32 =  _fx_utility_32_unsigned_read(FAT_ptr);
 801120e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8011210:	f7ff fdc8 	bl	8010da4 <_fx_utility_32_unsigned_read>
 8011214:	6338      	str	r0, [r7, #48]	@ 0x30
        if (media_ptr -> fx_media_FAT_type == FX_FAT32)
        {
#endif /* FX_ENABLE_EXFAT */

            /* Clear upper nibble.  */
            entry32 = entry32 & 0x0FFFFFFF;
 8011216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011218:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 801121c:	633b      	str	r3, [r7, #48]	@ 0x30
#ifdef FX_ENABLE_EXFAT
        }
#endif /* FX_ENABLE_EXFAT */

        *entry_ptr =  entry32;
 801121e:	697b      	ldr	r3, [r7, #20]
 8011220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011222:	601a      	str	r2, [r3, #0]
    }

    /* Move all the cache entries down so the oldest is at the bottom.  */
    *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 8011224:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011226:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 801122a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801122c:	4614      	mov	r4, r2
 801122e:	3318      	adds	r3, #24
 8011230:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011234:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 8011238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801123a:	f103 0218 	add.w	r2, r3, #24
 801123e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011240:	4614      	mov	r4, r2
 8011242:	330c      	adds	r3, #12
 8011244:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011248:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    *(cache_entry_ptr + 1) =  *(cache_entry_ptr);
 801124c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801124e:	330c      	adds	r3, #12
 8011250:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011252:	ca07      	ldmia	r2, {r0, r1, r2}
 8011254:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    /* Setup the new FAT entry in the cache.  */
    cache_entry_ptr -> fx_fat_cache_entry_cluster =  cluster;
 8011258:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801125a:	69ba      	ldr	r2, [r7, #24]
 801125c:	601a      	str	r2, [r3, #0]
    cache_entry_ptr -> fx_fat_cache_entry_value   =  *entry_ptr;
 801125e:	697b      	ldr	r3, [r7, #20]
 8011260:	681a      	ldr	r2, [r3, #0]
 8011262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011264:	605a      	str	r2, [r3, #4]

    /* Return success to the caller.  */
    return(FX_SUCCESS);
 8011266:	2300      	movs	r3, #0
}
 8011268:	4618      	mov	r0, r3
 801126a:	3750      	adds	r7, #80	@ 0x50
 801126c:	46bd      	mov	sp, r7
 801126e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011272 <_fx_utility_FAT_entry_write>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_FAT_entry_write(FX_MEDIA *media_ptr, ULONG cluster, ULONG next_cluster)
{
 8011272:	b590      	push	{r4, r7, lr}
 8011274:	b089      	sub	sp, #36	@ 0x24
 8011276:	af00      	add	r7, sp, #0
 8011278:	60f8      	str	r0, [r7, #12]
 801127a:	60b9      	str	r1, [r7, #8]
 801127c:	607a      	str	r2, [r7, #4]
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

#ifndef FX_MEDIA_STATISTICS_DISABLE
    /* Increment the number of FAT entry writes and cache hits.  */
    media_ptr -> fx_media_fat_entry_writes++;
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
 8011284:	1c5a      	adds	r2, r3, #1
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
    media_ptr -> fx_media_fat_entry_cache_write_hits++;
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 8011292:	1c5a      	adds	r2, r3, #1
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188

    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_FAT_ENTRY_WRITE_EXTENSION

    /* Calculate the area of the cache for this FAT entry.  */
    index =  (cluster & FX_FAT_CACHE_HASH_MASK) * FX_FAT_CACHE_DEPTH;
 801129a:	68bb      	ldr	r3, [r7, #8]
 801129c:	f003 0303 	and.w	r3, r3, #3
 80112a0:	009b      	lsls	r3, r3, #2
 80112a2:	61bb      	str	r3, [r7, #24]

    /* Build a pointer to the cache entry.  */
    cache_entry_ptr =  &media_ptr -> fx_media_fat_cache[index];
 80112a4:	69ba      	ldr	r2, [r7, #24]
 80112a6:	4613      	mov	r3, r2
 80112a8:	005b      	lsls	r3, r3, #1
 80112aa:	4413      	add	r3, r2
 80112ac:	009b      	lsls	r3, r3, #2
 80112ae:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80112b2:	68fa      	ldr	r2, [r7, #12]
 80112b4:	4413      	add	r3, r2
 80112b6:	617b      	str	r3, [r7, #20]

    /* First search for the entry in the FAT entry cache.  */
    for (i = 0; i < FX_FAT_CACHE_DEPTH; i++)
 80112b8:	2300      	movs	r3, #0
 80112ba:	61fb      	str	r3, [r7, #28]
 80112bc:	e051      	b.n	8011362 <_fx_utility_FAT_entry_write+0xf0>
    {

        /* See if the entry matches the write request.  */
        if (((cache_entry_ptr + i) -> fx_fat_cache_entry_cluster) == cluster)
 80112be:	69fa      	ldr	r2, [r7, #28]
 80112c0:	4613      	mov	r3, r2
 80112c2:	005b      	lsls	r3, r3, #1
 80112c4:	4413      	add	r3, r2
 80112c6:	009b      	lsls	r3, r3, #2
 80112c8:	461a      	mov	r2, r3
 80112ca:	697b      	ldr	r3, [r7, #20]
 80112cc:	4413      	add	r3, r2
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	68ba      	ldr	r2, [r7, #8]
 80112d2:	429a      	cmp	r2, r3
 80112d4:	d142      	bne.n	801135c <_fx_utility_FAT_entry_write+0xea>
        {

            /* Yes, we have a matching entry.  Save the new information in the FAT
               cache and mark this entry as dirty.  */
            (cache_entry_ptr + i) -> fx_fat_cache_entry_value =     next_cluster;
 80112d6:	69fa      	ldr	r2, [r7, #28]
 80112d8:	4613      	mov	r3, r2
 80112da:	005b      	lsls	r3, r3, #1
 80112dc:	4413      	add	r3, r2
 80112de:	009b      	lsls	r3, r3, #2
 80112e0:	461a      	mov	r2, r3
 80112e2:	697b      	ldr	r3, [r7, #20]
 80112e4:	4413      	add	r3, r2
 80112e6:	687a      	ldr	r2, [r7, #4]
 80112e8:	605a      	str	r2, [r3, #4]
            (cache_entry_ptr + i) -> fx_fat_cache_entry_dirty =     1;
 80112ea:	69fa      	ldr	r2, [r7, #28]
 80112ec:	4613      	mov	r3, r2
 80112ee:	005b      	lsls	r3, r3, #1
 80112f0:	4413      	add	r3, r2
 80112f2:	009b      	lsls	r3, r3, #2
 80112f4:	461a      	mov	r2, r3
 80112f6:	697b      	ldr	r3, [r7, #20]
 80112f8:	4413      	add	r3, r2
 80112fa:	2201      	movs	r2, #1
 80112fc:	609a      	str	r2, [r3, #8]

            /* Determine if the driver has requested notification when data sectors in the media
               become free.  This can be useful to FLASH manager software.  */
            if ((media_ptr -> fx_media_driver_free_sector_update) && (next_cluster == FX_FREE_CLUSTER))
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011304:	2b00      	cmp	r3, #0
 8011306:	d027      	beq.n	8011358 <_fx_utility_FAT_entry_write+0xe6>
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d124      	bne.n	8011358 <_fx_utility_FAT_entry_write+0xe6>
                   not in use.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE

                /* Increment the number of driver release sectors requests.  */
                media_ptr -> fx_media_driver_release_sectors_requests++;
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8011314:	1c5a      	adds	r2, r3, #1
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
#endif

                /* This cluster is being released so inform the driver that the
                   corresponding sectors are now available.  */
                media_ptr -> fx_media_driver_request =          FX_DRIVER_RELEASE_SECTORS;
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	2206      	movs	r2, #6
 8011320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	2290      	movs	r2, #144	@ 0x90
 8011328:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                media_ptr -> fx_media_driver_logical_sector =   (media_ptr -> fx_media_data_sector_start +
 801132c:	68fb      	ldr	r3, [r7, #12]
 801132e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
                                                                 ((cluster - FX_FAT_ENTRY_START) * media_ptr -> fx_media_sectors_per_cluster));
 8011330:	68bb      	ldr	r3, [r7, #8]
 8011332:	3b02      	subs	r3, #2
 8011334:	68f9      	ldr	r1, [r7, #12]
 8011336:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8011338:	fb01 f303 	mul.w	r3, r1, r3
                media_ptr -> fx_media_driver_logical_sector =   (media_ptr -> fx_media_data_sector_start +
 801133c:	441a      	add	r2, r3
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                media_ptr -> fx_media_driver_sectors =          media_ptr -> fx_media_sectors_per_cluster;
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

                /* If trace is enabled, insert this event into the trace buffer.  */
                FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_RELEASE_SECTORS, media_ptr, media_ptr -> fx_media_driver_logical_sector, media_ptr -> fx_media_driver_sectors, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                /* Call the driver.  */
                (media_ptr -> fx_media_driver_entry)(media_ptr);
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8011354:	68f8      	ldr	r0, [r7, #12]
 8011356:	4798      	blx	r3
            }

            /* Done, return successful status.  */
            return(FX_SUCCESS);
 8011358:	2300      	movs	r3, #0
 801135a:	e07a      	b.n	8011452 <_fx_utility_FAT_entry_write+0x1e0>
    for (i = 0; i < FX_FAT_CACHE_DEPTH; i++)
 801135c:	69fb      	ldr	r3, [r7, #28]
 801135e:	3301      	adds	r3, #1
 8011360:	61fb      	str	r3, [r7, #28]
 8011362:	69fb      	ldr	r3, [r7, #28]
 8011364:	2b03      	cmp	r3, #3
 8011366:	d9aa      	bls.n	80112be <_fx_utility_FAT_entry_write+0x4c>
    /* If we reach this point, we know that the FAT write request is not in
       the cache.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE
    /* Decrement the number of cache hits.  */
    media_ptr -> fx_media_fat_entry_cache_write_hits--;
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 801136e:	1e5a      	subs	r2, r3, #1
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188

    /* Increment the number of cache misses.  */
    media_ptr -> fx_media_fat_entry_cache_write_misses++;
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 801137c:	1c5a      	adds	r2, r3, #1
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
#endif

    /* Determine if the oldest entry is dirty and needs to be flushed.  */
    if (media_ptr -> fx_media_fat_cache[index + 3].fx_fat_cache_entry_dirty == 1)
 8011384:	69bb      	ldr	r3, [r7, #24]
 8011386:	1cda      	adds	r2, r3, #3
 8011388:	68f9      	ldr	r1, [r7, #12]
 801138a:	4613      	mov	r3, r2
 801138c:	005b      	lsls	r3, r3, #1
 801138e:	4413      	add	r3, r2
 8011390:	009b      	lsls	r3, r3, #2
 8011392:	440b      	add	r3, r1
 8011394:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	2b01      	cmp	r3, #1
 801139c:	d108      	bne.n	80113b0 <_fx_utility_FAT_entry_write+0x13e>
    {

        /* Flush the dirty entry so it can be used to hold the current
           FAT entry write request.  */
        status = _fx_utility_FAT_flush(media_ptr);
 801139e:	68f8      	ldr	r0, [r7, #12]
 80113a0:	f000 f85b 	bl	801145a <_fx_utility_FAT_flush>
 80113a4:	6138      	str	r0, [r7, #16]

        /* Determine if the write was successful.  */
        if (status != FX_SUCCESS)
 80113a6:	693b      	ldr	r3, [r7, #16]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d001      	beq.n	80113b0 <_fx_utility_FAT_entry_write+0x13e>
        {

            /* No, return error status to caller.  */
            return(status);
 80113ac:	693b      	ldr	r3, [r7, #16]
 80113ae:	e050      	b.n	8011452 <_fx_utility_FAT_entry_write+0x1e0>
        }

    }

    /* Move all the cache entries down so the oldest is at the bottom.  */
    *(cache_entry_ptr + 3) =  *(cache_entry_ptr + 2);
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	4614      	mov	r4, r2
 80113ba:	3318      	adds	r3, #24
 80113bc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80113c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    *(cache_entry_ptr + 2) =  *(cache_entry_ptr + 1);
 80113c4:	697b      	ldr	r3, [r7, #20]
 80113c6:	f103 0218 	add.w	r2, r3, #24
 80113ca:	697b      	ldr	r3, [r7, #20]
 80113cc:	4614      	mov	r4, r2
 80113ce:	330c      	adds	r3, #12
 80113d0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80113d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    *(cache_entry_ptr + 1) =  *(cache_entry_ptr);
 80113d8:	697b      	ldr	r3, [r7, #20]
 80113da:	330c      	adds	r3, #12
 80113dc:	697a      	ldr	r2, [r7, #20]
 80113de:	ca07      	ldmia	r2, {r0, r1, r2}
 80113e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    /* Save the current FAT entry write request and mark as dirty.  */
    cache_entry_ptr -> fx_fat_cache_entry_dirty =    1;
 80113e4:	697b      	ldr	r3, [r7, #20]
 80113e6:	2201      	movs	r2, #1
 80113e8:	609a      	str	r2, [r3, #8]
    cache_entry_ptr -> fx_fat_cache_entry_cluster =  cluster;
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	68ba      	ldr	r2, [r7, #8]
 80113ee:	601a      	str	r2, [r3, #0]
    cache_entry_ptr -> fx_fat_cache_entry_value =    next_cluster;
 80113f0:	697b      	ldr	r3, [r7, #20]
 80113f2:	687a      	ldr	r2, [r7, #4]
 80113f4:	605a      	str	r2, [r3, #4]

    /* Determine if the driver has requested notification when data sectors in the media
       become free.  This can be useful to FLASH manager software.  */
    if ((media_ptr -> fx_media_driver_free_sector_update) && (next_cluster == FX_FREE_CLUSTER))
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d027      	beq.n	8011450 <_fx_utility_FAT_entry_write+0x1de>
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2b00      	cmp	r3, #0
 8011404:	d124      	bne.n	8011450 <_fx_utility_FAT_entry_write+0x1de>
           not in use.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver release sectors requests.  */
        media_ptr -> fx_media_driver_release_sectors_requests++;
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 801140c:	1c5a      	adds	r2, r3, #1
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
#endif

        /* This cluster is being released so inform the driver that the
              corresponding sectors are now available.  */
        media_ptr -> fx_media_driver_request =          FX_DRIVER_RELEASE_SECTORS;
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	2206      	movs	r2, #6
 8011418:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	2290      	movs	r2, #144	@ 0x90
 8011420:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        media_ptr -> fx_media_driver_logical_sector =   (media_ptr -> fx_media_data_sector_start +
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
                                                         ((cluster - FX_FAT_ENTRY_START) * media_ptr -> fx_media_sectors_per_cluster));
 8011428:	68bb      	ldr	r3, [r7, #8]
 801142a:	3b02      	subs	r3, #2
 801142c:	68f9      	ldr	r1, [r7, #12]
 801142e:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8011430:	fb01 f303 	mul.w	r3, r1, r3
        media_ptr -> fx_media_driver_logical_sector =   (media_ptr -> fx_media_data_sector_start +
 8011434:	441a      	add	r2, r3
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        media_ptr -> fx_media_driver_sectors =          media_ptr -> fx_media_sectors_per_cluster;
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_RELEASE_SECTORS, media_ptr, media_ptr -> fx_media_driver_logical_sector, media_ptr -> fx_media_driver_sectors, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Call the driver.  */
        (media_ptr -> fx_media_driver_entry)(media_ptr);
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801144c:	68f8      	ldr	r0, [r7, #12]
 801144e:	4798      	blx	r3
    }

    /* Return success to caller.  */
    return(FX_SUCCESS);
 8011450:	2300      	movs	r3, #0
}
 8011452:	4618      	mov	r0, r3
 8011454:	3724      	adds	r7, #36	@ 0x24
 8011456:	46bd      	mov	sp, r7
 8011458:	bd90      	pop	{r4, r7, pc}

0801145a <_fx_utility_FAT_flush>:
/*                                            FAT secondary update map,   */
/*                                            resulting in version 6.1.2  */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_FAT_flush(FX_MEDIA *media_ptr)
{
 801145a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801145e:	b09a      	sub	sp, #104	@ 0x68
 8011460:	af04      	add	r7, sp, #16
 8011462:	61f8      	str	r0, [r7, #28]
INT    multi_sector_entry;
ULONG  sector;

#ifndef FX_MEDIA_STATISTICS_DISABLE
    /* Increment the number of cache flush requests.  */
    media_ptr -> fx_media_fat_cache_flushes++;
 8011464:	69fb      	ldr	r3, [r7, #28]
 8011466:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 801146a:	1c5a      	adds	r2, r3, #1
 801146c:	69fb      	ldr	r3, [r7, #28]
 801146e:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
#endif

    /* Loop through the media's FAT cache and flush out dirty entries.  */
    for (index = 0; index < FX_MAX_FAT_CACHE; index++)
 8011472:	2300      	movs	r3, #0
 8011474:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011476:	e337      	b.n	8011ae8 <_fx_utility_FAT_flush+0x68e>
    {

        /* Determine if the entry is dirty.  */
        if ((media_ptr -> fx_media_fat_cache[index].fx_fat_cache_entry_dirty) == 0)
 8011478:	69f9      	ldr	r1, [r7, #28]
 801147a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801147c:	4613      	mov	r3, r2
 801147e:	005b      	lsls	r3, r3, #1
 8011480:	4413      	add	r3, r2
 8011482:	009b      	lsls	r3, r3, #2
 8011484:	440b      	add	r3, r1
 8011486:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	2b00      	cmp	r3, #0
 801148e:	f000 8325 	beq.w	8011adc <_fx_utility_FAT_flush+0x682>

        /* Otherwise, the entry is indeed dirty and must be flushed out.  Process
           relative to the type of FAT that is being used.  */

        /* Pickup the contents of the FAT cache entry.  */
        cluster =       media_ptr -> fx_media_fat_cache[index].fx_fat_cache_entry_cluster;
 8011492:	69f9      	ldr	r1, [r7, #28]
 8011494:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011496:	4613      	mov	r3, r2
 8011498:	005b      	lsls	r3, r3, #1
 801149a:	4413      	add	r3, r2
 801149c:	009b      	lsls	r3, r3, #2
 801149e:	440b      	add	r3, r1
 80114a0:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Determine which type of FAT is present.  */
#ifdef FX_ENABLE_EXFAT
        if (media_ptr -> fx_media_FAT_type == FX_FAT12)
#else
        if (media_ptr -> fx_media_12_bit_FAT)
 80114a8:	69fb      	ldr	r3, [r7, #28]
 80114aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	f000 816c 	beq.w	801178a <_fx_utility_FAT_flush+0x330>
#endif /* FX_ENABLE_EXFAT */
        {

            /* Calculate the byte offset to the cluster entry.  */
            byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 80114b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80114b4:	005a      	lsls	r2, r3, #1
 80114b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80114b8:	4413      	add	r3, r2
 80114ba:	085b      	lsrs	r3, r3, #1
 80114bc:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Calculate the FAT sector the requested FAT entry resides in.  */
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80114be:	69fb      	ldr	r3, [r7, #28]
 80114c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114c2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80114c4:	fbb2 f2f3 	udiv	r2, r2, r3
                (ULONG)media_ptr -> fx_media_reserved_sectors;
 80114c8:	69fb      	ldr	r3, [r7, #28]
 80114ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80114cc:	4413      	add	r3, r2
 80114ce:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Initialize as not written.  */
            multi_sector_entry = -1;
 80114d0:	f04f 33ff 	mov.w	r3, #4294967295
 80114d4:	647b      	str	r3, [r7, #68]	@ 0x44

            for (;;)
            {

                /* Pickup the FAT sector.  */
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80114d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80114d8:	2200      	movs	r2, #0
 80114da:	461c      	mov	r4, r3
 80114dc:	4615      	mov	r5, r2
                                                          media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 80114de:	69fb      	ldr	r3, [r7, #28]
 80114e0:	689a      	ldr	r2, [r3, #8]
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80114e2:	2302      	movs	r3, #2
 80114e4:	9302      	str	r3, [sp, #8]
 80114e6:	2301      	movs	r3, #1
 80114e8:	9301      	str	r3, [sp, #4]
 80114ea:	9200      	str	r2, [sp, #0]
 80114ec:	4622      	mov	r2, r4
 80114ee:	462b      	mov	r3, r5
 80114f0:	69f8      	ldr	r0, [r7, #28]
 80114f2:	f000 ffe3 	bl	80124bc <_fx_utility_logical_sector_read>
 80114f6:	63b8      	str	r0, [r7, #56]	@ 0x38

                /* Determine if an error occurred.  */
                if (status != FX_SUCCESS)
 80114f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d001      	beq.n	8011502 <_fx_utility_FAT_flush+0xa8>
                {

                    /* Return the error status.  */
                    return(status);
 80114fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011500:	e2f7      	b.n	8011af2 <_fx_utility_FAT_flush+0x698>
                }

                /* Determine if a mulit-sector FAT update is present.  */
                if (multi_sector_entry != -1)
 8011502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011508:	d037      	beq.n	801157a <_fx_utility_FAT_flush+0x120>

                    /* Yes, store the remaining portion of the new FAT entry in the
                       next FAT sector.  */

                    /* Setup a pointer into the buffer.  */
                    FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer;
 801150a:	69fb      	ldr	r3, [r7, #28]
 801150c:	689b      	ldr	r3, [r3, #8]
 801150e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Pickup the cluster and next cluster.  */
                    cluster = (media_ptr -> fx_media_fat_cache[multi_sector_entry].fx_fat_cache_entry_cluster);
 8011510:	69f9      	ldr	r1, [r7, #28]
 8011512:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011514:	4613      	mov	r3, r2
 8011516:	005b      	lsls	r3, r3, #1
 8011518:	4413      	add	r3, r2
 801151a:	009b      	lsls	r3, r3, #2
 801151c:	440b      	add	r3, r1
 801151e:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	643b      	str	r3, [r7, #64]	@ 0x40
                    next_cluster = media_ptr -> fx_media_fat_cache[multi_sector_entry].fx_fat_cache_entry_value;
 8011526:	69f9      	ldr	r1, [r7, #28]
 8011528:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801152a:	4613      	mov	r3, r2
 801152c:	005b      	lsls	r3, r3, #1
 801152e:	4413      	add	r3, r2
 8011530:	009b      	lsls	r3, r3, #2
 8011532:	440b      	add	r3, r1
 8011534:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	62bb      	str	r3, [r7, #40]	@ 0x28

                    /* Determine if the cluster entry is odd or even.  */
                    if (cluster & 1)
 801153c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801153e:	f003 0301 	and.w	r3, r3, #1
 8011542:	2b00      	cmp	r3, #0
 8011544:	d005      	beq.n	8011552 <_fx_utility_FAT_flush+0xf8>
                    {

                        /* Store the upper 8 bits of the FAT entry.  */
                        *FAT_ptr =  (UCHAR)((next_cluster >> 4) & 0xFF);
 8011546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011548:	091b      	lsrs	r3, r3, #4
 801154a:	b2db      	uxtb	r3, r3
 801154c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801154e:	7013      	strb	r3, [r2, #0]
 8011550:	e010      	b.n	8011574 <_fx_utility_FAT_flush+0x11a>
                    }
                    else
                    {

                        /* Store the upper 4 bits of the FAT entry.  */
                        temp =  ((UINT)*FAT_ptr) & 0xF0;
 8011552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011554:	781b      	ldrb	r3, [r3, #0]
 8011556:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801155a:	627b      	str	r3, [r7, #36]	@ 0x24
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster >> 8) & 0xF));
 801155c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801155e:	b2da      	uxtb	r2, r3
 8011560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011562:	0a1b      	lsrs	r3, r3, #8
 8011564:	b2db      	uxtb	r3, r3
 8011566:	f003 030f 	and.w	r3, r3, #15
 801156a:	b2db      	uxtb	r3, r3
 801156c:	4313      	orrs	r3, r2
 801156e:	b2db      	uxtb	r3, r3
 8011570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011572:	7013      	strb	r3, [r2, #0]
                    }

                    /* Clear the multi-sector flag.  */
                    multi_sector_entry = -1;
 8011574:	f04f 33ff 	mov.w	r3, #4294967295
 8011578:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Loop through the remainder of the cache to check for multiple entries
                   within the same FAT sector being written out.  */
                for (i = index; i < FX_MAX_FAT_CACHE; i++)
 801157a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801157c:	653b      	str	r3, [r7, #80]	@ 0x50
 801157e:	e0a0      	b.n	80116c2 <_fx_utility_FAT_flush+0x268>
                {

                    /* Is the cache entry dirty?  */
                    if ((media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty) == 0)
 8011580:	69f9      	ldr	r1, [r7, #28]
 8011582:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011584:	4613      	mov	r3, r2
 8011586:	005b      	lsls	r3, r3, #1
 8011588:	4413      	add	r3, r2
 801158a:	009b      	lsls	r3, r3, #2
 801158c:	440b      	add	r3, r1
 801158e:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	2b00      	cmp	r3, #0
 8011596:	f000 808a 	beq.w	80116ae <_fx_utility_FAT_flush+0x254>
                        /* Not dirty, does not need to be flushed.  */
                        continue;
                    }

                    /* Isolate the cluster.  */
                    cluster = (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster);
 801159a:	69f9      	ldr	r1, [r7, #28]
 801159c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801159e:	4613      	mov	r3, r2
 80115a0:	005b      	lsls	r3, r3, #1
 80115a2:	4413      	add	r3, r2
 80115a4:	009b      	lsls	r3, r3, #2
 80115a6:	440b      	add	r3, r1
 80115a8:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	643b      	str	r3, [r7, #64]	@ 0x40

                    /* Calculate the byte offset to the cluster entry.  */
                    byte_offset =  (((ULONG)cluster << 1) + cluster) >> 1;
 80115b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115b2:	005a      	lsls	r2, r3, #1
 80115b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115b6:	4413      	add	r3, r2
 80115b8:	085b      	lsrs	r3, r3, #1
 80115ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

                    /* Pickup the sector.  */
                    sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80115bc:	69fb      	ldr	r3, [r7, #28]
 80115be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80115c2:	fbb2 f2f3 	udiv	r2, r2, r3
                        (ULONG)media_ptr -> fx_media_reserved_sectors;
 80115c6:	69fb      	ldr	r3, [r7, #28]
 80115c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80115ca:	4413      	add	r3, r2
 80115cc:	633b      	str	r3, [r7, #48]	@ 0x30

                    /* Is it the current FAT sector?  */
                    if (sector != FAT_sector)
 80115ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80115d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80115d2:	429a      	cmp	r2, r3
 80115d4:	d16d      	bne.n	80116b2 <_fx_utility_FAT_flush+0x258>
                        /* Different FAT sector - not in this pass of the loop.  */
                        continue;
                    }

                    /* Pickup new value for this FAT entry.  */
                    next_cluster =  media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value;
 80115d6:	69f9      	ldr	r1, [r7, #28]
 80115d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80115da:	4613      	mov	r3, r2
 80115dc:	005b      	lsls	r3, r3, #1
 80115de:	4413      	add	r3, r2
 80115e0:	009b      	lsls	r3, r3, #2
 80115e2:	440b      	add	r3, r1
 80115e4:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	62bb      	str	r3, [r7, #40]	@ 0x28

                    /* Now calculate the byte offset into this FAT sector.  */
                    byte_offset =  byte_offset -
                        ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 80115ec:	69fb      	ldr	r3, [r7, #28]
 80115ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80115f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80115f2:	1ad2      	subs	r2, r2, r3
                         media_ptr -> fx_media_bytes_per_sector);
 80115f4:	69fb      	ldr	r3, [r7, #28]
 80115f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                        ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 80115f8:	fb02 f303 	mul.w	r3, r2, r3
                    byte_offset =  byte_offset -
 80115fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80115fe:	1ad3      	subs	r3, r2, r3
 8011600:	63fb      	str	r3, [r7, #60]	@ 0x3c

                    /* Determine if we are now past the end of the FAT buffer in memory.  */
                    if (byte_offset == (ULONG)(media_ptr -> fx_media_bytes_per_sector - 1))
 8011602:	69fb      	ldr	r3, [r7, #28]
 8011604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011606:	3b01      	subs	r3, #1
 8011608:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801160a:	429a      	cmp	r2, r3
 801160c:	d101      	bne.n	8011612 <_fx_utility_FAT_flush+0x1b8>
                    {

                        /* Yes, we need to read the next sector */
                        multi_sector_entry = (INT)i;
 801160e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011610:	647b      	str	r3, [r7, #68]	@ 0x44
                    }

                    /* Setup a pointer into the buffer.  */
                    FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 8011612:	69fb      	ldr	r3, [r7, #28]
 8011614:	689a      	ldr	r2, [r3, #8]
 8011616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011618:	4413      	add	r3, r2
 801161a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Clear the dirty flag.  */
                    media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty = 0;
 801161c:	69f9      	ldr	r1, [r7, #28]
 801161e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011620:	4613      	mov	r3, r2
 8011622:	005b      	lsls	r3, r3, #1
 8011624:	4413      	add	r3, r2
 8011626:	009b      	lsls	r3, r3, #2
 8011628:	440b      	add	r3, r1
 801162a:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801162e:	2200      	movs	r2, #0
 8011630:	601a      	str	r2, [r3, #0]

                    /* Determine if the cluster entry is odd or even.  */
                    if (cluster & 1)
 8011632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011634:	f003 0301 	and.w	r3, r3, #1
 8011638:	2b00      	cmp	r3, #0
 801163a:	d01b      	beq.n	8011674 <_fx_utility_FAT_flush+0x21a>
                        /* Odd cluster number.  */

                        /* Pickup the upper nibble of the FAT entry.  */

                        /* First, set the lower nibble of the FAT entry.  */
                        temp =      (((UINT)*FAT_ptr) & 0x0F);
 801163c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801163e:	781b      	ldrb	r3, [r3, #0]
 8011640:	f003 030f 	and.w	r3, r3, #15
 8011644:	627b      	str	r3, [r7, #36]	@ 0x24
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster << 4) & 0xF0));
 8011646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011648:	b2da      	uxtb	r2, r3
 801164a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801164c:	b2db      	uxtb	r3, r3
 801164e:	011b      	lsls	r3, r3, #4
 8011650:	b2db      	uxtb	r3, r3
 8011652:	4313      	orrs	r3, r2
 8011654:	b2db      	uxtb	r3, r3
 8011656:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011658:	7013      	strb	r3, [r2, #0]

                        /* Determine if this is a mulit-sector entry.  */
                        if ((multi_sector_entry) == (INT)i)
 801165a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801165c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801165e:	429a      	cmp	r2, r3
 8011660:	d029      	beq.n	80116b6 <_fx_utility_FAT_flush+0x25c>
                            /* Yes, requires multiple sector - will write rest of the part later.  */
                            continue;
                        }

                        /* Move to the next byte of the FAT entry.  */
                        FAT_ptr++;
 8011662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011664:	3301      	adds	r3, #1
 8011666:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Store the upper 8 bits of the FAT entry.  */
                        *FAT_ptr =  (UCHAR)((next_cluster >> 4) & 0xFF);
 8011668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801166a:	091b      	lsrs	r3, r3, #4
 801166c:	b2db      	uxtb	r3, r3
 801166e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011670:	7013      	strb	r3, [r2, #0]
 8011672:	e023      	b.n	80116bc <_fx_utility_FAT_flush+0x262>
                    {

                        /* Even cluster number.  */

                        /* Store the lower byte of the FAT entry.  */
                        *FAT_ptr =  (UCHAR)(next_cluster & 0xFF);
 8011674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011676:	b2db      	uxtb	r3, r3
 8011678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801167a:	7013      	strb	r3, [r2, #0]

                        /* Determine if this is a mulit-sector entry.  */
                        if ((multi_sector_entry) == (INT)i)
 801167c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801167e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011680:	429a      	cmp	r2, r3
 8011682:	d01a      	beq.n	80116ba <_fx_utility_FAT_flush+0x260>
                            /* Yes, requires multiple sector - will write rest of the part later.  */
                            continue;
                        }

                        /* Move to the next nibble of the FAT entry.  */
                        FAT_ptr++;
 8011684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011686:	3301      	adds	r3, #1
 8011688:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Store the upper 4 bits of the FAT entry.  */
                        temp =  ((UINT)*FAT_ptr) & 0xF0;
 801168a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801168c:	781b      	ldrb	r3, [r3, #0]
 801168e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011692:	627b      	str	r3, [r7, #36]	@ 0x24
                        *FAT_ptr =  (UCHAR)(temp | ((next_cluster >> 8) & 0xF));
 8011694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011696:	b2da      	uxtb	r2, r3
 8011698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801169a:	0a1b      	lsrs	r3, r3, #8
 801169c:	b2db      	uxtb	r3, r3
 801169e:	f003 030f 	and.w	r3, r3, #15
 80116a2:	b2db      	uxtb	r3, r3
 80116a4:	4313      	orrs	r3, r2
 80116a6:	b2db      	uxtb	r3, r3
 80116a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116aa:	7013      	strb	r3, [r2, #0]
 80116ac:	e006      	b.n	80116bc <_fx_utility_FAT_flush+0x262>
                        continue;
 80116ae:	bf00      	nop
 80116b0:	e004      	b.n	80116bc <_fx_utility_FAT_flush+0x262>
                        continue;
 80116b2:	bf00      	nop
 80116b4:	e002      	b.n	80116bc <_fx_utility_FAT_flush+0x262>
                            continue;
 80116b6:	bf00      	nop
 80116b8:	e000      	b.n	80116bc <_fx_utility_FAT_flush+0x262>
                            continue;
 80116ba:	bf00      	nop
                for (i = index; i < FX_MAX_FAT_CACHE; i++)
 80116bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80116be:	3301      	adds	r3, #1
 80116c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80116c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80116c4:	2b0f      	cmp	r3, #15
 80116c6:	f67f af5b 	bls.w	8011580 <_fx_utility_FAT_flush+0x126>
                    }
                }

                /* First, write out the current sector. */
                status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 80116ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80116cc:	2200      	movs	r2, #0
 80116ce:	4698      	mov	r8, r3
 80116d0:	4691      	mov	r9, r2
                                                           media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 80116d2:	69fb      	ldr	r3, [r7, #28]
 80116d4:	689a      	ldr	r2, [r3, #8]
                status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 80116d6:	2302      	movs	r3, #2
 80116d8:	9302      	str	r3, [sp, #8]
 80116da:	2301      	movs	r3, #1
 80116dc:	9301      	str	r3, [sp, #4]
 80116de:	9200      	str	r2, [sp, #0]
 80116e0:	4642      	mov	r2, r8
 80116e2:	464b      	mov	r3, r9
 80116e4:	69f8      	ldr	r0, [r7, #28]
 80116e6:	f001 f97d 	bl	80129e4 <_fx_utility_logical_sector_write>
 80116ea:	63b8      	str	r0, [r7, #56]	@ 0x38
                /* Determine if an error occurred.  */
                if (status != FX_SUCCESS)
 80116ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d001      	beq.n	80116f6 <_fx_utility_FAT_flush+0x29c>
                {

                    /* Return the error status.  */
                    return(status);
 80116f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116f4:	e1fd      	b.n	8011af2 <_fx_utility_FAT_flush+0x698>
                }

                /* Mark the FAT sector update bit map to indicate this sector has been written.  */
                if (media_ptr -> fx_media_sectors_per_FAT % (FX_FAT_MAP_SIZE << 3) == 0)
 80116f6:	69fb      	ldr	r3, [r7, #28]
 80116f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d105      	bne.n	801170e <_fx_utility_FAT_flush+0x2b4>
                {
                    sectors_per_bit =  (UCHAR)((UINT)media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3));
 8011702:	69fb      	ldr	r3, [r7, #28]
 8011704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011706:	0a9b      	lsrs	r3, r3, #10
 8011708:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 801170c:	e006      	b.n	801171c <_fx_utility_FAT_flush+0x2c2>
                }
                else
                {
                    sectors_per_bit =  (UCHAR)((UINT)media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3) + 1);
 801170e:	69fb      	ldr	r3, [r7, #28]
 8011710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011712:	0a9b      	lsrs	r3, r3, #10
 8011714:	b2db      	uxtb	r3, r3
 8011716:	3301      	adds	r3, #1
 8011718:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
                }

                /* Check for invalid value.  */
                if (sectors_per_bit == 0)
 801171c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8011720:	2b00      	cmp	r3, #0
 8011722:	d101      	bne.n	8011728 <_fx_utility_FAT_flush+0x2ce>
                {

                    /* Invalid media, return error.  */
                    return(FX_MEDIA_INVALID);
 8011724:	2302      	movs	r3, #2
 8011726:	e1e4      	b.n	8011af2 <_fx_utility_FAT_flush+0x698>
                }

                ind = ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) >> 3;
 8011728:	69fb      	ldr	r3, [r7, #28]
 801172a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801172c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801172e:	1ad2      	subs	r2, r2, r3
 8011730:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8011734:	fbb2 f3f3 	udiv	r3, r2, r3
 8011738:	08db      	lsrs	r3, r3, #3
 801173a:	637b      	str	r3, [r7, #52]	@ 0x34
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
                    (UCHAR)((INT)media_ptr -> fx_media_fat_secondary_update_map[ind]
 801173c:	69fa      	ldr	r2, [r7, #28]
 801173e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011740:	4413      	add	r3, r2
 8011742:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 8011746:	781b      	ldrb	r3, [r3, #0]
 8011748:	b259      	sxtb	r1, r3
                    | (1 <<(((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) & 7)));
 801174a:	69fb      	ldr	r3, [r7, #28]
 801174c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801174e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011750:	1a9a      	subs	r2, r3, r2
 8011752:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8011756:	fbb2 f3f3 	udiv	r3, r2, r3
 801175a:	f003 0207 	and.w	r2, r3, #7
 801175e:	2301      	movs	r3, #1
 8011760:	4093      	lsls	r3, r2
 8011762:	b25b      	sxtb	r3, r3
 8011764:	430b      	orrs	r3, r1
 8011766:	b25b      	sxtb	r3, r3
                    (UCHAR)((INT)media_ptr -> fx_media_fat_secondary_update_map[ind]
 8011768:	b2d9      	uxtb	r1, r3
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
 801176a:	69fa      	ldr	r2, [r7, #28]
 801176c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801176e:	4413      	add	r3, r2
 8011770:	f503 62fd 	add.w	r2, r3, #2024	@ 0x7e8
 8011774:	460b      	mov	r3, r1
 8011776:	7013      	strb	r3, [r2, #0]

                /* Determine if the multi-sector flag is set.  */
                if (multi_sector_entry != -1)
 8011778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801177a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801177e:	f000 81af 	beq.w	8011ae0 <_fx_utility_FAT_flush+0x686>
                {

                    /* Yes, position to the next sector and read it in.  */
                    FAT_sector++;
 8011782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011784:	3301      	adds	r3, #1
 8011786:	657b      	str	r3, [r7, #84]	@ 0x54
                status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8011788:	e6a5      	b.n	80114d6 <_fx_utility_FAT_flush+0x7c>
            }
        }
#ifdef FX_ENABLE_EXFAT
        else if (media_ptr -> fx_media_FAT_type == FX_FAT16)
#else
        else if (!media_ptr -> fx_media_32_bit_FAT)
 801178a:	69fb      	ldr	r3, [r7, #28]
 801178c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801178e:	2b00      	cmp	r3, #0
 8011790:	f040 80d2 	bne.w	8011938 <_fx_utility_FAT_flush+0x4de>
        {

            /* 16-bit FAT is present.  */

            /* Calculate the byte offset to the cluster entry.  */
            byte_offset =  (((ULONG)cluster) << 1);
 8011794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011796:	005b      	lsls	r3, r3, #1
 8011798:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Calculate the FAT sector the requested FAT entry resides in.  */
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 801179a:	69fb      	ldr	r3, [r7, #28]
 801179c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801179e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80117a0:	fbb2 f2f3 	udiv	r2, r2, r3
                (ULONG)media_ptr -> fx_media_reserved_sectors;
 80117a4:	69fb      	ldr	r3, [r7, #28]
 80117a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80117a8:	4413      	add	r3, r2
 80117aa:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Read the FAT sector.  */
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80117ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80117ae:	2200      	movs	r2, #0
 80117b0:	469a      	mov	sl, r3
 80117b2:	4693      	mov	fp, r2
                                                      media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 80117b4:	69fb      	ldr	r3, [r7, #28]
 80117b6:	689a      	ldr	r2, [r3, #8]
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 80117b8:	2302      	movs	r3, #2
 80117ba:	9302      	str	r3, [sp, #8]
 80117bc:	2301      	movs	r3, #1
 80117be:	9301      	str	r3, [sp, #4]
 80117c0:	9200      	str	r2, [sp, #0]
 80117c2:	4652      	mov	r2, sl
 80117c4:	465b      	mov	r3, fp
 80117c6:	69f8      	ldr	r0, [r7, #28]
 80117c8:	f000 fe78 	bl	80124bc <_fx_utility_logical_sector_read>
 80117cc:	63b8      	str	r0, [r7, #56]	@ 0x38

            /* Determine if an error occurred.  */
            if (status != FX_SUCCESS)
 80117ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d001      	beq.n	80117d8 <_fx_utility_FAT_flush+0x37e>
            {

                /* Return the error status.  */
                return(status);
 80117d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117d6:	e18c      	b.n	8011af2 <_fx_utility_FAT_flush+0x698>
            }

            /* Loop through the remainder of the cache to check for multiple entries
               within the same FAT sector being written out.  */
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 80117d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80117da:	653b      	str	r3, [r7, #80]	@ 0x50
 80117dc:	e057      	b.n	801188e <_fx_utility_FAT_flush+0x434>
            {

                /* Determine if the entry is dirty.  */
                if (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty == 0)
 80117de:	69f9      	ldr	r1, [r7, #28]
 80117e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80117e2:	4613      	mov	r3, r2
 80117e4:	005b      	lsls	r3, r3, #1
 80117e6:	4413      	add	r3, r2
 80117e8:	009b      	lsls	r3, r3, #2
 80117ea:	440b      	add	r3, r1
 80117ec:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d045      	beq.n	8011882 <_fx_utility_FAT_flush+0x428>
                    /* Not dirty, does not need to be flushed.  */
                    continue;
                }

                /* Isolate the cluster.  */
                cluster = (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster);
 80117f6:	69f9      	ldr	r1, [r7, #28]
 80117f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80117fa:	4613      	mov	r3, r2
 80117fc:	005b      	lsls	r3, r3, #1
 80117fe:	4413      	add	r3, r2
 8011800:	009b      	lsls	r3, r3, #2
 8011802:	440b      	add	r3, r1
 8011804:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Calculate the byte offset to the cluster entry.  */
                byte_offset =  (((ULONG)cluster) * 2);
 801180c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801180e:	005b      	lsls	r3, r3, #1
 8011810:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Pickup the sector.  */
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8011812:	69fb      	ldr	r3, [r7, #28]
 8011814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011816:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011818:	fbb2 f2f3 	udiv	r2, r2, r3
                    (ULONG)media_ptr -> fx_media_reserved_sectors;
 801181c:	69fb      	ldr	r3, [r7, #28]
 801181e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 8011820:	4413      	add	r3, r2
 8011822:	633b      	str	r3, [r7, #48]	@ 0x30

                /* Is it the current FAT sector?  */
                if (sector != FAT_sector)
 8011824:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011828:	429a      	cmp	r2, r3
 801182a:	d12c      	bne.n	8011886 <_fx_utility_FAT_flush+0x42c>
                    continue;
                }

                /* Now calculate the byte offset into this FAT sector.  */
                byte_offset =  byte_offset -
                    ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 801182c:	69fb      	ldr	r3, [r7, #28]
 801182e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011830:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011832:	1ad2      	subs	r2, r2, r3
                     media_ptr -> fx_media_bytes_per_sector);
 8011834:	69fb      	ldr	r3, [r7, #28]
 8011836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                    ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 8011838:	fb02 f303 	mul.w	r3, r2, r3
                byte_offset =  byte_offset -
 801183c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801183e:	1ad3      	subs	r3, r2, r3
 8011840:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup a pointer into the buffer.  */
                FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 8011842:	69fb      	ldr	r3, [r7, #28]
 8011844:	689a      	ldr	r2, [r3, #8]
 8011846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011848:	4413      	add	r3, r2
 801184a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Pickup new value for this FAT entry.  */
                next_cluster =  media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value;
 801184c:	69f9      	ldr	r1, [r7, #28]
 801184e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011850:	4613      	mov	r3, r2
 8011852:	005b      	lsls	r3, r3, #1
 8011854:	4413      	add	r3, r2
 8011856:	009b      	lsls	r3, r3, #2
 8011858:	440b      	add	r3, r1
 801185a:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Store the FAT entry.  */
                _fx_utility_16_unsigned_write(FAT_ptr, (UINT)next_cluster);
 8011862:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011864:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011866:	f7ff fa88 	bl	8010d7a <_fx_utility_16_unsigned_write>

                /* Clear the dirty flag.  */
                media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty = 0;
 801186a:	69f9      	ldr	r1, [r7, #28]
 801186c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801186e:	4613      	mov	r3, r2
 8011870:	005b      	lsls	r3, r3, #1
 8011872:	4413      	add	r3, r2
 8011874:	009b      	lsls	r3, r3, #2
 8011876:	440b      	add	r3, r1
 8011878:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801187c:	2200      	movs	r2, #0
 801187e:	601a      	str	r2, [r3, #0]
 8011880:	e002      	b.n	8011888 <_fx_utility_FAT_flush+0x42e>
                    continue;
 8011882:	bf00      	nop
 8011884:	e000      	b.n	8011888 <_fx_utility_FAT_flush+0x42e>
                    continue;
 8011886:	bf00      	nop
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 8011888:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801188a:	3301      	adds	r3, #1
 801188c:	653b      	str	r3, [r7, #80]	@ 0x50
 801188e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011890:	2b0f      	cmp	r3, #15
 8011892:	d9a4      	bls.n	80117de <_fx_utility_FAT_flush+0x384>
            }

            /* Write the last written FAT sector out.  */
            status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 8011894:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011896:	2200      	movs	r2, #0
 8011898:	613b      	str	r3, [r7, #16]
 801189a:	617a      	str	r2, [r7, #20]
                                                       media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 801189c:	69fb      	ldr	r3, [r7, #28]
 801189e:	689a      	ldr	r2, [r3, #8]
            status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 80118a0:	2302      	movs	r3, #2
 80118a2:	9302      	str	r3, [sp, #8]
 80118a4:	2301      	movs	r3, #1
 80118a6:	9301      	str	r3, [sp, #4]
 80118a8:	9200      	str	r2, [sp, #0]
 80118aa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80118ae:	69f8      	ldr	r0, [r7, #28]
 80118b0:	f001 f898 	bl	80129e4 <_fx_utility_logical_sector_write>
 80118b4:	63b8      	str	r0, [r7, #56]	@ 0x38

            /* Determine if an error occurred.  */
            if (status != FX_SUCCESS)
 80118b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d001      	beq.n	80118c0 <_fx_utility_FAT_flush+0x466>
            {
                /* Return the error status.  */
                return(status);
 80118bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118be:	e118      	b.n	8011af2 <_fx_utility_FAT_flush+0x698>
            }

            /* Mark the FAT sector update bit map to indicate this sector has been
               written.  */
            if (media_ptr -> fx_media_sectors_per_FAT % (FX_FAT_MAP_SIZE << 3) == 0)
 80118c0:	69fb      	ldr	r3, [r7, #28]
 80118c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80118c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d105      	bne.n	80118d8 <_fx_utility_FAT_flush+0x47e>
            {
                sectors_per_bit =  (UCHAR)(media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3));
 80118cc:	69fb      	ldr	r3, [r7, #28]
 80118ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80118d0:	0a9b      	lsrs	r3, r3, #10
 80118d2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80118d6:	e006      	b.n	80118e6 <_fx_utility_FAT_flush+0x48c>
            }
            else
            {
                sectors_per_bit =  (UCHAR)((media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3)) + 1);
 80118d8:	69fb      	ldr	r3, [r7, #28]
 80118da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80118dc:	0a9b      	lsrs	r3, r3, #10
 80118de:	b2db      	uxtb	r3, r3
 80118e0:	3301      	adds	r3, #1
 80118e2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
            }
            ind = ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) >> 3;
 80118e6:	69fb      	ldr	r3, [r7, #28]
 80118e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80118ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80118ec:	1ad2      	subs	r2, r2, r3
 80118ee:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80118f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80118f6:	08db      	lsrs	r3, r3, #3
 80118f8:	637b      	str	r3, [r7, #52]	@ 0x34
            media_ptr -> fx_media_fat_secondary_update_map[ind] = 
                (UCHAR)((INT)media_ptr -> fx_media_fat_secondary_update_map[ind]
 80118fa:	69fa      	ldr	r2, [r7, #28]
 80118fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118fe:	4413      	add	r3, r2
 8011900:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 8011904:	781b      	ldrb	r3, [r3, #0]
 8011906:	b259      	sxtb	r1, r3
                | (1 <<(((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) & 7)));
 8011908:	69fb      	ldr	r3, [r7, #28]
 801190a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801190c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801190e:	1a9a      	subs	r2, r3, r2
 8011910:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8011914:	fbb2 f3f3 	udiv	r3, r2, r3
 8011918:	f003 0207 	and.w	r2, r3, #7
 801191c:	2301      	movs	r3, #1
 801191e:	4093      	lsls	r3, r2
 8011920:	b25b      	sxtb	r3, r3
 8011922:	430b      	orrs	r3, r1
 8011924:	b25b      	sxtb	r3, r3
                (UCHAR)((INT)media_ptr -> fx_media_fat_secondary_update_map[ind]
 8011926:	b2d9      	uxtb	r1, r3
            media_ptr -> fx_media_fat_secondary_update_map[ind] = 
 8011928:	69fa      	ldr	r2, [r7, #28]
 801192a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801192c:	4413      	add	r3, r2
 801192e:	f503 62fd 	add.w	r2, r3, #2024	@ 0x7e8
 8011932:	460b      	mov	r3, r1
 8011934:	7013      	strb	r3, [r2, #0]
 8011936:	e0d4      	b.n	8011ae2 <_fx_utility_FAT_flush+0x688>
        {

            /* 32-bit FAT or exFAT are present.  */

            /* Calculate the byte offset to the cluster entry.  */
            byte_offset =  (((ULONG)cluster) * 4);
 8011938:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801193a:	009b      	lsls	r3, r3, #2
 801193c:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Calculate the FAT sector the requested FAT entry resides in.  */
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 801193e:	69fb      	ldr	r3, [r7, #28]
 8011940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011942:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011944:	fbb2 f2f3 	udiv	r2, r2, r3
                (ULONG)media_ptr -> fx_media_reserved_sectors;
 8011948:	69fb      	ldr	r3, [r7, #28]
 801194a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            FAT_sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 801194c:	4413      	add	r3, r2
 801194e:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Read the FAT sector.  */
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 8011950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011952:	2200      	movs	r2, #0
 8011954:	60bb      	str	r3, [r7, #8]
 8011956:	60fa      	str	r2, [r7, #12]
                                                      media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 8011958:	69fb      	ldr	r3, [r7, #28]
 801195a:	689a      	ldr	r2, [r3, #8]
            status =  _fx_utility_logical_sector_read(media_ptr, (ULONG64) FAT_sector,
 801195c:	2302      	movs	r3, #2
 801195e:	9302      	str	r3, [sp, #8]
 8011960:	2301      	movs	r3, #1
 8011962:	9301      	str	r3, [sp, #4]
 8011964:	9200      	str	r2, [sp, #0]
 8011966:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801196a:	69f8      	ldr	r0, [r7, #28]
 801196c:	f000 fda6 	bl	80124bc <_fx_utility_logical_sector_read>
 8011970:	63b8      	str	r0, [r7, #56]	@ 0x38

            /* Determine if an error occurred.  */
            if (status != FX_SUCCESS)
 8011972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011974:	2b00      	cmp	r3, #0
 8011976:	d001      	beq.n	801197c <_fx_utility_FAT_flush+0x522>
            {

                /* Return the error status.  */
                return(status);
 8011978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801197a:	e0ba      	b.n	8011af2 <_fx_utility_FAT_flush+0x698>
            }

            /* Loop through the remainder of the cache to check for multiple entries
               within the same FAT sector being written out.  */
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 801197c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801197e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011980:	e057      	b.n	8011a32 <_fx_utility_FAT_flush+0x5d8>
            {

                /* Determine if the entry is dirty.  */
                if (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty == 0)
 8011982:	69f9      	ldr	r1, [r7, #28]
 8011984:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011986:	4613      	mov	r3, r2
 8011988:	005b      	lsls	r3, r3, #1
 801198a:	4413      	add	r3, r2
 801198c:	009b      	lsls	r3, r3, #2
 801198e:	440b      	add	r3, r1
 8011990:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d045      	beq.n	8011a26 <_fx_utility_FAT_flush+0x5cc>
                    /* Not dirty, does not need to be flushed.  */
                    continue;
                }

                /* Isolate the cluster.  */
                cluster = (media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_cluster);
 801199a:	69f9      	ldr	r1, [r7, #28]
 801199c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801199e:	4613      	mov	r3, r2
 80119a0:	005b      	lsls	r3, r3, #1
 80119a2:	4413      	add	r3, r2
 80119a4:	009b      	lsls	r3, r3, #2
 80119a6:	440b      	add	r3, r1
 80119a8:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Calculate the byte offset to the cluster entry.  */
                byte_offset =  (((ULONG)cluster) * 4);
 80119b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80119b2:	009b      	lsls	r3, r3, #2
 80119b4:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Pickup the sector.  */
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80119b6:	69fb      	ldr	r3, [r7, #28]
 80119b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80119bc:	fbb2 f2f3 	udiv	r2, r2, r3
                    (ULONG)media_ptr -> fx_media_reserved_sectors;
 80119c0:	69fb      	ldr	r3, [r7, #28]
 80119c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                sector =  (byte_offset / media_ptr -> fx_media_bytes_per_sector) +
 80119c4:	4413      	add	r3, r2
 80119c6:	633b      	str	r3, [r7, #48]	@ 0x30

                /* Is it the current FAT sector?  */
                if (sector != FAT_sector)
 80119c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80119ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80119cc:	429a      	cmp	r2, r3
 80119ce:	d12c      	bne.n	8011a2a <_fx_utility_FAT_flush+0x5d0>
                    continue;
                }

                /* Now calculate the byte offset into this FAT sector.  */
                byte_offset =  byte_offset -
                    ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 80119d0:	69fb      	ldr	r3, [r7, #28]
 80119d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80119d6:	1ad2      	subs	r2, r2, r3
                     media_ptr -> fx_media_bytes_per_sector);
 80119d8:	69fb      	ldr	r3, [r7, #28]
 80119da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                    ((FAT_sector - (ULONG)media_ptr -> fx_media_reserved_sectors) *
 80119dc:	fb02 f303 	mul.w	r3, r2, r3
                byte_offset =  byte_offset -
 80119e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80119e2:	1ad3      	subs	r3, r2, r3
 80119e4:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup a pointer into the buffer.  */
                FAT_ptr =  (UCHAR *)media_ptr -> fx_media_memory_buffer + (UINT)byte_offset;
 80119e6:	69fb      	ldr	r3, [r7, #28]
 80119e8:	689a      	ldr	r2, [r3, #8]
 80119ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80119ec:	4413      	add	r3, r2
 80119ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Pickup new value for this FAT entry.  */
                next_cluster =  media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_value;
 80119f0:	69f9      	ldr	r1, [r7, #28]
 80119f2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80119f4:	4613      	mov	r3, r2
 80119f6:	005b      	lsls	r3, r3, #1
 80119f8:	4413      	add	r3, r2
 80119fa:	009b      	lsls	r3, r3, #2
 80119fc:	440b      	add	r3, r1
 80119fe:	f203 732c 	addw	r3, r3, #1836	@ 0x72c
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Store the FAT entry.  */
                _fx_utility_32_unsigned_write(FAT_ptr, next_cluster);
 8011a06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011a08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011a0a:	f7ff f9e8 	bl	8010dde <_fx_utility_32_unsigned_write>

                /* Clear the dirty flag.  */
                media_ptr -> fx_media_fat_cache[i].fx_fat_cache_entry_dirty = 0;
 8011a0e:	69f9      	ldr	r1, [r7, #28]
 8011a10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011a12:	4613      	mov	r3, r2
 8011a14:	005b      	lsls	r3, r3, #1
 8011a16:	4413      	add	r3, r2
 8011a18:	009b      	lsls	r3, r3, #2
 8011a1a:	440b      	add	r3, r1
 8011a1c:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 8011a20:	2200      	movs	r2, #0
 8011a22:	601a      	str	r2, [r3, #0]
 8011a24:	e002      	b.n	8011a2c <_fx_utility_FAT_flush+0x5d2>
                    continue;
 8011a26:	bf00      	nop
 8011a28:	e000      	b.n	8011a2c <_fx_utility_FAT_flush+0x5d2>
                    continue;
 8011a2a:	bf00      	nop
            for (i = index; i < FX_MAX_FAT_CACHE; i++)
 8011a2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011a2e:	3301      	adds	r3, #1
 8011a30:	653b      	str	r3, [r7, #80]	@ 0x50
 8011a32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011a34:	2b0f      	cmp	r3, #15
 8011a36:	d9a4      	bls.n	8011982 <_fx_utility_FAT_flush+0x528>
            }

            /* Write the last written FAT sector out.  */
            status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 8011a38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	603b      	str	r3, [r7, #0]
 8011a3e:	607a      	str	r2, [r7, #4]
                                                       media_ptr -> fx_media_memory_buffer, ((ULONG) 1), FX_FAT_SECTOR);
 8011a40:	69fb      	ldr	r3, [r7, #28]
 8011a42:	689a      	ldr	r2, [r3, #8]
            status =  _fx_utility_logical_sector_write(media_ptr, (ULONG64) FAT_sector,
 8011a44:	2302      	movs	r3, #2
 8011a46:	9302      	str	r3, [sp, #8]
 8011a48:	2301      	movs	r3, #1
 8011a4a:	9301      	str	r3, [sp, #4]
 8011a4c:	9200      	str	r2, [sp, #0]
 8011a4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011a52:	69f8      	ldr	r0, [r7, #28]
 8011a54:	f000 ffc6 	bl	80129e4 <_fx_utility_logical_sector_write>
 8011a58:	63b8      	str	r0, [r7, #56]	@ 0x38

            /* Determine if an error occurred.  */
            if (status != FX_SUCCESS)
 8011a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d001      	beq.n	8011a64 <_fx_utility_FAT_flush+0x60a>
            {

                /* Return the error status.  */
                return(status);
 8011a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a62:	e046      	b.n	8011af2 <_fx_utility_FAT_flush+0x698>
            {
#endif /* FX_ENABLE_EXFAT */

                /* Mark the FAT sector update bit map to indicate this sector has been
                   written.  */
                if (media_ptr -> fx_media_sectors_per_FAT % (FX_FAT_MAP_SIZE << 3) == 0)
 8011a64:	69fb      	ldr	r3, [r7, #28]
 8011a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d105      	bne.n	8011a7c <_fx_utility_FAT_flush+0x622>
                {
                    sectors_per_bit =  (UCHAR)(media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3));
 8011a70:	69fb      	ldr	r3, [r7, #28]
 8011a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a74:	0a9b      	lsrs	r3, r3, #10
 8011a76:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8011a7a:	e006      	b.n	8011a8a <_fx_utility_FAT_flush+0x630>
                }
                else
                {
                    sectors_per_bit =  (UCHAR)((media_ptr -> fx_media_sectors_per_FAT / (FX_FAT_MAP_SIZE << 3)) + 1);
 8011a7c:	69fb      	ldr	r3, [r7, #28]
 8011a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a80:	0a9b      	lsrs	r3, r3, #10
 8011a82:	b2db      	uxtb	r3, r3
 8011a84:	3301      	adds	r3, #1
 8011a86:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
                }
                ind = ((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) >> 3;
 8011a8a:	69fb      	ldr	r3, [r7, #28]
 8011a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011a8e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011a90:	1ad2      	subs	r2, r2, r3
 8011a92:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8011a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8011a9a:	08db      	lsrs	r3, r3, #3
 8011a9c:	637b      	str	r3, [r7, #52]	@ 0x34
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
                    (UCHAR)((INT)media_ptr -> fx_media_fat_secondary_update_map[ind]
 8011a9e:	69fa      	ldr	r2, [r7, #28]
 8011aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aa2:	4413      	add	r3, r2
 8011aa4:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 8011aa8:	781b      	ldrb	r3, [r3, #0]
 8011aaa:	b259      	sxtb	r1, r3
                    | (1 <<(((FAT_sector - media_ptr -> fx_media_reserved_sectors) / sectors_per_bit) & 7)));
 8011aac:	69fb      	ldr	r3, [r7, #28]
 8011aae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011ab0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011ab2:	1a9a      	subs	r2, r3, r2
 8011ab4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8011ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8011abc:	f003 0207 	and.w	r2, r3, #7
 8011ac0:	2301      	movs	r3, #1
 8011ac2:	4093      	lsls	r3, r2
 8011ac4:	b25b      	sxtb	r3, r3
 8011ac6:	430b      	orrs	r3, r1
 8011ac8:	b25b      	sxtb	r3, r3
                    (UCHAR)((INT)media_ptr -> fx_media_fat_secondary_update_map[ind]
 8011aca:	b2d9      	uxtb	r1, r3
                media_ptr -> fx_media_fat_secondary_update_map[ind] = 
 8011acc:	69fa      	ldr	r2, [r7, #28]
 8011ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ad0:	4413      	add	r3, r2
 8011ad2:	f503 62fd 	add.w	r2, r3, #2024	@ 0x7e8
 8011ad6:	460b      	mov	r3, r1
 8011ad8:	7013      	strb	r3, [r2, #0]
 8011ada:	e002      	b.n	8011ae2 <_fx_utility_FAT_flush+0x688>
            continue;
 8011adc:	bf00      	nop
 8011ade:	e000      	b.n	8011ae2 <_fx_utility_FAT_flush+0x688>
                    break;
 8011ae0:	bf00      	nop
    for (index = 0; index < FX_MAX_FAT_CACHE; index++)
 8011ae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011ae4:	3301      	adds	r3, #1
 8011ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011aea:	2b0f      	cmp	r3, #15
 8011aec:	f67f acc4 	bls.w	8011478 <_fx_utility_FAT_flush+0x1e>
        media_ptr -> fx_media_fault_tolerant_cached_FAT_sector = 0;
    }
#endif /* FX_ENABLE_FAULT_TOLERANT */

    /* Return successful status.  */
    return(FX_SUCCESS);
 8011af0:	2300      	movs	r3, #0
}
 8011af2:	4618      	mov	r0, r3
 8011af4:	3758      	adds	r7, #88	@ 0x58
 8011af6:	46bd      	mov	sp, r7
 8011af8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011afc <_fx_utility_logical_sector_cache_entry_read>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
FX_CACHED_SECTOR  *_fx_utility_logical_sector_cache_entry_read(FX_MEDIA *media_ptr, ULONG64 logical_sector,
                                                               FX_CACHED_SECTOR **previous_cache_entry)
{
 8011afc:	b480      	push	{r7}
 8011afe:	b08f      	sub	sp, #60	@ 0x3c
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	60f8      	str	r0, [r7, #12]
 8011b04:	e9c7 2300 	strd	r2, r3, [r7]
ULONG             cache_size;
ULONG             index;


    /* Determine if the logical sector cache access should use the hash function.  */
    if (media_ptr -> fx_media_sector_cache_hashed)
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	691b      	ldr	r3, [r3, #16]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	f000 8275 	beq.w	8011ffc <_fx_utility_logical_sector_cache_entry_read+0x500>

        /* Calculate the area of the cache for this logical sector.  */

        /* First compute the hashed value of this index by simply using the lower bits of
           the sector number.  */
        index =  (ULONG)(logical_sector & media_ptr -> fx_media_sector_cache_hash_mask);
 8011b12:	683a      	ldr	r2, [r7, #0]
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8011b1a:	f8d3 3470 	ldr.w	r3, [r3, #1136]	@ 0x470
 8011b1e:	4013      	ands	r3, r2
 8011b20:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set the bit indicating there is one or more valid sectors at this cache index.  */
        media_ptr -> fx_media_sector_cache_hashed_sector_valid |=  ((ULONG)1) << (index % 32);
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	6a1a      	ldr	r2, [r3, #32]
 8011b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b28:	f003 031f 	and.w	r3, r3, #31
 8011b2c:	2101      	movs	r1, #1
 8011b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8011b32:	431a      	orrs	r2, r3
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	621a      	str	r2, [r3, #32]

        /* Compute the actual array index by multiplying by the cache depth.  */
        index =  index * FX_SECTOR_CACHE_DEPTH;
 8011b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b3a:	009b      	lsls	r3, r3, #2
 8011b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Build a pointer to the cache entry.  */
        cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 8011b3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b40:	4613      	mov	r3, r2
 8011b42:	005b      	lsls	r3, r3, #1
 8011b44:	4413      	add	r3, r2
 8011b46:	00db      	lsls	r3, r3, #3
 8011b48:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 8011b4c:	68fa      	ldr	r2, [r7, #12]
 8011b4e:	4413      	add	r3, r2
 8011b50:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Determine if the logical sector is in the cache - assuming the depth of the
           sector cache is 4 entries.  */
        if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8011b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b54:	7c5b      	ldrb	r3, [r3, #17]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d015      	beq.n	8011b86 <_fx_utility_logical_sector_cache_entry_read+0x8a>
 8011b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b5c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011b60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8011b64:	4299      	cmp	r1, r3
 8011b66:	bf08      	it	eq
 8011b68:	4290      	cmpeq	r0, r2
 8011b6a:	d10c      	bne.n	8011b86 <_fx_utility_logical_sector_cache_entry_read+0x8a>
        {

            /* Yes, we found a match.  Simply setup the pointer to this
               buffer and return.  */
            media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 8011b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b6e:	681a      	ldr	r2, [r3, #0]
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	609a      	str	r2, [r3, #8]

#ifndef FX_MEDIA_STATISTICS_DISABLE

            /* Increment the number of logical sectors cache read hits.  */
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
 8011b7a:	1c5a      	adds	r2, r3, #1
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
#endif
            /* Success, return to caller immediately!  */
            return(FX_NULL);
 8011b82:	2300      	movs	r3, #0
 8011b84:	e27e      	b.n	8012084 <_fx_utility_logical_sector_cache_entry_read+0x588>
        }
        else if (((cache_entry + 1) -> fx_cached_sector_valid) && ((cache_entry + 1) -> fx_cached_sector == logical_sector))
 8011b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b88:	3318      	adds	r3, #24
 8011b8a:	7c5b      	ldrb	r3, [r3, #17]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d060      	beq.n	8011c52 <_fx_utility_logical_sector_cache_entry_read+0x156>
 8011b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b92:	3318      	adds	r3, #24
 8011b94:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011b98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8011b9c:	4299      	cmp	r1, r3
 8011b9e:	bf08      	it	eq
 8011ba0:	4290      	cmpeq	r0, r2
 8011ba2:	d156      	bne.n	8011c52 <_fx_utility_logical_sector_cache_entry_read+0x156>
        {

            /* Yes, we found a match.  Simply setup the pointer to this
               buffer and return.  */
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8011ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ba6:	3318      	adds	r3, #24
 8011ba8:	681a      	ldr	r2, [r3, #0]
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	609a      	str	r2, [r3, #8]

#ifndef FX_MEDIA_STATISTICS_DISABLE

            /* Increment the number of logical sectors cache read hits.  */
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
 8011bb4:	1c5a      	adds	r2, r3, #1
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
#endif

            /* Swap the first and second cache entries to keep the most recently used
               at the top.  */
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8011bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	613b      	str	r3, [r7, #16]
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8011bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bc4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011bc8:	e9c7 2306 	strd	r2, r3, [r7, #24]
            temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry) -> fx_cached_sector_buffer_dirty;
 8011bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bce:	7c1b      	ldrb	r3, [r3, #16]
 8011bd0:	f887 3020 	strb.w	r3, [r7, #32]
            temp_storage.fx_cached_sector_valid =                   (cache_entry) -> fx_cached_sector_valid;
 8011bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bd6:	7c5b      	ldrb	r3, [r3, #17]
 8011bd8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            temp_storage.fx_cached_sector_type =                    (cache_entry) -> fx_cached_sector_type;
 8011bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bde:	7c9b      	ldrb	r3, [r3, #18]
 8011be0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            (cache_entry) -> fx_cached_sector_memory_buffer =       (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8011be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011be6:	3318      	adds	r3, #24
 8011be8:	681a      	ldr	r2, [r3, #0]
 8011bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bec:	601a      	str	r2, [r3, #0]
            (cache_entry) -> fx_cached_sector =                     (cache_entry + 1) -> fx_cached_sector;
 8011bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bf0:	3318      	adds	r3, #24
 8011bf2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011bf6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011bf8:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry) -> fx_cached_sector_buffer_dirty =        (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8011bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bfe:	3318      	adds	r3, #24
 8011c00:	7c1a      	ldrb	r2, [r3, #16]
 8011c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c04:	741a      	strb	r2, [r3, #16]
            (cache_entry) -> fx_cached_sector_valid =               (cache_entry + 1) -> fx_cached_sector_valid;
 8011c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c08:	3318      	adds	r3, #24
 8011c0a:	7c5a      	ldrb	r2, [r3, #17]
 8011c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c0e:	745a      	strb	r2, [r3, #17]
            (cache_entry) -> fx_cached_sector_type =                (cache_entry + 1) -> fx_cached_sector_type;
 8011c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c12:	3318      	adds	r3, #24
 8011c14:	7c9a      	ldrb	r2, [r3, #18]
 8011c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c18:	749a      	strb	r2, [r3, #18]

            (cache_entry + 1) -> fx_cached_sector_memory_buffer =   temp_storage.fx_cached_sector_memory_buffer;
 8011c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c1c:	3318      	adds	r3, #24
 8011c1e:	693a      	ldr	r2, [r7, #16]
 8011c20:	601a      	str	r2, [r3, #0]
            (cache_entry + 1) -> fx_cached_sector =                 temp_storage.fx_cached_sector;
 8011c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c24:	f103 0118 	add.w	r1, r3, #24
 8011c28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011c2c:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    temp_storage.fx_cached_sector_buffer_dirty;
 8011c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c32:	3318      	adds	r3, #24
 8011c34:	f897 2020 	ldrb.w	r2, [r7, #32]
 8011c38:	741a      	strb	r2, [r3, #16]
            (cache_entry + 1) -> fx_cached_sector_valid =           temp_storage.fx_cached_sector_valid;
 8011c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c3c:	3318      	adds	r3, #24
 8011c3e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8011c42:	745a      	strb	r2, [r3, #17]
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;
 8011c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c46:	3318      	adds	r3, #24
 8011c48:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8011c4c:	749a      	strb	r2, [r3, #18]

            /* Success, return to caller immediately!  */
            return(FX_NULL);
 8011c4e:	2300      	movs	r3, #0
 8011c50:	e218      	b.n	8012084 <_fx_utility_logical_sector_cache_entry_read+0x588>
        }
        else if (((cache_entry + 2) -> fx_cached_sector_valid) && ((cache_entry + 2) -> fx_cached_sector == logical_sector))
 8011c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c54:	3330      	adds	r3, #48	@ 0x30
 8011c56:	7c5b      	ldrb	r3, [r3, #17]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	f000 8086 	beq.w	8011d6a <_fx_utility_logical_sector_cache_entry_read+0x26e>
 8011c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c60:	3330      	adds	r3, #48	@ 0x30
 8011c62:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011c66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8011c6a:	4299      	cmp	r1, r3
 8011c6c:	bf08      	it	eq
 8011c6e:	4290      	cmpeq	r0, r2
 8011c70:	d17b      	bne.n	8011d6a <_fx_utility_logical_sector_cache_entry_read+0x26e>
        {

            /* Yes, we found a match.  Simply setup the pointer to this
               buffer and return.  */
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8011c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c74:	3330      	adds	r3, #48	@ 0x30
 8011c76:	681a      	ldr	r2, [r3, #0]
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	609a      	str	r2, [r3, #8]

#ifndef FX_MEDIA_STATISTICS_DISABLE

            /* Increment the number of logical sectors cache read hits.  */
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
 8011c82:	1c5a      	adds	r2, r3, #1
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
#endif

            /* Move the third entry to the top and the first two entries down.  */
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8011c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	613b      	str	r3, [r7, #16]
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8011c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c92:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011c96:	e9c7 2306 	strd	r2, r3, [r7, #24]
            temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry) -> fx_cached_sector_buffer_dirty;
 8011c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c9c:	7c1b      	ldrb	r3, [r3, #16]
 8011c9e:	f887 3020 	strb.w	r3, [r7, #32]
            temp_storage.fx_cached_sector_valid =                   (cache_entry) -> fx_cached_sector_valid;
 8011ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ca4:	7c5b      	ldrb	r3, [r3, #17]
 8011ca6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            temp_storage.fx_cached_sector_type =                    (cache_entry) -> fx_cached_sector_type;
 8011caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cac:	7c9b      	ldrb	r3, [r3, #18]
 8011cae:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            (cache_entry) -> fx_cached_sector_memory_buffer =       (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8011cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cb4:	3330      	adds	r3, #48	@ 0x30
 8011cb6:	681a      	ldr	r2, [r3, #0]
 8011cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cba:	601a      	str	r2, [r3, #0]
            (cache_entry) -> fx_cached_sector =                     (cache_entry + 2) -> fx_cached_sector;
 8011cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cbe:	3330      	adds	r3, #48	@ 0x30
 8011cc0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011cc4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011cc6:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry) -> fx_cached_sector_buffer_dirty =        (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8011cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ccc:	3330      	adds	r3, #48	@ 0x30
 8011cce:	7c1a      	ldrb	r2, [r3, #16]
 8011cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cd2:	741a      	strb	r2, [r3, #16]
            (cache_entry) -> fx_cached_sector_valid =               (cache_entry + 2) -> fx_cached_sector_valid;
 8011cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cd6:	3330      	adds	r3, #48	@ 0x30
 8011cd8:	7c5a      	ldrb	r2, [r3, #17]
 8011cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cdc:	745a      	strb	r2, [r3, #17]
            (cache_entry) -> fx_cached_sector_type =                (cache_entry + 2) -> fx_cached_sector_type;
 8011cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ce0:	3330      	adds	r3, #48	@ 0x30
 8011ce2:	7c9a      	ldrb	r2, [r3, #18]
 8011ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ce6:	749a      	strb	r2, [r3, #18]

            (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8011ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cea:	f103 0218 	add.w	r2, r3, #24
 8011cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cf0:	3330      	adds	r3, #48	@ 0x30
 8011cf2:	6812      	ldr	r2, [r2, #0]
 8011cf4:	601a      	str	r2, [r3, #0]
            (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8011cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cf8:	3318      	adds	r3, #24
 8011cfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cfc:	f102 0130 	add.w	r1, r2, #48	@ 0x30
 8011d00:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011d04:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8011d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d0a:	f103 0218 	add.w	r2, r3, #24
 8011d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d10:	3330      	adds	r3, #48	@ 0x30
 8011d12:	7c12      	ldrb	r2, [r2, #16]
 8011d14:	741a      	strb	r2, [r3, #16]
            (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8011d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d18:	f103 0218 	add.w	r2, r3, #24
 8011d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d1e:	3330      	adds	r3, #48	@ 0x30
 8011d20:	7c52      	ldrb	r2, [r2, #17]
 8011d22:	745a      	strb	r2, [r3, #17]
            (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8011d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d26:	f103 0218 	add.w	r2, r3, #24
 8011d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d2c:	3330      	adds	r3, #48	@ 0x30
 8011d2e:	7c92      	ldrb	r2, [r2, #18]
 8011d30:	749a      	strb	r2, [r3, #18]

            (cache_entry + 1) -> fx_cached_sector_memory_buffer =   temp_storage.fx_cached_sector_memory_buffer;
 8011d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d34:	3318      	adds	r3, #24
 8011d36:	693a      	ldr	r2, [r7, #16]
 8011d38:	601a      	str	r2, [r3, #0]
            (cache_entry + 1) -> fx_cached_sector =                 temp_storage.fx_cached_sector;
 8011d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d3c:	f103 0118 	add.w	r1, r3, #24
 8011d40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011d44:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    temp_storage.fx_cached_sector_buffer_dirty;
 8011d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d4a:	3318      	adds	r3, #24
 8011d4c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8011d50:	741a      	strb	r2, [r3, #16]
            (cache_entry + 1) -> fx_cached_sector_valid =           temp_storage.fx_cached_sector_valid;
 8011d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d54:	3318      	adds	r3, #24
 8011d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8011d5a:	745a      	strb	r2, [r3, #17]
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;
 8011d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d5e:	3318      	adds	r3, #24
 8011d60:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8011d64:	749a      	strb	r2, [r3, #18]

            /* Success, return to caller immediately!  */
            return(FX_NULL);
 8011d66:	2300      	movs	r3, #0
 8011d68:	e18c      	b.n	8012084 <_fx_utility_logical_sector_cache_entry_read+0x588>
        }
        else if (((cache_entry + 3) -> fx_cached_sector_valid) && ((cache_entry + 3) -> fx_cached_sector == logical_sector))
 8011d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d6c:	3348      	adds	r3, #72	@ 0x48
 8011d6e:	7c5b      	ldrb	r3, [r3, #17]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	f000 80ac 	beq.w	8011ece <_fx_utility_logical_sector_cache_entry_read+0x3d2>
 8011d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d78:	3348      	adds	r3, #72	@ 0x48
 8011d7a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011d7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8011d82:	4299      	cmp	r1, r3
 8011d84:	bf08      	it	eq
 8011d86:	4290      	cmpeq	r0, r2
 8011d88:	f040 80a1 	bne.w	8011ece <_fx_utility_logical_sector_cache_entry_read+0x3d2>
        {

            /* Yes, we found a match.  Simply setup the pointer to this
               buffer and return.  */
            media_ptr -> fx_media_memory_buffer =  (cache_entry + 3) -> fx_cached_sector_memory_buffer;
 8011d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d8e:	3348      	adds	r3, #72	@ 0x48
 8011d90:	681a      	ldr	r2, [r3, #0]
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	609a      	str	r2, [r3, #8]

#ifndef FX_MEDIA_STATISTICS_DISABLE

            /* Increment the number of logical sectors cache read hits.  */
            media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
 8011d9c:	1c5a      	adds	r2, r3, #1
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
#endif

            /* Move the last entry to the top and the first three entries down.  */
            temp_storage.fx_cached_sector_memory_buffer =           (cache_entry) -> fx_cached_sector_memory_buffer;
 8011da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	613b      	str	r3, [r7, #16]
            temp_storage.fx_cached_sector =                         (cache_entry) -> fx_cached_sector;
 8011daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011db0:	e9c7 2306 	strd	r2, r3, [r7, #24]
            temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry) -> fx_cached_sector_buffer_dirty;
 8011db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011db6:	7c1b      	ldrb	r3, [r3, #16]
 8011db8:	f887 3020 	strb.w	r3, [r7, #32]
            temp_storage.fx_cached_sector_valid =                   (cache_entry) -> fx_cached_sector_valid;
 8011dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dbe:	7c5b      	ldrb	r3, [r3, #17]
 8011dc0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            temp_storage.fx_cached_sector_type =                    (cache_entry) -> fx_cached_sector_type;
 8011dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dc6:	7c9b      	ldrb	r3, [r3, #18]
 8011dc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            (cache_entry) -> fx_cached_sector_memory_buffer =       (cache_entry + 3) -> fx_cached_sector_memory_buffer;
 8011dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dce:	3348      	adds	r3, #72	@ 0x48
 8011dd0:	681a      	ldr	r2, [r3, #0]
 8011dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dd4:	601a      	str	r2, [r3, #0]
            (cache_entry) -> fx_cached_sector =                     (cache_entry + 3) -> fx_cached_sector;
 8011dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dd8:	3348      	adds	r3, #72	@ 0x48
 8011dda:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011dde:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011de0:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry) -> fx_cached_sector_buffer_dirty =        (cache_entry + 3) -> fx_cached_sector_buffer_dirty;
 8011de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011de6:	3348      	adds	r3, #72	@ 0x48
 8011de8:	7c1a      	ldrb	r2, [r3, #16]
 8011dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dec:	741a      	strb	r2, [r3, #16]
            (cache_entry) -> fx_cached_sector_valid =               (cache_entry + 3) -> fx_cached_sector_valid;
 8011dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011df0:	3348      	adds	r3, #72	@ 0x48
 8011df2:	7c5a      	ldrb	r2, [r3, #17]
 8011df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011df6:	745a      	strb	r2, [r3, #17]
            (cache_entry) -> fx_cached_sector_type =                (cache_entry + 3) -> fx_cached_sector_type;
 8011df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dfa:	3348      	adds	r3, #72	@ 0x48
 8011dfc:	7c9a      	ldrb	r2, [r3, #18]
 8011dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e00:	749a      	strb	r2, [r3, #18]

            (cache_entry + 3) -> fx_cached_sector_memory_buffer =   (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8011e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e04:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e0a:	3348      	adds	r3, #72	@ 0x48
 8011e0c:	6812      	ldr	r2, [r2, #0]
 8011e0e:	601a      	str	r2, [r3, #0]
            (cache_entry + 3) -> fx_cached_sector =                 (cache_entry + 2) -> fx_cached_sector;
 8011e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e12:	3330      	adds	r3, #48	@ 0x30
 8011e14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011e16:	f102 0148 	add.w	r1, r2, #72	@ 0x48
 8011e1a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011e1e:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry + 3) -> fx_cached_sector_buffer_dirty =    (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8011e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e24:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e2a:	3348      	adds	r3, #72	@ 0x48
 8011e2c:	7c12      	ldrb	r2, [r2, #16]
 8011e2e:	741a      	strb	r2, [r3, #16]
            (cache_entry + 3) -> fx_cached_sector_valid =           (cache_entry + 2) -> fx_cached_sector_valid;
 8011e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e32:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e38:	3348      	adds	r3, #72	@ 0x48
 8011e3a:	7c52      	ldrb	r2, [r2, #17]
 8011e3c:	745a      	strb	r2, [r3, #17]
            (cache_entry + 3) -> fx_cached_sector_type =            (cache_entry + 2) -> fx_cached_sector_type;
 8011e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e40:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e46:	3348      	adds	r3, #72	@ 0x48
 8011e48:	7c92      	ldrb	r2, [r2, #18]
 8011e4a:	749a      	strb	r2, [r3, #18]

            (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8011e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e4e:	f103 0218 	add.w	r2, r3, #24
 8011e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e54:	3330      	adds	r3, #48	@ 0x30
 8011e56:	6812      	ldr	r2, [r2, #0]
 8011e58:	601a      	str	r2, [r3, #0]
            (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8011e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e5c:	3318      	adds	r3, #24
 8011e5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011e60:	f102 0130 	add.w	r1, r2, #48	@ 0x30
 8011e64:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011e68:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8011e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e6e:	f103 0218 	add.w	r2, r3, #24
 8011e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e74:	3330      	adds	r3, #48	@ 0x30
 8011e76:	7c12      	ldrb	r2, [r2, #16]
 8011e78:	741a      	strb	r2, [r3, #16]
            (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8011e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e7c:	f103 0218 	add.w	r2, r3, #24
 8011e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e82:	3330      	adds	r3, #48	@ 0x30
 8011e84:	7c52      	ldrb	r2, [r2, #17]
 8011e86:	745a      	strb	r2, [r3, #17]
            (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8011e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e8a:	f103 0218 	add.w	r2, r3, #24
 8011e8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e90:	3330      	adds	r3, #48	@ 0x30
 8011e92:	7c92      	ldrb	r2, [r2, #18]
 8011e94:	749a      	strb	r2, [r3, #18]

            (cache_entry + 1) -> fx_cached_sector_memory_buffer =   temp_storage.fx_cached_sector_memory_buffer;
 8011e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e98:	3318      	adds	r3, #24
 8011e9a:	693a      	ldr	r2, [r7, #16]
 8011e9c:	601a      	str	r2, [r3, #0]
            (cache_entry + 1) -> fx_cached_sector =                 temp_storage.fx_cached_sector;
 8011e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ea0:	f103 0118 	add.w	r1, r3, #24
 8011ea4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011ea8:	e9c1 2302 	strd	r2, r3, [r1, #8]
            (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    temp_storage.fx_cached_sector_buffer_dirty;
 8011eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eae:	3318      	adds	r3, #24
 8011eb0:	f897 2020 	ldrb.w	r2, [r7, #32]
 8011eb4:	741a      	strb	r2, [r3, #16]
            (cache_entry + 1) -> fx_cached_sector_valid =           temp_storage.fx_cached_sector_valid;
 8011eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eb8:	3318      	adds	r3, #24
 8011eba:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8011ebe:	745a      	strb	r2, [r3, #17]
            (cache_entry + 1) -> fx_cached_sector_type =            temp_storage.fx_cached_sector_type;
 8011ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ec2:	3318      	adds	r3, #24
 8011ec4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8011ec8:	749a      	strb	r2, [r3, #18]

            /* Success, return to caller immediately!  */
            return(FX_NULL);
 8011eca:	2300      	movs	r3, #0
 8011ecc:	e0da      	b.n	8012084 <_fx_utility_logical_sector_cache_entry_read+0x588>
        }

        /* At this point we have a cache miss.  We need to move all of the sectors down one slot, swapping
           the 4th entry with the first.  */
        temp_storage.fx_cached_sector_memory_buffer =           (cache_entry + 3) -> fx_cached_sector_memory_buffer;
 8011ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ed0:	3348      	adds	r3, #72	@ 0x48
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	613b      	str	r3, [r7, #16]
        temp_storage.fx_cached_sector =                         (cache_entry + 3) -> fx_cached_sector;
 8011ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ed8:	3348      	adds	r3, #72	@ 0x48
 8011eda:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011ede:	e9c7 2306 	strd	r2, r3, [r7, #24]
        temp_storage.fx_cached_sector_buffer_dirty =            (cache_entry + 3) -> fx_cached_sector_buffer_dirty;
 8011ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ee4:	3348      	adds	r3, #72	@ 0x48
 8011ee6:	7c1b      	ldrb	r3, [r3, #16]
 8011ee8:	f887 3020 	strb.w	r3, [r7, #32]
        temp_storage.fx_cached_sector_valid =                   (cache_entry + 3) -> fx_cached_sector_valid;
 8011eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eee:	3348      	adds	r3, #72	@ 0x48
 8011ef0:	7c5b      	ldrb	r3, [r3, #17]
 8011ef2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        temp_storage.fx_cached_sector_type =                    (cache_entry + 3) -> fx_cached_sector_type;
 8011ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ef8:	3348      	adds	r3, #72	@ 0x48
 8011efa:	7c9b      	ldrb	r3, [r3, #18]
 8011efc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        (cache_entry + 3) -> fx_cached_sector_memory_buffer =   (cache_entry + 2) -> fx_cached_sector_memory_buffer;
 8011f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f02:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f08:	3348      	adds	r3, #72	@ 0x48
 8011f0a:	6812      	ldr	r2, [r2, #0]
 8011f0c:	601a      	str	r2, [r3, #0]
        (cache_entry + 3) -> fx_cached_sector =                 (cache_entry + 2) -> fx_cached_sector;
 8011f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f10:	3330      	adds	r3, #48	@ 0x30
 8011f12:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f14:	f102 0148 	add.w	r1, r2, #72	@ 0x48
 8011f18:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011f1c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        (cache_entry + 3) -> fx_cached_sector_buffer_dirty =    (cache_entry + 2) -> fx_cached_sector_buffer_dirty;
 8011f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f28:	3348      	adds	r3, #72	@ 0x48
 8011f2a:	7c12      	ldrb	r2, [r2, #16]
 8011f2c:	741a      	strb	r2, [r3, #16]
        (cache_entry + 3) -> fx_cached_sector_valid =           (cache_entry + 2) -> fx_cached_sector_valid;
 8011f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f30:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f36:	3348      	adds	r3, #72	@ 0x48
 8011f38:	7c52      	ldrb	r2, [r2, #17]
 8011f3a:	745a      	strb	r2, [r3, #17]
        (cache_entry + 3) -> fx_cached_sector_type =            (cache_entry + 2) -> fx_cached_sector_type;
 8011f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f3e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f44:	3348      	adds	r3, #72	@ 0x48
 8011f46:	7c92      	ldrb	r2, [r2, #18]
 8011f48:	749a      	strb	r2, [r3, #18]

        (cache_entry + 2) -> fx_cached_sector_memory_buffer =   (cache_entry + 1) -> fx_cached_sector_memory_buffer;
 8011f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f4c:	f103 0218 	add.w	r2, r3, #24
 8011f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f52:	3330      	adds	r3, #48	@ 0x30
 8011f54:	6812      	ldr	r2, [r2, #0]
 8011f56:	601a      	str	r2, [r3, #0]
        (cache_entry + 2) -> fx_cached_sector =                 (cache_entry + 1) -> fx_cached_sector;
 8011f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f5a:	3318      	adds	r3, #24
 8011f5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f5e:	f102 0130 	add.w	r1, r2, #48	@ 0x30
 8011f62:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011f66:	e9c1 2302 	strd	r2, r3, [r1, #8]
        (cache_entry + 2) -> fx_cached_sector_buffer_dirty =    (cache_entry + 1) -> fx_cached_sector_buffer_dirty;
 8011f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f6c:	f103 0218 	add.w	r2, r3, #24
 8011f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f72:	3330      	adds	r3, #48	@ 0x30
 8011f74:	7c12      	ldrb	r2, [r2, #16]
 8011f76:	741a      	strb	r2, [r3, #16]
        (cache_entry + 2) -> fx_cached_sector_valid =           (cache_entry + 1) -> fx_cached_sector_valid;
 8011f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f7a:	f103 0218 	add.w	r2, r3, #24
 8011f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f80:	3330      	adds	r3, #48	@ 0x30
 8011f82:	7c52      	ldrb	r2, [r2, #17]
 8011f84:	745a      	strb	r2, [r3, #17]
        (cache_entry + 2) -> fx_cached_sector_type =            (cache_entry + 1) -> fx_cached_sector_type;
 8011f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f88:	f103 0218 	add.w	r2, r3, #24
 8011f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f8e:	3330      	adds	r3, #48	@ 0x30
 8011f90:	7c92      	ldrb	r2, [r2, #18]
 8011f92:	749a      	strb	r2, [r3, #18]

        (cache_entry + 1) -> fx_cached_sector_memory_buffer =   (cache_entry) -> fx_cached_sector_memory_buffer;
 8011f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f96:	3318      	adds	r3, #24
 8011f98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011f9a:	6812      	ldr	r2, [r2, #0]
 8011f9c:	601a      	str	r2, [r3, #0]
        (cache_entry + 1) -> fx_cached_sector =                 (cache_entry) -> fx_cached_sector;
 8011f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fa0:	f103 0118 	add.w	r1, r3, #24
 8011fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fa6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011faa:	e9c1 2302 	strd	r2, r3, [r1, #8]
        (cache_entry + 1) -> fx_cached_sector_buffer_dirty =    (cache_entry) -> fx_cached_sector_buffer_dirty;
 8011fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fb0:	3318      	adds	r3, #24
 8011fb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011fb4:	7c12      	ldrb	r2, [r2, #16]
 8011fb6:	741a      	strb	r2, [r3, #16]
        (cache_entry + 1) -> fx_cached_sector_valid =           (cache_entry) -> fx_cached_sector_valid;
 8011fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fba:	3318      	adds	r3, #24
 8011fbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011fbe:	7c52      	ldrb	r2, [r2, #17]
 8011fc0:	745a      	strb	r2, [r3, #17]
        (cache_entry + 1) -> fx_cached_sector_type =            (cache_entry) -> fx_cached_sector_type;
 8011fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fc4:	3318      	adds	r3, #24
 8011fc6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011fc8:	7c92      	ldrb	r2, [r2, #18]
 8011fca:	749a      	strb	r2, [r3, #18]

        (cache_entry) -> fx_cached_sector_memory_buffer =       temp_storage.fx_cached_sector_memory_buffer;
 8011fcc:	693a      	ldr	r2, [r7, #16]
 8011fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fd0:	601a      	str	r2, [r3, #0]
        (cache_entry) -> fx_cached_sector =                     temp_storage.fx_cached_sector;
 8011fd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011fd6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011fd8:	e9c1 2302 	strd	r2, r3, [r1, #8]
        (cache_entry) -> fx_cached_sector_buffer_dirty =        temp_storage.fx_cached_sector_buffer_dirty;
 8011fdc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8011fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fe2:	741a      	strb	r2, [r3, #16]
        (cache_entry) -> fx_cached_sector_valid =               temp_storage.fx_cached_sector_valid;
 8011fe4:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8011fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fea:	745a      	strb	r2, [r3, #17]
        (cache_entry) -> fx_cached_sector_type =                temp_storage.fx_cached_sector_type;
 8011fec:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8011ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ff2:	749a      	strb	r2, [r3, #18]

        /* Set the previous pointer to NULL to avoid the linked list update below.  */
        *previous_cache_entry =  FX_NULL;
 8011ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	601a      	str	r2, [r3, #0]
 8011ffa:	e042      	b.n	8012082 <_fx_utility_logical_sector_cache_entry_read+0x586>
    }
    else
    {

        /* Search for an entry in the cache that matches this request.  */
        cache_size =            media_ptr -> fx_media_sector_cache_size;
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	695b      	ldr	r3, [r3, #20]
 8012000:	633b      	str	r3, [r7, #48]	@ 0x30
        cache_entry =           media_ptr -> fx_media_sector_cache_list_ptr;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	69db      	ldr	r3, [r3, #28]
 8012006:	637b      	str	r3, [r7, #52]	@ 0x34
        *previous_cache_entry =  FX_NULL;
 8012008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801200a:	2200      	movs	r2, #0
 801200c:	601a      	str	r2, [r3, #0]

        /* Look at the cache entries until a match is found or the end of
           the cache is reached.  */
        while (cache_size--)
 801200e:	e033      	b.n	8012078 <_fx_utility_logical_sector_cache_entry_read+0x57c>
        {

            /* Determine if the requested sector has been found.  */
            if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8012010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012012:	7c5b      	ldrb	r3, [r3, #17]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d025      	beq.n	8012064 <_fx_utility_logical_sector_cache_entry_read+0x568>
 8012018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801201a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801201e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8012022:	4299      	cmp	r1, r3
 8012024:	bf08      	it	eq
 8012026:	4290      	cmpeq	r0, r2
 8012028:	d11c      	bne.n	8012064 <_fx_utility_logical_sector_cache_entry_read+0x568>
            {

                /* Yes, we found a match.  Simply setup the pointer to this
                   buffer and return.  */
                media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 801202a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801202c:	681a      	ldr	r2, [r3, #0]
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	609a      	str	r2, [r3, #8]

                /* Determine if we need to update the last used list.  */
                if (*previous_cache_entry)
 8012032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d00b      	beq.n	8012052 <_fx_utility_logical_sector_cache_entry_read+0x556>

                    /* Yes, the current entry is not at the front of the list
                       so we need to change the order.  */

                    /* Link the previous entry to this entry's next pointer.  */
                    (*previous_cache_entry) -> fx_cached_sector_next_used =
 801203a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801203c:	681b      	ldr	r3, [r3, #0]
                        cache_entry -> fx_cached_sector_next_used;
 801203e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012040:	6952      	ldr	r2, [r2, #20]
                    (*previous_cache_entry) -> fx_cached_sector_next_used =
 8012042:	615a      	str	r2, [r3, #20]

                    /* Place this entry at the head of the list.  */
                    cache_entry -> fx_cached_sector_next_used =
                        media_ptr -> fx_media_sector_cache_list_ptr;
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	69da      	ldr	r2, [r3, #28]
                    cache_entry -> fx_cached_sector_next_used =
 8012048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801204a:	615a      	str	r2, [r3, #20]
                    media_ptr -> fx_media_sector_cache_list_ptr =  cache_entry;
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012050:	61da      	str	r2, [r3, #28]
                }

#ifndef FX_MEDIA_STATISTICS_DISABLE

                /* Increment the number of logical sectors cache read hits.  */
                media_ptr -> fx_media_logical_sector_cache_read_hits++;
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
 8012058:	1c5a      	adds	r2, r3, #1
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
#endif

                /* Success, return to caller immediately!  */
                return(FX_NULL);
 8012060:	2300      	movs	r3, #0
 8012062:	e00f      	b.n	8012084 <_fx_utility_logical_sector_cache_entry_read+0x588>
            }

            /* Otherwise, we have not found the cached entry yet.  */

            /* If there are more entries, move to the next one.  */
            if (cache_entry -> fx_cached_sector_next_used)
 8012064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012066:	695b      	ldr	r3, [r3, #20]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d005      	beq.n	8012078 <_fx_utility_logical_sector_cache_entry_read+0x57c>
            {

                *previous_cache_entry =  cache_entry;
 801206c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801206e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012070:	601a      	str	r2, [r3, #0]
                cache_entry =           cache_entry -> fx_cached_sector_next_used;
 8012072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012074:	695b      	ldr	r3, [r3, #20]
 8012076:	637b      	str	r3, [r7, #52]	@ 0x34
        while (cache_size--)
 8012078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801207a:	1e5a      	subs	r2, r3, #1
 801207c:	633a      	str	r2, [r7, #48]	@ 0x30
 801207e:	2b00      	cmp	r3, #0
 8012080:	d1c6      	bne.n	8012010 <_fx_utility_logical_sector_cache_entry_read+0x514>
            }
        }
    }

    /* The requested sector is not in cache, return the last cache entry.  */
    return(cache_entry);
 8012082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    FX_PARAMETER_NOT_USED(media_ptr);
    FX_PARAMETER_NOT_USED(logical_sector);
    FX_PARAMETER_NOT_USED(previous_cache_entry);
    return(FX_NULL);
#endif /* FX_DISABLE_CACHE */
}
 8012084:	4618      	mov	r0, r3
 8012086:	373c      	adds	r7, #60	@ 0x3c
 8012088:	46bd      	mov	sp, r7
 801208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801208e:	4770      	bx	lr

08012090 <_fx_utility_logical_sector_flush>:
/*                                            errors without cache,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_logical_sector_flush(FX_MEDIA *media_ptr, ULONG64 starting_sector, ULONG64 sectors, UINT invalidate)
{
 8012090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012094:	b094      	sub	sp, #80	@ 0x50
 8012096:	af00      	add	r7, sp, #0
 8012098:	61f8      	str	r0, [r7, #28]
 801209a:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_LOGICAL_SECTOR_FLUSH_EXTENSION

    /* Calculate the ending sector.  */
    ending_sector =  starting_sector + sectors - 1;
 801209e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80120a2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80120a6:	1884      	adds	r4, r0, r2
 80120a8:	eb41 0503 	adc.w	r5, r1, r3
 80120ac:	1e63      	subs	r3, r4, #1
 80120ae:	60bb      	str	r3, [r7, #8]
 80120b0:	f145 33ff 	adc.w	r3, r5, #4294967295
 80120b4:	60fb      	str	r3, [r7, #12]
 80120b6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80120ba:	e9c7 3408 	strd	r3, r4, [r7, #32]

    /* Pickup the number of dirty sectors currently in the cache.  */
    remaining_dirty =  media_ptr -> fx_media_sector_cache_dirty_count;
 80120be:	69fb      	ldr	r3, [r7, #28]
 80120c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80120c2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* If trace is enabled, insert this event into the trace buffer.  */
    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_MEDIA_FLUSH, media_ptr, media_ptr -> fx_media_sector_cache_dirty_count, 0, 0, FX_TRACE_INTERNAL_EVENTS, 0, 0)

    /* Determine what type of cache configuration we have.  */
    if (media_ptr -> fx_media_sector_cache_hashed == FX_FALSE)
 80120c4:	69fb      	ldr	r3, [r7, #28]
 80120c6:	691b      	ldr	r3, [r3, #16]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	f040 80b4 	bne.w	8012236 <_fx_utility_logical_sector_flush+0x1a6>

        /* Linear cache present, simply walk through the search list until
           an unused cache entry is present.  */

        /* Flush and invalidate the internal logical sector cache.  */
        cache_size =            media_ptr -> fx_media_sector_cache_size;
 80120ce:	69fb      	ldr	r3, [r7, #28]
 80120d0:	695b      	ldr	r3, [r3, #20]
 80120d2:	64bb      	str	r3, [r7, #72]	@ 0x48
        cache_entry =           media_ptr -> fx_media_sector_cache_list_ptr;
 80120d4:	69fb      	ldr	r3, [r7, #28]
 80120d6:	69db      	ldr	r3, [r3, #28]
 80120d8:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Look at the cache entries that have been written to.  */
        while ((cache_size--) && (cache_entry -> fx_cached_sector))
 80120da:	e09f      	b.n	801221c <_fx_utility_logical_sector_flush+0x18c>
        {

            /* Determine if invalidation is not required and there are no
               more dirty sectors. */
            if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 80120dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d103      	bne.n	80120ea <_fx_utility_logical_sector_flush+0x5a>
 80120e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	f000 81de 	beq.w	80124a6 <_fx_utility_logical_sector_flush+0x416>
                /* Yes, nothing left to do.  */
                break;
            }

            /* Determine if there are any more sectors to process.  */
            if (sectors == 0)
 80120ea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80120ee:	4313      	orrs	r3, r2
 80120f0:	f000 81db 	beq.w	80124aa <_fx_utility_logical_sector_flush+0x41a>
                /* No more sectors required to process.  */
                break;
            }

            /* Determine if this cached sector is within the specified range and is valid.  */
            if ((cache_entry -> fx_cached_sector_valid) &&
 80120f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80120f6:	7c5b      	ldrb	r3, [r3, #17]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	f000 808c 	beq.w	8012216 <_fx_utility_logical_sector_flush+0x186>
                (cache_entry -> fx_cached_sector >= starting_sector) &&
 80120fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012100:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
            if ((cache_entry -> fx_cached_sector_valid) &&
 8012104:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8012108:	4290      	cmp	r0, r2
 801210a:	eb71 0303 	sbcs.w	r3, r1, r3
 801210e:	f0c0 8082 	bcc.w	8012216 <_fx_utility_logical_sector_flush+0x186>
                (cache_entry -> fx_cached_sector <= ending_sector))
 8012112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012114:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
                (cache_entry -> fx_cached_sector >= starting_sector) &&
 8012118:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801211c:	4290      	cmp	r0, r2
 801211e:	eb71 0303 	sbcs.w	r3, r1, r3
 8012122:	d378      	bcc.n	8012216 <_fx_utility_logical_sector_flush+0x186>
            {

                /* Yes, the cache entry is valid and within the specified range. Determine if
                   the requested sector has been written to.  */
                if (cache_entry -> fx_cached_sector_buffer_dirty)
 8012124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012126:	7c1b      	ldrb	r3, [r3, #16]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d04d      	beq.n	80121c8 <_fx_utility_logical_sector_flush+0x138>
                {

                    /* Yes, write the cached sector out to the media.  */

                    /* Check for write protect at the media level (set by driver).  */
                    if (media_ptr -> fx_media_driver_write_protect == FX_FALSE)
 801212c:	69fb      	ldr	r3, [r7, #28]
 801212e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8012132:	2b00      	cmp	r3, #0
 8012134:	d148      	bne.n	80121c8 <_fx_utility_logical_sector_flush+0x138>
                    {

#ifndef FX_MEDIA_STATISTICS_DISABLE

                        /* Increment the number of driver write sector(s) requests.  */
                        media_ptr -> fx_media_driver_write_requests++;
 8012136:	69fb      	ldr	r3, [r7, #28]
 8012138:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 801213c:	1c5a      	adds	r2, r3, #1
 801213e:	69fb      	ldr	r3, [r7, #28]
 8012140:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
#endif

                        /* Build write request to the driver.  */
                        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8012144:	69fb      	ldr	r3, [r7, #28]
 8012146:	2201      	movs	r2, #1
 8012148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 801214c:	69fb      	ldr	r3, [r7, #28]
 801214e:	2290      	movs	r2, #144	@ 0x90
 8012150:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                        media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8012154:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012156:	681a      	ldr	r2, [r3, #0]
 8012158:	69fb      	ldr	r3, [r7, #28]
 801215a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
                        media_ptr -> fx_media_driver_logical_sector =   cache_entry -> fx_cached_sector;
#else
                        media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 801215e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012160:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8012164:	69fb      	ldr	r3, [r7, #28]
 8012166:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
                        media_ptr -> fx_media_driver_sectors =          1;
 801216a:	69fb      	ldr	r3, [r7, #28]
 801216c:	2201      	movs	r2, #1
 801216e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                        media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 8012172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012174:	7c9b      	ldrb	r3, [r3, #18]
 8012176:	461a      	mov	r2, r3
 8012178:	69fb      	ldr	r3, [r7, #28]
 801217a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

                        /* Sectors other than FX_DATA_SECTOR will never be dirty when FX_FAULT_TOLERANT is defined. */
#ifndef FX_FAULT_TOLERANT
                        /* Determine if the system write flag needs to be set.  */
                        if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 801217e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012180:	7c9b      	ldrb	r3, [r3, #18]
 8012182:	2b04      	cmp	r3, #4
 8012184:	d003      	beq.n	801218e <_fx_utility_logical_sector_flush+0xfe>
                        {

                            /* Yes, a system sector write is present so set the flag.  The driver
                               can use this flag to make extra safeguards in writing the sector
                               out, yielding more fault tolerance.  */
                            media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8012186:	69fb      	ldr	r3, [r7, #28]
 8012188:	2201      	movs	r2, #1
 801218a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, cache_entry -> fx_cached_sector, 1, cache_entry -> fx_cached_sector_memory_buffer, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                        /* Invoke the driver to write the sector.  */
                        (media_ptr -> fx_media_driver_entry) (media_ptr);
 801218e:	69fb      	ldr	r3, [r7, #28]
 8012190:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012194:	69f8      	ldr	r0, [r7, #28]
 8012196:	4798      	blx	r3

                        /* Clear the system write flag.  */
                        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8012198:	69fb      	ldr	r3, [r7, #28]
 801219a:	2200      	movs	r2, #0
 801219c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                        /* Check for successful completion.  */
                        if (media_ptr -> fx_media_driver_status)
 80121a0:	69fb      	ldr	r3, [r7, #28]
 80121a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d003      	beq.n	80121b2 <_fx_utility_logical_sector_flush+0x122>
                        {

                            /* Error writing a cached sector out.  Return the
                               error status.  */
                            return(media_ptr -> fx_media_driver_status);
 80121aa:	69fb      	ldr	r3, [r7, #28]
 80121ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80121b0:	e17f      	b.n	80124b2 <_fx_utility_logical_sector_flush+0x422>
                        }

                        /* Clear the buffer dirty flag since it has been flushed
                           out.  */
                        cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80121b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121b4:	2200      	movs	r2, #0
 80121b6:	741a      	strb	r2, [r3, #16]

                        /* Decrement the number of dirty sectors currently in the cache.  */
                        media_ptr -> fx_media_sector_cache_dirty_count--;
 80121b8:	69fb      	ldr	r3, [r7, #28]
 80121ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80121bc:	1e5a      	subs	r2, r3, #1
 80121be:	69fb      	ldr	r3, [r7, #28]
 80121c0:	625a      	str	r2, [r3, #36]	@ 0x24
                        remaining_dirty--;
 80121c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121c4:	3b01      	subs	r3, #1
 80121c6:	633b      	str	r3, [r7, #48]	@ 0x30
                    }
                }

                /* Determine if the invalidate option is specified.  */
                if (invalidate)
 80121c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d018      	beq.n	8012200 <_fx_utility_logical_sector_flush+0x170>
                {

                    /* Invalidate the cache entry.  */
                    cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 80121ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121d0:	2200      	movs	r2, #0
 80121d2:	745a      	strb	r2, [r3, #17]

                    /* Place all ones in the sector number.  */
                    cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 80121d4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80121d6:	f04f 32ff 	mov.w	r2, #4294967295
 80121da:	f04f 33ff 	mov.w	r3, #4294967295
 80121de:	e9c1 2302 	strd	r2, r3, [r1, #8]

                    /* Determine if this sector is still dirty, this could be the case if
                       write protection was turned on.  */
                    if (cache_entry -> fx_cached_sector_buffer_dirty)
 80121e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121e4:	7c1b      	ldrb	r3, [r3, #16]
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d00a      	beq.n	8012200 <_fx_utility_logical_sector_flush+0x170>
                    {

                        /* Yes, clear the dirty flag.  */
                        cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80121ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121ec:	2200      	movs	r2, #0
 80121ee:	741a      	strb	r2, [r3, #16]

                        /* Decrement the number of dirty sectors currently in the cache.  */
                        media_ptr -> fx_media_sector_cache_dirty_count--;
 80121f0:	69fb      	ldr	r3, [r7, #28]
 80121f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80121f4:	1e5a      	subs	r2, r3, #1
 80121f6:	69fb      	ldr	r3, [r7, #28]
 80121f8:	625a      	str	r2, [r3, #36]	@ 0x24
                        remaining_dirty--;
 80121fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121fc:	3b01      	subs	r3, #1
 80121fe:	633b      	str	r3, [r7, #48]	@ 0x30
                    }
                }

                /* Decrement the number of sectors in the range that have been processed.  */
                sectors--;
 8012200:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8012204:	1e51      	subs	r1, r2, #1
 8012206:	6039      	str	r1, [r7, #0]
 8012208:	f143 33ff 	adc.w	r3, r3, #4294967295
 801220c:	607b      	str	r3, [r7, #4]
 801220e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8012212:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
            }

            /* Move to the next entry in the sector cache.  */
            cache_entry =  cache_entry -> fx_cached_sector_next_used;
 8012216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012218:	695b      	ldr	r3, [r3, #20]
 801221a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while ((cache_size--) && (cache_entry -> fx_cached_sector))
 801221c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801221e:	1e5a      	subs	r2, r3, #1
 8012220:	64ba      	str	r2, [r7, #72]	@ 0x48
 8012222:	2b00      	cmp	r3, #0
 8012224:	f000 8144 	beq.w	80124b0 <_fx_utility_logical_sector_flush+0x420>
 8012228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801222a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 801222e:	4313      	orrs	r3, r2
 8012230:	f47f af54 	bne.w	80120dc <_fx_utility_logical_sector_flush+0x4c>
 8012234:	e13c      	b.n	80124b0 <_fx_utility_logical_sector_flush+0x420>
    }
    else
    {

        /* Hashed cache is present. Pickup the cache size.  */
        cache_size =            media_ptr -> fx_media_sector_cache_size;
 8012236:	69fb      	ldr	r3, [r7, #28]
 8012238:	695b      	ldr	r3, [r3, #20]
 801223a:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Initialize the loop control parameters.  */
        bit_set =  0;
 801223c:	2300      	movs	r3, #0
 801223e:	643b      	str	r3, [r7, #64]	@ 0x40
        valid_bit_map =  media_ptr -> fx_media_sector_cache_hashed_sector_valid;
 8012240:	69fb      	ldr	r3, [r7, #28]
 8012242:	6a1b      	ldr	r3, [r3, #32]
 8012244:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine how to process the hashed cache based on the number of sectors
           to process. If the sequential sector range is less than the bit map size,
           simply use the starting sector to derive the index into the cache.  */
        if (sectors < 32)
 8012246:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 801224a:	2a20      	cmp	r2, #32
 801224c:	f173 0300 	sbcs.w	r3, r3, #0
 8012250:	d202      	bcs.n	8012258 <_fx_utility_logical_sector_flush+0x1c8>
        {
            use_starting_sector =  FX_TRUE;
 8012252:	2301      	movs	r3, #1
 8012254:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012256:	e121      	b.n	801249c <_fx_utility_logical_sector_flush+0x40c>
        }
        else
        {
            use_starting_sector =  FX_FALSE;
 8012258:	2300      	movs	r3, #0
 801225a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        /* Determine if there is anything valid in the cache.  */
        while (valid_bit_map)
 801225c:	e11e      	b.n	801249c <_fx_utility_logical_sector_flush+0x40c>
        {

            /* Determine if invalidation is not required and there are no
               more dirty sectors. */
            if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 801225e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012260:	2b00      	cmp	r3, #0
 8012262:	d103      	bne.n	801226c <_fx_utility_logical_sector_flush+0x1dc>
 8012264:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012266:	2b00      	cmp	r3, #0
 8012268:	f000 8121 	beq.w	80124ae <_fx_utility_logical_sector_flush+0x41e>
                /* Yes, nothing left to do.  */
                break;
            }

            /* Determine if there are any more sectors to process.  */
            if ((sectors == 0) || (starting_sector > ending_sector))
 801226c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8012270:	4313      	orrs	r3, r2
 8012272:	f000 811d 	beq.w	80124b0 <_fx_utility_logical_sector_flush+0x420>
 8012276:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801227a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801227e:	4290      	cmp	r0, r2
 8012280:	eb71 0303 	sbcs.w	r3, r1, r3
 8012284:	f0c0 8114 	bcc.w	80124b0 <_fx_utility_logical_sector_flush+0x420>
                /* No more sectors required to process.  */
                break;
            }

            /* Determine how to compute the hash index.  */
            if (use_starting_sector)
 8012288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801228a:	2b00      	cmp	r3, #0
 801228c:	d015      	beq.n	80122ba <_fx_utility_logical_sector_flush+0x22a>
            {

                /* Calculate the hash value of this sector using the lower bits.  */
                index =  (ULONG)(starting_sector & media_ptr -> fx_media_sector_cache_hash_mask);
 801228e:	693a      	ldr	r2, [r7, #16]
 8012290:	69fb      	ldr	r3, [r7, #28]
 8012292:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8012296:	f8d3 3470 	ldr.w	r3, [r3, #1136]	@ 0x470
 801229a:	4013      	ands	r3, r2
 801229c:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Calculate the bit set indicating there is one or more valid sectors at this cache index.  */
                bit_set =  (index % 32);
 801229e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122a0:	f003 031f 	and.w	r3, r3, #31
 80122a4:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Compute the actual array index by multiplying by the cache depth.  */
                index =  (bit_set * FX_SECTOR_CACHE_DEPTH);
 80122a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122a8:	009b      	lsls	r3, r3, #2
 80122aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80122ac:	e00d      	b.n	80122ca <_fx_utility_logical_sector_flush+0x23a>
                /* Find the next set bit.  */
                while ((valid_bit_map & 1) == 0)
                {

                    /* Otherwise, shift down the bit in the bit map.  */
                    valid_bit_map =  valid_bit_map >> 1;
 80122ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122b0:	085b      	lsrs	r3, r3, #1
 80122b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Increment the set bit marker.  */
                    bit_set++;
 80122b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122b6:	3301      	adds	r3, #1
 80122b8:	643b      	str	r3, [r7, #64]	@ 0x40
                while ((valid_bit_map & 1) == 0)
 80122ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122bc:	f003 0301 	and.w	r3, r3, #1
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d0f4      	beq.n	80122ae <_fx_utility_logical_sector_flush+0x21e>
                }

                /* Compute the first actual index into the hashed cache.  */
                index =  (bit_set * FX_SECTOR_CACHE_DEPTH);
 80122c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122c6:	009b      	lsls	r3, r3, #2
 80122c8:	63bb      	str	r3, [r7, #56]	@ 0x38
            /* At this point, bit_set represents the next group of hashed sectors that could
               have valid cache entries and index represents the index into the sector cache
               of that sector group.  */

            /* Clear the remaining valid sectors for this entry in the bit map.  */
            remaining_valid =  0;
 80122ca:	2300      	movs	r3, #0
 80122cc:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Loop to check the corresponding hash entries.  */
            do
            {

                /* Setup pointer to the cache entry.  */
                cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 80122ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80122d0:	4613      	mov	r3, r2
 80122d2:	005b      	lsls	r3, r3, #1
 80122d4:	4413      	add	r3, r2
 80122d6:	00db      	lsls	r3, r3, #3
 80122d8:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 80122dc:	69fa      	ldr	r2, [r7, #28]
 80122de:	4413      	add	r3, r2
 80122e0:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Loop to examine the full depth of the hashed cache.  */
                for (i = 0; i < 4; i++)
 80122e2:	2300      	movs	r3, #0
 80122e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80122e6:	e0a7      	b.n	8012438 <_fx_utility_logical_sector_flush+0x3a8>
                {

                    /* Determine if this cached sector is within the specified range and is valid.  */
                    if ((cache_entry -> fx_cached_sector_valid) &&
 80122e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80122ea:	7c5b      	ldrb	r3, [r3, #17]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	f000 8089 	beq.w	8012404 <_fx_utility_logical_sector_flush+0x374>
                        (cache_entry -> fx_cached_sector >= starting_sector) &&
 80122f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80122f4:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
                    if ((cache_entry -> fx_cached_sector_valid) &&
 80122f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80122fc:	4290      	cmp	r0, r2
 80122fe:	eb71 0303 	sbcs.w	r3, r1, r3
 8012302:	d37f      	bcc.n	8012404 <_fx_utility_logical_sector_flush+0x374>
                        (cache_entry -> fx_cached_sector <= ending_sector))
 8012304:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012306:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
                        (cache_entry -> fx_cached_sector >= starting_sector) &&
 801230a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801230e:	4290      	cmp	r0, r2
 8012310:	eb71 0303 	sbcs.w	r3, r1, r3
 8012314:	d376      	bcc.n	8012404 <_fx_utility_logical_sector_flush+0x374>
                    {

                        /* Determine if the requested sector has been written to.  */
                        if (cache_entry -> fx_cached_sector_buffer_dirty)
 8012316:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012318:	7c1b      	ldrb	r3, [r3, #16]
 801231a:	2b00      	cmp	r3, #0
 801231c:	d04d      	beq.n	80123ba <_fx_utility_logical_sector_flush+0x32a>


                            /* Yes, write the cached sector out to the media.  */

                            /* Check for write protect at the media level (set by driver).  */
                            if (media_ptr -> fx_media_driver_write_protect == FX_FALSE)
 801231e:	69fb      	ldr	r3, [r7, #28]
 8012320:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8012324:	2b00      	cmp	r3, #0
 8012326:	d148      	bne.n	80123ba <_fx_utility_logical_sector_flush+0x32a>
                            {

#ifndef FX_MEDIA_STATISTICS_DISABLE

                                /* Increment the number of driver write sector(s) requests.  */
                                media_ptr -> fx_media_driver_write_requests++;
 8012328:	69fb      	ldr	r3, [r7, #28]
 801232a:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 801232e:	1c5a      	adds	r2, r3, #1
 8012330:	69fb      	ldr	r3, [r7, #28]
 8012332:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
#endif

                                /* Build Write request to the driver.  */
                                media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8012336:	69fb      	ldr	r3, [r7, #28]
 8012338:	2201      	movs	r2, #1
 801233a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                                media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 801233e:	69fb      	ldr	r3, [r7, #28]
 8012340:	2290      	movs	r2, #144	@ 0x90
 8012342:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8012346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012348:	681a      	ldr	r2, [r3, #0]
 801234a:	69fb      	ldr	r3, [r7, #28]
 801234c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
                                media_ptr -> fx_media_driver_logical_sector =   cache_entry -> fx_cached_sector;
#else
                                media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 8012350:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012352:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8012356:	69fb      	ldr	r3, [r7, #28]
 8012358:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
                                media_ptr -> fx_media_driver_sectors =          1;
 801235c:	69fb      	ldr	r3, [r7, #28]
 801235e:	2201      	movs	r2, #1
 8012360:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                                media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 8012364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012366:	7c9b      	ldrb	r3, [r3, #18]
 8012368:	461a      	mov	r2, r3
 801236a:	69fb      	ldr	r3, [r7, #28]
 801236c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

                                /* Sectors other than FX_DATA_SECTOR will never be dirty when FX_FAULT_TOLERANT is defined. */
#ifndef FX_FAULT_TOLERANT
                                /* Determine if the system write flag needs to be set.  */
                                if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 8012370:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012372:	7c9b      	ldrb	r3, [r3, #18]
 8012374:	2b04      	cmp	r3, #4
 8012376:	d003      	beq.n	8012380 <_fx_utility_logical_sector_flush+0x2f0>
                                {

                                    /* Yes, a system sector write is present so set the flag.  The driver
                                       can use this flag to make extra safeguards in writing the sector
                                       out, yielding more fault tolerance.  */
                                    media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8012378:	69fb      	ldr	r3, [r7, #28]
 801237a:	2201      	movs	r2, #1
 801237c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                                /* If trace is enabled, insert this event into the trace buffer.  */
                                FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, cache_entry -> fx_cached_sector, 1, cache_entry -> fx_cached_sector_memory_buffer, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                                /* Invoke the driver to write the sector.  */
                                (media_ptr -> fx_media_driver_entry) (media_ptr);
 8012380:	69fb      	ldr	r3, [r7, #28]
 8012382:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012386:	69f8      	ldr	r0, [r7, #28]
 8012388:	4798      	blx	r3

                                /* Clear the system write flag.  */
                                media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 801238a:	69fb      	ldr	r3, [r7, #28]
 801238c:	2200      	movs	r2, #0
 801238e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                                /* Check for successful completion.  */
                                if (media_ptr -> fx_media_driver_status)
 8012392:	69fb      	ldr	r3, [r7, #28]
 8012394:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012398:	2b00      	cmp	r3, #0
 801239a:	d003      	beq.n	80123a4 <_fx_utility_logical_sector_flush+0x314>
                                {

                                    /* Error writing a cached sector out.  Return the
                                       error status.  */
                                    return(media_ptr -> fx_media_driver_status);
 801239c:	69fb      	ldr	r3, [r7, #28]
 801239e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80123a2:	e086      	b.n	80124b2 <_fx_utility_logical_sector_flush+0x422>
                                }

                                /* Clear the buffer dirty flag since it has been flushed
                                   out.  */
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80123a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123a6:	2200      	movs	r2, #0
 80123a8:	741a      	strb	r2, [r3, #16]

                                /* Decrement the number of dirty sectors currently in the cache.  */
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 80123aa:	69fb      	ldr	r3, [r7, #28]
 80123ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123ae:	1e5a      	subs	r2, r3, #1
 80123b0:	69fb      	ldr	r3, [r7, #28]
 80123b2:	625a      	str	r2, [r3, #36]	@ 0x24
                                remaining_dirty--;
 80123b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123b6:	3b01      	subs	r3, #1
 80123b8:	633b      	str	r3, [r7, #48]	@ 0x30
                            }
                        }

                        /* Determine if the invalidate option is specified.  */
                        if (invalidate)
 80123ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d018      	beq.n	80123f2 <_fx_utility_logical_sector_flush+0x362>
                        {

                            /* Invalidate the cache entry.  */
                            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 80123c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123c2:	2200      	movs	r2, #0
 80123c4:	745a      	strb	r2, [r3, #17]

                            /* Place all ones in the sector number.  */
                            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 80123c6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80123c8:	f04f 32ff 	mov.w	r2, #4294967295
 80123cc:	f04f 33ff 	mov.w	r3, #4294967295
 80123d0:	e9c1 2302 	strd	r2, r3, [r1, #8]

                            /* Determine if this sector is still dirty, this could be the case if
                               write protection was turned on.  */
                            if (cache_entry -> fx_cached_sector_buffer_dirty)
 80123d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123d6:	7c1b      	ldrb	r3, [r3, #16]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d00a      	beq.n	80123f2 <_fx_utility_logical_sector_flush+0x362>
                            {

                                /* Yes, clear the dirty flag.  */
                                cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80123dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123de:	2200      	movs	r2, #0
 80123e0:	741a      	strb	r2, [r3, #16]

                                /* Decrement the number of dirty sectors currently in the cache.  */
                                media_ptr -> fx_media_sector_cache_dirty_count--;
 80123e2:	69fb      	ldr	r3, [r7, #28]
 80123e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123e6:	1e5a      	subs	r2, r3, #1
 80123e8:	69fb      	ldr	r3, [r7, #28]
 80123ea:	625a      	str	r2, [r3, #36]	@ 0x24
                                remaining_dirty--;
 80123ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123ee:	3b01      	subs	r3, #1
 80123f0:	633b      	str	r3, [r7, #48]	@ 0x30
                            }
                        }

                        /* Decrement the number of sectors in the range that have been processed.  */
                        sectors--;
 80123f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80123f6:	f112 38ff 	adds.w	r8, r2, #4294967295
 80123fa:	f143 39ff 	adc.w	r9, r3, #4294967295
 80123fe:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8012402:	e006      	b.n	8012412 <_fx_utility_logical_sector_flush+0x382>
                    }
                    else
                    {

                        /* Determine if the sector is valid.  */
                        if (cache_entry -> fx_cached_sector_valid)
 8012404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012406:	7c5b      	ldrb	r3, [r3, #17]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d002      	beq.n	8012412 <_fx_utility_logical_sector_flush+0x382>
                        {

                            /* Increment the number of still remaining but out of range sectors.  */
                            remaining_valid++;
 801240c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801240e:	3301      	adds	r3, #1
 8012410:	637b      	str	r3, [r7, #52]	@ 0x34
                        }
                    }

                    /* Determine if invalidation is not required and there are no
                       more dirty sectors. */
                    if ((remaining_dirty == 0) && (invalidate == FX_FALSE))
 8012412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012414:	2b00      	cmp	r3, #0
 8012416:	d102      	bne.n	801241e <_fx_utility_logical_sector_flush+0x38e>
 8012418:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801241a:	2b00      	cmp	r3, #0
 801241c:	d011      	beq.n	8012442 <_fx_utility_logical_sector_flush+0x3b2>
                        /* Yes, nothing left to do.  */
                        break;
                    }

                    /* Determine if there are any more sectors to process.  */
                    if ((sectors == 0) && (invalidate == FX_FALSE))
 801241e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8012422:	4313      	orrs	r3, r2
 8012424:	d102      	bne.n	801242c <_fx_utility_logical_sector_flush+0x39c>
 8012426:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012428:	2b00      	cmp	r3, #0
 801242a:	d00c      	beq.n	8012446 <_fx_utility_logical_sector_flush+0x3b6>
                        /* No more sectors required to process.  */
                        break;
                    }

                    /* Move to the next cache entry.  */
                    cache_entry++;
 801242c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801242e:	3318      	adds	r3, #24
 8012430:	64fb      	str	r3, [r7, #76]	@ 0x4c
                for (i = 0; i < 4; i++)
 8012432:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012434:	3301      	adds	r3, #1
 8012436:	647b      	str	r3, [r7, #68]	@ 0x44
 8012438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801243a:	2b03      	cmp	r3, #3
 801243c:	f67f af54 	bls.w	80122e8 <_fx_utility_logical_sector_flush+0x258>
 8012440:	e002      	b.n	8012448 <_fx_utility_logical_sector_flush+0x3b8>
                        break;
 8012442:	bf00      	nop
 8012444:	e000      	b.n	8012448 <_fx_utility_logical_sector_flush+0x3b8>
                        break;
 8012446:	bf00      	nop
                }

                /* Move the index to the next position since the bit map can only represent 32
                   cache entries.  */
                index =  index + (32 * FX_SECTOR_CACHE_DEPTH);
 8012448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801244a:	3380      	adds	r3, #128	@ 0x80
 801244c:	63bb      	str	r3, [r7, #56]	@ 0x38
            } while (index < cache_size);
 801244e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012450:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012452:	429a      	cmp	r2, r3
 8012454:	f4ff af3b 	bcc.w	80122ce <_fx_utility_logical_sector_flush+0x23e>

            /* Determine if invalidation was required and there are no more valid sectors
               associated with this bit position.  */
            if ((invalidate) && (remaining_valid == 0))
 8012458:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801245a:	2b00      	cmp	r3, #0
 801245c:	d00c      	beq.n	8012478 <_fx_utility_logical_sector_flush+0x3e8>
 801245e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012460:	2b00      	cmp	r3, #0
 8012462:	d109      	bne.n	8012478 <_fx_utility_logical_sector_flush+0x3e8>
            {

                /* Clear this bit position.  */
                media_ptr -> fx_media_sector_cache_hashed_sector_valid &=  ~(((ULONG)1) << bit_set);
 8012464:	69fb      	ldr	r3, [r7, #28]
 8012466:	6a1a      	ldr	r2, [r3, #32]
 8012468:	2101      	movs	r1, #1
 801246a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801246c:	fa01 f303 	lsl.w	r3, r1, r3
 8012470:	43db      	mvns	r3, r3
 8012472:	401a      	ands	r2, r3
 8012474:	69fb      	ldr	r3, [r7, #28]
 8012476:	621a      	str	r2, [r3, #32]
            }

            /* Determine if the starting sector is being used for examination of the hash.  */
            if (use_starting_sector)
 8012478:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801247a:	2b00      	cmp	r3, #0
 801247c:	d008      	beq.n	8012490 <_fx_utility_logical_sector_flush+0x400>
            {

                /* Move to the next sector.  */
                starting_sector++;
 801247e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8012482:	f112 0a01 	adds.w	sl, r2, #1
 8012486:	f143 0b00 	adc.w	fp, r3, #0
 801248a:	e9c7 ab04 	strd	sl, fp, [r7, #16]
 801248e:	e005      	b.n	801249c <_fx_utility_logical_sector_flush+0x40c>
            }
            else
            {

                /* Move to next bit in the map.  */
                valid_bit_map =  valid_bit_map >> 1;
 8012490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012492:	085b      	lsrs	r3, r3, #1
 8012494:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Increment the set bit marker.  */
                bit_set++;
 8012496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012498:	3301      	adds	r3, #1
 801249a:	643b      	str	r3, [r7, #64]	@ 0x40
        while (valid_bit_map)
 801249c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801249e:	2b00      	cmp	r3, #0
 80124a0:	f47f aedd 	bne.w	801225e <_fx_utility_logical_sector_flush+0x1ce>
 80124a4:	e004      	b.n	80124b0 <_fx_utility_logical_sector_flush+0x420>
                break;
 80124a6:	bf00      	nop
 80124a8:	e002      	b.n	80124b0 <_fx_utility_logical_sector_flush+0x420>
                break;
 80124aa:	bf00      	nop
 80124ac:	e000      	b.n	80124b0 <_fx_utility_logical_sector_flush+0x420>
                break;
 80124ae:	bf00      	nop
    FX_PARAMETER_NOT_USED(sectors);
    FX_PARAMETER_NOT_USED(invalidate);
#endif /* FX_DISABLE_CACHE */

    /* If we get here, return successful status to the caller.  */
    return(FX_SUCCESS);
 80124b0:	2300      	movs	r3, #0
}
 80124b2:	4618      	mov	r0, r3
 80124b4:	3750      	adds	r7, #80	@ 0x50
 80124b6:	46bd      	mov	sp, r7
 80124b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080124bc <_fx_utility_logical_sector_read>:
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_logical_sector_read(FX_MEDIA *media_ptr, ULONG64 logical_sector,
                                      VOID *buffer_ptr, ULONG sectors, UCHAR sector_type)
{
 80124bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80124c0:	b09c      	sub	sp, #112	@ 0x70
 80124c2:	af04      	add	r7, sp, #16
 80124c4:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80124c6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40


#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Determine if the request is for FAT sector.  */
    if (sector_type == FX_FAT_SECTOR)
 80124ca:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 80124ce:	2b02      	cmp	r3, #2
 80124d0:	d106      	bne.n	80124e0 <_fx_utility_logical_sector_read+0x24>
    {

        /* Increment the number of FAT sector reads.  */
        media_ptr -> fx_media_fat_sector_reads++;
 80124d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80124d4:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 80124d8:	1c5a      	adds	r2, r3, #1
 80124da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80124dc:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
    }

    /* Increment the number of logical sectors read.  */
    media_ptr -> fx_media_logical_sector_reads++;
 80124e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80124e2:	f8d3 319c 	ldr.w	r3, [r3, #412]	@ 0x19c
 80124e6:	1c5a      	adds	r2, r3, #1
 80124e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80124ea:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_LOGICAL_SECTOR_READ_EXTENSION

#ifndef FX_DISABLE_CACHE
    /* Determine if the request is for the internal media buffer area.  */
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 80124ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80124f0:	689a      	ldr	r2, [r3, #8]
 80124f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80124f6:	4293      	cmp	r3, r2
 80124f8:	f0c0 80d9 	bcc.w	80126ae <_fx_utility_logical_sector_read+0x1f2>
        (((UCHAR *)buffer_ptr) <= media_ptr -> fx_media_sector_cache_end))
 80124fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80124fe:	699a      	ldr	r2, [r3, #24]
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 8012500:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012504:	4293      	cmp	r3, r2
 8012506:	f200 80d2 	bhi.w	80126ae <_fx_utility_logical_sector_read+0x1f2>
    {

        /* Internal cache buffer is requested.  */

        /* Examine the logical sector cache.  */
        cache_entry = _fx_utility_logical_sector_cache_entry_read(media_ptr, logical_sector, &previous_cache_entry);
 801250a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801250e:	9300      	str	r3, [sp, #0]
 8012510:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8012514:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012516:	f7ff faf1 	bl	8011afc <_fx_utility_logical_sector_cache_entry_read>
 801251a:	6578      	str	r0, [r7, #84]	@ 0x54

        /* Was the sector found?  */
        if (cache_entry == FX_NULL)
 801251c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801251e:	2b00      	cmp	r3, #0
 8012520:	d101      	bne.n	8012526 <_fx_utility_logical_sector_read+0x6a>
        {

            /* Yes, the sector was found. Return success!  */
            return(FX_SUCCESS);
 8012522:	2300      	movs	r3, #0
 8012524:	e259      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
        /* At this point, we need to read in a sector from the media.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of logical sectors cache read misses.  */
        media_ptr -> fx_media_logical_sector_cache_read_misses++;
 8012526:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012528:	f8d3 31a8 	ldr.w	r3, [r3, #424]	@ 0x1a8
 801252c:	1c5a      	adds	r2, r3, #1
 801252e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012530:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_LOG_SECTOR_CACHE_MISS, media_ptr, logical_sector, 0, media_ptr -> fx_media_sector_cache_size, FX_TRACE_INTERNAL_EVENTS, 0, 0)
#endif

        /* First, check and see if the last used entry has been
           modified.  */
        if ((cache_entry -> fx_cached_sector_valid) &&
 8012534:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012536:	7c5b      	ldrb	r3, [r3, #17]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d049      	beq.n	80125d0 <_fx_utility_logical_sector_read+0x114>
            (cache_entry -> fx_cached_sector_buffer_dirty))
 801253c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801253e:	7c1b      	ldrb	r3, [r3, #16]
        if ((cache_entry -> fx_cached_sector_valid) &&
 8012540:	2b00      	cmp	r3, #0
 8012542:	d045      	beq.n	80125d0 <_fx_utility_logical_sector_read+0x114>
               before we read in the new buffer.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE

            /* Increment the number of driver write sector(s) requests.  */
            media_ptr -> fx_media_driver_write_requests++;
 8012544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012546:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 801254a:	1c5a      	adds	r2, r3, #1
 801254c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801254e:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
#endif

            /* Build write request to the driver.  */
            media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8012552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012554:	2201      	movs	r2, #1
 8012556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
            media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 801255a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801255c:	2290      	movs	r2, #144	@ 0x90
 801255e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8012562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012564:	681a      	ldr	r2, [r3, #0]
 8012566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
            media_ptr -> fx_media_driver_logical_sector =   cache_entry -> fx_cached_sector;
#else
            media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 801256c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801256e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8012572:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012574:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
            media_ptr -> fx_media_driver_sectors =          1;
 8012578:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801257a:	2201      	movs	r2, #1
 801257c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 8012580:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012582:	7c9b      	ldrb	r3, [r3, #18]
 8012584:	461a      	mov	r2, r3
 8012586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012588:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

            /* Determine if the sector is a data sector or a system sector.  */
            if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 801258c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801258e:	7c9b      	ldrb	r3, [r3, #18]
 8012590:	2b04      	cmp	r3, #4
 8012592:	d003      	beq.n	801259c <_fx_utility_logical_sector_read+0xe0>
            {

                /* System sector is present.  */
                media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8012594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012596:	2201      	movs	r2, #1
 8012598:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

            /* If trace is enabled, insert this event into the trace buffer.  */
            FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, cache_entry -> fx_cached_sector, 1, cache_entry -> fx_cached_sector_memory_buffer, FX_TRACE_INTERNAL_EVENTS, 0, 0)

            /* Invoke the driver to write the sector.  */
            (media_ptr -> fx_media_driver_entry) (media_ptr);
 801259c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801259e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80125a2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80125a4:	4798      	blx	r3

            /* Clear the system write flag.  */
            media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 80125a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125a8:	2200      	movs	r2, #0
 80125aa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

            /* Check for successful completion.  */
            if (media_ptr -> fx_media_driver_status)
 80125ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d003      	beq.n	80125c0 <_fx_utility_logical_sector_read+0x104>
            {

                /* Error writing a cached sector out.  Return the
                   error status.  */
                return(media_ptr -> fx_media_driver_status);
 80125b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80125be:	e20c      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
            }

            /* Clear the buffer dirty flag since it has been flushed
               out.  */
            cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 80125c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80125c2:	2200      	movs	r2, #0
 80125c4:	741a      	strb	r2, [r3, #16]

            /* Decrement the number of outstanding dirty cache entries.  */
            media_ptr -> fx_media_sector_cache_dirty_count--;
 80125c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125ca:	1e5a      	subs	r2, r3, #1
 80125cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125ce:	625a      	str	r2, [r3, #36]	@ 0x24

        /* At this point, we can go out and setup this cached sector
           entry.  */

        /* Compare against logical sector to make sure it is valid.  */
        if (logical_sector >= media_ptr -> fx_media_total_sectors)
 80125d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125d2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80125d6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80125da:	4290      	cmp	r0, r2
 80125dc:	eb71 0303 	sbcs.w	r3, r1, r3
 80125e0:	d301      	bcc.n	80125e6 <_fx_utility_logical_sector_read+0x12a>
        {
            return(FX_SECTOR_INVALID);
 80125e2:	2389      	movs	r3, #137	@ 0x89
 80125e4:	e1f9      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
        }

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver read sector(s) requests.  */
        media_ptr -> fx_media_driver_read_requests++;
 80125e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125e8:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
 80125ec:	1c5a      	adds	r2, r3, #1
 80125ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125f0:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
#endif

        /* Build Read request to the driver.  */
        media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 80125f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125f6:	2200      	movs	r2, #0
 80125f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80125fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125fe:	2290      	movs	r2, #144	@ 0x90
 8012600:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 8012604:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012606:	681a      	ldr	r2, [r3, #0]
 8012608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801260a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
        media_ptr -> fx_media_driver_logical_sector =   logical_sector;
#else
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
 801260e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012612:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
        media_ptr -> fx_media_driver_sectors =          1;
 8012616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012618:	2201      	movs	r2, #1
 801261a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 801261e:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 8012622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012624:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* Determine if the sector is a data sector or a system sector.  */
        if (sector_type == FX_DATA_SECTOR)
 8012628:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 801262c:	2b04      	cmp	r3, #4
 801262e:	d103      	bne.n	8012638 <_fx_utility_logical_sector_read+0x17c>
        {

            /* Data sector is present.  */
            media_ptr -> fx_media_driver_data_sector_read =  FX_TRUE;
 8012630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012632:	2201      	movs	r2, #1
 8012634:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_READ, media_ptr, logical_sector, 1, cache_entry -> fx_cached_sector_memory_buffer, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Invoke the driver to read the sector.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8012638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801263a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801263e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012640:	4798      	blx	r3

        /* Clear data sector is present flag.  */
        media_ptr -> fx_media_driver_data_sector_read =  FX_FALSE;
 8012642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012644:	2200      	movs	r2, #0
 8012646:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

        /* Determine if the read was successful.  */
        if (media_ptr -> fx_media_driver_status == FX_SUCCESS)
 801264a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801264c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012650:	2b00      	cmp	r3, #0
 8012652:	d11a      	bne.n	801268a <_fx_utility_logical_sector_read+0x1ce>
        {

            /* Remember the sector number.  */
            cache_entry -> fx_cached_sector =  logical_sector;
 8012654:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012656:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801265a:	e9c1 2302 	strd	r2, r3, [r1, #8]

            /* Make the cache entry valid.  */
            cache_entry -> fx_cached_sector_valid =  FX_TRUE;
 801265e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012660:	2201      	movs	r2, #1
 8012662:	745a      	strb	r2, [r3, #17]

            /* Remember the sector type.  */
            cache_entry -> fx_cached_sector_type =  sector_type;
 8012664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012666:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 801266a:	749a      	strb	r2, [r3, #18]

            /* Place this entry that the head of the cached sector
               list.  */

            /* Determine if we need to update the last used list.  */
            if (previous_cache_entry)
 801266c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801266e:	2b00      	cmp	r3, #0
 8012670:	d015      	beq.n	801269e <_fx_utility_logical_sector_read+0x1e2>

                /* Yes, the current entry is not at the front of the list
                   so we need to change the order.  */

                /* Link the previous entry to this entry's next pointer.  */
                previous_cache_entry -> fx_cached_sector_next_used =
 8012672:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                    cache_entry -> fx_cached_sector_next_used;
 8012674:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012676:	6952      	ldr	r2, [r2, #20]
                previous_cache_entry -> fx_cached_sector_next_used =
 8012678:	615a      	str	r2, [r3, #20]

                /* Place this entry at the head of the list.  */
                cache_entry -> fx_cached_sector_next_used =
                    media_ptr -> fx_media_sector_cache_list_ptr;
 801267a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801267c:	69da      	ldr	r2, [r3, #28]
                cache_entry -> fx_cached_sector_next_used =
 801267e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012680:	615a      	str	r2, [r3, #20]
                media_ptr -> fx_media_sector_cache_list_ptr =  cache_entry;
 8012682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012684:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012686:	61da      	str	r2, [r3, #28]
 8012688:	e009      	b.n	801269e <_fx_utility_logical_sector_read+0x1e2>
        }
        else
        {

            /* Invalidate the cache entry on read errors.  */
            cache_entry -> fx_cached_sector_valid =  FX_FALSE;
 801268a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801268c:	2200      	movs	r2, #0
 801268e:	745a      	strb	r2, [r3, #17]

            /* Put all ones in the sector value.  */
            cache_entry -> fx_cached_sector =  (~(ULONG64)0);
 8012690:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012692:	f04f 32ff 	mov.w	r2, #4294967295
 8012696:	f04f 33ff 	mov.w	r3, #4294967295
 801269a:	e9c1 2302 	strd	r2, r3, [r1, #8]
        }

        /* Simply setup the pointer to this buffer and return.  */
        media_ptr -> fx_media_memory_buffer =  cache_entry -> fx_cached_sector_memory_buffer;
 801269e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80126a0:	681a      	ldr	r2, [r3, #0]
 80126a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80126a4:	609a      	str	r2, [r3, #8]

        /* Return the driver status.  */
        return(media_ptr -> fx_media_driver_status);
 80126a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80126a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80126ac:	e195      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
    {

        /* Direct I/O to application buffer area.  */

        /* Compare against logical sector to make sure it is valid.  */
        if ((logical_sector + sectors - 1) > (ULONG)media_ptr -> fx_media_total_sectors)
 80126ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80126b2:	2200      	movs	r2, #0
 80126b4:	469a      	mov	sl, r3
 80126b6:	4693      	mov	fp, r2
 80126b8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80126bc:	eb1a 0402 	adds.w	r4, sl, r2
 80126c0:	eb4b 0503 	adc.w	r5, fp, r3
 80126c4:	f114 38ff 	adds.w	r8, r4, #4294967295
 80126c8:	f145 39ff 	adc.w	r9, r5, #4294967295
 80126cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80126ce:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80126d2:	2300      	movs	r3, #0
 80126d4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80126d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80126d8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80126dc:	460b      	mov	r3, r1
 80126de:	4543      	cmp	r3, r8
 80126e0:	4613      	mov	r3, r2
 80126e2:	eb73 0309 	sbcs.w	r3, r3, r9
 80126e6:	d22c      	bcs.n	8012742 <_fx_utility_logical_sector_read+0x286>
        {
            return(FX_SECTOR_INVALID);
 80126e8:	2389      	movs	r3, #137	@ 0x89
 80126ea:	e176      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
        /* Attempt to fill the beginning of the buffer from cached sectors.  */
        while (sectors)
        {

            /* Determine if the sector is in the cache.  */
            if (_fx_utility_logical_sector_cache_entry_read(media_ptr, logical_sector, &previous_cache_entry))
 80126ec:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80126f0:	9300      	str	r3, [sp, #0]
 80126f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80126f6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80126f8:	f7ff fa00 	bl	8011afc <_fx_utility_logical_sector_cache_entry_read>
 80126fc:	4603      	mov	r3, r0
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d124      	bne.n	801274c <_fx_utility_logical_sector_read+0x290>
                /* Not in the cache - get out of the loop!  */
                break;
            }

            /* Yes, sector is in the cache. Copy the data from the cache to the destination buffer.  */
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer, buffer_ptr, media_ptr -> fx_media_bytes_per_sector); /* Use case of memcpy is verified. */
 8012702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012704:	6898      	ldr	r0, [r3, #8]
 8012706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801270a:	461a      	mov	r2, r3
 801270c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8012710:	f000 fad0 	bl	8012cb4 <_fx_utility_memory_copy>

            /* Advance the destination buffer.  */
            buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;
 8012714:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012716:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012718:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801271c:	4413      	add	r3, r2
 801271e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

            /* Advance the sector and decrement the number of sectors left.  */
            logical_sector++;
 8012722:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8012726:	1c51      	adds	r1, r2, #1
 8012728:	61b9      	str	r1, [r7, #24]
 801272a:	f143 0300 	adc.w	r3, r3, #0
 801272e:	61fb      	str	r3, [r7, #28]
 8012730:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8012734:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
            sectors--;
 8012738:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801273c:	3b01      	subs	r3, #1
 801273e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        while (sectors)
 8012742:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012746:	2b00      	cmp	r3, #0
 8012748:	d1d0      	bne.n	80126ec <_fx_utility_logical_sector_read+0x230>
 801274a:	e000      	b.n	801274e <_fx_utility_logical_sector_read+0x292>
                break;
 801274c:	bf00      	nop
        }

        /* Calculate the end sector.  */
        end_sector = logical_sector + sectors - 1;
 801274e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012752:	2200      	movs	r2, #0
 8012754:	633b      	str	r3, [r7, #48]	@ 0x30
 8012756:	637a      	str	r2, [r7, #52]	@ 0x34
 8012758:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801275c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8012760:	4621      	mov	r1, r4
 8012762:	1889      	adds	r1, r1, r2
 8012764:	62b9      	str	r1, [r7, #40]	@ 0x28
 8012766:	4629      	mov	r1, r5
 8012768:	eb43 0101 	adc.w	r1, r3, r1
 801276c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801276e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8012772:	460b      	mov	r3, r1
 8012774:	3b01      	subs	r3, #1
 8012776:	613b      	str	r3, [r7, #16]
 8012778:	4613      	mov	r3, r2
 801277a:	f143 33ff 	adc.w	r3, r3, #4294967295
 801277e:	617b      	str	r3, [r7, #20]
 8012780:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8012784:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58

        /* Attempt to fill the end of the buffer from the opposite direction.  */
        while (sectors)
 8012788:	e02b      	b.n	80127e2 <_fx_utility_logical_sector_read+0x326>
        {

            /* Determine if the sector is in the cache.  */
            if (_fx_utility_logical_sector_cache_entry_read(media_ptr, end_sector, &previous_cache_entry))
 801278a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801278e:	9300      	str	r3, [sp, #0]
 8012790:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8012794:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012796:	f7ff f9b1 	bl	8011afc <_fx_utility_logical_sector_cache_entry_read>
 801279a:	4603      	mov	r3, r0
 801279c:	2b00      	cmp	r3, #0
 801279e:	d125      	bne.n	80127ec <_fx_utility_logical_sector_read+0x330>
                /* Not in the cache - get out of the loop!  */
                break;
            }

            /* Yes, sector is in the cache. Copy the data from the cache to the destination buffer.  */
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer, /* Use case of memcpy is verified. */
 80127a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127a2:	6898      	ldr	r0, [r3, #8]
                                    ((UCHAR *)buffer_ptr) + ((sectors - 1) * media_ptr -> fx_media_bytes_per_sector),
 80127a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80127a8:	3b01      	subs	r3, #1
 80127aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80127ac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80127ae:	fb02 f303 	mul.w	r3, r2, r3
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer, /* Use case of memcpy is verified. */
 80127b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80127b6:	18d1      	adds	r1, r2, r3
                                    media_ptr -> fx_media_bytes_per_sector);
 80127b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80127ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
            _fx_utility_memory_copy(media_ptr -> fx_media_memory_buffer, /* Use case of memcpy is verified. */
 80127bc:	461a      	mov	r2, r3
 80127be:	f000 fa79 	bl	8012cb4 <_fx_utility_memory_copy>

            /* Move sector to previous sector and decrement the number of sectors left.  */
            end_sector--;
 80127c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80127c6:	1e51      	subs	r1, r2, #1
 80127c8:	60b9      	str	r1, [r7, #8]
 80127ca:	f143 33ff 	adc.w	r3, r3, #4294967295
 80127ce:	60fb      	str	r3, [r7, #12]
 80127d0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80127d4:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
            sectors--;
 80127d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80127dc:	3b01      	subs	r3, #1
 80127de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        while (sectors)
 80127e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d1cf      	bne.n	801278a <_fx_utility_logical_sector_read+0x2ce>
 80127ea:	e000      	b.n	80127ee <_fx_utility_logical_sector_read+0x332>
                break;
 80127ec:	bf00      	nop
        }

        /* Determine if there are still sectors left to read.  */
        if (sectors == 0)
 80127ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d101      	bne.n	80127fa <_fx_utility_logical_sector_read+0x33e>
        {

            /* No more sectors to read - return success!  */
            return(FX_SUCCESS);
 80127f6:	2300      	movs	r3, #0
 80127f8:	e0ef      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
        }

        /* Flush and invalidate any entries in the cache that are in this direct I/O read request range.  */
        _fx_utility_logical_sector_flush(media_ptr, logical_sector, (ULONG64) sectors, FX_TRUE);
 80127fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80127fe:	2200      	movs	r2, #0
 8012800:	623b      	str	r3, [r7, #32]
 8012802:	627a      	str	r2, [r7, #36]	@ 0x24
 8012804:	2301      	movs	r3, #1
 8012806:	9302      	str	r3, [sp, #8]
 8012808:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 801280c:	e9cd 3400 	strd	r3, r4, [sp]
 8012810:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8012814:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012816:	f7ff fc3b 	bl	8012090 <_fx_utility_logical_sector_flush>
#endif /* FX_DISABLE_CACHE */

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver read sector(s) requests.  */
        media_ptr -> fx_media_driver_read_requests++;
 801281a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801281c:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
 8012820:	1c5a      	adds	r2, r3, #1
 8012822:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012824:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
#endif

        /* Build read request to the driver.  */
        media_ptr -> fx_media_driver_request =          FX_DRIVER_READ;
 8012828:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801282a:	2200      	movs	r2, #0
 801282c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8012830:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012832:	2290      	movs	r2, #144	@ 0x90
 8012834:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        media_ptr -> fx_media_driver_buffer =           buffer_ptr;
 8012838:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801283a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801283e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
        media_ptr -> fx_media_driver_logical_sector =   logical_sector;
#else
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
 8012842:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012844:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012846:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
        media_ptr -> fx_media_driver_sectors =          sectors;
 801284a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801284c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012850:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 8012854:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 8012858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801285a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* Determine if the sector is a data sector or a system sector.  */
        if (sector_type == FX_DATA_SECTOR)
 801285e:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8012862:	2b04      	cmp	r3, #4
 8012864:	d103      	bne.n	801286e <_fx_utility_logical_sector_read+0x3b2>
        {

            /* Data sector is present.  */
            media_ptr -> fx_media_driver_data_sector_read =  FX_TRUE;
 8012866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012868:	2201      	movs	r2, #1
 801286a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_READ, media_ptr, logical_sector, sectors, buffer_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Invoke the driver to read the sector.  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 801286e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012870:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012874:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012876:	4798      	blx	r3

        /* Clear data sector is present flag.  */
        media_ptr -> fx_media_driver_data_sector_read =  FX_FALSE;
 8012878:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801287a:	2200      	movs	r2, #0
 801287c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

#ifndef FX_DISABLE_DIRECT_DATA_READ_CACHE_FILL

        /* Determine if the read was successful and if number of sectors just read will
           reasonably fit into the cache.  */
        if ((media_ptr -> fx_media_driver_status == FX_SUCCESS) && (sectors < (media_ptr -> fx_media_sector_cache_size / 4)))
 8012880:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012882:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012886:	2b00      	cmp	r3, #0
 8012888:	f040 80a4 	bne.w	80129d4 <_fx_utility_logical_sector_read+0x518>
 801288c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801288e:	695b      	ldr	r3, [r3, #20]
 8012890:	089b      	lsrs	r3, r3, #2
 8012892:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012896:	429a      	cmp	r2, r3
 8012898:	f080 809c 	bcs.w	80129d4 <_fx_utility_logical_sector_read+0x518>

            /* Yes, read of direct sectors was successful.  */

            /* Copy the sectors directly read into the cache so they are available on
               subsequent read requests.  */
            while (sectors)
 801289c:	e095      	b.n	80129ca <_fx_utility_logical_sector_read+0x50e>
            {

                /* Attempt to read the cache entry.  */
                cache_entry =  _fx_utility_logical_sector_cache_entry_read(media_ptr, logical_sector, &previous_cache_entry);
 801289e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80128a2:	9300      	str	r3, [sp, #0]
 80128a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80128a8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80128aa:	f7ff f927 	bl	8011afc <_fx_utility_logical_sector_cache_entry_read>
 80128ae:	6578      	str	r0, [r7, #84]	@ 0x54
                FX_UTILITY_LOGICAL_SECTOR_READ_EXTENSION_1

                /* At this point, a cache entry should always be present since we invalidated
                   the cache over this sector range previously. In any case, check for the error
                   condition.  */
                if (cache_entry == FX_NULL)
 80128b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d101      	bne.n	80128ba <_fx_utility_logical_sector_read+0x3fe>
                {

                    /* This case should never happen, however, if it does simply give up on updating the
                       cache with the sectors from the direct read.  */
                    return(FX_SUCCESS);
 80128b6:	2300      	movs	r3, #0
 80128b8:	e08f      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
                }

                /* Determine if the cache entry is dirty and needs to be written out before it is used.  */
                if ((cache_entry -> fx_cached_sector_valid) &&
 80128ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80128bc:	7c5b      	ldrb	r3, [r3, #17]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d049      	beq.n	8012956 <_fx_utility_logical_sector_read+0x49a>
                    (cache_entry -> fx_cached_sector_buffer_dirty))
 80128c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80128c4:	7c1b      	ldrb	r3, [r3, #16]
                if ((cache_entry -> fx_cached_sector_valid) &&
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d045      	beq.n	8012956 <_fx_utility_logical_sector_read+0x49a>
                       before we read in the new buffer.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE

                    /* Increment the number of driver write sector(s) requests.  */
                    media_ptr -> fx_media_driver_write_requests++;
 80128ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128cc:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 80128d0:	1c5a      	adds	r2, r3, #1
 80128d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128d4:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
#endif

                    /* Build write request to the driver.  */
                    media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 80128d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128da:	2201      	movs	r2, #1
 80128dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                    media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 80128e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128e2:	2290      	movs	r2, #144	@ 0x90
 80128e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                    media_ptr -> fx_media_driver_buffer =           cache_entry -> fx_cached_sector_memory_buffer;
 80128e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80128ea:	681a      	ldr	r2, [r3, #0]
 80128ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
                    media_ptr -> fx_media_driver_logical_sector =   cache_entry -> fx_cached_sector;
#else
                    media_ptr -> fx_media_driver_logical_sector =   (ULONG)cache_entry -> fx_cached_sector;
 80128f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80128f4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80128f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128fa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
                    media_ptr -> fx_media_driver_sectors =          1;
 80128fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012900:	2201      	movs	r2, #1
 8012902:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                    media_ptr -> fx_media_driver_sector_type =      cache_entry -> fx_cached_sector_type;
 8012906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012908:	7c9b      	ldrb	r3, [r3, #18]
 801290a:	461a      	mov	r2, r3
 801290c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801290e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

                    /* Only data sectors may be dirty when FX_FAULT_TOLERANT is defined */
#ifndef FX_FAULT_TOLERANT
                    /* Determine if the sector is a data sector or a system sector.  */
                    if (cache_entry -> fx_cached_sector_type != FX_DATA_SECTOR)
 8012912:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012914:	7c9b      	ldrb	r3, [r3, #18]
 8012916:	2b04      	cmp	r3, #4
 8012918:	d003      	beq.n	8012922 <_fx_utility_logical_sector_read+0x466>
                    {

                        /* System sector is present.  */
                        media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 801291a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801291c:	2201      	movs	r2, #1
 801291e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, cache_entry -> fx_cached_sector, 1, cache_entry -> fx_cached_sector_memory_buffer, FX_TRACE_INTERNAL_EVENTS, 0, 0)

                    /* Invoke the driver to write the sector.  */
                    (media_ptr -> fx_media_driver_entry) (media_ptr);
 8012922:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012924:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012928:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 801292a:	4798      	blx	r3

                    /* Clear the system write flag.  */
                    media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 801292c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801292e:	2200      	movs	r2, #0
 8012930:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

                    /* Check for successful completion.  */
                    if (media_ptr -> fx_media_driver_status)
 8012934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012936:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801293a:	2b00      	cmp	r3, #0
 801293c:	d003      	beq.n	8012946 <_fx_utility_logical_sector_read+0x48a>
                    {

                        /* Error writing a cached sector out.  Return the
                           error status.  */
                        return(media_ptr -> fx_media_driver_status);
 801293e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012940:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012944:	e049      	b.n	80129da <_fx_utility_logical_sector_read+0x51e>
                    }

                    /* Clear the buffer dirty flag since it has been flushed
                       out.  */
                    cache_entry -> fx_cached_sector_buffer_dirty =  FX_FALSE;
 8012946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012948:	2200      	movs	r2, #0
 801294a:	741a      	strb	r2, [r3, #16]

                    /* Decrement the number of outstanding dirty cache entries.  */
                    media_ptr -> fx_media_sector_cache_dirty_count--;
 801294c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012950:	1e5a      	subs	r2, r3, #1
 8012952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012954:	625a      	str	r2, [r3, #36]	@ 0x24
                }

                /* Now setup the cache entry with information from the new sector.  */

                /* Remember the sector number.  */
                cache_entry -> fx_cached_sector =  logical_sector;
 8012956:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012958:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801295c:	e9c1 2302 	strd	r2, r3, [r1, #8]

                /* Make the cache entry valid.  */
                cache_entry -> fx_cached_sector_valid =  FX_TRUE;
 8012960:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012962:	2201      	movs	r2, #1
 8012964:	745a      	strb	r2, [r3, #17]

                /* Remember the sector type.  */
                cache_entry -> fx_cached_sector_type =  sector_type;
 8012966:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012968:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 801296c:	749a      	strb	r2, [r3, #18]

                /* Place this entry that the head of the cached sector
                   list.  */

                /* Determine if we need to update the last used list.  */
                if (previous_cache_entry)
 801296e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012970:	2b00      	cmp	r3, #0
 8012972:	d00a      	beq.n	801298a <_fx_utility_logical_sector_read+0x4ce>

                    /* Yes, the current entry is not at the front of the list
                       so we need to change the order.  */

                    /* Link the previous entry to this entry's next pointer.  */
                    previous_cache_entry -> fx_cached_sector_next_used =
 8012974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                        cache_entry -> fx_cached_sector_next_used;
 8012976:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012978:	6952      	ldr	r2, [r2, #20]
                    previous_cache_entry -> fx_cached_sector_next_used =
 801297a:	615a      	str	r2, [r3, #20]

                    /* Place this entry at the head of the list.  */
                    cache_entry -> fx_cached_sector_next_used =
                        media_ptr -> fx_media_sector_cache_list_ptr;
 801297c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801297e:	69da      	ldr	r2, [r3, #28]
                    cache_entry -> fx_cached_sector_next_used =
 8012980:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012982:	615a      	str	r2, [r3, #20]
                    media_ptr -> fx_media_sector_cache_list_ptr =  cache_entry;
 8012984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012986:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012988:	61da      	str	r2, [r3, #28]
                }

                /* Copy the data from the destination buffer to the cache entry.  */
                _fx_utility_memory_copy(buffer_ptr, /* Use case of memcpy is verified. */
 801298a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801298c:	6819      	ldr	r1, [r3, #0]
                                        cache_entry -> fx_cached_sector_memory_buffer,
                                        media_ptr -> fx_media_bytes_per_sector);
 801298e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                _fx_utility_memory_copy(buffer_ptr, /* Use case of memcpy is verified. */
 8012992:	461a      	mov	r2, r3
 8012994:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8012998:	f000 f98c 	bl	8012cb4 <_fx_utility_memory_copy>

                /* Advance the destination buffer.  */
                buffer_ptr =  ((UCHAR *)buffer_ptr) + media_ptr -> fx_media_bytes_per_sector;
 801299c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801299e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129a0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80129a4:	4413      	add	r3, r2
 80129a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                /* Advance the source sector and decrement the sector count.  */
                logical_sector++;
 80129aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80129ae:	1c51      	adds	r1, r2, #1
 80129b0:	6039      	str	r1, [r7, #0]
 80129b2:	f143 0300 	adc.w	r3, r3, #0
 80129b6:	607b      	str	r3, [r7, #4]
 80129b8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80129bc:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
                sectors--;
 80129c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80129c4:	3b01      	subs	r3, #1
 80129c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            while (sectors)
 80129ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	f47f af65 	bne.w	801289e <_fx_utility_logical_sector_read+0x3e2>
            }
        }
#endif

        /* Return the driver status.  */
        return(media_ptr -> fx_media_driver_status);
 80129d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80129d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    }
}
 80129da:	4618      	mov	r0, r3
 80129dc:	3760      	adds	r7, #96	@ 0x60
 80129de:	46bd      	mov	sp, r7
 80129e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080129e4 <_fx_utility_logical_sector_write>:
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _fx_utility_logical_sector_write(FX_MEDIA *media_ptr, ULONG64 logical_sector,
                                       VOID *buffer_ptr, ULONG sectors, UCHAR sector_type)
{
 80129e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80129e8:	b096      	sub	sp, #88	@ 0x58
 80129ea:	af04      	add	r7, sp, #16
 80129ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80129ee:	e9c7 2308 	strd	r2, r3, [r7, #32]
#ifndef FX_DISABLE_CACHE
FX_CACHED_SECTOR *cache_entry;
UINT              cache_size;
UINT              index;
UINT              i;
UCHAR             cache_found = FX_FALSE;
 80129f2:	2300      	movs	r3, #0
 80129f4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
#endif /* FX_DISABLE_CACHE */

#ifndef FX_MEDIA_STATISTICS_DISABLE

    /* Determine if the request is for FAT sector.  */
    if (sector_type == FX_FAT_SECTOR)
 80129f8:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 80129fc:	2b02      	cmp	r3, #2
 80129fe:	d106      	bne.n	8012a0e <_fx_utility_logical_sector_write+0x2a>
    {

        /* Increment the number of FAT sector writes.  */
        media_ptr -> fx_media_fat_sector_writes++;
 8012a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a02:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8012a06:	1c5a      	adds	r2, r3, #1
 8012a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a0a:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
    }

    /* Increment the number of logical sectors written.  */
    media_ptr -> fx_media_logical_sector_writes++;
 8012a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a10:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
 8012a14:	1c5a      	adds	r2, r3, #1
 8012a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a18:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
    /* Extended port-specific processing macro, which is by default defined to white space.  */
    FX_UTILITY_LOGICAL_SECTOR_WRITE_EXTENSION

#ifndef FX_DISABLE_CACHE
    /* Determine if the request is from the internal media buffer area.  */
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 8012a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a1e:	689a      	ldr	r2, [r3, #8]
 8012a20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012a22:	4293      	cmp	r3, r2
 8012a24:	f0c0 80d8 	bcc.w	8012bd8 <_fx_utility_logical_sector_write+0x1f4>
        (((UCHAR *)buffer_ptr) <= media_ptr -> fx_media_sector_cache_end))
 8012a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a2a:	699a      	ldr	r2, [r3, #24]
    if ((((UCHAR *)buffer_ptr) >= media_ptr -> fx_media_memory_buffer) &&
 8012a2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012a2e:	4293      	cmp	r3, r2
 8012a30:	f200 80d2 	bhi.w	8012bd8 <_fx_utility_logical_sector_write+0x1f4>
    {

        /* Internal cache buffer is requested.  */

        /* Determine if the logical sector cache access should use the hash function.  */
        if (media_ptr -> fx_media_sector_cache_hashed)
 8012a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a36:	691b      	ldr	r3, [r3, #16]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d030      	beq.n	8012a9e <_fx_utility_logical_sector_write+0xba>
        {

            /* Calculate the area of the cache for this logical sector.  */
            index =  (ULONG)(logical_sector & media_ptr -> fx_media_sector_cache_hash_mask) * FX_SECTOR_CACHE_DEPTH;
 8012a3c:	6a3a      	ldr	r2, [r7, #32]
 8012a3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a40:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8012a44:	f8d3 3470 	ldr.w	r3, [r3, #1136]	@ 0x470
 8012a48:	4013      	ands	r3, r2
 8012a4a:	009b      	lsls	r3, r3, #2
 8012a4c:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Build a pointer to the cache entry.  */
            cache_entry =  &(media_ptr -> fx_media_sector_cache[index]);
 8012a4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012a50:	4613      	mov	r3, r2
 8012a52:	005b      	lsls	r3, r3, #1
 8012a54:	4413      	add	r3, r2
 8012a56:	00db      	lsls	r3, r3, #3
 8012a58:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 8012a5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a5e:	4413      	add	r3, r2
 8012a60:	647b      	str	r3, [r7, #68]	@ 0x44

            for (i = 0; i < FX_SECTOR_CACHE_DEPTH; i++, cache_entry++)
 8012a62:	2300      	movs	r3, #0
 8012a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012a66:	e016      	b.n	8012a96 <_fx_utility_logical_sector_write+0xb2>
            {


                /* Determine if the logical sector is in the cache - assuming the depth of the
                   sector cache is 4 entries.  */
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8012a68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012a6a:	7c5b      	ldrb	r3, [r3, #17]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d00c      	beq.n	8012a8a <_fx_utility_logical_sector_write+0xa6>
 8012a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012a72:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8012a76:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8012a7a:	4299      	cmp	r1, r3
 8012a7c:	bf08      	it	eq
 8012a7e:	4290      	cmpeq	r0, r2
 8012a80:	d103      	bne.n	8012a8a <_fx_utility_logical_sector_write+0xa6>
                {
                    cache_found = FX_TRUE;
 8012a82:	2301      	movs	r3, #1
 8012a84:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                    break;
 8012a88:	e02d      	b.n	8012ae6 <_fx_utility_logical_sector_write+0x102>
            for (i = 0; i < FX_SECTOR_CACHE_DEPTH; i++, cache_entry++)
 8012a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a8c:	3301      	adds	r3, #1
 8012a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012a90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012a92:	3318      	adds	r3, #24
 8012a94:	647b      	str	r3, [r7, #68]	@ 0x44
 8012a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a98:	2b03      	cmp	r3, #3
 8012a9a:	d9e5      	bls.n	8012a68 <_fx_utility_logical_sector_write+0x84>
 8012a9c:	e023      	b.n	8012ae6 <_fx_utility_logical_sector_write+0x102>
        }
        else
        {

            /* Search for an entry in the cache that matches this request.  */
            cache_size =            media_ptr -> fx_media_sector_cache_size;
 8012a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012aa0:	695b      	ldr	r3, [r3, #20]
 8012aa2:	643b      	str	r3, [r7, #64]	@ 0x40
            cache_entry =           media_ptr -> fx_media_sector_cache_list_ptr;
 8012aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012aa6:	69db      	ldr	r3, [r3, #28]
 8012aa8:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Look at the cache entries until a match is found or the end of
               the cache is reached.  */
            while (cache_size--)
 8012aaa:	e017      	b.n	8012adc <_fx_utility_logical_sector_write+0xf8>
            {

                /* Determine if the requested sector has been found.  */
                if ((cache_entry -> fx_cached_sector_valid) && (cache_entry -> fx_cached_sector == logical_sector))
 8012aac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012aae:	7c5b      	ldrb	r3, [r3, #17]
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d00c      	beq.n	8012ace <_fx_utility_logical_sector_write+0xea>
 8012ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012ab6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8012aba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8012abe:	4299      	cmp	r1, r3
 8012ac0:	bf08      	it	eq
 8012ac2:	4290      	cmpeq	r0, r2
 8012ac4:	d103      	bne.n	8012ace <_fx_utility_logical_sector_write+0xea>
                {
                    cache_found = FX_TRUE;
 8012ac6:	2301      	movs	r3, #1
 8012ac8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                    break;
 8012acc:	e00b      	b.n	8012ae6 <_fx_utility_logical_sector_write+0x102>
                }

                /* Otherwise, we have not found the cached entry yet.  */

                /* If there are more entries, move to the next one.  */
                if (cache_entry -> fx_cached_sector_next_used)
 8012ace:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012ad0:	695b      	ldr	r3, [r3, #20]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d002      	beq.n	8012adc <_fx_utility_logical_sector_write+0xf8>
                {

                    /* Move to the next cache entry.  */
                    cache_entry =  cache_entry -> fx_cached_sector_next_used;
 8012ad6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012ad8:	695b      	ldr	r3, [r3, #20]
 8012ada:	647b      	str	r3, [r7, #68]	@ 0x44
            while (cache_size--)
 8012adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012ade:	1e5a      	subs	r2, r3, #1
 8012ae0:	643a      	str	r2, [r7, #64]	@ 0x40
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d1e2      	bne.n	8012aac <_fx_utility_logical_sector_write+0xc8>
                }
            }
        }
#endif /* FX_ENABLE_FAULT_TOLERANT */

        if (cache_found)
 8012ae6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d00d      	beq.n	8012b0a <_fx_utility_logical_sector_write+0x126>
                return(media_ptr -> fx_media_driver_status);
            }
#endif

            /* Determine if this is the first write of this logical sector.  */
            if (cache_entry -> fx_cached_sector_buffer_dirty == FX_FALSE)
 8012aee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012af0:	7c1b      	ldrb	r3, [r3, #16]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d107      	bne.n	8012b06 <_fx_utility_logical_sector_write+0x122>
            {

                /* Yes, increment the number of outstanding dirty sectors.  */
                media_ptr -> fx_media_sector_cache_dirty_count++;
 8012af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012afa:	1c5a      	adds	r2, r3, #1
 8012afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012afe:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Simply mark this entry as dirty.  */
                cache_entry -> fx_cached_sector_buffer_dirty =  FX_TRUE;
 8012b00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012b02:	2201      	movs	r2, #1
 8012b04:	741a      	strb	r2, [r3, #16]

            /* Don't bother updating the cache linked list since writes are
               preceded by reads anyway.  */

            /* Success, return to caller immediately!  */
            return(FX_SUCCESS);
 8012b06:	2300      	movs	r3, #0
 8012b08:	e0cf      	b.n	8012caa <_fx_utility_logical_sector_write+0x2c6>

        /* Okay, so if we are here the request must be for the additional FAT writes, since this is the
           only time a write request is made without a preceding read request.  */

        /* Is the logical sector valid?  */
        if ((logical_sector == 0) || (logical_sector == ((ULONG)0xFFFFFFFF)))
 8012b0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012b0e:	4313      	orrs	r3, r2
 8012b10:	d004      	beq.n	8012b1c <_fx_utility_logical_sector_write+0x138>
 8012b12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012b16:	1c51      	adds	r1, r2, #1
 8012b18:	430b      	orrs	r3, r1
 8012b1a:	d101      	bne.n	8012b20 <_fx_utility_logical_sector_write+0x13c>
        {
            return(FX_SECTOR_INVALID);
 8012b1c:	2389      	movs	r3, #137	@ 0x89
 8012b1e:	e0c4      	b.n	8012caa <_fx_utility_logical_sector_write+0x2c6>
        }

        /* Compare logical sector against total sectors to make sure it is valid.  */
        if ((logical_sector + sectors - 1) >= media_ptr -> fx_media_total_sectors)
 8012b20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b22:	2200      	movs	r2, #0
 8012b24:	61bb      	str	r3, [r7, #24]
 8012b26:	61fa      	str	r2, [r7, #28]
 8012b28:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012b2c:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8012b30:	4621      	mov	r1, r4
 8012b32:	1889      	adds	r1, r1, r2
 8012b34:	6139      	str	r1, [r7, #16]
 8012b36:	4629      	mov	r1, r5
 8012b38:	eb43 0101 	adc.w	r1, r3, r1
 8012b3c:	6179      	str	r1, [r7, #20]
 8012b3e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8012b42:	460b      	mov	r3, r1
 8012b44:	f113 3aff 	adds.w	sl, r3, #4294967295
 8012b48:	4613      	mov	r3, r2
 8012b4a:	f143 3bff 	adc.w	fp, r3, #4294967295
 8012b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012b54:	4592      	cmp	sl, r2
 8012b56:	eb7b 0303 	sbcs.w	r3, fp, r3
 8012b5a:	d301      	bcc.n	8012b60 <_fx_utility_logical_sector_write+0x17c>
        {
            return(FX_SECTOR_INVALID);
 8012b5c:	2389      	movs	r3, #137	@ 0x89
 8012b5e:	e0a4      	b.n	8012caa <_fx_utility_logical_sector_write+0x2c6>
        /* Just write the buffer to the media.  */

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver write sector(s) requests.  */
        media_ptr -> fx_media_driver_write_requests++;
 8012b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b62:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 8012b66:	1c5a      	adds	r2, r3, #1
 8012b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b6a:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
#endif

        /* Build write request to the driver.  */
        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8012b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b70:	2201      	movs	r2, #1
 8012b72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8012b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b78:	2290      	movs	r2, #144	@ 0x90
 8012b7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        media_ptr -> fx_media_driver_buffer =           buffer_ptr;
 8012b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b80:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012b82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
        media_ptr -> fx_media_driver_logical_sector =   logical_sector;
#else
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
 8012b86:	6a3a      	ldr	r2, [r7, #32]
 8012b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
        media_ptr -> fx_media_driver_sectors =          sectors;
 8012b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012b92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 8012b96:	f897 2070 	ldrb.w	r2, [r7, #112]	@ 0x70
 8012b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b9c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* Determine if the system write flag needs to be set.  */
        if (sector_type != FX_DATA_SECTOR)
 8012ba0:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8012ba4:	2b04      	cmp	r3, #4
 8012ba6:	d003      	beq.n	8012bb0 <_fx_utility_logical_sector_write+0x1cc>
        {

            /* Yes, a system sector write is present so set the flag.  The driver
               can use this flag to make extra safeguards in writing the sector
               out, yielding more fault tolerance.  */
            media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8012ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012baa:	2201      	movs	r2, #1
 8012bac:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, logical_sector, sectors, buffer_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Invoke the driver to write the sector(s).  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8012bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bb2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012bb6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012bb8:	4798      	blx	r3

        /* Clear the system write flag.  */
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8012bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

        /* Check for successful completion.  */
        if (media_ptr -> fx_media_driver_status)
 8012bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d003      	beq.n	8012bd4 <_fx_utility_logical_sector_write+0x1f0>
        {

            /* Error writing a internal sector out.  Return the
               error status.  */
            return(media_ptr -> fx_media_driver_status);
 8012bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012bd2:	e06a      	b.n	8012caa <_fx_utility_logical_sector_write+0x2c6>
        }

        /* At this point, we have a successful write.  */
        return(FX_SUCCESS);
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	e068      	b.n	8012caa <_fx_utility_logical_sector_write+0x2c6>

        /* Otherwise, the write request is being made directly from an application
           buffer. Determine if the logical sector is valid.  */

        /* Is the logical sector valid? */
        if ((logical_sector == 0) || (logical_sector == ((ULONG)0xFFFFFFFF)))
 8012bd8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012bdc:	4313      	orrs	r3, r2
 8012bde:	d004      	beq.n	8012bea <_fx_utility_logical_sector_write+0x206>
 8012be0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012be4:	1c51      	adds	r1, r2, #1
 8012be6:	430b      	orrs	r3, r1
 8012be8:	d101      	bne.n	8012bee <_fx_utility_logical_sector_write+0x20a>
        {
            return(FX_SECTOR_INVALID);
 8012bea:	2389      	movs	r3, #137	@ 0x89
 8012bec:	e05d      	b.n	8012caa <_fx_utility_logical_sector_write+0x2c6>
        }

        /* Compare logical sector against total sectors to make sure it is valid.  */
        if ((logical_sector + sectors - 1) >= media_ptr -> fx_media_total_sectors)
 8012bee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012bf0:	2200      	movs	r2, #0
 8012bf2:	60bb      	str	r3, [r7, #8]
 8012bf4:	60fa      	str	r2, [r7, #12]
 8012bf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012bfa:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8012bfe:	4651      	mov	r1, sl
 8012c00:	eb11 0802 	adds.w	r8, r1, r2
 8012c04:	4659      	mov	r1, fp
 8012c06:	eb41 0903 	adc.w	r9, r1, r3
 8012c0a:	f118 34ff 	adds.w	r4, r8, #4294967295
 8012c0e:	f149 35ff 	adc.w	r5, r9, #4294967295
 8012c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c14:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012c18:	4294      	cmp	r4, r2
 8012c1a:	eb75 0303 	sbcs.w	r3, r5, r3
 8012c1e:	d301      	bcc.n	8012c24 <_fx_utility_logical_sector_write+0x240>
        {
            return(FX_SECTOR_INVALID);
 8012c20:	2389      	movs	r3, #137	@ 0x89
 8012c22:	e042      	b.n	8012caa <_fx_utility_logical_sector_write+0x2c6>
        }

        /* Flush and invalidate for any entries in the cache that are in this direct I/O read request range.  */
        _fx_utility_logical_sector_flush(media_ptr, logical_sector, (ULONG64) sectors, FX_TRUE);
 8012c24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012c26:	2200      	movs	r2, #0
 8012c28:	603b      	str	r3, [r7, #0]
 8012c2a:	607a      	str	r2, [r7, #4]
 8012c2c:	2301      	movs	r3, #1
 8012c2e:	9302      	str	r3, [sp, #8]
 8012c30:	e9d7 3400 	ldrd	r3, r4, [r7]
 8012c34:	e9cd 3400 	strd	r3, r4, [sp]
 8012c38:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012c3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012c3e:	f7ff fa27 	bl	8012090 <_fx_utility_logical_sector_flush>
#endif /* FX_DISABLE_CACHE */

#ifndef FX_MEDIA_STATISTICS_DISABLE

        /* Increment the number of driver write sector(s) requests.  */
        media_ptr -> fx_media_driver_write_requests++;
 8012c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c44:	f8d3 31b0 	ldr.w	r3, [r3, #432]	@ 0x1b0
 8012c48:	1c5a      	adds	r2, r3, #1
 8012c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c4c:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
#endif

        /* Build request to the driver.  */
        media_ptr -> fx_media_driver_request =          FX_DRIVER_WRITE;
 8012c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c52:	2201      	movs	r2, #1
 8012c54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        media_ptr -> fx_media_driver_status =           FX_IO_ERROR;
 8012c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c5a:	2290      	movs	r2, #144	@ 0x90
 8012c5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        media_ptr -> fx_media_driver_buffer =           buffer_ptr;
 8012c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c62:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012c64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#ifdef FX_DRIVER_USE_64BIT_LBA
        media_ptr -> fx_media_driver_logical_sector =   logical_sector;
#else
        media_ptr -> fx_media_driver_logical_sector =   (ULONG)logical_sector;
 8012c68:	6a3a      	ldr	r2, [r7, #32]
 8012c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c6c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif
        media_ptr -> fx_media_driver_sectors =          sectors;
 8012c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c72:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012c74:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        media_ptr -> fx_media_driver_sector_type =      sector_type;
 8012c78:	f897 2070 	ldrb.w	r2, [r7, #112]	@ 0x70
 8012c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c7e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* Determine if the system write flag needs to be set.  */
        if (sector_type != FX_DATA_SECTOR)
 8012c82:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8012c86:	2b04      	cmp	r3, #4
 8012c88:	d003      	beq.n	8012c92 <_fx_utility_logical_sector_write+0x2ae>
        {

            /* Yes, a system sector write is present so set the flag.  The driver
               can use this flag to make extra safeguards in writing the sector
               out, yielding more fault tolerance.  */
            media_ptr -> fx_media_driver_system_write =  FX_TRUE;
 8012c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c8c:	2201      	movs	r2, #1
 8012c8e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

        /* If trace is enabled, insert this event into the trace buffer.  */
        FX_TRACE_IN_LINE_INSERT(FX_TRACE_INTERNAL_IO_DRIVER_WRITE, media_ptr, logical_sector, sectors, buffer_ptr, FX_TRACE_INTERNAL_EVENTS, 0, 0)

        /* Invoke the driver to write the sector(s).  */
        (media_ptr -> fx_media_driver_entry) (media_ptr);
 8012c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c94:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012c98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012c9a:	4798      	blx	r3

        /* Clear the system write flag.  */
        media_ptr -> fx_media_driver_system_write =  FX_FALSE;
 8012c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

        /* Return driver status.  */
        return(media_ptr -> fx_media_driver_status);
 8012ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ca6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    }
}
 8012caa:	4618      	mov	r0, r3
 8012cac:	3748      	adds	r7, #72	@ 0x48
 8012cae:	46bd      	mov	sp, r7
 8012cb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08012cb4 <_fx_utility_memory_copy>:
/*                                            memcpy usage,               */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _fx_utility_memory_copy(UCHAR *source_ptr, UCHAR *dest_ptr, ULONG size)
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b084      	sub	sp, #16
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	60f8      	str	r0, [r7, #12]
 8012cbc:	60b9      	str	r1, [r7, #8]
 8012cbe:	607a      	str	r2, [r7, #4]

    /* Copy the memory.  */
    memcpy(dest_ptr, source_ptr, size); /* Use case of memcpy is verified. */
 8012cc0:	687a      	ldr	r2, [r7, #4]
 8012cc2:	68f9      	ldr	r1, [r7, #12]
 8012cc4:	68b8      	ldr	r0, [r7, #8]
 8012cc6:	f002 fcaf 	bl	8015628 <memcpy>
}
 8012cca:	bf00      	nop
 8012ccc:	3710      	adds	r7, #16
 8012cce:	46bd      	mov	sp, r7
 8012cd0:	bd80      	pop	{r7, pc}

08012cd2 <_fx_utility_memory_set>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _fx_utility_memory_set(UCHAR *dest_ptr, UCHAR value, ULONG size)
{
 8012cd2:	b480      	push	{r7}
 8012cd4:	b085      	sub	sp, #20
 8012cd6:	af00      	add	r7, sp, #0
 8012cd8:	60f8      	str	r0, [r7, #12]
 8012cda:	460b      	mov	r3, r1
 8012cdc:	607a      	str	r2, [r7, #4]
 8012cde:	72fb      	strb	r3, [r7, #11]

    /* Loop to set memory.  */
    while (size--)
 8012ce0:	e004      	b.n	8012cec <_fx_utility_memory_set+0x1a>
    {

        /* Set byte.  */
        *dest_ptr++ =  value;
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	1c5a      	adds	r2, r3, #1
 8012ce6:	60fa      	str	r2, [r7, #12]
 8012ce8:	7afa      	ldrb	r2, [r7, #11]
 8012cea:	701a      	strb	r2, [r3, #0]
    while (size--)
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	1e5a      	subs	r2, r3, #1
 8012cf0:	607a      	str	r2, [r7, #4]
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d1f5      	bne.n	8012ce2 <_fx_utility_memory_set+0x10>
    }
}
 8012cf6:	bf00      	nop
 8012cf8:	bf00      	nop
 8012cfa:	3714      	adds	r7, #20
 8012cfc:	46bd      	mov	sp, r7
 8012cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d02:	4770      	bx	lr

08012d04 <_fxe_file_close>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fxe_file_close(FX_FILE *file_ptr)
{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b084      	sub	sp, #16
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]

UINT status;


    /* Check for a null file pointer.  */
    if (file_ptr == FX_NULL)
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d101      	bne.n	8012d16 <_fxe_file_close+0x12>
    {
        return(FX_PTR_ERROR);
 8012d12:	2318      	movs	r3, #24
 8012d14:	e004      	b.n	8012d20 <_fxe_file_close+0x1c>

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE

    /* Call actual file close service.  */
    status =  _fx_file_close(file_ptr);
 8012d16:	6878      	ldr	r0, [r7, #4]
 8012d18:	f7fb f96c 	bl	800dff4 <_fx_file_close>
 8012d1c:	60f8      	str	r0, [r7, #12]

    /* Return status to the caller.  */
    return(status);
 8012d1e:	68fb      	ldr	r3, [r7, #12]
}
 8012d20:	4618      	mov	r0, r3
 8012d22:	3710      	adds	r7, #16
 8012d24:	46bd      	mov	sp, r7
 8012d26:	bd80      	pop	{r7, pc}

08012d28 <_fxe_file_create>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fxe_file_create(FX_MEDIA *media_ptr, CHAR *file_name)
{
 8012d28:	b580      	push	{r7, lr}
 8012d2a:	b084      	sub	sp, #16
 8012d2c:	af00      	add	r7, sp, #0
 8012d2e:	6078      	str	r0, [r7, #4]
 8012d30:	6039      	str	r1, [r7, #0]

UINT status;


    /* Check for a null media pointer.  */
    if (media_ptr == FX_NULL)
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d101      	bne.n	8012d3c <_fxe_file_create+0x14>
    {
        return(FX_PTR_ERROR);
 8012d38:	2318      	movs	r3, #24
 8012d3a:	e005      	b.n	8012d48 <_fxe_file_create+0x20>

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE

    /* Call actual file create service.  */
    status =  _fx_file_create(media_ptr, file_name);
 8012d3c:	6839      	ldr	r1, [r7, #0]
 8012d3e:	6878      	ldr	r0, [r7, #4]
 8012d40:	f7fb f9cc 	bl	800e0dc <_fx_file_create>
 8012d44:	60f8      	str	r0, [r7, #12]

    /* File create is complete, return status.  */
    return(status);
 8012d46:	68fb      	ldr	r3, [r7, #12]
}
 8012d48:	4618      	mov	r0, r3
 8012d4a:	3710      	adds	r7, #16
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	bd80      	pop	{r7, pc}

08012d50 <_fxe_file_open>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fxe_file_open(FX_MEDIA *media_ptr, FX_FILE *file_ptr, CHAR *file_name, UINT open_type, UINT file_control_block_size)
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b088      	sub	sp, #32
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	60f8      	str	r0, [r7, #12]
 8012d58:	60b9      	str	r1, [r7, #8]
 8012d5a:	607a      	str	r2, [r7, #4]
 8012d5c:	603b      	str	r3, [r7, #0]
FX_FILE *current_file;
ULONG    open_count;


    /* Check for a null media or file pointer.  */
    if ((media_ptr == FX_NULL) || (media_ptr -> fx_media_id != FX_MEDIA_ID) || (file_ptr == FX_NULL) || (file_control_block_size != sizeof(FX_FILE)))
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d00b      	beq.n	8012d7c <_fxe_file_open+0x2c>
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	4a1c      	ldr	r2, [pc, #112]	@ (8012ddc <_fxe_file_open+0x8c>)
 8012d6a:	4293      	cmp	r3, r2
 8012d6c:	d106      	bne.n	8012d7c <_fxe_file_open+0x2c>
 8012d6e:	68bb      	ldr	r3, [r7, #8]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d003      	beq.n	8012d7c <_fxe_file_open+0x2c>
 8012d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d76:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8012d7a:	d001      	beq.n	8012d80 <_fxe_file_open+0x30>
    {
        return(FX_PTR_ERROR);
 8012d7c:	2318      	movs	r3, #24
 8012d7e:	e029      	b.n	8012dd4 <_fxe_file_open+0x84>
    }

    /* Check for an invalid open type.  */
    if ((open_type != FX_OPEN_FOR_READ) && (open_type != FX_OPEN_FOR_READ_FAST) && (open_type != FX_OPEN_FOR_WRITE))
 8012d80:	683b      	ldr	r3, [r7, #0]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d007      	beq.n	8012d96 <_fxe_file_open+0x46>
 8012d86:	683b      	ldr	r3, [r7, #0]
 8012d88:	2b02      	cmp	r3, #2
 8012d8a:	d004      	beq.n	8012d96 <_fxe_file_open+0x46>
 8012d8c:	683b      	ldr	r3, [r7, #0]
 8012d8e:	2b01      	cmp	r3, #1
 8012d90:	d001      	beq.n	8012d96 <_fxe_file_open+0x46>
    {
        return(FX_ACCESS_ERROR);
 8012d92:	2306      	movs	r3, #6
 8012d94:	e01e      	b.n	8012dd4 <_fxe_file_open+0x84>
    FX_PROTECT

    /* Check for a duplicate file open.  */

    /* Loop to search the list for the same file handle.  */
    current_file =  media_ptr -> fx_media_opened_file_list;
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8012d9c:	61fb      	str	r3, [r7, #28]
    open_count =    media_ptr -> fx_media_opened_file_count;
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8012da4:	61bb      	str	r3, [r7, #24]

    while (open_count--)
 8012da6:	e008      	b.n	8012dba <_fxe_file_open+0x6a>
    {

        /* See if a match exists.  */
        if (file_ptr == current_file)
 8012da8:	68ba      	ldr	r2, [r7, #8]
 8012daa:	69fb      	ldr	r3, [r7, #28]
 8012dac:	429a      	cmp	r2, r3
 8012dae:	d101      	bne.n	8012db4 <_fxe_file_open+0x64>

            /* Release protection.  */
            FX_UNPROTECT

            /* Return error.  */
            return(FX_PTR_ERROR);
 8012db0:	2318      	movs	r3, #24
 8012db2:	e00f      	b.n	8012dd4 <_fxe_file_open+0x84>
        }

        /* Move to the next opened file.  */
        current_file =  current_file -> fx_file_opened_next;
 8012db4:	69fb      	ldr	r3, [r7, #28]
 8012db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012db8:	61fb      	str	r3, [r7, #28]
    while (open_count--)
 8012dba:	69bb      	ldr	r3, [r7, #24]
 8012dbc:	1e5a      	subs	r2, r3, #1
 8012dbe:	61ba      	str	r2, [r7, #24]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d1f1      	bne.n	8012da8 <_fxe_file_open+0x58>

    /* Release protection.  */
    FX_UNPROTECT

    /* Call actual file open service.  */
    status =  _fx_file_open(media_ptr, file_ptr, file_name, open_type);
 8012dc4:	683b      	ldr	r3, [r7, #0]
 8012dc6:	687a      	ldr	r2, [r7, #4]
 8012dc8:	68b9      	ldr	r1, [r7, #8]
 8012dca:	68f8      	ldr	r0, [r7, #12]
 8012dcc:	f7fb fa54 	bl	800e278 <_fx_file_open>
 8012dd0:	6178      	str	r0, [r7, #20]

    /* Open is complete, return status.  */
    return(status);
 8012dd2:	697b      	ldr	r3, [r7, #20]
}
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	3720      	adds	r7, #32
 8012dd8:	46bd      	mov	sp, r7
 8012dda:	bd80      	pop	{r7, pc}
 8012ddc:	4d454449 	.word	0x4d454449

08012de0 <_fxe_file_write>:
/*  09-30-2020     William E. Lamie         Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _fxe_file_write(FX_FILE *file_ptr, VOID *buffer_ptr, ULONG size)
{
 8012de0:	b580      	push	{r7, lr}
 8012de2:	b086      	sub	sp, #24
 8012de4:	af00      	add	r7, sp, #0
 8012de6:	60f8      	str	r0, [r7, #12]
 8012de8:	60b9      	str	r1, [r7, #8]
 8012dea:	607a      	str	r2, [r7, #4]

UINT status;


    /* Check for a null file or buffer pointer.  */
    if ((file_ptr == FX_NULL) || (buffer_ptr == FX_NULL))
 8012dec:	68fb      	ldr	r3, [r7, #12]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d002      	beq.n	8012df8 <_fxe_file_write+0x18>
 8012df2:	68bb      	ldr	r3, [r7, #8]
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d101      	bne.n	8012dfc <_fxe_file_write+0x1c>
    {
        return(FX_PTR_ERROR);
 8012df8:	2318      	movs	r3, #24
 8012dfa:	e006      	b.n	8012e0a <_fxe_file_write+0x2a>

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE

    /* Call actual file write service.  */
    status =  _fx_file_write(file_ptr, buffer_ptr, size);
 8012dfc:	687a      	ldr	r2, [r7, #4]
 8012dfe:	68b9      	ldr	r1, [r7, #8]
 8012e00:	68f8      	ldr	r0, [r7, #12]
 8012e02:	f7fb febd 	bl	800eb80 <_fx_file_write>
 8012e06:	6178      	str	r0, [r7, #20]

    /* Return status to the caller.  */
    return(status);
 8012e08:	697b      	ldr	r3, [r7, #20]
}
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	3718      	adds	r7, #24
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	bd80      	pop	{r7, pc}

08012e12 <_fxe_media_format>:
/**************************************************************************/
UINT  _fxe_media_format(FX_MEDIA *media_ptr, VOID (*driver)(FX_MEDIA *media), VOID *driver_info_ptr, UCHAR *memory_ptr, UINT memory_size,
                        CHAR *volume_name, UINT number_of_fats, UINT directory_entries, UINT hidden_sectors,
                        ULONG total_sectors, UINT bytes_per_sector, UINT sectors_per_cluster,
                        UINT heads, UINT sectors_per_track)
{
 8012e12:	b580      	push	{r7, lr}
 8012e14:	b090      	sub	sp, #64	@ 0x40
 8012e16:	af0a      	add	r7, sp, #40	@ 0x28
 8012e18:	60f8      	str	r0, [r7, #12]
 8012e1a:	60b9      	str	r1, [r7, #8]
 8012e1c:	607a      	str	r2, [r7, #4]
 8012e1e:	603b      	str	r3, [r7, #0]

UINT status;


    /* Check for invalid input pointers.  */
    if ((media_ptr == FX_NULL) || (driver == FX_NULL) || (memory_ptr == FX_NULL))
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d005      	beq.n	8012e32 <_fxe_media_format+0x20>
 8012e26:	68bb      	ldr	r3, [r7, #8]
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d002      	beq.n	8012e32 <_fxe_media_format+0x20>
 8012e2c:	683b      	ldr	r3, [r7, #0]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d101      	bne.n	8012e36 <_fxe_media_format+0x24>
    {
        return(FX_PTR_ERROR);
 8012e32:	2318      	movs	r3, #24
 8012e34:	e01b      	b.n	8012e6e <_fxe_media_format+0x5c>

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE

    /* Call actual media format service.  */
    status =  _fx_media_format(media_ptr, driver, driver_info_ptr, memory_ptr, memory_size,
 8012e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e38:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e3c:	9308      	str	r3, [sp, #32]
 8012e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e40:	9307      	str	r3, [sp, #28]
 8012e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e44:	9306      	str	r3, [sp, #24]
 8012e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e48:	9305      	str	r3, [sp, #20]
 8012e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e4c:	9304      	str	r3, [sp, #16]
 8012e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e50:	9303      	str	r3, [sp, #12]
 8012e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e54:	9302      	str	r3, [sp, #8]
 8012e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e58:	9301      	str	r3, [sp, #4]
 8012e5a:	6a3b      	ldr	r3, [r7, #32]
 8012e5c:	9300      	str	r3, [sp, #0]
 8012e5e:	683b      	ldr	r3, [r7, #0]
 8012e60:	687a      	ldr	r2, [r7, #4]
 8012e62:	68b9      	ldr	r1, [r7, #8]
 8012e64:	68f8      	ldr	r0, [r7, #12]
 8012e66:	f7fc fdf1 	bl	800fa4c <_fx_media_format>
 8012e6a:	6178      	str	r0, [r7, #20]
                               volume_name, number_of_fats, directory_entries, hidden_sectors,
                               total_sectors, bytes_per_sector, sectors_per_cluster,
                               heads, sectors_per_track);

    /* Return completion status.  */
    return(status);
 8012e6c:	697b      	ldr	r3, [r7, #20]
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	3718      	adds	r7, #24
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}
	...

08012e78 <_fxe_media_open>:
/*                                                                        */
/**************************************************************************/
UINT  _fxe_media_open(FX_MEDIA *media_ptr, CHAR *media_name,
                      VOID (*media_driver)(FX_MEDIA *), VOID *driver_info_ptr,
                      VOID *memory_ptr, ULONG memory_size, UINT media_control_block_size)
{
 8012e78:	b580      	push	{r7, lr}
 8012e7a:	b08a      	sub	sp, #40	@ 0x28
 8012e7c:	af02      	add	r7, sp, #8
 8012e7e:	60f8      	str	r0, [r7, #12]
 8012e80:	60b9      	str	r1, [r7, #8]
 8012e82:	607a      	str	r2, [r7, #4]
 8012e84:	603b      	str	r3, [r7, #0]
UINT       old_threshold;
#endif


    /* Check for invalid input pointers.  */
    if ((media_ptr == FX_NULL) || (media_driver == FX_NULL) || (memory_ptr == FX_NULL) || (media_control_block_size != sizeof(FX_MEDIA)))
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d00a      	beq.n	8012ea2 <_fxe_media_open+0x2a>
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d007      	beq.n	8012ea2 <_fxe_media_open+0x2a>
 8012e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d004      	beq.n	8012ea2 <_fxe_media_open+0x2a>
 8012e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e9a:	f242 4288 	movw	r2, #9352	@ 0x2488
 8012e9e:	4293      	cmp	r3, r2
 8012ea0:	d001      	beq.n	8012ea6 <_fxe_media_open+0x2e>
    {
        return(FX_PTR_ERROR);
 8012ea2:	2318      	movs	r3, #24
 8012ea4:	e045      	b.n	8012f32 <_fxe_media_open+0xba>

    /* Check for a valid caller.  */
    FX_CALLER_CHECKING_CODE

    /* Check for proper size of the logical sector cache.  */
    temp =  _fx_system_media_max_sector_cache;
 8012ea6:	4b25      	ldr	r3, [pc, #148]	@ (8012f3c <_fxe_media_open+0xc4>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	617b      	str	r3, [r7, #20]

    /* Isolate the lowest set bit.  */
    temp =  (temp & ((~temp) + ((ULONG) 1)));
 8012eac:	697b      	ldr	r3, [r7, #20]
 8012eae:	425b      	negs	r3, r3
 8012eb0:	697a      	ldr	r2, [r7, #20]
 8012eb2:	4013      	ands	r3, r2
 8012eb4:	617b      	str	r3, [r7, #20]

    /* If FX_MAX_SECTOR_CACHE is a power of 2, the value of temp should be unchanged.  */
    if ((temp == 1) || (temp != _fx_system_media_max_sector_cache))
 8012eb6:	697b      	ldr	r3, [r7, #20]
 8012eb8:	2b01      	cmp	r3, #1
 8012eba:	d004      	beq.n	8012ec6 <_fxe_media_open+0x4e>
 8012ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8012f3c <_fxe_media_open+0xc4>)
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	697a      	ldr	r2, [r7, #20]
 8012ec2:	429a      	cmp	r2, r3
 8012ec4:	d001      	beq.n	8012eca <_fxe_media_open+0x52>
    {

        /* Not a power of 2, return an error.  */
        return(FX_MEDIA_INVALID);
 8012ec6:	2302      	movs	r3, #2
 8012ec8:	e033      	b.n	8012f32 <_fxe_media_open+0xba>
    }

    /* Check for proper size of the FAT cache.  */
    temp =  _fx_system_media_max_fat_cache;
 8012eca:	4b1d      	ldr	r3, [pc, #116]	@ (8012f40 <_fxe_media_open+0xc8>)
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	617b      	str	r3, [r7, #20]

    /* Isolate the lowest set bit.  */
    temp =  (temp & ((~temp) + ((ULONG) 1)));
 8012ed0:	697b      	ldr	r3, [r7, #20]
 8012ed2:	425b      	negs	r3, r3
 8012ed4:	697a      	ldr	r2, [r7, #20]
 8012ed6:	4013      	ands	r3, r2
 8012ed8:	617b      	str	r3, [r7, #20]

    /* If FX_MAX_FAT_CACHE is a power of 2, the value of temp should be unchanged.  */
    if ((temp == 1) || (temp != _fx_system_media_max_fat_cache))
 8012eda:	697b      	ldr	r3, [r7, #20]
 8012edc:	2b01      	cmp	r3, #1
 8012ede:	d004      	beq.n	8012eea <_fxe_media_open+0x72>
 8012ee0:	4b17      	ldr	r3, [pc, #92]	@ (8012f40 <_fxe_media_open+0xc8>)
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	697a      	ldr	r2, [r7, #20]
 8012ee6:	429a      	cmp	r2, r3
 8012ee8:	d001      	beq.n	8012eee <_fxe_media_open+0x76>
    {

        /* Not a power of 2, return an error.  */
        return(FX_MEDIA_INVALID);
 8012eea:	2302      	movs	r3, #2
 8012eec:	e021      	b.n	8012f32 <_fxe_media_open+0xba>
    /* Disable preemption temporarily.  */
    tx_thread_preemption_change(current_thread, 0, &old_threshold);
#endif

    /* Loop to check for the media already opened.  */
    current_media =  _fx_system_media_opened_ptr;
 8012eee:	4b15      	ldr	r3, [pc, #84]	@ (8012f44 <_fxe_media_open+0xcc>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	61fb      	str	r3, [r7, #28]
    open_count =     _fx_system_media_opened_count;
 8012ef4:	4b14      	ldr	r3, [pc, #80]	@ (8012f48 <_fxe_media_open+0xd0>)
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	61bb      	str	r3, [r7, #24]
    while (open_count--)
 8012efa:	e009      	b.n	8012f10 <_fxe_media_open+0x98>
    {

        /* Is the new media pointer already open?  */
        if (media_ptr == current_media)
 8012efc:	68fa      	ldr	r2, [r7, #12]
 8012efe:	69fb      	ldr	r3, [r7, #28]
 8012f00:	429a      	cmp	r2, r3
 8012f02:	d101      	bne.n	8012f08 <_fxe_media_open+0x90>
            /* Restore preemption.  */
            tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
#endif

            /* Duplicate media open, return an error!  */
            return(FX_PTR_ERROR);
 8012f04:	2318      	movs	r3, #24
 8012f06:	e014      	b.n	8012f32 <_fxe_media_open+0xba>
        }

        /* Move to next entry.  */
        current_media =  current_media -> fx_media_opened_next;
 8012f08:	69fb      	ldr	r3, [r7, #28]
 8012f0a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8012f0e:	61fb      	str	r3, [r7, #28]
    while (open_count--)
 8012f10:	69bb      	ldr	r3, [r7, #24]
 8012f12:	1e5a      	subs	r2, r3, #1
 8012f14:	61ba      	str	r2, [r7, #24]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d1f0      	bne.n	8012efc <_fxe_media_open+0x84>
    /* Restore preemption.  */
    tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
#endif

    /* Call actual media open service.  */
    status =  _fx_media_open(media_ptr, media_name, media_driver, driver_info_ptr,
 8012f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f1c:	9301      	str	r3, [sp, #4]
 8012f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f20:	9300      	str	r3, [sp, #0]
 8012f22:	683b      	ldr	r3, [r7, #0]
 8012f24:	687a      	ldr	r2, [r7, #4]
 8012f26:	68b9      	ldr	r1, [r7, #8]
 8012f28:	68f8      	ldr	r0, [r7, #12]
 8012f2a:	f7fd f947 	bl	80101bc <_fx_media_open>
 8012f2e:	6138      	str	r0, [r7, #16]
                             memory_ptr, memory_size);

    /* Return status.  */
    return(status);
 8012f30:	693b      	ldr	r3, [r7, #16]
}
 8012f32:	4618      	mov	r0, r3
 8012f34:	3720      	adds	r7, #32
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}
 8012f3a:	bf00      	nop
 8012f3c:	20002cdc 	.word	0x20002cdc
 8012f40:	20002ce0 	.word	0x20002ce0
 8012f44:	20002ccc 	.word	0x20002ccc
 8012f48:	20002cd0 	.word	0x20002cd0

08012f4c <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012f4c:	b580      	push	{r7, lr}
 8012f4e:	b082      	sub	sp, #8
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	6078      	str	r0, [r7, #4]
  /* Link the USB Device stack to the PCD driver */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8012f54:	4b32      	ldr	r3, [pc, #200]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f56:	4a33      	ldr	r2, [pc, #204]	@ (8013024 <USBD_LL_Init+0xd8>)
 8012f58:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8012f5a:	4b31      	ldr	r3, [pc, #196]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f5c:	2208      	movs	r2, #8
 8012f5e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 8012f60:	4b2f      	ldr	r3, [pc, #188]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f62:	2202      	movs	r2, #2
 8012f64:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012f66:	4b2e      	ldr	r3, [pc, #184]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f68:	2202      	movs	r2, #2
 8012f6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8012f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f6e:	2200      	movs	r2, #0
 8012f70:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8012f72:	4b2b      	ldr	r3, [pc, #172]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f74:	2200      	movs	r2, #0
 8012f76:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8012f78:	4b29      	ldr	r3, [pc, #164]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.Sof_enable = ENABLE;
 8012f7e:	4b28      	ldr	r3, [pc, #160]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012f80:	2201      	movs	r2, #1
 8012f82:	729a      	strb	r2, [r3, #10]

//  /* Explicitly enable HSI48 clock for USB */
  __HAL_RCC_HSI48_ENABLE();
 8012f84:	4b28      	ldr	r3, [pc, #160]	@ (8013028 <USBD_LL_Init+0xdc>)
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	4a27      	ldr	r2, [pc, #156]	@ (8013028 <USBD_LL_Init+0xdc>)
 8012f8a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8012f8e:	6013      	str	r3, [r2, #0]
  while(!__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY));
 8012f90:	bf00      	nop
 8012f92:	4b25      	ldr	r3, [pc, #148]	@ (8013028 <USBD_LL_Init+0xdc>)
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d0f9      	beq.n	8012f92 <USBD_LL_Init+0x46>

  /* Link PCD and USBD handles */
  hpcd_USB_DRD_FS.pData = pdev;
 8012f9e:	4a20      	ldr	r2, [pc, #128]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	f8c2 32e0 	str.w	r3, [r2, #736]	@ 0x2e0
  pdev->pData = &hpcd_USB_DRD_FS;
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012faa:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  /* Initialize the low-level driver */
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8012fae:	481c      	ldr	r0, [pc, #112]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012fb0:	f7ee fd6f 	bl	8001a92 <HAL_PCD_Init>
 8012fb4:	4603      	mov	r3, r0
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d001      	beq.n	8012fbe <USBD_LL_Init+0x72>
    return USBD_FAIL;
 8012fba:	2303      	movs	r3, #3
 8012fbc:	e02b      	b.n	8013016 <USBD_LL_Init+0xca>

  /* Correct PMA memory layout (non-overlapping, 1KB total limit) */
  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x00, PCD_SNG_BUF, 0x40);  // EP0 OUT
 8012fbe:	2340      	movs	r3, #64	@ 0x40
 8012fc0:	2200      	movs	r2, #0
 8012fc2:	2100      	movs	r1, #0
 8012fc4:	4816      	ldr	r0, [pc, #88]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012fc6:	f7f0 f9a1 	bl	800330c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x80, PCD_SNG_BUF, 0x080);  // EP0 IN
 8012fca:	2380      	movs	r3, #128	@ 0x80
 8012fcc:	2200      	movs	r2, #0
 8012fce:	2180      	movs	r1, #128	@ 0x80
 8012fd0:	4813      	ldr	r0, [pc, #76]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012fd2:	f7f0 f99b 	bl	800330c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x01, PCD_SNG_BUF, 0x0C0);  // CDC OUT
 8012fd6:	23c0      	movs	r3, #192	@ 0xc0
 8012fd8:	2200      	movs	r2, #0
 8012fda:	2101      	movs	r1, #1
 8012fdc:	4810      	ldr	r0, [pc, #64]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012fde:	f7f0 f995 	bl	800330c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x81, PCD_SNG_BUF, 0x100);  // CDC IN
 8012fe2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012fe6:	2200      	movs	r2, #0
 8012fe8:	2181      	movs	r1, #129	@ 0x81
 8012fea:	480d      	ldr	r0, [pc, #52]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012fec:	f7f0 f98e 	bl	800330c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x82, PCD_SNG_BUF, 0x140);  // CDC CMD
 8012ff0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	2182      	movs	r1, #130	@ 0x82
 8012ff8:	4809      	ldr	r0, [pc, #36]	@ (8013020 <USBD_LL_Init+0xd4>)
 8012ffa:	f7f0 f987 	bl	800330c <HAL_PCDEx_PMAConfig>

//    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, AUDIO_OUT_EP, PCD_SNG_BUF, 0xC0);   // MSC OUT
//  HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x81, PCD_SNG_BUF, 0x100);   // MSC IN

  /* Enable USB interrupt */
  HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8012ffe:	2200      	movs	r2, #0
 8013000:	2105      	movs	r1, #5
 8013002:	204a      	movs	r0, #74	@ 0x4a
 8013004:	f7ee f948 	bl	8001298 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8013008:	204a      	movs	r0, #74	@ 0x4a
 801300a:	f7ee f95f 	bl	80012cc <HAL_NVIC_EnableIRQ>

  /* Start USB peripheral */
  HAL_PCD_Start(&hpcd_USB_DRD_FS);
 801300e:	4804      	ldr	r0, [pc, #16]	@ (8013020 <USBD_LL_Init+0xd4>)
 8013010:	f7ee fe40 	bl	8001c94 <HAL_PCD_Start>

  return USBD_OK;
 8013014:	2300      	movs	r3, #0
}
 8013016:	4618      	mov	r0, r3
 8013018:	3708      	adds	r7, #8
 801301a:	46bd      	mov	sp, r7
 801301c:	bd80      	pop	{r7, pc}
 801301e:	bf00      	nop
 8013020:	20000278 	.word	0x20000278
 8013024:	40016000 	.word	0x40016000
 8013028:	44020c00 	.word	0x44020c00

0801302c <HAL_PCD_SetupStageCallback>:

void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801302c:	b580      	push	{r7, lr}
 801302e:	b082      	sub	sp, #8
 8013030:	af00      	add	r7, sp, #0
 8013032:	6078      	str	r0, [r7, #4]


	USBD_LL_SetupStage((USBD_HandleTypeDef *)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	f8d3 22e0 	ldr.w	r2, [r3, #736]	@ 0x2e0
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8013040:	4619      	mov	r1, r3
 8013042:	4610      	mov	r0, r2
 8013044:	f000 fa2d 	bl	80134a2 <USBD_LL_SetupStage>
}
 8013048:	bf00      	nop
 801304a:	3708      	adds	r7, #8
 801304c:	46bd      	mov	sp, r7
 801304e:	bd80      	pop	{r7, pc}

08013050 <HAL_PCD_DataOutStageCallback>:

void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8013050:	b580      	push	{r7, lr}
 8013052:	b082      	sub	sp, #8
 8013054:	af00      	add	r7, sp, #0
 8013056:	6078      	str	r0, [r7, #4]
 8013058:	460b      	mov	r3, r1
 801305a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef *)hpcd->pData, epnum,
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	f8d3 02e0 	ldr.w	r0, [r3, #736]	@ 0x2e0
 8013062:	78fa      	ldrb	r2, [r7, #3]
 8013064:	6879      	ldr	r1, [r7, #4]
 8013066:	4613      	mov	r3, r2
 8013068:	009b      	lsls	r3, r3, #2
 801306a:	4413      	add	r3, r2
 801306c:	00db      	lsls	r3, r3, #3
 801306e:	440b      	add	r3, r1
 8013070:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8013074:	681a      	ldr	r2, [r3, #0]
 8013076:	78fb      	ldrb	r3, [r7, #3]
 8013078:	4619      	mov	r1, r3
 801307a:	f000 fa67 	bl	801354c <USBD_LL_DataOutStage>
                       hpcd->OUT_ep[epnum].xfer_buff);
}
 801307e:	bf00      	nop
 8013080:	3708      	adds	r7, #8
 8013082:	46bd      	mov	sp, r7
 8013084:	bd80      	pop	{r7, pc}

08013086 <HAL_PCD_DataInStageCallback>:

void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8013086:	b580      	push	{r7, lr}
 8013088:	b082      	sub	sp, #8
 801308a:	af00      	add	r7, sp, #0
 801308c:	6078      	str	r0, [r7, #4]
 801308e:	460b      	mov	r3, r1
 8013090:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef *)hpcd->pData, epnum,
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	f8d3 02e0 	ldr.w	r0, [r3, #736]	@ 0x2e0
 8013098:	78fa      	ldrb	r2, [r7, #3]
 801309a:	6879      	ldr	r1, [r7, #4]
 801309c:	4613      	mov	r3, r2
 801309e:	009b      	lsls	r3, r3, #2
 80130a0:	4413      	add	r3, r2
 80130a2:	00db      	lsls	r3, r3, #3
 80130a4:	440b      	add	r3, r1
 80130a6:	3328      	adds	r3, #40	@ 0x28
 80130a8:	681a      	ldr	r2, [r3, #0]
 80130aa:	78fb      	ldrb	r3, [r7, #3]
 80130ac:	4619      	mov	r1, r3
 80130ae:	f000 fb07 	bl	80136c0 <USBD_LL_DataInStage>
                      hpcd->IN_ep[epnum].xfer_buff);
}
 80130b2:	bf00      	nop
 80130b4:	3708      	adds	r7, #8
 80130b6:	46bd      	mov	sp, r7
 80130b8:	bd80      	pop	{r7, pc}
	...

080130bc <HAL_PCD_ResetCallback>:

void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 80130bc:	b580      	push	{r7, lr}
 80130be:	b084      	sub	sp, #16
 80130c0:	af00      	add	r7, sp, #0
 80130c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_9);
 80130c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80130c8:	4808      	ldr	r0, [pc, #32]	@ (80130ec <HAL_PCD_ResetCallback+0x30>)
 80130ca:	f7ee fb33 	bl	8001734 <HAL_GPIO_TogglePin>
  USBD_HandleTypeDef *pdev = (USBD_HandleTypeDef *)hpcd->pData;
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 80130d4:	60fb      	str	r3, [r7, #12]
  USBD_LL_SetSpeed(pdev, USBD_SPEED_FULL);
 80130d6:	2101      	movs	r1, #1
 80130d8:	68f8      	ldr	r0, [r7, #12]
 80130da:	f000 fbf5 	bl	80138c8 <USBD_LL_SetSpeed>
  USBD_LL_Reset(pdev);
 80130de:	68f8      	ldr	r0, [r7, #12]
 80130e0:	f000 fba0 	bl	8013824 <USBD_LL_Reset>
}
 80130e4:	bf00      	nop
 80130e6:	3710      	adds	r7, #16
 80130e8:	46bd      	mov	sp, r7
 80130ea:	bd80      	pop	{r7, pc}
 80130ec:	42022000 	.word	0x42022000

080130f0 <HAL_PCD_SuspendCallback>:

void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b082      	sub	sp, #8
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
  USBD_LL_Suspend((USBD_HandleTypeDef *)hpcd->pData);
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 80130fe:	4618      	mov	r0, r3
 8013100:	f000 fbf2 	bl	80138e8 <USBD_LL_Suspend>
}
 8013104:	bf00      	nop
 8013106:	3708      	adds	r7, #8
 8013108:	46bd      	mov	sp, r7
 801310a:	bd80      	pop	{r7, pc}

0801310c <HAL_PCD_ResumeCallback>:

void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b082      	sub	sp, #8
 8013110:	af00      	add	r7, sp, #0
 8013112:	6078      	str	r0, [r7, #4]
  USBD_LL_Resume((USBD_HandleTypeDef *)hpcd->pData);
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 801311a:	4618      	mov	r0, r3
 801311c:	f000 fc00 	bl	8013920 <USBD_LL_Resume>
}
 8013120:	bf00      	nop
 8013122:	3708      	adds	r7, #8
 8013124:	46bd      	mov	sp, r7
 8013126:	bd80      	pop	{r7, pc}

08013128 <HAL_PCD_SOFCallback>:

void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8013128:	b580      	push	{r7, lr}
 801312a:	b082      	sub	sp, #8
 801312c:	af00      	add	r7, sp, #0
 801312e:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef *)hpcd->pData);
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 8013136:	4618      	mov	r0, r3
 8013138:	f000 fc0a 	bl	8013950 <USBD_LL_SOF>
}
 801313c:	bf00      	nop
 801313e:	3708      	adds	r7, #8
 8013140:	46bd      	mov	sp, r7
 8013142:	bd80      	pop	{r7, pc}

08013144 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013144:	b580      	push	{r7, lr}
 8013146:	b082      	sub	sp, #8
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
	HAL_PCD_Start(pdev->pData);
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013152:	4618      	mov	r0, r3
 8013154:	f7ee fd9e 	bl	8001c94 <HAL_PCD_Start>

  return USBD_OK;
 8013158:	2300      	movs	r3, #0
}
 801315a:	4618      	mov	r0, r3
 801315c:	3708      	adds	r7, #8
 801315e:	46bd      	mov	sp, r7
 8013160:	bd80      	pop	{r7, pc}

08013162 <USBD_LL_OpenEP>:
  * @param  ep_mps: Endpoint Max Packet Size
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
                                  uint8_t ep_type, uint16_t ep_mps)
{
 8013162:	b580      	push	{r7, lr}
 8013164:	b082      	sub	sp, #8
 8013166:	af00      	add	r7, sp, #0
 8013168:	6078      	str	r0, [r7, #4]
 801316a:	4608      	mov	r0, r1
 801316c:	4611      	mov	r1, r2
 801316e:	461a      	mov	r2, r3
 8013170:	4603      	mov	r3, r0
 8013172:	70fb      	strb	r3, [r7, #3]
 8013174:	460b      	mov	r3, r1
 8013176:	70bb      	strb	r3, [r7, #2]
 8013178:	4613      	mov	r3, r2
 801317a:	803b      	strh	r3, [r7, #0]
	 HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013182:	78bb      	ldrb	r3, [r7, #2]
 8013184:	883a      	ldrh	r2, [r7, #0]
 8013186:	78f9      	ldrb	r1, [r7, #3]
 8013188:	f7ee febf 	bl	8001f0a <HAL_PCD_EP_Open>

  return USBD_OK;
 801318c:	2300      	movs	r3, #0
}
 801318e:	4618      	mov	r0, r3
 8013190:	3708      	adds	r7, #8
 8013192:	46bd      	mov	sp, r7
 8013194:	bd80      	pop	{r7, pc}

08013196 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013196:	b580      	push	{r7, lr}
 8013198:	b082      	sub	sp, #8
 801319a:	af00      	add	r7, sp, #0
 801319c:	6078      	str	r0, [r7, #4]
 801319e:	460b      	mov	r3, r1
 80131a0:	70fb      	strb	r3, [r7, #3]
	 HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80131a8:	78fa      	ldrb	r2, [r7, #3]
 80131aa:	4611      	mov	r1, r2
 80131ac:	4618      	mov	r0, r3
 80131ae:	f7ee ff0d 	bl	8001fcc <HAL_PCD_EP_Close>

  return USBD_OK;
 80131b2:	2300      	movs	r3, #0
}
 80131b4:	4618      	mov	r0, r3
 80131b6:	3708      	adds	r7, #8
 80131b8:	46bd      	mov	sp, r7
 80131ba:	bd80      	pop	{r7, pc}

080131bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80131bc:	b580      	push	{r7, lr}
 80131be:	b082      	sub	sp, #8
 80131c0:	af00      	add	r7, sp, #0
 80131c2:	6078      	str	r0, [r7, #4]
 80131c4:	460b      	mov	r3, r1
 80131c6:	70fb      	strb	r3, [r7, #3]
	HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80131ce:	78fa      	ldrb	r2, [r7, #3]
 80131d0:	4611      	mov	r1, r2
 80131d2:	4618      	mov	r0, r3
 80131d4:	f7ee ffc6 	bl	8002164 <HAL_PCD_EP_SetStall>

  return USBD_OK;
 80131d8:	2300      	movs	r3, #0
}
 80131da:	4618      	mov	r0, r3
 80131dc:	3708      	adds	r7, #8
 80131de:	46bd      	mov	sp, r7
 80131e0:	bd80      	pop	{r7, pc}

080131e2 <USBD_LL_ClearStallEP>:
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev,
                                        uint8_t ep_addr)
{
 80131e2:	b580      	push	{r7, lr}
 80131e4:	b082      	sub	sp, #8
 80131e6:	af00      	add	r7, sp, #0
 80131e8:	6078      	str	r0, [r7, #4]
 80131ea:	460b      	mov	r3, r1
 80131ec:	70fb      	strb	r3, [r7, #3]
	HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80131f4:	78fa      	ldrb	r2, [r7, #3]
 80131f6:	4611      	mov	r1, r2
 80131f8:	4618      	mov	r0, r3
 80131fa:	f7ef f807 	bl	800220c <HAL_PCD_EP_ClrStall>

  return USBD_OK;
 80131fe:	2300      	movs	r3, #0
}
 8013200:	4618      	mov	r0, r3
 8013202:	3708      	adds	r7, #8
 8013204:	46bd      	mov	sp, r7
 8013206:	bd80      	pop	{r7, pc}

08013208 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013208:	b480      	push	{r7}
 801320a:	b085      	sub	sp, #20
 801320c:	af00      	add	r7, sp, #0
 801320e:	6078      	str	r0, [r7, #4]
 8013210:	460b      	mov	r3, r1
 8013212:	70fb      	strb	r3, [r7, #3]
	PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801321a:	60fb      	str	r3, [r7, #12]
	  if ((ep_addr & 0x80) == 0x80)
 801321c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013220:	2b00      	cmp	r3, #0
 8013222:	da0b      	bge.n	801323c <USBD_LL_IsStallEP+0x34>
	    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013224:	78fb      	ldrb	r3, [r7, #3]
 8013226:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801322a:	68f9      	ldr	r1, [r7, #12]
 801322c:	4613      	mov	r3, r2
 801322e:	009b      	lsls	r3, r3, #2
 8013230:	4413      	add	r3, r2
 8013232:	00db      	lsls	r3, r3, #3
 8013234:	440b      	add	r3, r1
 8013236:	3316      	adds	r3, #22
 8013238:	781b      	ldrb	r3, [r3, #0]
 801323a:	e00b      	b.n	8013254 <USBD_LL_IsStallEP+0x4c>
	  else
	    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801323c:	78fb      	ldrb	r3, [r7, #3]
 801323e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013242:	68f9      	ldr	r1, [r7, #12]
 8013244:	4613      	mov	r3, r2
 8013246:	009b      	lsls	r3, r3, #2
 8013248:	4413      	add	r3, r2
 801324a:	00db      	lsls	r3, r3, #3
 801324c:	440b      	add	r3, r1
 801324e:	f503 73ab 	add.w	r3, r3, #342	@ 0x156
 8013252:	781b      	ldrb	r3, [r3, #0]
}
 8013254:	4618      	mov	r0, r3
 8013256:	3714      	adds	r7, #20
 8013258:	46bd      	mov	sp, r7
 801325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801325e:	4770      	bx	lr

08013260 <USBD_LL_SetUSBAddress>:
  * @param  dev_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev,
                                         uint8_t dev_addr)
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b082      	sub	sp, #8
 8013264:	af00      	add	r7, sp, #0
 8013266:	6078      	str	r0, [r7, #4]
 8013268:	460b      	mov	r3, r1
 801326a:	70fb      	strb	r3, [r7, #3]
	HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013272:	78fa      	ldrb	r2, [r7, #3]
 8013274:	4611      	mov	r1, r2
 8013276:	4618      	mov	r0, r3
 8013278:	f7ee fe23 	bl	8001ec2 <HAL_PCD_SetAddress>

  return USBD_OK;
 801327c:	2300      	movs	r3, #0
}
 801327e:	4618      	mov	r0, r3
 8013280:	3708      	adds	r7, #8
 8013282:	46bd      	mov	sp, r7
 8013284:	bd80      	pop	{r7, pc}

08013286 <USBD_LL_Transmit>:
  * @param  size: Data size
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
                                    uint8_t *pbuf, uint32_t size)
{
 8013286:	b580      	push	{r7, lr}
 8013288:	b084      	sub	sp, #16
 801328a:	af00      	add	r7, sp, #0
 801328c:	60f8      	str	r0, [r7, #12]
 801328e:	607a      	str	r2, [r7, #4]
 8013290:	603b      	str	r3, [r7, #0]
 8013292:	460b      	mov	r3, r1
 8013294:	72fb      	strb	r3, [r7, #11]
	 if (HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size) != HAL_OK)
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801329c:	7af9      	ldrb	r1, [r7, #11]
 801329e:	683b      	ldr	r3, [r7, #0]
 80132a0:	687a      	ldr	r2, [r7, #4]
 80132a2:	f7ee ff27 	bl	80020f4 <HAL_PCD_EP_Transmit>
 80132a6:	4603      	mov	r3, r0
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d001      	beq.n	80132b0 <USBD_LL_Transmit+0x2a>
	    {
	        return USBD_FAIL;
 80132ac:	2303      	movs	r3, #3
 80132ae:	e000      	b.n	80132b2 <USBD_LL_Transmit+0x2c>
	    }
	    return USBD_OK;
 80132b0:	2300      	movs	r3, #0
}
 80132b2:	4618      	mov	r0, r3
 80132b4:	3710      	adds	r7, #16
 80132b6:	46bd      	mov	sp, r7
 80132b8:	bd80      	pop	{r7, pc}

080132ba <USBD_LL_PrepareReceive>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev,
                                          uint8_t ep_addr, uint8_t *pbuf,
                                          uint32_t size)
{
 80132ba:	b580      	push	{r7, lr}
 80132bc:	b084      	sub	sp, #16
 80132be:	af00      	add	r7, sp, #0
 80132c0:	60f8      	str	r0, [r7, #12]
 80132c2:	607a      	str	r2, [r7, #4]
 80132c4:	603b      	str	r3, [r7, #0]
 80132c6:	460b      	mov	r3, r1
 80132c8:	72fb      	strb	r3, [r7, #11]
	 HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80132d0:	7af9      	ldrb	r1, [r7, #11]
 80132d2:	683b      	ldr	r3, [r7, #0]
 80132d4:	687a      	ldr	r2, [r7, #4]
 80132d6:	f7ee fec3 	bl	8002060 <HAL_PCD_EP_Receive>

  return USBD_OK;
 80132da:	2300      	movs	r3, #0
}
 80132dc:	4618      	mov	r0, r3
 80132de:	3710      	adds	r7, #16
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bd80      	pop	{r7, pc}

080132e4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80132e4:	b580      	push	{r7, lr}
 80132e6:	b082      	sub	sp, #8
 80132e8:	af00      	add	r7, sp, #0
 80132ea:	6078      	str	r0, [r7, #4]
 80132ec:	460b      	mov	r3, r1
 80132ee:	70fb      	strb	r3, [r7, #3]
	 return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80132f6:	78fa      	ldrb	r2, [r7, #3]
 80132f8:	4611      	mov	r1, r2
 80132fa:	4618      	mov	r0, r3
 80132fc:	f7ee fee2 	bl	80020c4 <HAL_PCD_EP_GetRxCount>
 8013300:	4603      	mov	r3, r0
}
 8013302:	4618      	mov	r0, r3
 8013304:	3708      	adds	r7, #8
 8013306:	46bd      	mov	sp, r7
 8013308:	bd80      	pop	{r7, pc}
	...

0801330c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801330c:	b480      	push	{r7}
 801330e:	b083      	sub	sp, #12
 8013310:	af00      	add	r7, sp, #0
 8013312:	6078      	str	r0, [r7, #4]
	UNUSED(size);
	  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef) / 4) + 1]; /* 32-bit aligned */
	  (void)mem;  /* Prevent unused variable warning */
	  return mem;
 8013314:	4b03      	ldr	r3, [pc, #12]	@ (8013324 <USBD_static_malloc+0x18>)
}
 8013316:	4618      	mov	r0, r3
 8013318:	370c      	adds	r7, #12
 801331a:	46bd      	mov	sp, r7
 801331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013320:	4770      	bx	lr
 8013322:	bf00      	nop
 8013324:	20002cf0 	.word	0x20002cf0

08013328 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013328:	b480      	push	{r7}
 801332a:	b083      	sub	sp, #12
 801332c:	af00      	add	r7, sp, #0
 801332e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8013330:	bf00      	nop
 8013332:	370c      	adds	r7, #12
 8013334:	46bd      	mov	sp, r7
 8013336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801333a:	4770      	bx	lr

0801333c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b086      	sub	sp, #24
 8013340:	af00      	add	r7, sp, #0
 8013342:	60f8      	str	r0, [r7, #12]
 8013344:	60b9      	str	r1, [r7, #8]
 8013346:	4613      	mov	r3, r2
 8013348:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d101      	bne.n	8013354 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8013350:	2303      	movs	r3, #3
 8013352:	e01f      	b.n	8013394 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	2200      	movs	r2, #0
 8013358:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	2200      	movs	r2, #0
 8013360:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8013364:	68fb      	ldr	r3, [r7, #12]
 8013366:	2200      	movs	r2, #0
 8013368:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801336c:	68bb      	ldr	r3, [r7, #8]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d003      	beq.n	801337a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8013372:	68fb      	ldr	r3, [r7, #12]
 8013374:	68ba      	ldr	r2, [r7, #8]
 8013376:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	2201      	movs	r2, #1
 801337e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	79fa      	ldrb	r2, [r7, #7]
 8013386:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8013388:	68f8      	ldr	r0, [r7, #12]
 801338a:	f7ff fddf 	bl	8012f4c <USBD_LL_Init>
 801338e:	4603      	mov	r3, r0
 8013390:	75fb      	strb	r3, [r7, #23]

  return ret;
 8013392:	7dfb      	ldrb	r3, [r7, #23]
}
 8013394:	4618      	mov	r0, r3
 8013396:	3718      	adds	r7, #24
 8013398:	46bd      	mov	sp, r7
 801339a:	bd80      	pop	{r7, pc}

0801339c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801339c:	b580      	push	{r7, lr}
 801339e:	b084      	sub	sp, #16
 80133a0:	af00      	add	r7, sp, #0
 80133a2:	6078      	str	r0, [r7, #4]
 80133a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80133a6:	2300      	movs	r3, #0
 80133a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80133aa:	683b      	ldr	r3, [r7, #0]
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d101      	bne.n	80133b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80133b0:	2303      	movs	r3, #3
 80133b2:	e025      	b.n	8013400 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	683a      	ldr	r2, [r7, #0]
 80133b8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	32ae      	adds	r2, #174	@ 0xae
 80133c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80133ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d00f      	beq.n	80133f0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	32ae      	adds	r2, #174	@ 0xae
 80133da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80133de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133e0:	f107 020e 	add.w	r2, r7, #14
 80133e4:	4610      	mov	r0, r2
 80133e6:	4798      	blx	r3
 80133e8:	4602      	mov	r2, r0
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80133f6:	1c5a      	adds	r2, r3, #1
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80133fe:	2300      	movs	r3, #0
}
 8013400:	4618      	mov	r0, r3
 8013402:	3710      	adds	r7, #16
 8013404:	46bd      	mov	sp, r7
 8013406:	bd80      	pop	{r7, pc}

08013408 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013408:	b580      	push	{r7, lr}
 801340a:	b082      	sub	sp, #8
 801340c:	af00      	add	r7, sp, #0
 801340e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8013410:	6878      	ldr	r0, [r7, #4]
 8013412:	f7ff fe97 	bl	8013144 <USBD_LL_Start>
 8013416:	4603      	mov	r3, r0
}
 8013418:	4618      	mov	r0, r3
 801341a:	3708      	adds	r7, #8
 801341c:	46bd      	mov	sp, r7
 801341e:	bd80      	pop	{r7, pc}

08013420 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8013420:	b480      	push	{r7}
 8013422:	b083      	sub	sp, #12
 8013424:	af00      	add	r7, sp, #0
 8013426:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8013428:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801342a:	4618      	mov	r0, r3
 801342c:	370c      	adds	r7, #12
 801342e:	46bd      	mov	sp, r7
 8013430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013434:	4770      	bx	lr

08013436 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013436:	b580      	push	{r7, lr}
 8013438:	b084      	sub	sp, #16
 801343a:	af00      	add	r7, sp, #0
 801343c:	6078      	str	r0, [r7, #4]
 801343e:	460b      	mov	r3, r1
 8013440:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8013442:	2300      	movs	r3, #0
 8013444:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801344c:	2b00      	cmp	r3, #0
 801344e:	d009      	beq.n	8013464 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	78fa      	ldrb	r2, [r7, #3]
 801345a:	4611      	mov	r1, r2
 801345c:	6878      	ldr	r0, [r7, #4]
 801345e:	4798      	blx	r3
 8013460:	4603      	mov	r3, r0
 8013462:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8013464:	7bfb      	ldrb	r3, [r7, #15]
}
 8013466:	4618      	mov	r0, r3
 8013468:	3710      	adds	r7, #16
 801346a:	46bd      	mov	sp, r7
 801346c:	bd80      	pop	{r7, pc}

0801346e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801346e:	b580      	push	{r7, lr}
 8013470:	b084      	sub	sp, #16
 8013472:	af00      	add	r7, sp, #0
 8013474:	6078      	str	r0, [r7, #4]
 8013476:	460b      	mov	r3, r1
 8013478:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801347a:	2300      	movs	r3, #0
 801347c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013484:	685b      	ldr	r3, [r3, #4]
 8013486:	78fa      	ldrb	r2, [r7, #3]
 8013488:	4611      	mov	r1, r2
 801348a:	6878      	ldr	r0, [r7, #4]
 801348c:	4798      	blx	r3
 801348e:	4603      	mov	r3, r0
 8013490:	2b00      	cmp	r3, #0
 8013492:	d001      	beq.n	8013498 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8013494:	2303      	movs	r3, #3
 8013496:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8013498:	7bfb      	ldrb	r3, [r7, #15]
}
 801349a:	4618      	mov	r0, r3
 801349c:	3710      	adds	r7, #16
 801349e:	46bd      	mov	sp, r7
 80134a0:	bd80      	pop	{r7, pc}

080134a2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80134a2:	b580      	push	{r7, lr}
 80134a4:	b084      	sub	sp, #16
 80134a6:	af00      	add	r7, sp, #0
 80134a8:	6078      	str	r0, [r7, #4]
 80134aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80134b2:	6839      	ldr	r1, [r7, #0]
 80134b4:	4618      	mov	r0, r3
 80134b6:	f001 f882 	bl	80145be <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	2201      	movs	r2, #1
 80134be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80134c8:	461a      	mov	r2, r3
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80134d6:	f003 031f 	and.w	r3, r3, #31
 80134da:	2b02      	cmp	r3, #2
 80134dc:	d01a      	beq.n	8013514 <USBD_LL_SetupStage+0x72>
 80134de:	2b02      	cmp	r3, #2
 80134e0:	d822      	bhi.n	8013528 <USBD_LL_SetupStage+0x86>
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d002      	beq.n	80134ec <USBD_LL_SetupStage+0x4a>
 80134e6:	2b01      	cmp	r3, #1
 80134e8:	d00a      	beq.n	8013500 <USBD_LL_SetupStage+0x5e>
 80134ea:	e01d      	b.n	8013528 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80134f2:	4619      	mov	r1, r3
 80134f4:	6878      	ldr	r0, [r7, #4]
 80134f6:	f000 fad9 	bl	8013aac <USBD_StdDevReq>
 80134fa:	4603      	mov	r3, r0
 80134fc:	73fb      	strb	r3, [r7, #15]
      break;
 80134fe:	e020      	b.n	8013542 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013506:	4619      	mov	r1, r3
 8013508:	6878      	ldr	r0, [r7, #4]
 801350a:	f000 fb41 	bl	8013b90 <USBD_StdItfReq>
 801350e:	4603      	mov	r3, r0
 8013510:	73fb      	strb	r3, [r7, #15]
      break;
 8013512:	e016      	b.n	8013542 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801351a:	4619      	mov	r1, r3
 801351c:	6878      	ldr	r0, [r7, #4]
 801351e:	f000 fba3 	bl	8013c68 <USBD_StdEPReq>
 8013522:	4603      	mov	r3, r0
 8013524:	73fb      	strb	r3, [r7, #15]
      break;
 8013526:	e00c      	b.n	8013542 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801352e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8013532:	b2db      	uxtb	r3, r3
 8013534:	4619      	mov	r1, r3
 8013536:	6878      	ldr	r0, [r7, #4]
 8013538:	f7ff fe40 	bl	80131bc <USBD_LL_StallEP>
 801353c:	4603      	mov	r3, r0
 801353e:	73fb      	strb	r3, [r7, #15]
      break;
 8013540:	bf00      	nop
  }

  return ret;
 8013542:	7bfb      	ldrb	r3, [r7, #15]
}
 8013544:	4618      	mov	r0, r3
 8013546:	3710      	adds	r7, #16
 8013548:	46bd      	mov	sp, r7
 801354a:	bd80      	pop	{r7, pc}

0801354c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801354c:	b580      	push	{r7, lr}
 801354e:	b086      	sub	sp, #24
 8013550:	af00      	add	r7, sp, #0
 8013552:	60f8      	str	r0, [r7, #12]
 8013554:	460b      	mov	r3, r1
 8013556:	607a      	str	r2, [r7, #4]
 8013558:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801355a:	2300      	movs	r3, #0
 801355c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801355e:	7afb      	ldrb	r3, [r7, #11]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d173      	bne.n	801364c <USBD_LL_DataOutStage+0x100>
  {
    pep = &pdev->ep_out[0];
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801356a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013572:	2b03      	cmp	r3, #3
 8013574:	f040 809d 	bne.w	80136b2 <USBD_LL_DataOutStage+0x166>
    {
      if (pep->rem_length > pep->maxpacket)
 8013578:	693b      	ldr	r3, [r7, #16]
 801357a:	689a      	ldr	r2, [r3, #8]
 801357c:	693b      	ldr	r3, [r7, #16]
 801357e:	68db      	ldr	r3, [r3, #12]
 8013580:	429a      	cmp	r2, r3
 8013582:	d913      	bls.n	80135ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8013584:	693b      	ldr	r3, [r7, #16]
 8013586:	689a      	ldr	r2, [r3, #8]
 8013588:	693b      	ldr	r3, [r7, #16]
 801358a:	68db      	ldr	r3, [r3, #12]
 801358c:	1ad2      	subs	r2, r2, r3
 801358e:	693b      	ldr	r3, [r7, #16]
 8013590:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013592:	693b      	ldr	r3, [r7, #16]
 8013594:	68da      	ldr	r2, [r3, #12]
 8013596:	693b      	ldr	r3, [r7, #16]
 8013598:	689b      	ldr	r3, [r3, #8]
 801359a:	4293      	cmp	r3, r2
 801359c:	bf28      	it	cs
 801359e:	4613      	movcs	r3, r2
 80135a0:	461a      	mov	r2, r3
 80135a2:	6879      	ldr	r1, [r7, #4]
 80135a4:	68f8      	ldr	r0, [r7, #12]
 80135a6:	f001 fa0f 	bl	80149c8 <USBD_CtlContinueRx>
 80135aa:	e082      	b.n	80136b2 <USBD_LL_DataOutStage+0x166>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80135b2:	f003 031f 	and.w	r3, r3, #31
 80135b6:	2b02      	cmp	r3, #2
 80135b8:	d014      	beq.n	80135e4 <USBD_LL_DataOutStage+0x98>
 80135ba:	2b02      	cmp	r3, #2
 80135bc:	d81d      	bhi.n	80135fa <USBD_LL_DataOutStage+0xae>
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d002      	beq.n	80135c8 <USBD_LL_DataOutStage+0x7c>
 80135c2:	2b01      	cmp	r3, #1
 80135c4:	d003      	beq.n	80135ce <USBD_LL_DataOutStage+0x82>
 80135c6:	e018      	b.n	80135fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80135c8:	2300      	movs	r3, #0
 80135ca:	75bb      	strb	r3, [r7, #22]
            break;
 80135cc:	e018      	b.n	8013600 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80135ce:	68fb      	ldr	r3, [r7, #12]
 80135d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80135d4:	b2db      	uxtb	r3, r3
 80135d6:	4619      	mov	r1, r3
 80135d8:	68f8      	ldr	r0, [r7, #12]
 80135da:	f000 f9d9 	bl	8013990 <USBD_CoreFindIF>
 80135de:	4603      	mov	r3, r0
 80135e0:	75bb      	strb	r3, [r7, #22]
            break;
 80135e2:	e00d      	b.n	8013600 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80135ea:	b2db      	uxtb	r3, r3
 80135ec:	4619      	mov	r1, r3
 80135ee:	68f8      	ldr	r0, [r7, #12]
 80135f0:	f000 f9db 	bl	80139aa <USBD_CoreFindEP>
 80135f4:	4603      	mov	r3, r0
 80135f6:	75bb      	strb	r3, [r7, #22]
            break;
 80135f8:	e002      	b.n	8013600 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80135fa:	2300      	movs	r3, #0
 80135fc:	75bb      	strb	r3, [r7, #22]
            break;
 80135fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8013600:	7dbb      	ldrb	r3, [r7, #22]
 8013602:	2b00      	cmp	r3, #0
 8013604:	d11e      	bne.n	8013644 <USBD_LL_DataOutStage+0xf8>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013606:	68fb      	ldr	r3, [r7, #12]
 8013608:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801360c:	b2db      	uxtb	r3, r3
 801360e:	2b03      	cmp	r3, #3
 8013610:	d118      	bne.n	8013644 <USBD_LL_DataOutStage+0xf8>
          {
        	  HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_9); //  Debug toggle
 8013612:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8013616:	4829      	ldr	r0, [pc, #164]	@ (80136bc <USBD_LL_DataOutStage+0x170>)
 8013618:	f7ee f88c 	bl	8001734 <HAL_GPIO_TogglePin>

            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801361c:	7dba      	ldrb	r2, [r7, #22]
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	32ae      	adds	r2, #174	@ 0xae
 8013622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013626:	691b      	ldr	r3, [r3, #16]
 8013628:	2b00      	cmp	r3, #0
 801362a:	d00b      	beq.n	8013644 <USBD_LL_DataOutStage+0xf8>
            {
              pdev->classId = idx;
 801362c:	7dba      	ldrb	r2, [r7, #22]
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8013634:	7dba      	ldrb	r2, [r7, #22]
 8013636:	68fb      	ldr	r3, [r7, #12]
 8013638:	32ae      	adds	r2, #174	@ 0xae
 801363a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801363e:	691b      	ldr	r3, [r3, #16]
 8013640:	68f8      	ldr	r0, [r7, #12]
 8013642:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013644:	68f8      	ldr	r0, [r7, #12]
 8013646:	f001 f9d0 	bl	80149ea <USBD_CtlSendStatus>
 801364a:	e032      	b.n	80136b2 <USBD_LL_DataOutStage+0x166>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801364c:	7afb      	ldrb	r3, [r7, #11]
 801364e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013652:	b2db      	uxtb	r3, r3
 8013654:	4619      	mov	r1, r3
 8013656:	68f8      	ldr	r0, [r7, #12]
 8013658:	f000 f9a7 	bl	80139aa <USBD_CoreFindEP>
 801365c:	4603      	mov	r3, r0
 801365e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013660:	7dbb      	ldrb	r3, [r7, #22]
 8013662:	2bff      	cmp	r3, #255	@ 0xff
 8013664:	d025      	beq.n	80136b2 <USBD_LL_DataOutStage+0x166>
 8013666:	7dbb      	ldrb	r3, [r7, #22]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d122      	bne.n	80136b2 <USBD_LL_DataOutStage+0x166>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801366c:	68fb      	ldr	r3, [r7, #12]
 801366e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013672:	b2db      	uxtb	r3, r3
 8013674:	2b03      	cmp	r3, #3
 8013676:	d117      	bne.n	80136a8 <USBD_LL_DataOutStage+0x15c>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8013678:	7dba      	ldrb	r2, [r7, #22]
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	32ae      	adds	r2, #174	@ 0xae
 801367e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013682:	699b      	ldr	r3, [r3, #24]
 8013684:	2b00      	cmp	r3, #0
 8013686:	d00f      	beq.n	80136a8 <USBD_LL_DataOutStage+0x15c>
        {
          pdev->classId = idx;
 8013688:	7dba      	ldrb	r2, [r7, #22]
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8013690:	7dba      	ldrb	r2, [r7, #22]
 8013692:	68fb      	ldr	r3, [r7, #12]
 8013694:	32ae      	adds	r2, #174	@ 0xae
 8013696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801369a:	699b      	ldr	r3, [r3, #24]
 801369c:	7afa      	ldrb	r2, [r7, #11]
 801369e:	4611      	mov	r1, r2
 80136a0:	68f8      	ldr	r0, [r7, #12]
 80136a2:	4798      	blx	r3
 80136a4:	4603      	mov	r3, r0
 80136a6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80136a8:	7dfb      	ldrb	r3, [r7, #23]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d001      	beq.n	80136b2 <USBD_LL_DataOutStage+0x166>
      {
        return ret;
 80136ae:	7dfb      	ldrb	r3, [r7, #23]
 80136b0:	e000      	b.n	80136b4 <USBD_LL_DataOutStage+0x168>
      }
    }
  }

  return USBD_OK;
 80136b2:	2300      	movs	r3, #0
}
 80136b4:	4618      	mov	r0, r3
 80136b6:	3718      	adds	r7, #24
 80136b8:	46bd      	mov	sp, r7
 80136ba:	bd80      	pop	{r7, pc}
 80136bc:	42022000 	.word	0x42022000

080136c0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b086      	sub	sp, #24
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	60f8      	str	r0, [r7, #12]
 80136c8:	460b      	mov	r3, r1
 80136ca:	607a      	str	r2, [r7, #4]
 80136cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80136ce:	7afb      	ldrb	r3, [r7, #11]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d16f      	bne.n	80137b4 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	3314      	adds	r3, #20
 80136d8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80136e0:	2b02      	cmp	r3, #2
 80136e2:	d15a      	bne.n	801379a <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80136e4:	693b      	ldr	r3, [r7, #16]
 80136e6:	689a      	ldr	r2, [r3, #8]
 80136e8:	693b      	ldr	r3, [r7, #16]
 80136ea:	68db      	ldr	r3, [r3, #12]
 80136ec:	429a      	cmp	r2, r3
 80136ee:	d914      	bls.n	801371a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80136f0:	693b      	ldr	r3, [r7, #16]
 80136f2:	689a      	ldr	r2, [r3, #8]
 80136f4:	693b      	ldr	r3, [r7, #16]
 80136f6:	68db      	ldr	r3, [r3, #12]
 80136f8:	1ad2      	subs	r2, r2, r3
 80136fa:	693b      	ldr	r3, [r7, #16]
 80136fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80136fe:	693b      	ldr	r3, [r7, #16]
 8013700:	689b      	ldr	r3, [r3, #8]
 8013702:	461a      	mov	r2, r3
 8013704:	6879      	ldr	r1, [r7, #4]
 8013706:	68f8      	ldr	r0, [r7, #12]
 8013708:	f001 f930 	bl	801496c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801370c:	2300      	movs	r3, #0
 801370e:	2200      	movs	r2, #0
 8013710:	2100      	movs	r1, #0
 8013712:	68f8      	ldr	r0, [r7, #12]
 8013714:	f7ff fdd1 	bl	80132ba <USBD_LL_PrepareReceive>
 8013718:	e03f      	b.n	801379a <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801371a:	693b      	ldr	r3, [r7, #16]
 801371c:	68da      	ldr	r2, [r3, #12]
 801371e:	693b      	ldr	r3, [r7, #16]
 8013720:	689b      	ldr	r3, [r3, #8]
 8013722:	429a      	cmp	r2, r3
 8013724:	d11c      	bne.n	8013760 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013726:	693b      	ldr	r3, [r7, #16]
 8013728:	685a      	ldr	r2, [r3, #4]
 801372a:	693b      	ldr	r3, [r7, #16]
 801372c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801372e:	429a      	cmp	r2, r3
 8013730:	d316      	bcc.n	8013760 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013732:	693b      	ldr	r3, [r7, #16]
 8013734:	685a      	ldr	r2, [r3, #4]
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801373c:	429a      	cmp	r2, r3
 801373e:	d20f      	bcs.n	8013760 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013740:	2200      	movs	r2, #0
 8013742:	2100      	movs	r1, #0
 8013744:	68f8      	ldr	r0, [r7, #12]
 8013746:	f001 f911 	bl	801496c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	2200      	movs	r2, #0
 801374e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013752:	2300      	movs	r3, #0
 8013754:	2200      	movs	r2, #0
 8013756:	2100      	movs	r1, #0
 8013758:	68f8      	ldr	r0, [r7, #12]
 801375a:	f7ff fdae 	bl	80132ba <USBD_LL_PrepareReceive>
 801375e:	e01c      	b.n	801379a <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013766:	b2db      	uxtb	r3, r3
 8013768:	2b03      	cmp	r3, #3
 801376a:	d10f      	bne.n	801378c <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013772:	68db      	ldr	r3, [r3, #12]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d009      	beq.n	801378c <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	2200      	movs	r2, #0
 801377c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013786:	68db      	ldr	r3, [r3, #12]
 8013788:	68f8      	ldr	r0, [r7, #12]
 801378a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801378c:	2180      	movs	r1, #128	@ 0x80
 801378e:	68f8      	ldr	r0, [r7, #12]
 8013790:	f7ff fd14 	bl	80131bc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013794:	68f8      	ldr	r0, [r7, #12]
 8013796:	f001 f93b 	bl	8014a10 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d03a      	beq.n	801381a <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80137a4:	68f8      	ldr	r0, [r7, #12]
 80137a6:	f7ff fe3b 	bl	8013420 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	2200      	movs	r2, #0
 80137ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80137b2:	e032      	b.n	801381a <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80137b4:	7afb      	ldrb	r3, [r7, #11]
 80137b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80137ba:	b2db      	uxtb	r3, r3
 80137bc:	4619      	mov	r1, r3
 80137be:	68f8      	ldr	r0, [r7, #12]
 80137c0:	f000 f8f3 	bl	80139aa <USBD_CoreFindEP>
 80137c4:	4603      	mov	r3, r0
 80137c6:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80137c8:	7dfb      	ldrb	r3, [r7, #23]
 80137ca:	2bff      	cmp	r3, #255	@ 0xff
 80137cc:	d025      	beq.n	801381a <USBD_LL_DataInStage+0x15a>
 80137ce:	7dfb      	ldrb	r3, [r7, #23]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d122      	bne.n	801381a <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80137da:	b2db      	uxtb	r3, r3
 80137dc:	2b03      	cmp	r3, #3
 80137de:	d11c      	bne.n	801381a <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80137e0:	7dfa      	ldrb	r2, [r7, #23]
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	32ae      	adds	r2, #174	@ 0xae
 80137e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80137ea:	695b      	ldr	r3, [r3, #20]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d014      	beq.n	801381a <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80137f0:	7dfa      	ldrb	r2, [r7, #23]
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80137f8:	7dfa      	ldrb	r2, [r7, #23]
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	32ae      	adds	r2, #174	@ 0xae
 80137fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013802:	695b      	ldr	r3, [r3, #20]
 8013804:	7afa      	ldrb	r2, [r7, #11]
 8013806:	4611      	mov	r1, r2
 8013808:	68f8      	ldr	r0, [r7, #12]
 801380a:	4798      	blx	r3
 801380c:	4603      	mov	r3, r0
 801380e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8013810:	7dbb      	ldrb	r3, [r7, #22]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d001      	beq.n	801381a <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8013816:	7dbb      	ldrb	r3, [r7, #22]
 8013818:	e000      	b.n	801381c <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801381a:	2300      	movs	r3, #0
}
 801381c:	4618      	mov	r0, r3
 801381e:	3718      	adds	r7, #24
 8013820:	46bd      	mov	sp, r7
 8013822:	bd80      	pop	{r7, pc}

08013824 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013824:	b580      	push	{r7, lr}
 8013826:	b084      	sub	sp, #16
 8013828:	af00      	add	r7, sp, #0
 801382a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801382c:	2300      	movs	r3, #0
 801382e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	2201      	movs	r2, #1
 8013834:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	2200      	movs	r2, #0
 801383c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	2200      	movs	r2, #0
 8013844:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	2200      	movs	r2, #0
 801384a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	2200      	movs	r2, #0
 8013852:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801385c:	2b00      	cmp	r3, #0
 801385e:	d014      	beq.n	801388a <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013866:	685b      	ldr	r3, [r3, #4]
 8013868:	2b00      	cmp	r3, #0
 801386a:	d00e      	beq.n	801388a <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013872:	685b      	ldr	r3, [r3, #4]
 8013874:	687a      	ldr	r2, [r7, #4]
 8013876:	6852      	ldr	r2, [r2, #4]
 8013878:	b2d2      	uxtb	r2, r2
 801387a:	4611      	mov	r1, r2
 801387c:	6878      	ldr	r0, [r7, #4]
 801387e:	4798      	blx	r3
 8013880:	4603      	mov	r3, r0
 8013882:	2b00      	cmp	r3, #0
 8013884:	d001      	beq.n	801388a <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8013886:	2303      	movs	r3, #3
 8013888:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801388a:	2340      	movs	r3, #64	@ 0x40
 801388c:	2200      	movs	r2, #0
 801388e:	2100      	movs	r1, #0
 8013890:	6878      	ldr	r0, [r7, #4]
 8013892:	f7ff fc66 	bl	8013162 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	2201      	movs	r2, #1
 801389a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2240      	movs	r2, #64	@ 0x40
 80138a2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80138a6:	2340      	movs	r3, #64	@ 0x40
 80138a8:	2200      	movs	r2, #0
 80138aa:	2180      	movs	r1, #128	@ 0x80
 80138ac:	6878      	ldr	r0, [r7, #4]
 80138ae:	f7ff fc58 	bl	8013162 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	2201      	movs	r2, #1
 80138b6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	2240      	movs	r2, #64	@ 0x40
 80138bc:	621a      	str	r2, [r3, #32]

  return ret;
 80138be:	7bfb      	ldrb	r3, [r7, #15]
}
 80138c0:	4618      	mov	r0, r3
 80138c2:	3710      	adds	r7, #16
 80138c4:	46bd      	mov	sp, r7
 80138c6:	bd80      	pop	{r7, pc}

080138c8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80138c8:	b480      	push	{r7}
 80138ca:	b083      	sub	sp, #12
 80138cc:	af00      	add	r7, sp, #0
 80138ce:	6078      	str	r0, [r7, #4]
 80138d0:	460b      	mov	r3, r1
 80138d2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	78fa      	ldrb	r2, [r7, #3]
 80138d8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80138da:	2300      	movs	r3, #0
}
 80138dc:	4618      	mov	r0, r3
 80138de:	370c      	adds	r7, #12
 80138e0:	46bd      	mov	sp, r7
 80138e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138e6:	4770      	bx	lr

080138e8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80138e8:	b480      	push	{r7}
 80138ea:	b083      	sub	sp, #12
 80138ec:	af00      	add	r7, sp, #0
 80138ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80138f6:	b2db      	uxtb	r3, r3
 80138f8:	2b04      	cmp	r3, #4
 80138fa:	d006      	beq.n	801390a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013902:	b2da      	uxtb	r2, r3
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	2204      	movs	r2, #4
 801390e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013912:	2300      	movs	r3, #0
}
 8013914:	4618      	mov	r0, r3
 8013916:	370c      	adds	r7, #12
 8013918:	46bd      	mov	sp, r7
 801391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801391e:	4770      	bx	lr

08013920 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013920:	b480      	push	{r7}
 8013922:	b083      	sub	sp, #12
 8013924:	af00      	add	r7, sp, #0
 8013926:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801392e:	b2db      	uxtb	r3, r3
 8013930:	2b04      	cmp	r3, #4
 8013932:	d106      	bne.n	8013942 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801393a:	b2da      	uxtb	r2, r3
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013942:	2300      	movs	r3, #0
}
 8013944:	4618      	mov	r0, r3
 8013946:	370c      	adds	r7, #12
 8013948:	46bd      	mov	sp, r7
 801394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801394e:	4770      	bx	lr

08013950 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013950:	b580      	push	{r7, lr}
 8013952:	b082      	sub	sp, #8
 8013954:	af00      	add	r7, sp, #0
 8013956:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801395e:	b2db      	uxtb	r3, r3
 8013960:	2b03      	cmp	r3, #3
 8013962:	d110      	bne.n	8013986 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801396a:	2b00      	cmp	r3, #0
 801396c:	d00b      	beq.n	8013986 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013974:	69db      	ldr	r3, [r3, #28]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d005      	beq.n	8013986 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013980:	69db      	ldr	r3, [r3, #28]
 8013982:	6878      	ldr	r0, [r7, #4]
 8013984:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8013986:	2300      	movs	r3, #0
}
 8013988:	4618      	mov	r0, r3
 801398a:	3708      	adds	r7, #8
 801398c:	46bd      	mov	sp, r7
 801398e:	bd80      	pop	{r7, pc}

08013990 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013990:	b480      	push	{r7}
 8013992:	b083      	sub	sp, #12
 8013994:	af00      	add	r7, sp, #0
 8013996:	6078      	str	r0, [r7, #4]
 8013998:	460b      	mov	r3, r1
 801399a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801399c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801399e:	4618      	mov	r0, r3
 80139a0:	370c      	adds	r7, #12
 80139a2:	46bd      	mov	sp, r7
 80139a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139a8:	4770      	bx	lr

080139aa <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80139aa:	b480      	push	{r7}
 80139ac:	b083      	sub	sp, #12
 80139ae:	af00      	add	r7, sp, #0
 80139b0:	6078      	str	r0, [r7, #4]
 80139b2:	460b      	mov	r3, r1
 80139b4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80139b6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80139b8:	4618      	mov	r0, r3
 80139ba:	370c      	adds	r7, #12
 80139bc:	46bd      	mov	sp, r7
 80139be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c2:	4770      	bx	lr

080139c4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80139c4:	b580      	push	{r7, lr}
 80139c6:	b086      	sub	sp, #24
 80139c8:	af00      	add	r7, sp, #0
 80139ca:	6078      	str	r0, [r7, #4]
 80139cc:	460b      	mov	r3, r1
 80139ce:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80139d8:	2300      	movs	r3, #0
 80139da:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	885b      	ldrh	r3, [r3, #2]
 80139e0:	b29b      	uxth	r3, r3
 80139e2:	68fa      	ldr	r2, [r7, #12]
 80139e4:	7812      	ldrb	r2, [r2, #0]
 80139e6:	4293      	cmp	r3, r2
 80139e8:	d91f      	bls.n	8013a2a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	781b      	ldrb	r3, [r3, #0]
 80139ee:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80139f0:	e013      	b.n	8013a1a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80139f2:	f107 030a 	add.w	r3, r7, #10
 80139f6:	4619      	mov	r1, r3
 80139f8:	6978      	ldr	r0, [r7, #20]
 80139fa:	f000 f81b 	bl	8013a34 <USBD_GetNextDesc>
 80139fe:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8013a00:	697b      	ldr	r3, [r7, #20]
 8013a02:	785b      	ldrb	r3, [r3, #1]
 8013a04:	2b05      	cmp	r3, #5
 8013a06:	d108      	bne.n	8013a1a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8013a08:	697b      	ldr	r3, [r7, #20]
 8013a0a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8013a0c:	693b      	ldr	r3, [r7, #16]
 8013a0e:	789b      	ldrb	r3, [r3, #2]
 8013a10:	78fa      	ldrb	r2, [r7, #3]
 8013a12:	429a      	cmp	r2, r3
 8013a14:	d008      	beq.n	8013a28 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8013a16:	2300      	movs	r3, #0
 8013a18:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	885b      	ldrh	r3, [r3, #2]
 8013a1e:	b29a      	uxth	r2, r3
 8013a20:	897b      	ldrh	r3, [r7, #10]
 8013a22:	429a      	cmp	r2, r3
 8013a24:	d8e5      	bhi.n	80139f2 <USBD_GetEpDesc+0x2e>
 8013a26:	e000      	b.n	8013a2a <USBD_GetEpDesc+0x66>
          break;
 8013a28:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8013a2a:	693b      	ldr	r3, [r7, #16]
}
 8013a2c:	4618      	mov	r0, r3
 8013a2e:	3718      	adds	r7, #24
 8013a30:	46bd      	mov	sp, r7
 8013a32:	bd80      	pop	{r7, pc}

08013a34 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8013a34:	b480      	push	{r7}
 8013a36:	b085      	sub	sp, #20
 8013a38:	af00      	add	r7, sp, #0
 8013a3a:	6078      	str	r0, [r7, #4]
 8013a3c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8013a42:	683b      	ldr	r3, [r7, #0]
 8013a44:	881b      	ldrh	r3, [r3, #0]
 8013a46:	68fa      	ldr	r2, [r7, #12]
 8013a48:	7812      	ldrb	r2, [r2, #0]
 8013a4a:	4413      	add	r3, r2
 8013a4c:	b29a      	uxth	r2, r3
 8013a4e:	683b      	ldr	r3, [r7, #0]
 8013a50:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8013a52:	68fb      	ldr	r3, [r7, #12]
 8013a54:	781b      	ldrb	r3, [r3, #0]
 8013a56:	461a      	mov	r2, r3
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	4413      	add	r3, r2
 8013a5c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8013a5e:	68fb      	ldr	r3, [r7, #12]
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3714      	adds	r7, #20
 8013a64:	46bd      	mov	sp, r7
 8013a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a6a:	4770      	bx	lr

08013a6c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013a6c:	b480      	push	{r7}
 8013a6e:	b087      	sub	sp, #28
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013a78:	697b      	ldr	r3, [r7, #20]
 8013a7a:	781b      	ldrb	r3, [r3, #0]
 8013a7c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013a7e:	697b      	ldr	r3, [r7, #20]
 8013a80:	3301      	adds	r3, #1
 8013a82:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013a84:	697b      	ldr	r3, [r7, #20]
 8013a86:	781b      	ldrb	r3, [r3, #0]
 8013a88:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013a8a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013a8e:	021b      	lsls	r3, r3, #8
 8013a90:	b21a      	sxth	r2, r3
 8013a92:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013a96:	4313      	orrs	r3, r2
 8013a98:	b21b      	sxth	r3, r3
 8013a9a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013a9c:	89fb      	ldrh	r3, [r7, #14]
}
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	371c      	adds	r7, #28
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aa8:	4770      	bx	lr
	...

08013aac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013aac:	b580      	push	{r7, lr}
 8013aae:	b084      	sub	sp, #16
 8013ab0:	af00      	add	r7, sp, #0
 8013ab2:	6078      	str	r0, [r7, #4]
 8013ab4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013ab6:	2300      	movs	r3, #0
 8013ab8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013aba:	683b      	ldr	r3, [r7, #0]
 8013abc:	781b      	ldrb	r3, [r3, #0]
 8013abe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013ac2:	2b40      	cmp	r3, #64	@ 0x40
 8013ac4:	d005      	beq.n	8013ad2 <USBD_StdDevReq+0x26>
 8013ac6:	2b40      	cmp	r3, #64	@ 0x40
 8013ac8:	d857      	bhi.n	8013b7a <USBD_StdDevReq+0xce>
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d00f      	beq.n	8013aee <USBD_StdDevReq+0x42>
 8013ace:	2b20      	cmp	r3, #32
 8013ad0:	d153      	bne.n	8013b7a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	32ae      	adds	r2, #174	@ 0xae
 8013adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013ae0:	689b      	ldr	r3, [r3, #8]
 8013ae2:	6839      	ldr	r1, [r7, #0]
 8013ae4:	6878      	ldr	r0, [r7, #4]
 8013ae6:	4798      	blx	r3
 8013ae8:	4603      	mov	r3, r0
 8013aea:	73fb      	strb	r3, [r7, #15]
      break;
 8013aec:	e04a      	b.n	8013b84 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013aee:	683b      	ldr	r3, [r7, #0]
 8013af0:	785b      	ldrb	r3, [r3, #1]
 8013af2:	2b09      	cmp	r3, #9
 8013af4:	d83b      	bhi.n	8013b6e <USBD_StdDevReq+0xc2>
 8013af6:	a201      	add	r2, pc, #4	@ (adr r2, 8013afc <USBD_StdDevReq+0x50>)
 8013af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013afc:	08013b51 	.word	0x08013b51
 8013b00:	08013b65 	.word	0x08013b65
 8013b04:	08013b6f 	.word	0x08013b6f
 8013b08:	08013b5b 	.word	0x08013b5b
 8013b0c:	08013b6f 	.word	0x08013b6f
 8013b10:	08013b2f 	.word	0x08013b2f
 8013b14:	08013b25 	.word	0x08013b25
 8013b18:	08013b6f 	.word	0x08013b6f
 8013b1c:	08013b47 	.word	0x08013b47
 8013b20:	08013b39 	.word	0x08013b39
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013b24:	6839      	ldr	r1, [r7, #0]
 8013b26:	6878      	ldr	r0, [r7, #4]
 8013b28:	f000 fa3c 	bl	8013fa4 <USBD_GetDescriptor>
          break;
 8013b2c:	e024      	b.n	8013b78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013b2e:	6839      	ldr	r1, [r7, #0]
 8013b30:	6878      	ldr	r0, [r7, #4]
 8013b32:	f000 fba1 	bl	8014278 <USBD_SetAddress>
          break;
 8013b36:	e01f      	b.n	8013b78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013b38:	6839      	ldr	r1, [r7, #0]
 8013b3a:	6878      	ldr	r0, [r7, #4]
 8013b3c:	f000 fbe0 	bl	8014300 <USBD_SetConfig>
 8013b40:	4603      	mov	r3, r0
 8013b42:	73fb      	strb	r3, [r7, #15]
          break;
 8013b44:	e018      	b.n	8013b78 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013b46:	6839      	ldr	r1, [r7, #0]
 8013b48:	6878      	ldr	r0, [r7, #4]
 8013b4a:	f000 fc83 	bl	8014454 <USBD_GetConfig>
          break;
 8013b4e:	e013      	b.n	8013b78 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013b50:	6839      	ldr	r1, [r7, #0]
 8013b52:	6878      	ldr	r0, [r7, #4]
 8013b54:	f000 fcb4 	bl	80144c0 <USBD_GetStatus>
          break;
 8013b58:	e00e      	b.n	8013b78 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013b5a:	6839      	ldr	r1, [r7, #0]
 8013b5c:	6878      	ldr	r0, [r7, #4]
 8013b5e:	f000 fce3 	bl	8014528 <USBD_SetFeature>
          break;
 8013b62:	e009      	b.n	8013b78 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013b64:	6839      	ldr	r1, [r7, #0]
 8013b66:	6878      	ldr	r0, [r7, #4]
 8013b68:	f000 fd07 	bl	801457a <USBD_ClrFeature>
          break;
 8013b6c:	e004      	b.n	8013b78 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8013b6e:	6839      	ldr	r1, [r7, #0]
 8013b70:	6878      	ldr	r0, [r7, #4]
 8013b72:	f000 fd5e 	bl	8014632 <USBD_CtlError>
          break;
 8013b76:	bf00      	nop
      }
      break;
 8013b78:	e004      	b.n	8013b84 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8013b7a:	6839      	ldr	r1, [r7, #0]
 8013b7c:	6878      	ldr	r0, [r7, #4]
 8013b7e:	f000 fd58 	bl	8014632 <USBD_CtlError>
      break;
 8013b82:	bf00      	nop
  }

  return ret;
 8013b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b86:	4618      	mov	r0, r3
 8013b88:	3710      	adds	r7, #16
 8013b8a:	46bd      	mov	sp, r7
 8013b8c:	bd80      	pop	{r7, pc}
 8013b8e:	bf00      	nop

08013b90 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b084      	sub	sp, #16
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
 8013b98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013b9a:	2300      	movs	r3, #0
 8013b9c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013b9e:	683b      	ldr	r3, [r7, #0]
 8013ba0:	781b      	ldrb	r3, [r3, #0]
 8013ba2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013ba6:	2b40      	cmp	r3, #64	@ 0x40
 8013ba8:	d005      	beq.n	8013bb6 <USBD_StdItfReq+0x26>
 8013baa:	2b40      	cmp	r3, #64	@ 0x40
 8013bac:	d852      	bhi.n	8013c54 <USBD_StdItfReq+0xc4>
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d001      	beq.n	8013bb6 <USBD_StdItfReq+0x26>
 8013bb2:	2b20      	cmp	r3, #32
 8013bb4:	d14e      	bne.n	8013c54 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013bbc:	b2db      	uxtb	r3, r3
 8013bbe:	3b01      	subs	r3, #1
 8013bc0:	2b02      	cmp	r3, #2
 8013bc2:	d840      	bhi.n	8013c46 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013bc4:	683b      	ldr	r3, [r7, #0]
 8013bc6:	889b      	ldrh	r3, [r3, #4]
 8013bc8:	b2db      	uxtb	r3, r3
 8013bca:	2b01      	cmp	r3, #1
 8013bcc:	d836      	bhi.n	8013c3c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8013bce:	683b      	ldr	r3, [r7, #0]
 8013bd0:	889b      	ldrh	r3, [r3, #4]
 8013bd2:	b2db      	uxtb	r3, r3
 8013bd4:	4619      	mov	r1, r3
 8013bd6:	6878      	ldr	r0, [r7, #4]
 8013bd8:	f7ff feda 	bl	8013990 <USBD_CoreFindIF>
 8013bdc:	4603      	mov	r3, r0
 8013bde:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013be0:	7bbb      	ldrb	r3, [r7, #14]
 8013be2:	2bff      	cmp	r3, #255	@ 0xff
 8013be4:	d01d      	beq.n	8013c22 <USBD_StdItfReq+0x92>
 8013be6:	7bbb      	ldrb	r3, [r7, #14]
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	d11a      	bne.n	8013c22 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8013bec:	7bba      	ldrb	r2, [r7, #14]
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	32ae      	adds	r2, #174	@ 0xae
 8013bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013bf6:	689b      	ldr	r3, [r3, #8]
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d00f      	beq.n	8013c1c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8013bfc:	7bba      	ldrb	r2, [r7, #14]
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013c04:	7bba      	ldrb	r2, [r7, #14]
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	32ae      	adds	r2, #174	@ 0xae
 8013c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c0e:	689b      	ldr	r3, [r3, #8]
 8013c10:	6839      	ldr	r1, [r7, #0]
 8013c12:	6878      	ldr	r0, [r7, #4]
 8013c14:	4798      	blx	r3
 8013c16:	4603      	mov	r3, r0
 8013c18:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013c1a:	e004      	b.n	8013c26 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8013c1c:	2303      	movs	r3, #3
 8013c1e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013c20:	e001      	b.n	8013c26 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8013c22:	2303      	movs	r3, #3
 8013c24:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013c26:	683b      	ldr	r3, [r7, #0]
 8013c28:	88db      	ldrh	r3, [r3, #6]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d110      	bne.n	8013c50 <USBD_StdItfReq+0xc0>
 8013c2e:	7bfb      	ldrb	r3, [r7, #15]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d10d      	bne.n	8013c50 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013c34:	6878      	ldr	r0, [r7, #4]
 8013c36:	f000 fed8 	bl	80149ea <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013c3a:	e009      	b.n	8013c50 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8013c3c:	6839      	ldr	r1, [r7, #0]
 8013c3e:	6878      	ldr	r0, [r7, #4]
 8013c40:	f000 fcf7 	bl	8014632 <USBD_CtlError>
          break;
 8013c44:	e004      	b.n	8013c50 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8013c46:	6839      	ldr	r1, [r7, #0]
 8013c48:	6878      	ldr	r0, [r7, #4]
 8013c4a:	f000 fcf2 	bl	8014632 <USBD_CtlError>
          break;
 8013c4e:	e000      	b.n	8013c52 <USBD_StdItfReq+0xc2>
          break;
 8013c50:	bf00      	nop
      }
      break;
 8013c52:	e004      	b.n	8013c5e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8013c54:	6839      	ldr	r1, [r7, #0]
 8013c56:	6878      	ldr	r0, [r7, #4]
 8013c58:	f000 fceb 	bl	8014632 <USBD_CtlError>
      break;
 8013c5c:	bf00      	nop
  }

  return ret;
 8013c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c60:	4618      	mov	r0, r3
 8013c62:	3710      	adds	r7, #16
 8013c64:	46bd      	mov	sp, r7
 8013c66:	bd80      	pop	{r7, pc}

08013c68 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c68:	b580      	push	{r7, lr}
 8013c6a:	b084      	sub	sp, #16
 8013c6c:	af00      	add	r7, sp, #0
 8013c6e:	6078      	str	r0, [r7, #4]
 8013c70:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8013c72:	2300      	movs	r3, #0
 8013c74:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8013c76:	683b      	ldr	r3, [r7, #0]
 8013c78:	889b      	ldrh	r3, [r3, #4]
 8013c7a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013c7c:	683b      	ldr	r3, [r7, #0]
 8013c7e:	781b      	ldrb	r3, [r3, #0]
 8013c80:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013c84:	2b40      	cmp	r3, #64	@ 0x40
 8013c86:	d007      	beq.n	8013c98 <USBD_StdEPReq+0x30>
 8013c88:	2b40      	cmp	r3, #64	@ 0x40
 8013c8a:	f200 817f 	bhi.w	8013f8c <USBD_StdEPReq+0x324>
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d02a      	beq.n	8013ce8 <USBD_StdEPReq+0x80>
 8013c92:	2b20      	cmp	r3, #32
 8013c94:	f040 817a 	bne.w	8013f8c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013c98:	7bbb      	ldrb	r3, [r7, #14]
 8013c9a:	4619      	mov	r1, r3
 8013c9c:	6878      	ldr	r0, [r7, #4]
 8013c9e:	f7ff fe84 	bl	80139aa <USBD_CoreFindEP>
 8013ca2:	4603      	mov	r3, r0
 8013ca4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013ca6:	7b7b      	ldrb	r3, [r7, #13]
 8013ca8:	2bff      	cmp	r3, #255	@ 0xff
 8013caa:	f000 8174 	beq.w	8013f96 <USBD_StdEPReq+0x32e>
 8013cae:	7b7b      	ldrb	r3, [r7, #13]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	f040 8170 	bne.w	8013f96 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8013cb6:	7b7a      	ldrb	r2, [r7, #13]
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8013cbe:	7b7a      	ldrb	r2, [r7, #13]
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	32ae      	adds	r2, #174	@ 0xae
 8013cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013cc8:	689b      	ldr	r3, [r3, #8]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	f000 8163 	beq.w	8013f96 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013cd0:	7b7a      	ldrb	r2, [r7, #13]
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	32ae      	adds	r2, #174	@ 0xae
 8013cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013cda:	689b      	ldr	r3, [r3, #8]
 8013cdc:	6839      	ldr	r1, [r7, #0]
 8013cde:	6878      	ldr	r0, [r7, #4]
 8013ce0:	4798      	blx	r3
 8013ce2:	4603      	mov	r3, r0
 8013ce4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8013ce6:	e156      	b.n	8013f96 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013ce8:	683b      	ldr	r3, [r7, #0]
 8013cea:	785b      	ldrb	r3, [r3, #1]
 8013cec:	2b03      	cmp	r3, #3
 8013cee:	d008      	beq.n	8013d02 <USBD_StdEPReq+0x9a>
 8013cf0:	2b03      	cmp	r3, #3
 8013cf2:	f300 8145 	bgt.w	8013f80 <USBD_StdEPReq+0x318>
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	f000 809b 	beq.w	8013e32 <USBD_StdEPReq+0x1ca>
 8013cfc:	2b01      	cmp	r3, #1
 8013cfe:	d03c      	beq.n	8013d7a <USBD_StdEPReq+0x112>
 8013d00:	e13e      	b.n	8013f80 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d08:	b2db      	uxtb	r3, r3
 8013d0a:	2b02      	cmp	r3, #2
 8013d0c:	d002      	beq.n	8013d14 <USBD_StdEPReq+0xac>
 8013d0e:	2b03      	cmp	r3, #3
 8013d10:	d016      	beq.n	8013d40 <USBD_StdEPReq+0xd8>
 8013d12:	e02c      	b.n	8013d6e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013d14:	7bbb      	ldrb	r3, [r7, #14]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d00d      	beq.n	8013d36 <USBD_StdEPReq+0xce>
 8013d1a:	7bbb      	ldrb	r3, [r7, #14]
 8013d1c:	2b80      	cmp	r3, #128	@ 0x80
 8013d1e:	d00a      	beq.n	8013d36 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013d20:	7bbb      	ldrb	r3, [r7, #14]
 8013d22:	4619      	mov	r1, r3
 8013d24:	6878      	ldr	r0, [r7, #4]
 8013d26:	f7ff fa49 	bl	80131bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013d2a:	2180      	movs	r1, #128	@ 0x80
 8013d2c:	6878      	ldr	r0, [r7, #4]
 8013d2e:	f7ff fa45 	bl	80131bc <USBD_LL_StallEP>
 8013d32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013d34:	e020      	b.n	8013d78 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8013d36:	6839      	ldr	r1, [r7, #0]
 8013d38:	6878      	ldr	r0, [r7, #4]
 8013d3a:	f000 fc7a 	bl	8014632 <USBD_CtlError>
              break;
 8013d3e:	e01b      	b.n	8013d78 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013d40:	683b      	ldr	r3, [r7, #0]
 8013d42:	885b      	ldrh	r3, [r3, #2]
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d10e      	bne.n	8013d66 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013d48:	7bbb      	ldrb	r3, [r7, #14]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d00b      	beq.n	8013d66 <USBD_StdEPReq+0xfe>
 8013d4e:	7bbb      	ldrb	r3, [r7, #14]
 8013d50:	2b80      	cmp	r3, #128	@ 0x80
 8013d52:	d008      	beq.n	8013d66 <USBD_StdEPReq+0xfe>
 8013d54:	683b      	ldr	r3, [r7, #0]
 8013d56:	88db      	ldrh	r3, [r3, #6]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d104      	bne.n	8013d66 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013d5c:	7bbb      	ldrb	r3, [r7, #14]
 8013d5e:	4619      	mov	r1, r3
 8013d60:	6878      	ldr	r0, [r7, #4]
 8013d62:	f7ff fa2b 	bl	80131bc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013d66:	6878      	ldr	r0, [r7, #4]
 8013d68:	f000 fe3f 	bl	80149ea <USBD_CtlSendStatus>

              break;
 8013d6c:	e004      	b.n	8013d78 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8013d6e:	6839      	ldr	r1, [r7, #0]
 8013d70:	6878      	ldr	r0, [r7, #4]
 8013d72:	f000 fc5e 	bl	8014632 <USBD_CtlError>
              break;
 8013d76:	bf00      	nop
          }
          break;
 8013d78:	e107      	b.n	8013f8a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d80:	b2db      	uxtb	r3, r3
 8013d82:	2b02      	cmp	r3, #2
 8013d84:	d002      	beq.n	8013d8c <USBD_StdEPReq+0x124>
 8013d86:	2b03      	cmp	r3, #3
 8013d88:	d016      	beq.n	8013db8 <USBD_StdEPReq+0x150>
 8013d8a:	e04b      	b.n	8013e24 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013d8c:	7bbb      	ldrb	r3, [r7, #14]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d00d      	beq.n	8013dae <USBD_StdEPReq+0x146>
 8013d92:	7bbb      	ldrb	r3, [r7, #14]
 8013d94:	2b80      	cmp	r3, #128	@ 0x80
 8013d96:	d00a      	beq.n	8013dae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013d98:	7bbb      	ldrb	r3, [r7, #14]
 8013d9a:	4619      	mov	r1, r3
 8013d9c:	6878      	ldr	r0, [r7, #4]
 8013d9e:	f7ff fa0d 	bl	80131bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013da2:	2180      	movs	r1, #128	@ 0x80
 8013da4:	6878      	ldr	r0, [r7, #4]
 8013da6:	f7ff fa09 	bl	80131bc <USBD_LL_StallEP>
 8013daa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013dac:	e040      	b.n	8013e30 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8013dae:	6839      	ldr	r1, [r7, #0]
 8013db0:	6878      	ldr	r0, [r7, #4]
 8013db2:	f000 fc3e 	bl	8014632 <USBD_CtlError>
              break;
 8013db6:	e03b      	b.n	8013e30 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013db8:	683b      	ldr	r3, [r7, #0]
 8013dba:	885b      	ldrh	r3, [r3, #2]
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d136      	bne.n	8013e2e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013dc0:	7bbb      	ldrb	r3, [r7, #14]
 8013dc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d004      	beq.n	8013dd4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013dca:	7bbb      	ldrb	r3, [r7, #14]
 8013dcc:	4619      	mov	r1, r3
 8013dce:	6878      	ldr	r0, [r7, #4]
 8013dd0:	f7ff fa07 	bl	80131e2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013dd4:	6878      	ldr	r0, [r7, #4]
 8013dd6:	f000 fe08 	bl	80149ea <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8013dda:	7bbb      	ldrb	r3, [r7, #14]
 8013ddc:	4619      	mov	r1, r3
 8013dde:	6878      	ldr	r0, [r7, #4]
 8013de0:	f7ff fde3 	bl	80139aa <USBD_CoreFindEP>
 8013de4:	4603      	mov	r3, r0
 8013de6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013de8:	7b7b      	ldrb	r3, [r7, #13]
 8013dea:	2bff      	cmp	r3, #255	@ 0xff
 8013dec:	d01f      	beq.n	8013e2e <USBD_StdEPReq+0x1c6>
 8013dee:	7b7b      	ldrb	r3, [r7, #13]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d11c      	bne.n	8013e2e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8013df4:	7b7a      	ldrb	r2, [r7, #13]
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8013dfc:	7b7a      	ldrb	r2, [r7, #13]
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	32ae      	adds	r2, #174	@ 0xae
 8013e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e06:	689b      	ldr	r3, [r3, #8]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d010      	beq.n	8013e2e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013e0c:	7b7a      	ldrb	r2, [r7, #13]
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	32ae      	adds	r2, #174	@ 0xae
 8013e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e16:	689b      	ldr	r3, [r3, #8]
 8013e18:	6839      	ldr	r1, [r7, #0]
 8013e1a:	6878      	ldr	r0, [r7, #4]
 8013e1c:	4798      	blx	r3
 8013e1e:	4603      	mov	r3, r0
 8013e20:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8013e22:	e004      	b.n	8013e2e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8013e24:	6839      	ldr	r1, [r7, #0]
 8013e26:	6878      	ldr	r0, [r7, #4]
 8013e28:	f000 fc03 	bl	8014632 <USBD_CtlError>
              break;
 8013e2c:	e000      	b.n	8013e30 <USBD_StdEPReq+0x1c8>
              break;
 8013e2e:	bf00      	nop
          }
          break;
 8013e30:	e0ab      	b.n	8013f8a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e38:	b2db      	uxtb	r3, r3
 8013e3a:	2b02      	cmp	r3, #2
 8013e3c:	d002      	beq.n	8013e44 <USBD_StdEPReq+0x1dc>
 8013e3e:	2b03      	cmp	r3, #3
 8013e40:	d032      	beq.n	8013ea8 <USBD_StdEPReq+0x240>
 8013e42:	e097      	b.n	8013f74 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013e44:	7bbb      	ldrb	r3, [r7, #14]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d007      	beq.n	8013e5a <USBD_StdEPReq+0x1f2>
 8013e4a:	7bbb      	ldrb	r3, [r7, #14]
 8013e4c:	2b80      	cmp	r3, #128	@ 0x80
 8013e4e:	d004      	beq.n	8013e5a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8013e50:	6839      	ldr	r1, [r7, #0]
 8013e52:	6878      	ldr	r0, [r7, #4]
 8013e54:	f000 fbed 	bl	8014632 <USBD_CtlError>
                break;
 8013e58:	e091      	b.n	8013f7e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013e5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	da0b      	bge.n	8013e7a <USBD_StdEPReq+0x212>
 8013e62:	7bbb      	ldrb	r3, [r7, #14]
 8013e64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013e68:	4613      	mov	r3, r2
 8013e6a:	009b      	lsls	r3, r3, #2
 8013e6c:	4413      	add	r3, r2
 8013e6e:	009b      	lsls	r3, r3, #2
 8013e70:	3310      	adds	r3, #16
 8013e72:	687a      	ldr	r2, [r7, #4]
 8013e74:	4413      	add	r3, r2
 8013e76:	3304      	adds	r3, #4
 8013e78:	e00b      	b.n	8013e92 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013e7a:	7bbb      	ldrb	r3, [r7, #14]
 8013e7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013e80:	4613      	mov	r3, r2
 8013e82:	009b      	lsls	r3, r3, #2
 8013e84:	4413      	add	r3, r2
 8013e86:	009b      	lsls	r3, r3, #2
 8013e88:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013e8c:	687a      	ldr	r2, [r7, #4]
 8013e8e:	4413      	add	r3, r2
 8013e90:	3304      	adds	r3, #4
 8013e92:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013e94:	68bb      	ldr	r3, [r7, #8]
 8013e96:	2200      	movs	r2, #0
 8013e98:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013e9a:	68bb      	ldr	r3, [r7, #8]
 8013e9c:	2202      	movs	r2, #2
 8013e9e:	4619      	mov	r1, r3
 8013ea0:	6878      	ldr	r0, [r7, #4]
 8013ea2:	f000 fd48 	bl	8014936 <USBD_CtlSendData>
              break;
 8013ea6:	e06a      	b.n	8013f7e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013ea8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	da11      	bge.n	8013ed4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013eb0:	7bbb      	ldrb	r3, [r7, #14]
 8013eb2:	f003 020f 	and.w	r2, r3, #15
 8013eb6:	6879      	ldr	r1, [r7, #4]
 8013eb8:	4613      	mov	r3, r2
 8013eba:	009b      	lsls	r3, r3, #2
 8013ebc:	4413      	add	r3, r2
 8013ebe:	009b      	lsls	r3, r3, #2
 8013ec0:	440b      	add	r3, r1
 8013ec2:	3324      	adds	r3, #36	@ 0x24
 8013ec4:	881b      	ldrh	r3, [r3, #0]
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d117      	bne.n	8013efa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013eca:	6839      	ldr	r1, [r7, #0]
 8013ecc:	6878      	ldr	r0, [r7, #4]
 8013ece:	f000 fbb0 	bl	8014632 <USBD_CtlError>
                  break;
 8013ed2:	e054      	b.n	8013f7e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013ed4:	7bbb      	ldrb	r3, [r7, #14]
 8013ed6:	f003 020f 	and.w	r2, r3, #15
 8013eda:	6879      	ldr	r1, [r7, #4]
 8013edc:	4613      	mov	r3, r2
 8013ede:	009b      	lsls	r3, r3, #2
 8013ee0:	4413      	add	r3, r2
 8013ee2:	009b      	lsls	r3, r3, #2
 8013ee4:	440b      	add	r3, r1
 8013ee6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013eea:	881b      	ldrh	r3, [r3, #0]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d104      	bne.n	8013efa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013ef0:	6839      	ldr	r1, [r7, #0]
 8013ef2:	6878      	ldr	r0, [r7, #4]
 8013ef4:	f000 fb9d 	bl	8014632 <USBD_CtlError>
                  break;
 8013ef8:	e041      	b.n	8013f7e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013efa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	da0b      	bge.n	8013f1a <USBD_StdEPReq+0x2b2>
 8013f02:	7bbb      	ldrb	r3, [r7, #14]
 8013f04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013f08:	4613      	mov	r3, r2
 8013f0a:	009b      	lsls	r3, r3, #2
 8013f0c:	4413      	add	r3, r2
 8013f0e:	009b      	lsls	r3, r3, #2
 8013f10:	3310      	adds	r3, #16
 8013f12:	687a      	ldr	r2, [r7, #4]
 8013f14:	4413      	add	r3, r2
 8013f16:	3304      	adds	r3, #4
 8013f18:	e00b      	b.n	8013f32 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013f1a:	7bbb      	ldrb	r3, [r7, #14]
 8013f1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013f20:	4613      	mov	r3, r2
 8013f22:	009b      	lsls	r3, r3, #2
 8013f24:	4413      	add	r3, r2
 8013f26:	009b      	lsls	r3, r3, #2
 8013f28:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013f2c:	687a      	ldr	r2, [r7, #4]
 8013f2e:	4413      	add	r3, r2
 8013f30:	3304      	adds	r3, #4
 8013f32:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013f34:	7bbb      	ldrb	r3, [r7, #14]
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d002      	beq.n	8013f40 <USBD_StdEPReq+0x2d8>
 8013f3a:	7bbb      	ldrb	r3, [r7, #14]
 8013f3c:	2b80      	cmp	r3, #128	@ 0x80
 8013f3e:	d103      	bne.n	8013f48 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8013f40:	68bb      	ldr	r3, [r7, #8]
 8013f42:	2200      	movs	r2, #0
 8013f44:	601a      	str	r2, [r3, #0]
 8013f46:	e00e      	b.n	8013f66 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013f48:	7bbb      	ldrb	r3, [r7, #14]
 8013f4a:	4619      	mov	r1, r3
 8013f4c:	6878      	ldr	r0, [r7, #4]
 8013f4e:	f7ff f95b 	bl	8013208 <USBD_LL_IsStallEP>
 8013f52:	4603      	mov	r3, r0
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d003      	beq.n	8013f60 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8013f58:	68bb      	ldr	r3, [r7, #8]
 8013f5a:	2201      	movs	r2, #1
 8013f5c:	601a      	str	r2, [r3, #0]
 8013f5e:	e002      	b.n	8013f66 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8013f60:	68bb      	ldr	r3, [r7, #8]
 8013f62:	2200      	movs	r2, #0
 8013f64:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013f66:	68bb      	ldr	r3, [r7, #8]
 8013f68:	2202      	movs	r2, #2
 8013f6a:	4619      	mov	r1, r3
 8013f6c:	6878      	ldr	r0, [r7, #4]
 8013f6e:	f000 fce2 	bl	8014936 <USBD_CtlSendData>
              break;
 8013f72:	e004      	b.n	8013f7e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8013f74:	6839      	ldr	r1, [r7, #0]
 8013f76:	6878      	ldr	r0, [r7, #4]
 8013f78:	f000 fb5b 	bl	8014632 <USBD_CtlError>
              break;
 8013f7c:	bf00      	nop
          }
          break;
 8013f7e:	e004      	b.n	8013f8a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8013f80:	6839      	ldr	r1, [r7, #0]
 8013f82:	6878      	ldr	r0, [r7, #4]
 8013f84:	f000 fb55 	bl	8014632 <USBD_CtlError>
          break;
 8013f88:	bf00      	nop
      }
      break;
 8013f8a:	e005      	b.n	8013f98 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8013f8c:	6839      	ldr	r1, [r7, #0]
 8013f8e:	6878      	ldr	r0, [r7, #4]
 8013f90:	f000 fb4f 	bl	8014632 <USBD_CtlError>
      break;
 8013f94:	e000      	b.n	8013f98 <USBD_StdEPReq+0x330>
      break;
 8013f96:	bf00      	nop
  }

  return ret;
 8013f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f9a:	4618      	mov	r0, r3
 8013f9c:	3710      	adds	r7, #16
 8013f9e:	46bd      	mov	sp, r7
 8013fa0:	bd80      	pop	{r7, pc}
	...

08013fa4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b084      	sub	sp, #16
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	6078      	str	r0, [r7, #4]
 8013fac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013fae:	2300      	movs	r3, #0
 8013fb0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8013fb6:	2300      	movs	r3, #0
 8013fb8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013fba:	683b      	ldr	r3, [r7, #0]
 8013fbc:	885b      	ldrh	r3, [r3, #2]
 8013fbe:	0a1b      	lsrs	r3, r3, #8
 8013fc0:	b29b      	uxth	r3, r3
 8013fc2:	3b01      	subs	r3, #1
 8013fc4:	2b06      	cmp	r3, #6
 8013fc6:	f200 8128 	bhi.w	801421a <USBD_GetDescriptor+0x276>
 8013fca:	a201      	add	r2, pc, #4	@ (adr r2, 8013fd0 <USBD_GetDescriptor+0x2c>)
 8013fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fd0:	08013fed 	.word	0x08013fed
 8013fd4:	08014005 	.word	0x08014005
 8013fd8:	08014045 	.word	0x08014045
 8013fdc:	0801421b 	.word	0x0801421b
 8013fe0:	0801421b 	.word	0x0801421b
 8013fe4:	080141bb 	.word	0x080141bb
 8013fe8:	080141e7 	.word	0x080141e7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013ff2:	681b      	ldr	r3, [r3, #0]
 8013ff4:	687a      	ldr	r2, [r7, #4]
 8013ff6:	7c12      	ldrb	r2, [r2, #16]
 8013ff8:	f107 0108 	add.w	r1, r7, #8
 8013ffc:	4610      	mov	r0, r2
 8013ffe:	4798      	blx	r3
 8014000:	60f8      	str	r0, [r7, #12]
      break;
 8014002:	e112      	b.n	801422a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	7c1b      	ldrb	r3, [r3, #16]
 8014008:	2b00      	cmp	r3, #0
 801400a:	d10d      	bne.n	8014028 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014014:	f107 0208 	add.w	r2, r7, #8
 8014018:	4610      	mov	r0, r2
 801401a:	4798      	blx	r3
 801401c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	3301      	adds	r3, #1
 8014022:	2202      	movs	r2, #2
 8014024:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014026:	e100      	b.n	801422a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801402e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014030:	f107 0208 	add.w	r2, r7, #8
 8014034:	4610      	mov	r0, r2
 8014036:	4798      	blx	r3
 8014038:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	3301      	adds	r3, #1
 801403e:	2202      	movs	r2, #2
 8014040:	701a      	strb	r2, [r3, #0]
      break;
 8014042:	e0f2      	b.n	801422a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014044:	683b      	ldr	r3, [r7, #0]
 8014046:	885b      	ldrh	r3, [r3, #2]
 8014048:	b2db      	uxtb	r3, r3
 801404a:	2b05      	cmp	r3, #5
 801404c:	f200 80ac 	bhi.w	80141a8 <USBD_GetDescriptor+0x204>
 8014050:	a201      	add	r2, pc, #4	@ (adr r2, 8014058 <USBD_GetDescriptor+0xb4>)
 8014052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014056:	bf00      	nop
 8014058:	08014071 	.word	0x08014071
 801405c:	080140a5 	.word	0x080140a5
 8014060:	080140d9 	.word	0x080140d9
 8014064:	0801410d 	.word	0x0801410d
 8014068:	08014141 	.word	0x08014141
 801406c:	08014175 	.word	0x08014175
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014076:	685b      	ldr	r3, [r3, #4]
 8014078:	2b00      	cmp	r3, #0
 801407a:	d00b      	beq.n	8014094 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014082:	685b      	ldr	r3, [r3, #4]
 8014084:	687a      	ldr	r2, [r7, #4]
 8014086:	7c12      	ldrb	r2, [r2, #16]
 8014088:	f107 0108 	add.w	r1, r7, #8
 801408c:	4610      	mov	r0, r2
 801408e:	4798      	blx	r3
 8014090:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014092:	e091      	b.n	80141b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014094:	6839      	ldr	r1, [r7, #0]
 8014096:	6878      	ldr	r0, [r7, #4]
 8014098:	f000 facb 	bl	8014632 <USBD_CtlError>
            err++;
 801409c:	7afb      	ldrb	r3, [r7, #11]
 801409e:	3301      	adds	r3, #1
 80140a0:	72fb      	strb	r3, [r7, #11]
          break;
 80140a2:	e089      	b.n	80141b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80140aa:	689b      	ldr	r3, [r3, #8]
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d00b      	beq.n	80140c8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80140b6:	689b      	ldr	r3, [r3, #8]
 80140b8:	687a      	ldr	r2, [r7, #4]
 80140ba:	7c12      	ldrb	r2, [r2, #16]
 80140bc:	f107 0108 	add.w	r1, r7, #8
 80140c0:	4610      	mov	r0, r2
 80140c2:	4798      	blx	r3
 80140c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80140c6:	e077      	b.n	80141b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80140c8:	6839      	ldr	r1, [r7, #0]
 80140ca:	6878      	ldr	r0, [r7, #4]
 80140cc:	f000 fab1 	bl	8014632 <USBD_CtlError>
            err++;
 80140d0:	7afb      	ldrb	r3, [r7, #11]
 80140d2:	3301      	adds	r3, #1
 80140d4:	72fb      	strb	r3, [r7, #11]
          break;
 80140d6:	e06f      	b.n	80141b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80140de:	68db      	ldr	r3, [r3, #12]
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d00b      	beq.n	80140fc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80140ea:	68db      	ldr	r3, [r3, #12]
 80140ec:	687a      	ldr	r2, [r7, #4]
 80140ee:	7c12      	ldrb	r2, [r2, #16]
 80140f0:	f107 0108 	add.w	r1, r7, #8
 80140f4:	4610      	mov	r0, r2
 80140f6:	4798      	blx	r3
 80140f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80140fa:	e05d      	b.n	80141b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80140fc:	6839      	ldr	r1, [r7, #0]
 80140fe:	6878      	ldr	r0, [r7, #4]
 8014100:	f000 fa97 	bl	8014632 <USBD_CtlError>
            err++;
 8014104:	7afb      	ldrb	r3, [r7, #11]
 8014106:	3301      	adds	r3, #1
 8014108:	72fb      	strb	r3, [r7, #11]
          break;
 801410a:	e055      	b.n	80141b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014112:	691b      	ldr	r3, [r3, #16]
 8014114:	2b00      	cmp	r3, #0
 8014116:	d00b      	beq.n	8014130 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801411e:	691b      	ldr	r3, [r3, #16]
 8014120:	687a      	ldr	r2, [r7, #4]
 8014122:	7c12      	ldrb	r2, [r2, #16]
 8014124:	f107 0108 	add.w	r1, r7, #8
 8014128:	4610      	mov	r0, r2
 801412a:	4798      	blx	r3
 801412c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801412e:	e043      	b.n	80141b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014130:	6839      	ldr	r1, [r7, #0]
 8014132:	6878      	ldr	r0, [r7, #4]
 8014134:	f000 fa7d 	bl	8014632 <USBD_CtlError>
            err++;
 8014138:	7afb      	ldrb	r3, [r7, #11]
 801413a:	3301      	adds	r3, #1
 801413c:	72fb      	strb	r3, [r7, #11]
          break;
 801413e:	e03b      	b.n	80141b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014146:	695b      	ldr	r3, [r3, #20]
 8014148:	2b00      	cmp	r3, #0
 801414a:	d00b      	beq.n	8014164 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014152:	695b      	ldr	r3, [r3, #20]
 8014154:	687a      	ldr	r2, [r7, #4]
 8014156:	7c12      	ldrb	r2, [r2, #16]
 8014158:	f107 0108 	add.w	r1, r7, #8
 801415c:	4610      	mov	r0, r2
 801415e:	4798      	blx	r3
 8014160:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014162:	e029      	b.n	80141b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014164:	6839      	ldr	r1, [r7, #0]
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	f000 fa63 	bl	8014632 <USBD_CtlError>
            err++;
 801416c:	7afb      	ldrb	r3, [r7, #11]
 801416e:	3301      	adds	r3, #1
 8014170:	72fb      	strb	r3, [r7, #11]
          break;
 8014172:	e021      	b.n	80141b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801417a:	699b      	ldr	r3, [r3, #24]
 801417c:	2b00      	cmp	r3, #0
 801417e:	d00b      	beq.n	8014198 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014186:	699b      	ldr	r3, [r3, #24]
 8014188:	687a      	ldr	r2, [r7, #4]
 801418a:	7c12      	ldrb	r2, [r2, #16]
 801418c:	f107 0108 	add.w	r1, r7, #8
 8014190:	4610      	mov	r0, r2
 8014192:	4798      	blx	r3
 8014194:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014196:	e00f      	b.n	80141b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014198:	6839      	ldr	r1, [r7, #0]
 801419a:	6878      	ldr	r0, [r7, #4]
 801419c:	f000 fa49 	bl	8014632 <USBD_CtlError>
            err++;
 80141a0:	7afb      	ldrb	r3, [r7, #11]
 80141a2:	3301      	adds	r3, #1
 80141a4:	72fb      	strb	r3, [r7, #11]
          break;
 80141a6:	e007      	b.n	80141b8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80141a8:	6839      	ldr	r1, [r7, #0]
 80141aa:	6878      	ldr	r0, [r7, #4]
 80141ac:	f000 fa41 	bl	8014632 <USBD_CtlError>
          err++;
 80141b0:	7afb      	ldrb	r3, [r7, #11]
 80141b2:	3301      	adds	r3, #1
 80141b4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80141b6:	bf00      	nop
      }
      break;
 80141b8:	e037      	b.n	801422a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	7c1b      	ldrb	r3, [r3, #16]
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d109      	bne.n	80141d6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80141c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80141ca:	f107 0208 	add.w	r2, r7, #8
 80141ce:	4610      	mov	r0, r2
 80141d0:	4798      	blx	r3
 80141d2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80141d4:	e029      	b.n	801422a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80141d6:	6839      	ldr	r1, [r7, #0]
 80141d8:	6878      	ldr	r0, [r7, #4]
 80141da:	f000 fa2a 	bl	8014632 <USBD_CtlError>
        err++;
 80141de:	7afb      	ldrb	r3, [r7, #11]
 80141e0:	3301      	adds	r3, #1
 80141e2:	72fb      	strb	r3, [r7, #11]
      break;
 80141e4:	e021      	b.n	801422a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	7c1b      	ldrb	r3, [r3, #16]
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d10d      	bne.n	801420a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80141f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80141f6:	f107 0208 	add.w	r2, r7, #8
 80141fa:	4610      	mov	r0, r2
 80141fc:	4798      	blx	r3
 80141fe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	3301      	adds	r3, #1
 8014204:	2207      	movs	r2, #7
 8014206:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014208:	e00f      	b.n	801422a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801420a:	6839      	ldr	r1, [r7, #0]
 801420c:	6878      	ldr	r0, [r7, #4]
 801420e:	f000 fa10 	bl	8014632 <USBD_CtlError>
        err++;
 8014212:	7afb      	ldrb	r3, [r7, #11]
 8014214:	3301      	adds	r3, #1
 8014216:	72fb      	strb	r3, [r7, #11]
      break;
 8014218:	e007      	b.n	801422a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801421a:	6839      	ldr	r1, [r7, #0]
 801421c:	6878      	ldr	r0, [r7, #4]
 801421e:	f000 fa08 	bl	8014632 <USBD_CtlError>
      err++;
 8014222:	7afb      	ldrb	r3, [r7, #11]
 8014224:	3301      	adds	r3, #1
 8014226:	72fb      	strb	r3, [r7, #11]
      break;
 8014228:	bf00      	nop
  }

  if (err != 0U)
 801422a:	7afb      	ldrb	r3, [r7, #11]
 801422c:	2b00      	cmp	r3, #0
 801422e:	d11e      	bne.n	801426e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8014230:	683b      	ldr	r3, [r7, #0]
 8014232:	88db      	ldrh	r3, [r3, #6]
 8014234:	2b00      	cmp	r3, #0
 8014236:	d016      	beq.n	8014266 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8014238:	893b      	ldrh	r3, [r7, #8]
 801423a:	2b00      	cmp	r3, #0
 801423c:	d00e      	beq.n	801425c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 801423e:	683b      	ldr	r3, [r7, #0]
 8014240:	88da      	ldrh	r2, [r3, #6]
 8014242:	893b      	ldrh	r3, [r7, #8]
 8014244:	4293      	cmp	r3, r2
 8014246:	bf28      	it	cs
 8014248:	4613      	movcs	r3, r2
 801424a:	b29b      	uxth	r3, r3
 801424c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801424e:	893b      	ldrh	r3, [r7, #8]
 8014250:	461a      	mov	r2, r3
 8014252:	68f9      	ldr	r1, [r7, #12]
 8014254:	6878      	ldr	r0, [r7, #4]
 8014256:	f000 fb6e 	bl	8014936 <USBD_CtlSendData>
 801425a:	e009      	b.n	8014270 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801425c:	6839      	ldr	r1, [r7, #0]
 801425e:	6878      	ldr	r0, [r7, #4]
 8014260:	f000 f9e7 	bl	8014632 <USBD_CtlError>
 8014264:	e004      	b.n	8014270 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8014266:	6878      	ldr	r0, [r7, #4]
 8014268:	f000 fbbf 	bl	80149ea <USBD_CtlSendStatus>
 801426c:	e000      	b.n	8014270 <USBD_GetDescriptor+0x2cc>
    return;
 801426e:	bf00      	nop
  }
}
 8014270:	3710      	adds	r7, #16
 8014272:	46bd      	mov	sp, r7
 8014274:	bd80      	pop	{r7, pc}
 8014276:	bf00      	nop

08014278 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014278:	b580      	push	{r7, lr}
 801427a:	b084      	sub	sp, #16
 801427c:	af00      	add	r7, sp, #0
 801427e:	6078      	str	r0, [r7, #4]
 8014280:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014282:	683b      	ldr	r3, [r7, #0]
 8014284:	889b      	ldrh	r3, [r3, #4]
 8014286:	2b00      	cmp	r3, #0
 8014288:	d131      	bne.n	80142ee <USBD_SetAddress+0x76>
 801428a:	683b      	ldr	r3, [r7, #0]
 801428c:	88db      	ldrh	r3, [r3, #6]
 801428e:	2b00      	cmp	r3, #0
 8014290:	d12d      	bne.n	80142ee <USBD_SetAddress+0x76>
 8014292:	683b      	ldr	r3, [r7, #0]
 8014294:	885b      	ldrh	r3, [r3, #2]
 8014296:	2b7f      	cmp	r3, #127	@ 0x7f
 8014298:	d829      	bhi.n	80142ee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801429a:	683b      	ldr	r3, [r7, #0]
 801429c:	885b      	ldrh	r3, [r3, #2]
 801429e:	b2db      	uxtb	r3, r3
 80142a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80142a4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80142ac:	b2db      	uxtb	r3, r3
 80142ae:	2b03      	cmp	r3, #3
 80142b0:	d104      	bne.n	80142bc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80142b2:	6839      	ldr	r1, [r7, #0]
 80142b4:	6878      	ldr	r0, [r7, #4]
 80142b6:	f000 f9bc 	bl	8014632 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80142ba:	e01d      	b.n	80142f8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	7bfa      	ldrb	r2, [r7, #15]
 80142c0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80142c4:	7bfb      	ldrb	r3, [r7, #15]
 80142c6:	4619      	mov	r1, r3
 80142c8:	6878      	ldr	r0, [r7, #4]
 80142ca:	f7fe ffc9 	bl	8013260 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80142ce:	6878      	ldr	r0, [r7, #4]
 80142d0:	f000 fb8b 	bl	80149ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80142d4:	7bfb      	ldrb	r3, [r7, #15]
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d004      	beq.n	80142e4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	2202      	movs	r2, #2
 80142de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80142e2:	e009      	b.n	80142f8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	2201      	movs	r2, #1
 80142e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80142ec:	e004      	b.n	80142f8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80142ee:	6839      	ldr	r1, [r7, #0]
 80142f0:	6878      	ldr	r0, [r7, #4]
 80142f2:	f000 f99e 	bl	8014632 <USBD_CtlError>
  }
}
 80142f6:	bf00      	nop
 80142f8:	bf00      	nop
 80142fa:	3710      	adds	r7, #16
 80142fc:	46bd      	mov	sp, r7
 80142fe:	bd80      	pop	{r7, pc}

08014300 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014300:	b580      	push	{r7, lr}
 8014302:	b084      	sub	sp, #16
 8014304:	af00      	add	r7, sp, #0
 8014306:	6078      	str	r0, [r7, #4]
 8014308:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801430a:	2300      	movs	r3, #0
 801430c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801430e:	683b      	ldr	r3, [r7, #0]
 8014310:	885b      	ldrh	r3, [r3, #2]
 8014312:	b2da      	uxtb	r2, r3
 8014314:	4b4e      	ldr	r3, [pc, #312]	@ (8014450 <USBD_SetConfig+0x150>)
 8014316:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014318:	4b4d      	ldr	r3, [pc, #308]	@ (8014450 <USBD_SetConfig+0x150>)
 801431a:	781b      	ldrb	r3, [r3, #0]
 801431c:	2b01      	cmp	r3, #1
 801431e:	d905      	bls.n	801432c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8014320:	6839      	ldr	r1, [r7, #0]
 8014322:	6878      	ldr	r0, [r7, #4]
 8014324:	f000 f985 	bl	8014632 <USBD_CtlError>
    return USBD_FAIL;
 8014328:	2303      	movs	r3, #3
 801432a:	e08c      	b.n	8014446 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014332:	b2db      	uxtb	r3, r3
 8014334:	2b02      	cmp	r3, #2
 8014336:	d002      	beq.n	801433e <USBD_SetConfig+0x3e>
 8014338:	2b03      	cmp	r3, #3
 801433a:	d029      	beq.n	8014390 <USBD_SetConfig+0x90>
 801433c:	e075      	b.n	801442a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801433e:	4b44      	ldr	r3, [pc, #272]	@ (8014450 <USBD_SetConfig+0x150>)
 8014340:	781b      	ldrb	r3, [r3, #0]
 8014342:	2b00      	cmp	r3, #0
 8014344:	d020      	beq.n	8014388 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8014346:	4b42      	ldr	r3, [pc, #264]	@ (8014450 <USBD_SetConfig+0x150>)
 8014348:	781b      	ldrb	r3, [r3, #0]
 801434a:	461a      	mov	r2, r3
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014350:	4b3f      	ldr	r3, [pc, #252]	@ (8014450 <USBD_SetConfig+0x150>)
 8014352:	781b      	ldrb	r3, [r3, #0]
 8014354:	4619      	mov	r1, r3
 8014356:	6878      	ldr	r0, [r7, #4]
 8014358:	f7ff f86d 	bl	8013436 <USBD_SetClassConfig>
 801435c:	4603      	mov	r3, r0
 801435e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014360:	7bfb      	ldrb	r3, [r7, #15]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d008      	beq.n	8014378 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8014366:	6839      	ldr	r1, [r7, #0]
 8014368:	6878      	ldr	r0, [r7, #4]
 801436a:	f000 f962 	bl	8014632 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	2202      	movs	r2, #2
 8014372:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014376:	e065      	b.n	8014444 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8014378:	6878      	ldr	r0, [r7, #4]
 801437a:	f000 fb36 	bl	80149ea <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	2203      	movs	r2, #3
 8014382:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014386:	e05d      	b.n	8014444 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8014388:	6878      	ldr	r0, [r7, #4]
 801438a:	f000 fb2e 	bl	80149ea <USBD_CtlSendStatus>
      break;
 801438e:	e059      	b.n	8014444 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014390:	4b2f      	ldr	r3, [pc, #188]	@ (8014450 <USBD_SetConfig+0x150>)
 8014392:	781b      	ldrb	r3, [r3, #0]
 8014394:	2b00      	cmp	r3, #0
 8014396:	d112      	bne.n	80143be <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	2202      	movs	r2, #2
 801439c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80143a0:	4b2b      	ldr	r3, [pc, #172]	@ (8014450 <USBD_SetConfig+0x150>)
 80143a2:	781b      	ldrb	r3, [r3, #0]
 80143a4:	461a      	mov	r2, r3
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80143aa:	4b29      	ldr	r3, [pc, #164]	@ (8014450 <USBD_SetConfig+0x150>)
 80143ac:	781b      	ldrb	r3, [r3, #0]
 80143ae:	4619      	mov	r1, r3
 80143b0:	6878      	ldr	r0, [r7, #4]
 80143b2:	f7ff f85c 	bl	801346e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80143b6:	6878      	ldr	r0, [r7, #4]
 80143b8:	f000 fb17 	bl	80149ea <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80143bc:	e042      	b.n	8014444 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80143be:	4b24      	ldr	r3, [pc, #144]	@ (8014450 <USBD_SetConfig+0x150>)
 80143c0:	781b      	ldrb	r3, [r3, #0]
 80143c2:	461a      	mov	r2, r3
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	685b      	ldr	r3, [r3, #4]
 80143c8:	429a      	cmp	r2, r3
 80143ca:	d02a      	beq.n	8014422 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	685b      	ldr	r3, [r3, #4]
 80143d0:	b2db      	uxtb	r3, r3
 80143d2:	4619      	mov	r1, r3
 80143d4:	6878      	ldr	r0, [r7, #4]
 80143d6:	f7ff f84a 	bl	801346e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80143da:	4b1d      	ldr	r3, [pc, #116]	@ (8014450 <USBD_SetConfig+0x150>)
 80143dc:	781b      	ldrb	r3, [r3, #0]
 80143de:	461a      	mov	r2, r3
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80143e4:	4b1a      	ldr	r3, [pc, #104]	@ (8014450 <USBD_SetConfig+0x150>)
 80143e6:	781b      	ldrb	r3, [r3, #0]
 80143e8:	4619      	mov	r1, r3
 80143ea:	6878      	ldr	r0, [r7, #4]
 80143ec:	f7ff f823 	bl	8013436 <USBD_SetClassConfig>
 80143f0:	4603      	mov	r3, r0
 80143f2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80143f4:	7bfb      	ldrb	r3, [r7, #15]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d00f      	beq.n	801441a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80143fa:	6839      	ldr	r1, [r7, #0]
 80143fc:	6878      	ldr	r0, [r7, #4]
 80143fe:	f000 f918 	bl	8014632 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	685b      	ldr	r3, [r3, #4]
 8014406:	b2db      	uxtb	r3, r3
 8014408:	4619      	mov	r1, r3
 801440a:	6878      	ldr	r0, [r7, #4]
 801440c:	f7ff f82f 	bl	801346e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	2202      	movs	r2, #2
 8014414:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014418:	e014      	b.n	8014444 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801441a:	6878      	ldr	r0, [r7, #4]
 801441c:	f000 fae5 	bl	80149ea <USBD_CtlSendStatus>
      break;
 8014420:	e010      	b.n	8014444 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8014422:	6878      	ldr	r0, [r7, #4]
 8014424:	f000 fae1 	bl	80149ea <USBD_CtlSendStatus>
      break;
 8014428:	e00c      	b.n	8014444 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801442a:	6839      	ldr	r1, [r7, #0]
 801442c:	6878      	ldr	r0, [r7, #4]
 801442e:	f000 f900 	bl	8014632 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014432:	4b07      	ldr	r3, [pc, #28]	@ (8014450 <USBD_SetConfig+0x150>)
 8014434:	781b      	ldrb	r3, [r3, #0]
 8014436:	4619      	mov	r1, r3
 8014438:	6878      	ldr	r0, [r7, #4]
 801443a:	f7ff f818 	bl	801346e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801443e:	2303      	movs	r3, #3
 8014440:	73fb      	strb	r3, [r7, #15]
      break;
 8014442:	bf00      	nop
  }

  return ret;
 8014444:	7bfb      	ldrb	r3, [r7, #15]
}
 8014446:	4618      	mov	r0, r3
 8014448:	3710      	adds	r7, #16
 801444a:	46bd      	mov	sp, r7
 801444c:	bd80      	pop	{r7, pc}
 801444e:	bf00      	nop
 8014450:	20002f10 	.word	0x20002f10

08014454 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014454:	b580      	push	{r7, lr}
 8014456:	b082      	sub	sp, #8
 8014458:	af00      	add	r7, sp, #0
 801445a:	6078      	str	r0, [r7, #4]
 801445c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801445e:	683b      	ldr	r3, [r7, #0]
 8014460:	88db      	ldrh	r3, [r3, #6]
 8014462:	2b01      	cmp	r3, #1
 8014464:	d004      	beq.n	8014470 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8014466:	6839      	ldr	r1, [r7, #0]
 8014468:	6878      	ldr	r0, [r7, #4]
 801446a:	f000 f8e2 	bl	8014632 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801446e:	e023      	b.n	80144b8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014476:	b2db      	uxtb	r3, r3
 8014478:	2b02      	cmp	r3, #2
 801447a:	dc02      	bgt.n	8014482 <USBD_GetConfig+0x2e>
 801447c:	2b00      	cmp	r3, #0
 801447e:	dc03      	bgt.n	8014488 <USBD_GetConfig+0x34>
 8014480:	e015      	b.n	80144ae <USBD_GetConfig+0x5a>
 8014482:	2b03      	cmp	r3, #3
 8014484:	d00b      	beq.n	801449e <USBD_GetConfig+0x4a>
 8014486:	e012      	b.n	80144ae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	2200      	movs	r2, #0
 801448c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	3308      	adds	r3, #8
 8014492:	2201      	movs	r2, #1
 8014494:	4619      	mov	r1, r3
 8014496:	6878      	ldr	r0, [r7, #4]
 8014498:	f000 fa4d 	bl	8014936 <USBD_CtlSendData>
        break;
 801449c:	e00c      	b.n	80144b8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	3304      	adds	r3, #4
 80144a2:	2201      	movs	r2, #1
 80144a4:	4619      	mov	r1, r3
 80144a6:	6878      	ldr	r0, [r7, #4]
 80144a8:	f000 fa45 	bl	8014936 <USBD_CtlSendData>
        break;
 80144ac:	e004      	b.n	80144b8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80144ae:	6839      	ldr	r1, [r7, #0]
 80144b0:	6878      	ldr	r0, [r7, #4]
 80144b2:	f000 f8be 	bl	8014632 <USBD_CtlError>
        break;
 80144b6:	bf00      	nop
}
 80144b8:	bf00      	nop
 80144ba:	3708      	adds	r7, #8
 80144bc:	46bd      	mov	sp, r7
 80144be:	bd80      	pop	{r7, pc}

080144c0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80144c0:	b580      	push	{r7, lr}
 80144c2:	b082      	sub	sp, #8
 80144c4:	af00      	add	r7, sp, #0
 80144c6:	6078      	str	r0, [r7, #4]
 80144c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80144d0:	b2db      	uxtb	r3, r3
 80144d2:	3b01      	subs	r3, #1
 80144d4:	2b02      	cmp	r3, #2
 80144d6:	d81e      	bhi.n	8014516 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80144d8:	683b      	ldr	r3, [r7, #0]
 80144da:	88db      	ldrh	r3, [r3, #6]
 80144dc:	2b02      	cmp	r3, #2
 80144de:	d004      	beq.n	80144ea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80144e0:	6839      	ldr	r1, [r7, #0]
 80144e2:	6878      	ldr	r0, [r7, #4]
 80144e4:	f000 f8a5 	bl	8014632 <USBD_CtlError>
        break;
 80144e8:	e01a      	b.n	8014520 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	2201      	movs	r2, #1
 80144ee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d005      	beq.n	8014506 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	68db      	ldr	r3, [r3, #12]
 80144fe:	f043 0202 	orr.w	r2, r3, #2
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	330c      	adds	r3, #12
 801450a:	2202      	movs	r2, #2
 801450c:	4619      	mov	r1, r3
 801450e:	6878      	ldr	r0, [r7, #4]
 8014510:	f000 fa11 	bl	8014936 <USBD_CtlSendData>
      break;
 8014514:	e004      	b.n	8014520 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8014516:	6839      	ldr	r1, [r7, #0]
 8014518:	6878      	ldr	r0, [r7, #4]
 801451a:	f000 f88a 	bl	8014632 <USBD_CtlError>
      break;
 801451e:	bf00      	nop
  }
}
 8014520:	bf00      	nop
 8014522:	3708      	adds	r7, #8
 8014524:	46bd      	mov	sp, r7
 8014526:	bd80      	pop	{r7, pc}

08014528 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014528:	b580      	push	{r7, lr}
 801452a:	b082      	sub	sp, #8
 801452c:	af00      	add	r7, sp, #0
 801452e:	6078      	str	r0, [r7, #4]
 8014530:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014532:	683b      	ldr	r3, [r7, #0]
 8014534:	885b      	ldrh	r3, [r3, #2]
 8014536:	2b01      	cmp	r3, #1
 8014538:	d107      	bne.n	801454a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	2201      	movs	r2, #1
 801453e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014542:	6878      	ldr	r0, [r7, #4]
 8014544:	f000 fa51 	bl	80149ea <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8014548:	e013      	b.n	8014572 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801454a:	683b      	ldr	r3, [r7, #0]
 801454c:	885b      	ldrh	r3, [r3, #2]
 801454e:	2b02      	cmp	r3, #2
 8014550:	d10b      	bne.n	801456a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8014552:	683b      	ldr	r3, [r7, #0]
 8014554:	889b      	ldrh	r3, [r3, #4]
 8014556:	0a1b      	lsrs	r3, r3, #8
 8014558:	b29b      	uxth	r3, r3
 801455a:	b2da      	uxtb	r2, r3
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8014562:	6878      	ldr	r0, [r7, #4]
 8014564:	f000 fa41 	bl	80149ea <USBD_CtlSendStatus>
}
 8014568:	e003      	b.n	8014572 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801456a:	6839      	ldr	r1, [r7, #0]
 801456c:	6878      	ldr	r0, [r7, #4]
 801456e:	f000 f860 	bl	8014632 <USBD_CtlError>
}
 8014572:	bf00      	nop
 8014574:	3708      	adds	r7, #8
 8014576:	46bd      	mov	sp, r7
 8014578:	bd80      	pop	{r7, pc}

0801457a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801457a:	b580      	push	{r7, lr}
 801457c:	b082      	sub	sp, #8
 801457e:	af00      	add	r7, sp, #0
 8014580:	6078      	str	r0, [r7, #4]
 8014582:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801458a:	b2db      	uxtb	r3, r3
 801458c:	3b01      	subs	r3, #1
 801458e:	2b02      	cmp	r3, #2
 8014590:	d80b      	bhi.n	80145aa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014592:	683b      	ldr	r3, [r7, #0]
 8014594:	885b      	ldrh	r3, [r3, #2]
 8014596:	2b01      	cmp	r3, #1
 8014598:	d10c      	bne.n	80145b4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	2200      	movs	r2, #0
 801459e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80145a2:	6878      	ldr	r0, [r7, #4]
 80145a4:	f000 fa21 	bl	80149ea <USBD_CtlSendStatus>
      }
      break;
 80145a8:	e004      	b.n	80145b4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80145aa:	6839      	ldr	r1, [r7, #0]
 80145ac:	6878      	ldr	r0, [r7, #4]
 80145ae:	f000 f840 	bl	8014632 <USBD_CtlError>
      break;
 80145b2:	e000      	b.n	80145b6 <USBD_ClrFeature+0x3c>
      break;
 80145b4:	bf00      	nop
  }
}
 80145b6:	bf00      	nop
 80145b8:	3708      	adds	r7, #8
 80145ba:	46bd      	mov	sp, r7
 80145bc:	bd80      	pop	{r7, pc}

080145be <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80145be:	b580      	push	{r7, lr}
 80145c0:	b084      	sub	sp, #16
 80145c2:	af00      	add	r7, sp, #0
 80145c4:	6078      	str	r0, [r7, #4]
 80145c6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80145c8:	683b      	ldr	r3, [r7, #0]
 80145ca:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80145cc:	68fb      	ldr	r3, [r7, #12]
 80145ce:	781a      	ldrb	r2, [r3, #0]
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	3301      	adds	r3, #1
 80145d8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	781a      	ldrb	r2, [r3, #0]
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80145e2:	68fb      	ldr	r3, [r7, #12]
 80145e4:	3301      	adds	r3, #1
 80145e6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80145e8:	68f8      	ldr	r0, [r7, #12]
 80145ea:	f7ff fa3f 	bl	8013a6c <SWAPBYTE>
 80145ee:	4603      	mov	r3, r0
 80145f0:	461a      	mov	r2, r3
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	3301      	adds	r3, #1
 80145fa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80145fc:	68fb      	ldr	r3, [r7, #12]
 80145fe:	3301      	adds	r3, #1
 8014600:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014602:	68f8      	ldr	r0, [r7, #12]
 8014604:	f7ff fa32 	bl	8013a6c <SWAPBYTE>
 8014608:	4603      	mov	r3, r0
 801460a:	461a      	mov	r2, r3
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	3301      	adds	r3, #1
 8014614:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	3301      	adds	r3, #1
 801461a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801461c:	68f8      	ldr	r0, [r7, #12]
 801461e:	f7ff fa25 	bl	8013a6c <SWAPBYTE>
 8014622:	4603      	mov	r3, r0
 8014624:	461a      	mov	r2, r3
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	80da      	strh	r2, [r3, #6]
}
 801462a:	bf00      	nop
 801462c:	3710      	adds	r7, #16
 801462e:	46bd      	mov	sp, r7
 8014630:	bd80      	pop	{r7, pc}

08014632 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014632:	b580      	push	{r7, lr}
 8014634:	b082      	sub	sp, #8
 8014636:	af00      	add	r7, sp, #0
 8014638:	6078      	str	r0, [r7, #4]
 801463a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801463c:	2180      	movs	r1, #128	@ 0x80
 801463e:	6878      	ldr	r0, [r7, #4]
 8014640:	f7fe fdbc 	bl	80131bc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014644:	2100      	movs	r1, #0
 8014646:	6878      	ldr	r0, [r7, #4]
 8014648:	f7fe fdb8 	bl	80131bc <USBD_LL_StallEP>
}
 801464c:	bf00      	nop
 801464e:	3708      	adds	r7, #8
 8014650:	46bd      	mov	sp, r7
 8014652:	bd80      	pop	{r7, pc}

08014654 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014654:	b580      	push	{r7, lr}
 8014656:	b086      	sub	sp, #24
 8014658:	af00      	add	r7, sp, #0
 801465a:	60f8      	str	r0, [r7, #12]
 801465c:	60b9      	str	r1, [r7, #8]
 801465e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014660:	2300      	movs	r3, #0
 8014662:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	2b00      	cmp	r3, #0
 8014668:	d042      	beq.n	80146f0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801466e:	6938      	ldr	r0, [r7, #16]
 8014670:	f000 f842 	bl	80146f8 <USBD_GetLen>
 8014674:	4603      	mov	r3, r0
 8014676:	3301      	adds	r3, #1
 8014678:	005b      	lsls	r3, r3, #1
 801467a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801467e:	d808      	bhi.n	8014692 <USBD_GetString+0x3e>
 8014680:	6938      	ldr	r0, [r7, #16]
 8014682:	f000 f839 	bl	80146f8 <USBD_GetLen>
 8014686:	4603      	mov	r3, r0
 8014688:	3301      	adds	r3, #1
 801468a:	b29b      	uxth	r3, r3
 801468c:	005b      	lsls	r3, r3, #1
 801468e:	b29a      	uxth	r2, r3
 8014690:	e001      	b.n	8014696 <USBD_GetString+0x42>
 8014692:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801469a:	7dfb      	ldrb	r3, [r7, #23]
 801469c:	68ba      	ldr	r2, [r7, #8]
 801469e:	4413      	add	r3, r2
 80146a0:	687a      	ldr	r2, [r7, #4]
 80146a2:	7812      	ldrb	r2, [r2, #0]
 80146a4:	701a      	strb	r2, [r3, #0]
  idx++;
 80146a6:	7dfb      	ldrb	r3, [r7, #23]
 80146a8:	3301      	adds	r3, #1
 80146aa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80146ac:	7dfb      	ldrb	r3, [r7, #23]
 80146ae:	68ba      	ldr	r2, [r7, #8]
 80146b0:	4413      	add	r3, r2
 80146b2:	2203      	movs	r2, #3
 80146b4:	701a      	strb	r2, [r3, #0]
  idx++;
 80146b6:	7dfb      	ldrb	r3, [r7, #23]
 80146b8:	3301      	adds	r3, #1
 80146ba:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80146bc:	e013      	b.n	80146e6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80146be:	7dfb      	ldrb	r3, [r7, #23]
 80146c0:	68ba      	ldr	r2, [r7, #8]
 80146c2:	4413      	add	r3, r2
 80146c4:	693a      	ldr	r2, [r7, #16]
 80146c6:	7812      	ldrb	r2, [r2, #0]
 80146c8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80146ca:	693b      	ldr	r3, [r7, #16]
 80146cc:	3301      	adds	r3, #1
 80146ce:	613b      	str	r3, [r7, #16]
    idx++;
 80146d0:	7dfb      	ldrb	r3, [r7, #23]
 80146d2:	3301      	adds	r3, #1
 80146d4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80146d6:	7dfb      	ldrb	r3, [r7, #23]
 80146d8:	68ba      	ldr	r2, [r7, #8]
 80146da:	4413      	add	r3, r2
 80146dc:	2200      	movs	r2, #0
 80146de:	701a      	strb	r2, [r3, #0]
    idx++;
 80146e0:	7dfb      	ldrb	r3, [r7, #23]
 80146e2:	3301      	adds	r3, #1
 80146e4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80146e6:	693b      	ldr	r3, [r7, #16]
 80146e8:	781b      	ldrb	r3, [r3, #0]
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d1e7      	bne.n	80146be <USBD_GetString+0x6a>
 80146ee:	e000      	b.n	80146f2 <USBD_GetString+0x9e>
    return;
 80146f0:	bf00      	nop
  }
}
 80146f2:	3718      	adds	r7, #24
 80146f4:	46bd      	mov	sp, r7
 80146f6:	bd80      	pop	{r7, pc}

080146f8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80146f8:	b480      	push	{r7}
 80146fa:	b085      	sub	sp, #20
 80146fc:	af00      	add	r7, sp, #0
 80146fe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014700:	2300      	movs	r3, #0
 8014702:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8014708:	e005      	b.n	8014716 <USBD_GetLen+0x1e>
  {
    len++;
 801470a:	7bfb      	ldrb	r3, [r7, #15]
 801470c:	3301      	adds	r3, #1
 801470e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8014710:	68bb      	ldr	r3, [r7, #8]
 8014712:	3301      	adds	r3, #1
 8014714:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8014716:	68bb      	ldr	r3, [r7, #8]
 8014718:	781b      	ldrb	r3, [r3, #0]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d1f5      	bne.n	801470a <USBD_GetLen+0x12>
  }

  return len;
 801471e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014720:	4618      	mov	r0, r3
 8014722:	3714      	adds	r7, #20
 8014724:	46bd      	mov	sp, r7
 8014726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801472a:	4770      	bx	lr

0801472c <USBD_FS_DeviceDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801472c:	b480      	push	{r7}
 801472e:	b083      	sub	sp, #12
 8014730:	af00      	add	r7, sp, #0
 8014732:	4603      	mov	r3, r0
 8014734:	6039      	str	r1, [r7, #0]
 8014736:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);

  *length = sizeof(USBD_DeviceDesc);
 8014738:	683b      	ldr	r3, [r7, #0]
 801473a:	2212      	movs	r2, #18
 801473c:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)USBD_DeviceDesc;
 801473e:	4b03      	ldr	r3, [pc, #12]	@ (801474c <USBD_FS_DeviceDescriptor+0x20>)
}
 8014740:	4618      	mov	r0, r3
 8014742:	370c      	adds	r7, #12
 8014744:	46bd      	mov	sp, r7
 8014746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801474a:	4770      	bx	lr
 801474c:	20000094 	.word	0x20000094

08014750 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014750:	b480      	push	{r7}
 8014752:	b083      	sub	sp, #12
 8014754:	af00      	add	r7, sp, #0
 8014756:	4603      	mov	r3, r0
 8014758:	6039      	str	r1, [r7, #0]
 801475a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);

  *length = sizeof(USBD_LangIDDesc);
 801475c:	683b      	ldr	r3, [r7, #0]
 801475e:	2204      	movs	r2, #4
 8014760:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)USBD_LangIDDesc;
 8014762:	4b03      	ldr	r3, [pc, #12]	@ (8014770 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014764:	4618      	mov	r0, r3
 8014766:	370c      	adds	r7, #12
 8014768:	46bd      	mov	sp, r7
 801476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801476e:	4770      	bx	lr
 8014770:	200000a8 	.word	0x200000a8

08014774 <USBD_FS_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014774:	b580      	push	{r7, lr}
 8014776:	b082      	sub	sp, #8
 8014778:	af00      	add	r7, sp, #0
 801477a:	4603      	mov	r3, r0
 801477c:	6039      	str	r1, [r7, #0]
 801477e:	71fb      	strb	r3, [r7, #7]

	UNUSED(speed);
	  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 8014780:	683a      	ldr	r2, [r7, #0]
 8014782:	4904      	ldr	r1, [pc, #16]	@ (8014794 <USBD_FS_ProductStrDescriptor+0x20>)
 8014784:	4804      	ldr	r0, [pc, #16]	@ (8014798 <USBD_FS_ProductStrDescriptor+0x24>)
 8014786:	f7ff ff65 	bl	8014654 <USBD_GetString>
	  return USBD_StrDesc;
 801478a:	4b02      	ldr	r3, [pc, #8]	@ (8014794 <USBD_FS_ProductStrDescriptor+0x20>)
//  else
//  {
//    USBD_GetString((uint8_t *)USBD_PRODUCT_Class_STRING, USBD_StrDesc, length);
//  }
//  return USBD_StrDesc;
}
 801478c:	4618      	mov	r0, r3
 801478e:	3708      	adds	r7, #8
 8014790:	46bd      	mov	sp, r7
 8014792:	bd80      	pop	{r7, pc}
 8014794:	20002f14 	.word	0x20002f14
 8014798:	080156a0 	.word	0x080156a0

0801479c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801479c:	b580      	push	{r7, lr}
 801479e:	b082      	sub	sp, #8
 80147a0:	af00      	add	r7, sp, #0
 80147a2:	4603      	mov	r3, r0
 80147a4:	6039      	str	r1, [r7, #0]
 80147a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);

  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80147a8:	683a      	ldr	r2, [r7, #0]
 80147aa:	4904      	ldr	r1, [pc, #16]	@ (80147bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80147ac:	4804      	ldr	r0, [pc, #16]	@ (80147c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80147ae:	f7ff ff51 	bl	8014654 <USBD_GetString>
  return USBD_StrDesc;
 80147b2:	4b02      	ldr	r3, [pc, #8]	@ (80147bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80147b4:	4618      	mov	r0, r3
 80147b6:	3708      	adds	r7, #8
 80147b8:	46bd      	mov	sp, r7
 80147ba:	bd80      	pop	{r7, pc}
 80147bc:	20002f14 	.word	0x20002f14
 80147c0:	080156b0 	.word	0x080156b0

080147c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80147c4:	b580      	push	{r7, lr}
 80147c6:	b082      	sub	sp, #8
 80147c8:	af00      	add	r7, sp, #0
 80147ca:	4603      	mov	r3, r0
 80147cc:	6039      	str	r1, [r7, #0]
 80147ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);

  *length = USB_SIZ_STRING_SERIAL;
 80147d0:	683b      	ldr	r3, [r7, #0]
 80147d2:	221a      	movs	r2, #26
 80147d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
 80147d6:	f000 f847 	bl	8014868 <Get_SerialNum>

  return (uint8_t *)USBD_StringSerial;
 80147da:	4b02      	ldr	r3, [pc, #8]	@ (80147e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80147dc:	4618      	mov	r0, r3
 80147de:	3708      	adds	r7, #8
 80147e0:	46bd      	mov	sp, r7
 80147e2:	bd80      	pop	{r7, pc}
 80147e4:	200000ac 	.word	0x200000ac

080147e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80147e8:	b580      	push	{r7, lr}
 80147ea:	b082      	sub	sp, #8
 80147ec:	af00      	add	r7, sp, #0
 80147ee:	4603      	mov	r3, r0
 80147f0:	6039      	str	r1, [r7, #0]
 80147f2:	71fb      	strb	r3, [r7, #7]
  if (speed == USBD_SPEED_HIGH)
 80147f4:	79fb      	ldrb	r3, [r7, #7]
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d105      	bne.n	8014806 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 80147fa:	683a      	ldr	r2, [r7, #0]
 80147fc:	4907      	ldr	r1, [pc, #28]	@ (801481c <USBD_FS_ConfigStrDescriptor+0x34>)
 80147fe:	4808      	ldr	r0, [pc, #32]	@ (8014820 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014800:	f7ff ff28 	bl	8014654 <USBD_GetString>
 8014804:	e004      	b.n	8014810 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length);
 8014806:	683a      	ldr	r2, [r7, #0]
 8014808:	4904      	ldr	r1, [pc, #16]	@ (801481c <USBD_FS_ConfigStrDescriptor+0x34>)
 801480a:	4806      	ldr	r0, [pc, #24]	@ (8014824 <USBD_FS_ConfigStrDescriptor+0x3c>)
 801480c:	f7ff ff22 	bl	8014654 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014810:	4b02      	ldr	r3, [pc, #8]	@ (801481c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8014812:	4618      	mov	r0, r3
 8014814:	3708      	adds	r7, #8
 8014816:	46bd      	mov	sp, r7
 8014818:	bd80      	pop	{r7, pc}
 801481a:	bf00      	nop
 801481c:	20002f14 	.word	0x20002f14
 8014820:	080156c4 	.word	0x080156c4
 8014824:	080156cc 	.word	0x080156cc

08014828 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b082      	sub	sp, #8
 801482c:	af00      	add	r7, sp, #0
 801482e:	4603      	mov	r3, r0
 8014830:	6039      	str	r1, [r7, #0]
 8014832:	71fb      	strb	r3, [r7, #7]
  if (speed == USBD_SPEED_HIGH)
 8014834:	79fb      	ldrb	r3, [r7, #7]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d105      	bne.n	8014846 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 801483a:	683a      	ldr	r2, [r7, #0]
 801483c:	4907      	ldr	r1, [pc, #28]	@ (801485c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801483e:	4808      	ldr	r0, [pc, #32]	@ (8014860 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014840:	f7ff ff08 	bl	8014654 <USBD_GetString>
 8014844:	e004      	b.n	8014850 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8014846:	683a      	ldr	r2, [r7, #0]
 8014848:	4904      	ldr	r1, [pc, #16]	@ (801485c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801484a:	4806      	ldr	r0, [pc, #24]	@ (8014864 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 801484c:	f7ff ff02 	bl	8014654 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014850:	4b02      	ldr	r3, [pc, #8]	@ (801485c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8014852:	4618      	mov	r0, r3
 8014854:	3708      	adds	r7, #8
 8014856:	46bd      	mov	sp, r7
 8014858:	bd80      	pop	{r7, pc}
 801485a:	bf00      	nop
 801485c:	20002f14 	.word	0x20002f14
 8014860:	080156c4 	.word	0x080156c4
 8014864:	080156d8 	.word	0x080156d8

08014868 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014868:	b580      	push	{r7, lr}
 801486a:	b084      	sub	sp, #16
 801486c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  uint32_t *uid = (uint32_t *)UID_BASE;
 801486e:	4b10      	ldr	r3, [pc, #64]	@ (80148b0 <Get_SerialNum+0x48>)
 8014870:	60fb      	str	r3, [r7, #12]
  deviceserial0 = uid[0];
 8014872:	68fb      	ldr	r3, [r7, #12]
 8014874:	681b      	ldr	r3, [r3, #0]
 8014876:	60bb      	str	r3, [r7, #8]
  deviceserial1 = uid[1];
 8014878:	68fb      	ldr	r3, [r7, #12]
 801487a:	685b      	ldr	r3, [r3, #4]
 801487c:	607b      	str	r3, [r7, #4]
  deviceserial2 = uid[2];
 801487e:	68fb      	ldr	r3, [r7, #12]
 8014880:	689b      	ldr	r3, [r3, #8]
 8014882:	603b      	str	r3, [r7, #0]


  deviceserial0 += deviceserial2;
 8014884:	68ba      	ldr	r2, [r7, #8]
 8014886:	683b      	ldr	r3, [r7, #0]
 8014888:	4413      	add	r3, r2
 801488a:	60bb      	str	r3, [r7, #8]

  if (deviceserial0 != 0U)
 801488c:	68bb      	ldr	r3, [r7, #8]
 801488e:	2b00      	cmp	r3, #0
 8014890:	d009      	beq.n	80148a6 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8U);
 8014892:	2208      	movs	r2, #8
 8014894:	4907      	ldr	r1, [pc, #28]	@ (80148b4 <Get_SerialNum+0x4c>)
 8014896:	68b8      	ldr	r0, [r7, #8]
 8014898:	f000 f810 	bl	80148bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4U);
 801489c:	2204      	movs	r2, #4
 801489e:	4906      	ldr	r1, [pc, #24]	@ (80148b8 <Get_SerialNum+0x50>)
 80148a0:	6878      	ldr	r0, [r7, #4]
 80148a2:	f000 f80b 	bl	80148bc <IntToUnicode>
  }
}
 80148a6:	bf00      	nop
 80148a8:	3710      	adds	r7, #16
 80148aa:	46bd      	mov	sp, r7
 80148ac:	bd80      	pop	{r7, pc}
 80148ae:	bf00      	nop
 80148b0:	08fff800 	.word	0x08fff800
 80148b4:	200000ae 	.word	0x200000ae
 80148b8:	200000be 	.word	0x200000be

080148bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t *pbuf, uint8_t len)
{
 80148bc:	b480      	push	{r7}
 80148be:	b087      	sub	sp, #28
 80148c0:	af00      	add	r7, sp, #0
 80148c2:	60f8      	str	r0, [r7, #12]
 80148c4:	60b9      	str	r1, [r7, #8]
 80148c6:	4613      	mov	r3, r2
 80148c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0U;
 80148ca:	2300      	movs	r3, #0
 80148cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0U ; idx < len ; idx ++)
 80148ce:	2300      	movs	r3, #0
 80148d0:	75fb      	strb	r3, [r7, #23]
 80148d2:	e025      	b.n	8014920 <IntToUnicode+0x64>
  {
    if (((value >> 28)) < 0xAU)
 80148d4:	68fb      	ldr	r3, [r7, #12]
 80148d6:	0f1b      	lsrs	r3, r3, #28
 80148d8:	2b09      	cmp	r3, #9
 80148da:	d80a      	bhi.n	80148f2 <IntToUnicode+0x36>
    {
      pbuf[ 2U * idx] = (value >> 28) + '0';
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	0f1b      	lsrs	r3, r3, #28
 80148e0:	b2da      	uxtb	r2, r3
 80148e2:	7dfb      	ldrb	r3, [r7, #23]
 80148e4:	005b      	lsls	r3, r3, #1
 80148e6:	68b9      	ldr	r1, [r7, #8]
 80148e8:	440b      	add	r3, r1
 80148ea:	3230      	adds	r2, #48	@ 0x30
 80148ec:	b2d2      	uxtb	r2, r2
 80148ee:	701a      	strb	r2, [r3, #0]
 80148f0:	e009      	b.n	8014906 <IntToUnicode+0x4a>
    }
    else
    {
      pbuf[2U * idx] = (value >> 28) + 'A' - 10U;
 80148f2:	68fb      	ldr	r3, [r7, #12]
 80148f4:	0f1b      	lsrs	r3, r3, #28
 80148f6:	b2da      	uxtb	r2, r3
 80148f8:	7dfb      	ldrb	r3, [r7, #23]
 80148fa:	005b      	lsls	r3, r3, #1
 80148fc:	68b9      	ldr	r1, [r7, #8]
 80148fe:	440b      	add	r3, r1
 8014900:	3237      	adds	r2, #55	@ 0x37
 8014902:	b2d2      	uxtb	r2, r2
 8014904:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	011b      	lsls	r3, r3, #4
 801490a:	60fb      	str	r3, [r7, #12]

    pbuf[2U * idx + 1] = 0U;
 801490c:	7dfb      	ldrb	r3, [r7, #23]
 801490e:	005b      	lsls	r3, r3, #1
 8014910:	3301      	adds	r3, #1
 8014912:	68ba      	ldr	r2, [r7, #8]
 8014914:	4413      	add	r3, r2
 8014916:	2200      	movs	r2, #0
 8014918:	701a      	strb	r2, [r3, #0]
  for (idx = 0U ; idx < len ; idx ++)
 801491a:	7dfb      	ldrb	r3, [r7, #23]
 801491c:	3301      	adds	r3, #1
 801491e:	75fb      	strb	r3, [r7, #23]
 8014920:	7dfa      	ldrb	r2, [r7, #23]
 8014922:	79fb      	ldrb	r3, [r7, #7]
 8014924:	429a      	cmp	r2, r3
 8014926:	d3d5      	bcc.n	80148d4 <IntToUnicode+0x18>
  }
}
 8014928:	bf00      	nop
 801492a:	bf00      	nop
 801492c:	371c      	adds	r7, #28
 801492e:	46bd      	mov	sp, r7
 8014930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014934:	4770      	bx	lr

08014936 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8014936:	b580      	push	{r7, lr}
 8014938:	b084      	sub	sp, #16
 801493a:	af00      	add	r7, sp, #0
 801493c:	60f8      	str	r0, [r7, #12]
 801493e:	60b9      	str	r1, [r7, #8]
 8014940:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	2202      	movs	r2, #2
 8014946:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	687a      	ldr	r2, [r7, #4]
 801494e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	687a      	ldr	r2, [r7, #4]
 8014954:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	68ba      	ldr	r2, [r7, #8]
 801495a:	2100      	movs	r1, #0
 801495c:	68f8      	ldr	r0, [r7, #12]
 801495e:	f7fe fc92 	bl	8013286 <USBD_LL_Transmit>

  return USBD_OK;
 8014962:	2300      	movs	r3, #0
}
 8014964:	4618      	mov	r0, r3
 8014966:	3710      	adds	r7, #16
 8014968:	46bd      	mov	sp, r7
 801496a:	bd80      	pop	{r7, pc}

0801496c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801496c:	b580      	push	{r7, lr}
 801496e:	b084      	sub	sp, #16
 8014970:	af00      	add	r7, sp, #0
 8014972:	60f8      	str	r0, [r7, #12]
 8014974:	60b9      	str	r1, [r7, #8]
 8014976:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	68ba      	ldr	r2, [r7, #8]
 801497c:	2100      	movs	r1, #0
 801497e:	68f8      	ldr	r0, [r7, #12]
 8014980:	f7fe fc81 	bl	8013286 <USBD_LL_Transmit>

  return USBD_OK;
 8014984:	2300      	movs	r3, #0
}
 8014986:	4618      	mov	r0, r3
 8014988:	3710      	adds	r7, #16
 801498a:	46bd      	mov	sp, r7
 801498c:	bd80      	pop	{r7, pc}

0801498e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801498e:	b580      	push	{r7, lr}
 8014990:	b084      	sub	sp, #16
 8014992:	af00      	add	r7, sp, #0
 8014994:	60f8      	str	r0, [r7, #12]
 8014996:	60b9      	str	r1, [r7, #8]
 8014998:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	2203      	movs	r2, #3
 801499e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	687a      	ldr	r2, [r7, #4]
 80149a6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80149aa:	68fb      	ldr	r3, [r7, #12]
 80149ac:	687a      	ldr	r2, [r7, #4]
 80149ae:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	68ba      	ldr	r2, [r7, #8]
 80149b6:	2100      	movs	r1, #0
 80149b8:	68f8      	ldr	r0, [r7, #12]
 80149ba:	f7fe fc7e 	bl	80132ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 80149be:	2300      	movs	r3, #0
}
 80149c0:	4618      	mov	r0, r3
 80149c2:	3710      	adds	r7, #16
 80149c4:	46bd      	mov	sp, r7
 80149c6:	bd80      	pop	{r7, pc}

080149c8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80149c8:	b580      	push	{r7, lr}
 80149ca:	b084      	sub	sp, #16
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	60f8      	str	r0, [r7, #12]
 80149d0:	60b9      	str	r1, [r7, #8]
 80149d2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	68ba      	ldr	r2, [r7, #8]
 80149d8:	2100      	movs	r1, #0
 80149da:	68f8      	ldr	r0, [r7, #12]
 80149dc:	f7fe fc6d 	bl	80132ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 80149e0:	2300      	movs	r3, #0
}
 80149e2:	4618      	mov	r0, r3
 80149e4:	3710      	adds	r7, #16
 80149e6:	46bd      	mov	sp, r7
 80149e8:	bd80      	pop	{r7, pc}

080149ea <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80149ea:	b580      	push	{r7, lr}
 80149ec:	b082      	sub	sp, #8
 80149ee:	af00      	add	r7, sp, #0
 80149f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	2204      	movs	r2, #4
 80149f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80149fa:	2300      	movs	r3, #0
 80149fc:	2200      	movs	r2, #0
 80149fe:	2100      	movs	r1, #0
 8014a00:	6878      	ldr	r0, [r7, #4]
 8014a02:	f7fe fc40 	bl	8013286 <USBD_LL_Transmit>

  return USBD_OK;
 8014a06:	2300      	movs	r3, #0
}
 8014a08:	4618      	mov	r0, r3
 8014a0a:	3708      	adds	r7, #8
 8014a0c:	46bd      	mov	sp, r7
 8014a0e:	bd80      	pop	{r7, pc}

08014a10 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014a10:	b580      	push	{r7, lr}
 8014a12:	b082      	sub	sp, #8
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	2205      	movs	r2, #5
 8014a1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014a20:	2300      	movs	r3, #0
 8014a22:	2200      	movs	r2, #0
 8014a24:	2100      	movs	r1, #0
 8014a26:	6878      	ldr	r0, [r7, #4]
 8014a28:	f7fe fc47 	bl	80132ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a2c:	2300      	movs	r3, #0
}
 8014a2e:	4618      	mov	r0, r3
 8014a30:	3708      	adds	r7, #8
 8014a32:	46bd      	mov	sp, r7
 8014a34:	bd80      	pop	{r7, pc}
	...

08014a38 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014a38:	b580      	push	{r7, lr}
 8014a3a:	b084      	sub	sp, #16
 8014a3c:	af00      	add	r7, sp, #0
 8014a3e:	6078      	str	r0, [r7, #4]
 8014a40:	460b      	mov	r3, r1
 8014a42:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8014a44:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8014a48:	f7fe fc60 	bl	801330c <USBD_static_malloc>
 8014a4c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d109      	bne.n	8014a68 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	32b0      	adds	r2, #176	@ 0xb0
 8014a5e:	2100      	movs	r1, #0
 8014a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8014a64:	2302      	movs	r3, #2
 8014a66:	e0d4      	b.n	8014c12 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8014a68:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8014a6c:	2100      	movs	r1, #0
 8014a6e:	68f8      	ldr	r0, [r7, #12]
 8014a70:	f000 fdae 	bl	80155d0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	32b0      	adds	r2, #176	@ 0xb0
 8014a7e:	68f9      	ldr	r1, [r7, #12]
 8014a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	32b0      	adds	r2, #176	@ 0xb0
 8014a8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	7c1b      	ldrb	r3, [r3, #16]
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	d138      	bne.n	8014b12 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8014aa0:	4b5e      	ldr	r3, [pc, #376]	@ (8014c1c <USBD_CDC_Init+0x1e4>)
 8014aa2:	7819      	ldrb	r1, [r3, #0]
 8014aa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014aa8:	2202      	movs	r2, #2
 8014aaa:	6878      	ldr	r0, [r7, #4]
 8014aac:	f7fe fb59 	bl	8013162 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014ab0:	4b5a      	ldr	r3, [pc, #360]	@ (8014c1c <USBD_CDC_Init+0x1e4>)
 8014ab2:	781b      	ldrb	r3, [r3, #0]
 8014ab4:	f003 020f 	and.w	r2, r3, #15
 8014ab8:	6879      	ldr	r1, [r7, #4]
 8014aba:	4613      	mov	r3, r2
 8014abc:	009b      	lsls	r3, r3, #2
 8014abe:	4413      	add	r3, r2
 8014ac0:	009b      	lsls	r3, r3, #2
 8014ac2:	440b      	add	r3, r1
 8014ac4:	3324      	adds	r3, #36	@ 0x24
 8014ac6:	2201      	movs	r2, #1
 8014ac8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8014aca:	4b55      	ldr	r3, [pc, #340]	@ (8014c20 <USBD_CDC_Init+0x1e8>)
 8014acc:	7819      	ldrb	r1, [r3, #0]
 8014ace:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014ad2:	2202      	movs	r2, #2
 8014ad4:	6878      	ldr	r0, [r7, #4]
 8014ad6:	f7fe fb44 	bl	8013162 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8014ada:	4b51      	ldr	r3, [pc, #324]	@ (8014c20 <USBD_CDC_Init+0x1e8>)
 8014adc:	781b      	ldrb	r3, [r3, #0]
 8014ade:	f003 020f 	and.w	r2, r3, #15
 8014ae2:	6879      	ldr	r1, [r7, #4]
 8014ae4:	4613      	mov	r3, r2
 8014ae6:	009b      	lsls	r3, r3, #2
 8014ae8:	4413      	add	r3, r2
 8014aea:	009b      	lsls	r3, r3, #2
 8014aec:	440b      	add	r3, r1
 8014aee:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8014af2:	2201      	movs	r2, #1
 8014af4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8014af6:	4b4b      	ldr	r3, [pc, #300]	@ (8014c24 <USBD_CDC_Init+0x1ec>)
 8014af8:	781b      	ldrb	r3, [r3, #0]
 8014afa:	f003 020f 	and.w	r2, r3, #15
 8014afe:	6879      	ldr	r1, [r7, #4]
 8014b00:	4613      	mov	r3, r2
 8014b02:	009b      	lsls	r3, r3, #2
 8014b04:	4413      	add	r3, r2
 8014b06:	009b      	lsls	r3, r3, #2
 8014b08:	440b      	add	r3, r1
 8014b0a:	3326      	adds	r3, #38	@ 0x26
 8014b0c:	2210      	movs	r2, #16
 8014b0e:	801a      	strh	r2, [r3, #0]
 8014b10:	e035      	b.n	8014b7e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8014b12:	4b42      	ldr	r3, [pc, #264]	@ (8014c1c <USBD_CDC_Init+0x1e4>)
 8014b14:	7819      	ldrb	r1, [r3, #0]
 8014b16:	2340      	movs	r3, #64	@ 0x40
 8014b18:	2202      	movs	r2, #2
 8014b1a:	6878      	ldr	r0, [r7, #4]
 8014b1c:	f7fe fb21 	bl	8013162 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014b20:	4b3e      	ldr	r3, [pc, #248]	@ (8014c1c <USBD_CDC_Init+0x1e4>)
 8014b22:	781b      	ldrb	r3, [r3, #0]
 8014b24:	f003 020f 	and.w	r2, r3, #15
 8014b28:	6879      	ldr	r1, [r7, #4]
 8014b2a:	4613      	mov	r3, r2
 8014b2c:	009b      	lsls	r3, r3, #2
 8014b2e:	4413      	add	r3, r2
 8014b30:	009b      	lsls	r3, r3, #2
 8014b32:	440b      	add	r3, r1
 8014b34:	3324      	adds	r3, #36	@ 0x24
 8014b36:	2201      	movs	r2, #1
 8014b38:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8014b3a:	4b39      	ldr	r3, [pc, #228]	@ (8014c20 <USBD_CDC_Init+0x1e8>)
 8014b3c:	7819      	ldrb	r1, [r3, #0]
 8014b3e:	2340      	movs	r3, #64	@ 0x40
 8014b40:	2202      	movs	r2, #2
 8014b42:	6878      	ldr	r0, [r7, #4]
 8014b44:	f7fe fb0d 	bl	8013162 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8014b48:	4b35      	ldr	r3, [pc, #212]	@ (8014c20 <USBD_CDC_Init+0x1e8>)
 8014b4a:	781b      	ldrb	r3, [r3, #0]
 8014b4c:	f003 020f 	and.w	r2, r3, #15
 8014b50:	6879      	ldr	r1, [r7, #4]
 8014b52:	4613      	mov	r3, r2
 8014b54:	009b      	lsls	r3, r3, #2
 8014b56:	4413      	add	r3, r2
 8014b58:	009b      	lsls	r3, r3, #2
 8014b5a:	440b      	add	r3, r1
 8014b5c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8014b60:	2201      	movs	r2, #1
 8014b62:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8014b64:	4b2f      	ldr	r3, [pc, #188]	@ (8014c24 <USBD_CDC_Init+0x1ec>)
 8014b66:	781b      	ldrb	r3, [r3, #0]
 8014b68:	f003 020f 	and.w	r2, r3, #15
 8014b6c:	6879      	ldr	r1, [r7, #4]
 8014b6e:	4613      	mov	r3, r2
 8014b70:	009b      	lsls	r3, r3, #2
 8014b72:	4413      	add	r3, r2
 8014b74:	009b      	lsls	r3, r3, #2
 8014b76:	440b      	add	r3, r1
 8014b78:	3326      	adds	r3, #38	@ 0x26
 8014b7a:	2210      	movs	r2, #16
 8014b7c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8014b7e:	4b29      	ldr	r3, [pc, #164]	@ (8014c24 <USBD_CDC_Init+0x1ec>)
 8014b80:	7819      	ldrb	r1, [r3, #0]
 8014b82:	2308      	movs	r3, #8
 8014b84:	2203      	movs	r2, #3
 8014b86:	6878      	ldr	r0, [r7, #4]
 8014b88:	f7fe faeb 	bl	8013162 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8014b8c:	4b25      	ldr	r3, [pc, #148]	@ (8014c24 <USBD_CDC_Init+0x1ec>)
 8014b8e:	781b      	ldrb	r3, [r3, #0]
 8014b90:	f003 020f 	and.w	r2, r3, #15
 8014b94:	6879      	ldr	r1, [r7, #4]
 8014b96:	4613      	mov	r3, r2
 8014b98:	009b      	lsls	r3, r3, #2
 8014b9a:	4413      	add	r3, r2
 8014b9c:	009b      	lsls	r3, r3, #2
 8014b9e:	440b      	add	r3, r1
 8014ba0:	3324      	adds	r3, #36	@ 0x24
 8014ba2:	2201      	movs	r2, #1
 8014ba4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8014ba6:	68fb      	ldr	r3, [r7, #12]
 8014ba8:	2200      	movs	r2, #0
 8014baa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014bb4:	687a      	ldr	r2, [r7, #4]
 8014bb6:	33b0      	adds	r3, #176	@ 0xb0
 8014bb8:	009b      	lsls	r3, r3, #2
 8014bba:	4413      	add	r3, r2
 8014bbc:	685b      	ldr	r3, [r3, #4]
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	2200      	movs	r2, #0
 8014bc6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	2200      	movs	r2, #0
 8014bce:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8014bd2:	68fb      	ldr	r3, [r7, #12]
 8014bd4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d101      	bne.n	8014be0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8014bdc:	2302      	movs	r3, #2
 8014bde:	e018      	b.n	8014c12 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	7c1b      	ldrb	r3, [r3, #16]
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d10a      	bne.n	8014bfe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014be8:	4b0d      	ldr	r3, [pc, #52]	@ (8014c20 <USBD_CDC_Init+0x1e8>)
 8014bea:	7819      	ldrb	r1, [r3, #0]
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8014bf2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014bf6:	6878      	ldr	r0, [r7, #4]
 8014bf8:	f7fe fb5f 	bl	80132ba <USBD_LL_PrepareReceive>
 8014bfc:	e008      	b.n	8014c10 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014bfe:	4b08      	ldr	r3, [pc, #32]	@ (8014c20 <USBD_CDC_Init+0x1e8>)
 8014c00:	7819      	ldrb	r1, [r3, #0]
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8014c08:	2340      	movs	r3, #64	@ 0x40
 8014c0a:	6878      	ldr	r0, [r7, #4]
 8014c0c:	f7fe fb55 	bl	80132ba <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014c10:	2300      	movs	r3, #0
}
 8014c12:	4618      	mov	r0, r3
 8014c14:	3710      	adds	r7, #16
 8014c16:	46bd      	mov	sp, r7
 8014c18:	bd80      	pop	{r7, pc}
 8014c1a:	bf00      	nop
 8014c1c:	2000014f 	.word	0x2000014f
 8014c20:	20000150 	.word	0x20000150
 8014c24:	20000151 	.word	0x20000151

08014c28 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014c28:	b580      	push	{r7, lr}
 8014c2a:	b082      	sub	sp, #8
 8014c2c:	af00      	add	r7, sp, #0
 8014c2e:	6078      	str	r0, [r7, #4]
 8014c30:	460b      	mov	r3, r1
 8014c32:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8014c34:	4b3a      	ldr	r3, [pc, #232]	@ (8014d20 <USBD_CDC_DeInit+0xf8>)
 8014c36:	781b      	ldrb	r3, [r3, #0]
 8014c38:	4619      	mov	r1, r3
 8014c3a:	6878      	ldr	r0, [r7, #4]
 8014c3c:	f7fe faab 	bl	8013196 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8014c40:	4b37      	ldr	r3, [pc, #220]	@ (8014d20 <USBD_CDC_DeInit+0xf8>)
 8014c42:	781b      	ldrb	r3, [r3, #0]
 8014c44:	f003 020f 	and.w	r2, r3, #15
 8014c48:	6879      	ldr	r1, [r7, #4]
 8014c4a:	4613      	mov	r3, r2
 8014c4c:	009b      	lsls	r3, r3, #2
 8014c4e:	4413      	add	r3, r2
 8014c50:	009b      	lsls	r3, r3, #2
 8014c52:	440b      	add	r3, r1
 8014c54:	3324      	adds	r3, #36	@ 0x24
 8014c56:	2200      	movs	r2, #0
 8014c58:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8014c5a:	4b32      	ldr	r3, [pc, #200]	@ (8014d24 <USBD_CDC_DeInit+0xfc>)
 8014c5c:	781b      	ldrb	r3, [r3, #0]
 8014c5e:	4619      	mov	r1, r3
 8014c60:	6878      	ldr	r0, [r7, #4]
 8014c62:	f7fe fa98 	bl	8013196 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8014c66:	4b2f      	ldr	r3, [pc, #188]	@ (8014d24 <USBD_CDC_DeInit+0xfc>)
 8014c68:	781b      	ldrb	r3, [r3, #0]
 8014c6a:	f003 020f 	and.w	r2, r3, #15
 8014c6e:	6879      	ldr	r1, [r7, #4]
 8014c70:	4613      	mov	r3, r2
 8014c72:	009b      	lsls	r3, r3, #2
 8014c74:	4413      	add	r3, r2
 8014c76:	009b      	lsls	r3, r3, #2
 8014c78:	440b      	add	r3, r1
 8014c7a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8014c7e:	2200      	movs	r2, #0
 8014c80:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8014c82:	4b29      	ldr	r3, [pc, #164]	@ (8014d28 <USBD_CDC_DeInit+0x100>)
 8014c84:	781b      	ldrb	r3, [r3, #0]
 8014c86:	4619      	mov	r1, r3
 8014c88:	6878      	ldr	r0, [r7, #4]
 8014c8a:	f7fe fa84 	bl	8013196 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8014c8e:	4b26      	ldr	r3, [pc, #152]	@ (8014d28 <USBD_CDC_DeInit+0x100>)
 8014c90:	781b      	ldrb	r3, [r3, #0]
 8014c92:	f003 020f 	and.w	r2, r3, #15
 8014c96:	6879      	ldr	r1, [r7, #4]
 8014c98:	4613      	mov	r3, r2
 8014c9a:	009b      	lsls	r3, r3, #2
 8014c9c:	4413      	add	r3, r2
 8014c9e:	009b      	lsls	r3, r3, #2
 8014ca0:	440b      	add	r3, r1
 8014ca2:	3324      	adds	r3, #36	@ 0x24
 8014ca4:	2200      	movs	r2, #0
 8014ca6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8014ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8014d28 <USBD_CDC_DeInit+0x100>)
 8014caa:	781b      	ldrb	r3, [r3, #0]
 8014cac:	f003 020f 	and.w	r2, r3, #15
 8014cb0:	6879      	ldr	r1, [r7, #4]
 8014cb2:	4613      	mov	r3, r2
 8014cb4:	009b      	lsls	r3, r3, #2
 8014cb6:	4413      	add	r3, r2
 8014cb8:	009b      	lsls	r3, r3, #2
 8014cba:	440b      	add	r3, r1
 8014cbc:	3326      	adds	r3, #38	@ 0x26
 8014cbe:	2200      	movs	r2, #0
 8014cc0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	32b0      	adds	r2, #176	@ 0xb0
 8014ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d01f      	beq.n	8014d14 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014cda:	687a      	ldr	r2, [r7, #4]
 8014cdc:	33b0      	adds	r3, #176	@ 0xb0
 8014cde:	009b      	lsls	r3, r3, #2
 8014ce0:	4413      	add	r3, r2
 8014ce2:	685b      	ldr	r3, [r3, #4]
 8014ce4:	685b      	ldr	r3, [r3, #4]
 8014ce6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	32b0      	adds	r2, #176	@ 0xb0
 8014cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014cf6:	4618      	mov	r0, r3
 8014cf8:	f7fe fb16 	bl	8013328 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	32b0      	adds	r2, #176	@ 0xb0
 8014d06:	2100      	movs	r1, #0
 8014d08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	2200      	movs	r2, #0
 8014d10:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8014d14:	2300      	movs	r3, #0
}
 8014d16:	4618      	mov	r0, r3
 8014d18:	3708      	adds	r7, #8
 8014d1a:	46bd      	mov	sp, r7
 8014d1c:	bd80      	pop	{r7, pc}
 8014d1e:	bf00      	nop
 8014d20:	2000014f 	.word	0x2000014f
 8014d24:	20000150 	.word	0x20000150
 8014d28:	20000151 	.word	0x20000151

08014d2c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8014d2c:	b580      	push	{r7, lr}
 8014d2e:	b086      	sub	sp, #24
 8014d30:	af00      	add	r7, sp, #0
 8014d32:	6078      	str	r0, [r7, #4]
 8014d34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	32b0      	adds	r2, #176	@ 0xb0
 8014d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014d44:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8014d46:	2300      	movs	r3, #0
 8014d48:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8014d4a:	2300      	movs	r3, #0
 8014d4c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8014d4e:	2300      	movs	r3, #0
 8014d50:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8014d52:	693b      	ldr	r3, [r7, #16]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d101      	bne.n	8014d5c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8014d58:	2303      	movs	r3, #3
 8014d5a:	e0bf      	b.n	8014edc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014d5c:	683b      	ldr	r3, [r7, #0]
 8014d5e:	781b      	ldrb	r3, [r3, #0]
 8014d60:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d050      	beq.n	8014e0a <USBD_CDC_Setup+0xde>
 8014d68:	2b20      	cmp	r3, #32
 8014d6a:	f040 80af 	bne.w	8014ecc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8014d6e:	683b      	ldr	r3, [r7, #0]
 8014d70:	88db      	ldrh	r3, [r3, #6]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d03a      	beq.n	8014dec <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8014d76:	683b      	ldr	r3, [r7, #0]
 8014d78:	781b      	ldrb	r3, [r3, #0]
 8014d7a:	b25b      	sxtb	r3, r3
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	da1b      	bge.n	8014db8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014d86:	687a      	ldr	r2, [r7, #4]
 8014d88:	33b0      	adds	r3, #176	@ 0xb0
 8014d8a:	009b      	lsls	r3, r3, #2
 8014d8c:	4413      	add	r3, r2
 8014d8e:	685b      	ldr	r3, [r3, #4]
 8014d90:	689b      	ldr	r3, [r3, #8]
 8014d92:	683a      	ldr	r2, [r7, #0]
 8014d94:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8014d96:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8014d98:	683a      	ldr	r2, [r7, #0]
 8014d9a:	88d2      	ldrh	r2, [r2, #6]
 8014d9c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8014d9e:	683b      	ldr	r3, [r7, #0]
 8014da0:	88db      	ldrh	r3, [r3, #6]
 8014da2:	2b07      	cmp	r3, #7
 8014da4:	bf28      	it	cs
 8014da6:	2307      	movcs	r3, #7
 8014da8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8014daa:	693b      	ldr	r3, [r7, #16]
 8014dac:	89fa      	ldrh	r2, [r7, #14]
 8014dae:	4619      	mov	r1, r3
 8014db0:	6878      	ldr	r0, [r7, #4]
 8014db2:	f7ff fdc0 	bl	8014936 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8014db6:	e090      	b.n	8014eda <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8014db8:	683b      	ldr	r3, [r7, #0]
 8014dba:	785a      	ldrb	r2, [r3, #1]
 8014dbc:	693b      	ldr	r3, [r7, #16]
 8014dbe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8014dc2:	683b      	ldr	r3, [r7, #0]
 8014dc4:	88db      	ldrh	r3, [r3, #6]
 8014dc6:	2b3f      	cmp	r3, #63	@ 0x3f
 8014dc8:	d803      	bhi.n	8014dd2 <USBD_CDC_Setup+0xa6>
 8014dca:	683b      	ldr	r3, [r7, #0]
 8014dcc:	88db      	ldrh	r3, [r3, #6]
 8014dce:	b2da      	uxtb	r2, r3
 8014dd0:	e000      	b.n	8014dd4 <USBD_CDC_Setup+0xa8>
 8014dd2:	2240      	movs	r2, #64	@ 0x40
 8014dd4:	693b      	ldr	r3, [r7, #16]
 8014dd6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8014dda:	6939      	ldr	r1, [r7, #16]
 8014ddc:	693b      	ldr	r3, [r7, #16]
 8014dde:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8014de2:	461a      	mov	r2, r3
 8014de4:	6878      	ldr	r0, [r7, #4]
 8014de6:	f7ff fdd2 	bl	801498e <USBD_CtlPrepareRx>
      break;
 8014dea:	e076      	b.n	8014eda <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014df2:	687a      	ldr	r2, [r7, #4]
 8014df4:	33b0      	adds	r3, #176	@ 0xb0
 8014df6:	009b      	lsls	r3, r3, #2
 8014df8:	4413      	add	r3, r2
 8014dfa:	685b      	ldr	r3, [r3, #4]
 8014dfc:	689b      	ldr	r3, [r3, #8]
 8014dfe:	683a      	ldr	r2, [r7, #0]
 8014e00:	7850      	ldrb	r0, [r2, #1]
 8014e02:	2200      	movs	r2, #0
 8014e04:	6839      	ldr	r1, [r7, #0]
 8014e06:	4798      	blx	r3
      break;
 8014e08:	e067      	b.n	8014eda <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014e0a:	683b      	ldr	r3, [r7, #0]
 8014e0c:	785b      	ldrb	r3, [r3, #1]
 8014e0e:	2b0b      	cmp	r3, #11
 8014e10:	d851      	bhi.n	8014eb6 <USBD_CDC_Setup+0x18a>
 8014e12:	a201      	add	r2, pc, #4	@ (adr r2, 8014e18 <USBD_CDC_Setup+0xec>)
 8014e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014e18:	08014e49 	.word	0x08014e49
 8014e1c:	08014ec5 	.word	0x08014ec5
 8014e20:	08014eb7 	.word	0x08014eb7
 8014e24:	08014eb7 	.word	0x08014eb7
 8014e28:	08014eb7 	.word	0x08014eb7
 8014e2c:	08014eb7 	.word	0x08014eb7
 8014e30:	08014eb7 	.word	0x08014eb7
 8014e34:	08014eb7 	.word	0x08014eb7
 8014e38:	08014eb7 	.word	0x08014eb7
 8014e3c:	08014eb7 	.word	0x08014eb7
 8014e40:	08014e73 	.word	0x08014e73
 8014e44:	08014e9d 	.word	0x08014e9d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014e4e:	b2db      	uxtb	r3, r3
 8014e50:	2b03      	cmp	r3, #3
 8014e52:	d107      	bne.n	8014e64 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8014e54:	f107 030a 	add.w	r3, r7, #10
 8014e58:	2202      	movs	r2, #2
 8014e5a:	4619      	mov	r1, r3
 8014e5c:	6878      	ldr	r0, [r7, #4]
 8014e5e:	f7ff fd6a 	bl	8014936 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8014e62:	e032      	b.n	8014eca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8014e64:	6839      	ldr	r1, [r7, #0]
 8014e66:	6878      	ldr	r0, [r7, #4]
 8014e68:	f7ff fbe3 	bl	8014632 <USBD_CtlError>
            ret = USBD_FAIL;
 8014e6c:	2303      	movs	r3, #3
 8014e6e:	75fb      	strb	r3, [r7, #23]
          break;
 8014e70:	e02b      	b.n	8014eca <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014e78:	b2db      	uxtb	r3, r3
 8014e7a:	2b03      	cmp	r3, #3
 8014e7c:	d107      	bne.n	8014e8e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8014e7e:	f107 030d 	add.w	r3, r7, #13
 8014e82:	2201      	movs	r2, #1
 8014e84:	4619      	mov	r1, r3
 8014e86:	6878      	ldr	r0, [r7, #4]
 8014e88:	f7ff fd55 	bl	8014936 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8014e8c:	e01d      	b.n	8014eca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8014e8e:	6839      	ldr	r1, [r7, #0]
 8014e90:	6878      	ldr	r0, [r7, #4]
 8014e92:	f7ff fbce 	bl	8014632 <USBD_CtlError>
            ret = USBD_FAIL;
 8014e96:	2303      	movs	r3, #3
 8014e98:	75fb      	strb	r3, [r7, #23]
          break;
 8014e9a:	e016      	b.n	8014eca <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014ea2:	b2db      	uxtb	r3, r3
 8014ea4:	2b03      	cmp	r3, #3
 8014ea6:	d00f      	beq.n	8014ec8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8014ea8:	6839      	ldr	r1, [r7, #0]
 8014eaa:	6878      	ldr	r0, [r7, #4]
 8014eac:	f7ff fbc1 	bl	8014632 <USBD_CtlError>
            ret = USBD_FAIL;
 8014eb0:	2303      	movs	r3, #3
 8014eb2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8014eb4:	e008      	b.n	8014ec8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8014eb6:	6839      	ldr	r1, [r7, #0]
 8014eb8:	6878      	ldr	r0, [r7, #4]
 8014eba:	f7ff fbba 	bl	8014632 <USBD_CtlError>
          ret = USBD_FAIL;
 8014ebe:	2303      	movs	r3, #3
 8014ec0:	75fb      	strb	r3, [r7, #23]
          break;
 8014ec2:	e002      	b.n	8014eca <USBD_CDC_Setup+0x19e>
          break;
 8014ec4:	bf00      	nop
 8014ec6:	e008      	b.n	8014eda <USBD_CDC_Setup+0x1ae>
          break;
 8014ec8:	bf00      	nop
      }
      break;
 8014eca:	e006      	b.n	8014eda <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8014ecc:	6839      	ldr	r1, [r7, #0]
 8014ece:	6878      	ldr	r0, [r7, #4]
 8014ed0:	f7ff fbaf 	bl	8014632 <USBD_CtlError>
      ret = USBD_FAIL;
 8014ed4:	2303      	movs	r3, #3
 8014ed6:	75fb      	strb	r3, [r7, #23]
      break;
 8014ed8:	bf00      	nop
  }

  return (uint8_t)ret;
 8014eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8014edc:	4618      	mov	r0, r3
 8014ede:	3718      	adds	r7, #24
 8014ee0:	46bd      	mov	sp, r7
 8014ee2:	bd80      	pop	{r7, pc}

08014ee4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014ee4:	b580      	push	{r7, lr}
 8014ee6:	b084      	sub	sp, #16
 8014ee8:	af00      	add	r7, sp, #0
 8014eea:	6078      	str	r0, [r7, #4]
 8014eec:	460b      	mov	r3, r1
 8014eee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014ef6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	32b0      	adds	r2, #176	@ 0xb0
 8014f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d101      	bne.n	8014f0e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8014f0a:	2303      	movs	r3, #3
 8014f0c:	e065      	b.n	8014fda <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	32b0      	adds	r2, #176	@ 0xb0
 8014f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014f1c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014f1e:	78fb      	ldrb	r3, [r7, #3]
 8014f20:	f003 020f 	and.w	r2, r3, #15
 8014f24:	6879      	ldr	r1, [r7, #4]
 8014f26:	4613      	mov	r3, r2
 8014f28:	009b      	lsls	r3, r3, #2
 8014f2a:	4413      	add	r3, r2
 8014f2c:	009b      	lsls	r3, r3, #2
 8014f2e:	440b      	add	r3, r1
 8014f30:	3318      	adds	r3, #24
 8014f32:	681b      	ldr	r3, [r3, #0]
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d02f      	beq.n	8014f98 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8014f38:	78fb      	ldrb	r3, [r7, #3]
 8014f3a:	f003 020f 	and.w	r2, r3, #15
 8014f3e:	6879      	ldr	r1, [r7, #4]
 8014f40:	4613      	mov	r3, r2
 8014f42:	009b      	lsls	r3, r3, #2
 8014f44:	4413      	add	r3, r2
 8014f46:	009b      	lsls	r3, r3, #2
 8014f48:	440b      	add	r3, r1
 8014f4a:	3318      	adds	r3, #24
 8014f4c:	681a      	ldr	r2, [r3, #0]
 8014f4e:	78fb      	ldrb	r3, [r7, #3]
 8014f50:	f003 010f 	and.w	r1, r3, #15
 8014f54:	68f8      	ldr	r0, [r7, #12]
 8014f56:	460b      	mov	r3, r1
 8014f58:	009b      	lsls	r3, r3, #2
 8014f5a:	440b      	add	r3, r1
 8014f5c:	00db      	lsls	r3, r3, #3
 8014f5e:	4403      	add	r3, r0
 8014f60:	3324      	adds	r3, #36	@ 0x24
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	fbb2 f1f3 	udiv	r1, r2, r3
 8014f68:	fb01 f303 	mul.w	r3, r1, r3
 8014f6c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d112      	bne.n	8014f98 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8014f72:	78fb      	ldrb	r3, [r7, #3]
 8014f74:	f003 020f 	and.w	r2, r3, #15
 8014f78:	6879      	ldr	r1, [r7, #4]
 8014f7a:	4613      	mov	r3, r2
 8014f7c:	009b      	lsls	r3, r3, #2
 8014f7e:	4413      	add	r3, r2
 8014f80:	009b      	lsls	r3, r3, #2
 8014f82:	440b      	add	r3, r1
 8014f84:	3318      	adds	r3, #24
 8014f86:	2200      	movs	r2, #0
 8014f88:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8014f8a:	78f9      	ldrb	r1, [r7, #3]
 8014f8c:	2300      	movs	r3, #0
 8014f8e:	2200      	movs	r2, #0
 8014f90:	6878      	ldr	r0, [r7, #4]
 8014f92:	f7fe f978 	bl	8013286 <USBD_LL_Transmit>
 8014f96:	e01f      	b.n	8014fd8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8014f98:	68bb      	ldr	r3, [r7, #8]
 8014f9a:	2200      	movs	r2, #0
 8014f9c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014fa6:	687a      	ldr	r2, [r7, #4]
 8014fa8:	33b0      	adds	r3, #176	@ 0xb0
 8014faa:	009b      	lsls	r3, r3, #2
 8014fac:	4413      	add	r3, r2
 8014fae:	685b      	ldr	r3, [r3, #4]
 8014fb0:	691b      	ldr	r3, [r3, #16]
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d010      	beq.n	8014fd8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014fbc:	687a      	ldr	r2, [r7, #4]
 8014fbe:	33b0      	adds	r3, #176	@ 0xb0
 8014fc0:	009b      	lsls	r3, r3, #2
 8014fc2:	4413      	add	r3, r2
 8014fc4:	685b      	ldr	r3, [r3, #4]
 8014fc6:	691b      	ldr	r3, [r3, #16]
 8014fc8:	68ba      	ldr	r2, [r7, #8]
 8014fca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8014fce:	68ba      	ldr	r2, [r7, #8]
 8014fd0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8014fd4:	78fa      	ldrb	r2, [r7, #3]
 8014fd6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8014fd8:	2300      	movs	r3, #0
}
 8014fda:	4618      	mov	r0, r3
 8014fdc:	3710      	adds	r7, #16
 8014fde:	46bd      	mov	sp, r7
 8014fe0:	bd80      	pop	{r7, pc}

08014fe2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014fe2:	b580      	push	{r7, lr}
 8014fe4:	b084      	sub	sp, #16
 8014fe6:	af00      	add	r7, sp, #0
 8014fe8:	6078      	str	r0, [r7, #4]
 8014fea:	460b      	mov	r3, r1
 8014fec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	32b0      	adds	r2, #176	@ 0xb0
 8014ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ffc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	32b0      	adds	r2, #176	@ 0xb0
 8015008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d101      	bne.n	8015014 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015010:	2303      	movs	r3, #3
 8015012:	e01a      	b.n	801504a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015014:	78fb      	ldrb	r3, [r7, #3]
 8015016:	4619      	mov	r1, r3
 8015018:	6878      	ldr	r0, [r7, #4]
 801501a:	f7fe f963 	bl	80132e4 <USBD_LL_GetRxDataSize>
 801501e:	4602      	mov	r2, r0
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801502c:	687a      	ldr	r2, [r7, #4]
 801502e:	33b0      	adds	r3, #176	@ 0xb0
 8015030:	009b      	lsls	r3, r3, #2
 8015032:	4413      	add	r3, r2
 8015034:	685b      	ldr	r3, [r3, #4]
 8015036:	68db      	ldr	r3, [r3, #12]
 8015038:	68fa      	ldr	r2, [r7, #12]
 801503a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801503e:	68fa      	ldr	r2, [r7, #12]
 8015040:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8015044:	4611      	mov	r1, r2
 8015046:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015048:	2300      	movs	r3, #0
}
 801504a:	4618      	mov	r0, r3
 801504c:	3710      	adds	r7, #16
 801504e:	46bd      	mov	sp, r7
 8015050:	bd80      	pop	{r7, pc}

08015052 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015052:	b580      	push	{r7, lr}
 8015054:	b084      	sub	sp, #16
 8015056:	af00      	add	r7, sp, #0
 8015058:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	32b0      	adds	r2, #176	@ 0xb0
 8015064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015068:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	2b00      	cmp	r3, #0
 801506e:	d101      	bne.n	8015074 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015070:	2303      	movs	r3, #3
 8015072:	e024      	b.n	80150be <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801507a:	687a      	ldr	r2, [r7, #4]
 801507c:	33b0      	adds	r3, #176	@ 0xb0
 801507e:	009b      	lsls	r3, r3, #2
 8015080:	4413      	add	r3, r2
 8015082:	685b      	ldr	r3, [r3, #4]
 8015084:	2b00      	cmp	r3, #0
 8015086:	d019      	beq.n	80150bc <USBD_CDC_EP0_RxReady+0x6a>
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801508e:	2bff      	cmp	r3, #255	@ 0xff
 8015090:	d014      	beq.n	80150bc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015098:	687a      	ldr	r2, [r7, #4]
 801509a:	33b0      	adds	r3, #176	@ 0xb0
 801509c:	009b      	lsls	r3, r3, #2
 801509e:	4413      	add	r3, r2
 80150a0:	685b      	ldr	r3, [r3, #4]
 80150a2:	689b      	ldr	r3, [r3, #8]
 80150a4:	68fa      	ldr	r2, [r7, #12]
 80150a6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80150aa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80150ac:	68fa      	ldr	r2, [r7, #12]
 80150ae:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80150b2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80150b4:	68fb      	ldr	r3, [r7, #12]
 80150b6:	22ff      	movs	r2, #255	@ 0xff
 80150b8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80150bc:	2300      	movs	r3, #0
}
 80150be:	4618      	mov	r0, r3
 80150c0:	3710      	adds	r7, #16
 80150c2:	46bd      	mov	sp, r7
 80150c4:	bd80      	pop	{r7, pc}
	...

080150c8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80150c8:	b580      	push	{r7, lr}
 80150ca:	b086      	sub	sp, #24
 80150cc:	af00      	add	r7, sp, #0
 80150ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80150d0:	2182      	movs	r1, #130	@ 0x82
 80150d2:	4818      	ldr	r0, [pc, #96]	@ (8015134 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80150d4:	f7fe fc76 	bl	80139c4 <USBD_GetEpDesc>
 80150d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80150da:	2101      	movs	r1, #1
 80150dc:	4815      	ldr	r0, [pc, #84]	@ (8015134 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80150de:	f7fe fc71 	bl	80139c4 <USBD_GetEpDesc>
 80150e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80150e4:	2181      	movs	r1, #129	@ 0x81
 80150e6:	4813      	ldr	r0, [pc, #76]	@ (8015134 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80150e8:	f7fe fc6c 	bl	80139c4 <USBD_GetEpDesc>
 80150ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80150ee:	697b      	ldr	r3, [r7, #20]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d002      	beq.n	80150fa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80150f4:	697b      	ldr	r3, [r7, #20]
 80150f6:	2210      	movs	r2, #16
 80150f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80150fa:	693b      	ldr	r3, [r7, #16]
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d006      	beq.n	801510e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015100:	693b      	ldr	r3, [r7, #16]
 8015102:	2200      	movs	r2, #0
 8015104:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015108:	711a      	strb	r2, [r3, #4]
 801510a:	2200      	movs	r2, #0
 801510c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801510e:	68fb      	ldr	r3, [r7, #12]
 8015110:	2b00      	cmp	r3, #0
 8015112:	d006      	beq.n	8015122 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015114:	68fb      	ldr	r3, [r7, #12]
 8015116:	2200      	movs	r2, #0
 8015118:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801511c:	711a      	strb	r2, [r3, #4]
 801511e:	2200      	movs	r2, #0
 8015120:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	2243      	movs	r2, #67	@ 0x43
 8015126:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015128:	4b02      	ldr	r3, [pc, #8]	@ (8015134 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801512a:	4618      	mov	r0, r3
 801512c:	3718      	adds	r7, #24
 801512e:	46bd      	mov	sp, r7
 8015130:	bd80      	pop	{r7, pc}
 8015132:	bf00      	nop
 8015134:	2000010c 	.word	0x2000010c

08015138 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015138:	b580      	push	{r7, lr}
 801513a:	b086      	sub	sp, #24
 801513c:	af00      	add	r7, sp, #0
 801513e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015140:	2182      	movs	r1, #130	@ 0x82
 8015142:	4818      	ldr	r0, [pc, #96]	@ (80151a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015144:	f7fe fc3e 	bl	80139c4 <USBD_GetEpDesc>
 8015148:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801514a:	2101      	movs	r1, #1
 801514c:	4815      	ldr	r0, [pc, #84]	@ (80151a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801514e:	f7fe fc39 	bl	80139c4 <USBD_GetEpDesc>
 8015152:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015154:	2181      	movs	r1, #129	@ 0x81
 8015156:	4813      	ldr	r0, [pc, #76]	@ (80151a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015158:	f7fe fc34 	bl	80139c4 <USBD_GetEpDesc>
 801515c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801515e:	697b      	ldr	r3, [r7, #20]
 8015160:	2b00      	cmp	r3, #0
 8015162:	d002      	beq.n	801516a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015164:	697b      	ldr	r3, [r7, #20]
 8015166:	2210      	movs	r2, #16
 8015168:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801516a:	693b      	ldr	r3, [r7, #16]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d006      	beq.n	801517e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015170:	693b      	ldr	r3, [r7, #16]
 8015172:	2200      	movs	r2, #0
 8015174:	711a      	strb	r2, [r3, #4]
 8015176:	2200      	movs	r2, #0
 8015178:	f042 0202 	orr.w	r2, r2, #2
 801517c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	2b00      	cmp	r3, #0
 8015182:	d006      	beq.n	8015192 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015184:	68fb      	ldr	r3, [r7, #12]
 8015186:	2200      	movs	r2, #0
 8015188:	711a      	strb	r2, [r3, #4]
 801518a:	2200      	movs	r2, #0
 801518c:	f042 0202 	orr.w	r2, r2, #2
 8015190:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	2243      	movs	r2, #67	@ 0x43
 8015196:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015198:	4b02      	ldr	r3, [pc, #8]	@ (80151a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801519a:	4618      	mov	r0, r3
 801519c:	3718      	adds	r7, #24
 801519e:	46bd      	mov	sp, r7
 80151a0:	bd80      	pop	{r7, pc}
 80151a2:	bf00      	nop
 80151a4:	2000010c 	.word	0x2000010c

080151a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80151a8:	b580      	push	{r7, lr}
 80151aa:	b086      	sub	sp, #24
 80151ac:	af00      	add	r7, sp, #0
 80151ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80151b0:	2182      	movs	r1, #130	@ 0x82
 80151b2:	4818      	ldr	r0, [pc, #96]	@ (8015214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80151b4:	f7fe fc06 	bl	80139c4 <USBD_GetEpDesc>
 80151b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80151ba:	2101      	movs	r1, #1
 80151bc:	4815      	ldr	r0, [pc, #84]	@ (8015214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80151be:	f7fe fc01 	bl	80139c4 <USBD_GetEpDesc>
 80151c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80151c4:	2181      	movs	r1, #129	@ 0x81
 80151c6:	4813      	ldr	r0, [pc, #76]	@ (8015214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80151c8:	f7fe fbfc 	bl	80139c4 <USBD_GetEpDesc>
 80151cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80151ce:	697b      	ldr	r3, [r7, #20]
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	d002      	beq.n	80151da <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80151d4:	697b      	ldr	r3, [r7, #20]
 80151d6:	2210      	movs	r2, #16
 80151d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80151da:	693b      	ldr	r3, [r7, #16]
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d006      	beq.n	80151ee <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80151e0:	693b      	ldr	r3, [r7, #16]
 80151e2:	2200      	movs	r2, #0
 80151e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80151e8:	711a      	strb	r2, [r3, #4]
 80151ea:	2200      	movs	r2, #0
 80151ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80151ee:	68fb      	ldr	r3, [r7, #12]
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	d006      	beq.n	8015202 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80151f4:	68fb      	ldr	r3, [r7, #12]
 80151f6:	2200      	movs	r2, #0
 80151f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80151fc:	711a      	strb	r2, [r3, #4]
 80151fe:	2200      	movs	r2, #0
 8015200:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	2243      	movs	r2, #67	@ 0x43
 8015206:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015208:	4b02      	ldr	r3, [pc, #8]	@ (8015214 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801520a:	4618      	mov	r0, r3
 801520c:	3718      	adds	r7, #24
 801520e:	46bd      	mov	sp, r7
 8015210:	bd80      	pop	{r7, pc}
 8015212:	bf00      	nop
 8015214:	2000010c 	.word	0x2000010c

08015218 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015218:	b480      	push	{r7}
 801521a:	b083      	sub	sp, #12
 801521c:	af00      	add	r7, sp, #0
 801521e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	220a      	movs	r2, #10
 8015224:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015226:	4b03      	ldr	r3, [pc, #12]	@ (8015234 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015228:	4618      	mov	r0, r3
 801522a:	370c      	adds	r7, #12
 801522c:	46bd      	mov	sp, r7
 801522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015232:	4770      	bx	lr
 8015234:	200000c8 	.word	0x200000c8

08015238 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015238:	b480      	push	{r7}
 801523a:	b083      	sub	sp, #12
 801523c:	af00      	add	r7, sp, #0
 801523e:	6078      	str	r0, [r7, #4]
 8015240:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015242:	683b      	ldr	r3, [r7, #0]
 8015244:	2b00      	cmp	r3, #0
 8015246:	d101      	bne.n	801524c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015248:	2303      	movs	r3, #3
 801524a:	e009      	b.n	8015260 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801524c:	687b      	ldr	r3, [r7, #4]
 801524e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015252:	687a      	ldr	r2, [r7, #4]
 8015254:	33b0      	adds	r3, #176	@ 0xb0
 8015256:	009b      	lsls	r3, r3, #2
 8015258:	4413      	add	r3, r2
 801525a:	683a      	ldr	r2, [r7, #0]
 801525c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801525e:	2300      	movs	r3, #0
}
 8015260:	4618      	mov	r0, r3
 8015262:	370c      	adds	r7, #12
 8015264:	46bd      	mov	sp, r7
 8015266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801526a:	4770      	bx	lr

0801526c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801526c:	b480      	push	{r7}
 801526e:	b087      	sub	sp, #28
 8015270:	af00      	add	r7, sp, #0
 8015272:	60f8      	str	r0, [r7, #12]
 8015274:	60b9      	str	r1, [r7, #8]
 8015276:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015278:	68fb      	ldr	r3, [r7, #12]
 801527a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	32b0      	adds	r2, #176	@ 0xb0
 8015282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015286:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015288:	697b      	ldr	r3, [r7, #20]
 801528a:	2b00      	cmp	r3, #0
 801528c:	d101      	bne.n	8015292 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801528e:	2303      	movs	r3, #3
 8015290:	e008      	b.n	80152a4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015292:	697b      	ldr	r3, [r7, #20]
 8015294:	68ba      	ldr	r2, [r7, #8]
 8015296:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801529a:	697b      	ldr	r3, [r7, #20]
 801529c:	687a      	ldr	r2, [r7, #4]
 801529e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80152a2:	2300      	movs	r3, #0
}
 80152a4:	4618      	mov	r0, r3
 80152a6:	371c      	adds	r7, #28
 80152a8:	46bd      	mov	sp, r7
 80152aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152ae:	4770      	bx	lr

080152b0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80152b0:	b480      	push	{r7}
 80152b2:	b085      	sub	sp, #20
 80152b4:	af00      	add	r7, sp, #0
 80152b6:	6078      	str	r0, [r7, #4]
 80152b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	32b0      	adds	r2, #176	@ 0xb0
 80152c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80152c8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	d101      	bne.n	80152d4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80152d0:	2303      	movs	r3, #3
 80152d2:	e004      	b.n	80152de <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	683a      	ldr	r2, [r7, #0]
 80152d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80152dc:	2300      	movs	r3, #0
}
 80152de:	4618      	mov	r0, r3
 80152e0:	3714      	adds	r7, #20
 80152e2:	46bd      	mov	sp, r7
 80152e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e8:	4770      	bx	lr
	...

080152ec <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80152ec:	b580      	push	{r7, lr}
 80152ee:	b084      	sub	sp, #16
 80152f0:	af00      	add	r7, sp, #0
 80152f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	32b0      	adds	r2, #176	@ 0xb0
 80152fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015302:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015304:	2301      	movs	r3, #1
 8015306:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015308:	68bb      	ldr	r3, [r7, #8]
 801530a:	2b00      	cmp	r3, #0
 801530c:	d101      	bne.n	8015312 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801530e:	2303      	movs	r3, #3
 8015310:	e025      	b.n	801535e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015312:	68bb      	ldr	r3, [r7, #8]
 8015314:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015318:	2b00      	cmp	r3, #0
 801531a:	d11f      	bne.n	801535c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801531c:	68bb      	ldr	r3, [r7, #8]
 801531e:	2201      	movs	r2, #1
 8015320:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015324:	4b10      	ldr	r3, [pc, #64]	@ (8015368 <USBD_CDC_TransmitPacket+0x7c>)
 8015326:	781b      	ldrb	r3, [r3, #0]
 8015328:	f003 020f 	and.w	r2, r3, #15
 801532c:	68bb      	ldr	r3, [r7, #8]
 801532e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8015332:	6878      	ldr	r0, [r7, #4]
 8015334:	4613      	mov	r3, r2
 8015336:	009b      	lsls	r3, r3, #2
 8015338:	4413      	add	r3, r2
 801533a:	009b      	lsls	r3, r3, #2
 801533c:	4403      	add	r3, r0
 801533e:	3318      	adds	r3, #24
 8015340:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015342:	4b09      	ldr	r3, [pc, #36]	@ (8015368 <USBD_CDC_TransmitPacket+0x7c>)
 8015344:	7819      	ldrb	r1, [r3, #0]
 8015346:	68bb      	ldr	r3, [r7, #8]
 8015348:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801534c:	68bb      	ldr	r3, [r7, #8]
 801534e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8015352:	6878      	ldr	r0, [r7, #4]
 8015354:	f7fd ff97 	bl	8013286 <USBD_LL_Transmit>

    ret = USBD_OK;
 8015358:	2300      	movs	r3, #0
 801535a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801535c:	7bfb      	ldrb	r3, [r7, #15]
}
 801535e:	4618      	mov	r0, r3
 8015360:	3710      	adds	r7, #16
 8015362:	46bd      	mov	sp, r7
 8015364:	bd80      	pop	{r7, pc}
 8015366:	bf00      	nop
 8015368:	2000014f 	.word	0x2000014f

0801536c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801536c:	b580      	push	{r7, lr}
 801536e:	b084      	sub	sp, #16
 8015370:	af00      	add	r7, sp, #0
 8015372:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	32b0      	adds	r2, #176	@ 0xb0
 801537e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015382:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	32b0      	adds	r2, #176	@ 0xb0
 801538e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015392:	2b00      	cmp	r3, #0
 8015394:	d101      	bne.n	801539a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015396:	2303      	movs	r3, #3
 8015398:	e018      	b.n	80153cc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	7c1b      	ldrb	r3, [r3, #16]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d10a      	bne.n	80153b8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80153a2:	4b0c      	ldr	r3, [pc, #48]	@ (80153d4 <USBD_CDC_ReceivePacket+0x68>)
 80153a4:	7819      	ldrb	r1, [r3, #0]
 80153a6:	68fb      	ldr	r3, [r7, #12]
 80153a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80153ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80153b0:	6878      	ldr	r0, [r7, #4]
 80153b2:	f7fd ff82 	bl	80132ba <USBD_LL_PrepareReceive>
 80153b6:	e008      	b.n	80153ca <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80153b8:	4b06      	ldr	r3, [pc, #24]	@ (80153d4 <USBD_CDC_ReceivePacket+0x68>)
 80153ba:	7819      	ldrb	r1, [r3, #0]
 80153bc:	68fb      	ldr	r3, [r7, #12]
 80153be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80153c2:	2340      	movs	r3, #64	@ 0x40
 80153c4:	6878      	ldr	r0, [r7, #4]
 80153c6:	f7fd ff78 	bl	80132ba <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80153ca:	2300      	movs	r3, #0
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	3710      	adds	r7, #16
 80153d0:	46bd      	mov	sp, r7
 80153d2:	bd80      	pop	{r7, pc}
 80153d4:	20000150 	.word	0x20000150

080153d8 <TEMPLATE_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t TEMPLATE_Init(void)
{
 80153d8:	b580      	push	{r7, lr}
 80153da:	af00      	add	r7, sp, #0
	/* Set Application Buffers */
	  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80153dc:	2200      	movs	r2, #0
 80153de:	4907      	ldr	r1, [pc, #28]	@ (80153fc <TEMPLATE_Init+0x24>)
 80153e0:	4807      	ldr	r0, [pc, #28]	@ (8015400 <TEMPLATE_Init+0x28>)
 80153e2:	f7ff ff43 	bl	801526c <USBD_CDC_SetTxBuffer>
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80153e6:	4907      	ldr	r1, [pc, #28]	@ (8015404 <TEMPLATE_Init+0x2c>)
 80153e8:	4805      	ldr	r0, [pc, #20]	@ (8015400 <TEMPLATE_Init+0x28>)
 80153ea:	f7ff ff61 	bl	80152b0 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80153ee:	4804      	ldr	r0, [pc, #16]	@ (8015400 <TEMPLATE_Init+0x28>)
 80153f0:	f7ff ffbc 	bl	801536c <USBD_CDC_ReceivePacket>
	  return (USBD_OK);
 80153f4:	2300      	movs	r3, #0

}
 80153f6:	4618      	mov	r0, r3
 80153f8:	bd80      	pop	{r7, pc}
 80153fa:	bf00      	nop
 80153fc:	20003914 	.word	0x20003914
 8015400:	2000055c 	.word	0x2000055c
 8015404:	20003114 	.word	0x20003114

08015408 <TEMPLATE_DeInit>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t TEMPLATE_DeInit(void)
{
 8015408:	b480      	push	{r7}
 801540a:	af00      	add	r7, sp, #0
  /*
     Add your deinitialization code here
  */
  return (0);
 801540c:	2300      	movs	r3, #0
}
 801540e:	4618      	mov	r0, r3
 8015410:	46bd      	mov	sp, r7
 8015412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015416:	4770      	bx	lr

08015418 <TEMPLATE_Control>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t TEMPLATE_Control(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8015418:	b480      	push	{r7}
 801541a:	b083      	sub	sp, #12
 801541c:	af00      	add	r7, sp, #0
 801541e:	4603      	mov	r3, r0
 8015420:	6039      	str	r1, [r7, #0]
 8015422:	71fb      	strb	r3, [r7, #7]
 8015424:	4613      	mov	r3, r2
 8015426:	80bb      	strh	r3, [r7, #4]
  UNUSED(length);

  switch (cmd)
 8015428:	79fb      	ldrb	r3, [r7, #7]
 801542a:	2b23      	cmp	r3, #35	@ 0x23
 801542c:	f200 8098 	bhi.w	8015560 <TEMPLATE_Control+0x148>
 8015430:	a201      	add	r2, pc, #4	@ (adr r2, 8015438 <TEMPLATE_Control+0x20>)
 8015432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015436:	bf00      	nop
 8015438:	08015561 	.word	0x08015561
 801543c:	08015561 	.word	0x08015561
 8015440:	08015561 	.word	0x08015561
 8015444:	08015561 	.word	0x08015561
 8015448:	08015561 	.word	0x08015561
 801544c:	08015561 	.word	0x08015561
 8015450:	08015561 	.word	0x08015561
 8015454:	08015561 	.word	0x08015561
 8015458:	08015561 	.word	0x08015561
 801545c:	08015561 	.word	0x08015561
 8015460:	08015561 	.word	0x08015561
 8015464:	08015561 	.word	0x08015561
 8015468:	08015561 	.word	0x08015561
 801546c:	08015561 	.word	0x08015561
 8015470:	08015561 	.word	0x08015561
 8015474:	08015561 	.word	0x08015561
 8015478:	08015561 	.word	0x08015561
 801547c:	08015561 	.word	0x08015561
 8015480:	08015561 	.word	0x08015561
 8015484:	08015561 	.word	0x08015561
 8015488:	08015561 	.word	0x08015561
 801548c:	08015561 	.word	0x08015561
 8015490:	08015561 	.word	0x08015561
 8015494:	08015561 	.word	0x08015561
 8015498:	08015561 	.word	0x08015561
 801549c:	08015561 	.word	0x08015561
 80154a0:	08015561 	.word	0x08015561
 80154a4:	08015561 	.word	0x08015561
 80154a8:	08015561 	.word	0x08015561
 80154ac:	08015561 	.word	0x08015561
 80154b0:	08015561 	.word	0x08015561
 80154b4:	08015561 	.word	0x08015561
 80154b8:	080154c9 	.word	0x080154c9
 80154bc:	0801550d 	.word	0x0801550d
 80154c0:	08015561 	.word	0x08015561
 80154c4:	08015561 	.word	0x08015561
    case CDC_CLEAR_COMM_FEATURE:
      /* Add your code here */
      break;

    case CDC_SET_LINE_CODING:
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | \
 80154c8:	683b      	ldr	r3, [r7, #0]
 80154ca:	781b      	ldrb	r3, [r3, #0]
 80154cc:	461a      	mov	r2, r3
 80154ce:	683b      	ldr	r3, [r7, #0]
 80154d0:	3301      	adds	r3, #1
 80154d2:	781b      	ldrb	r3, [r3, #0]
 80154d4:	021b      	lsls	r3, r3, #8
 80154d6:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 80154d8:	683b      	ldr	r3, [r7, #0]
 80154da:	3302      	adds	r3, #2
 80154dc:	781b      	ldrb	r3, [r3, #0]
 80154de:	041b      	lsls	r3, r3, #16
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | \
 80154e0:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 80154e2:	683b      	ldr	r3, [r7, #0]
 80154e4:	3303      	adds	r3, #3
 80154e6:	781b      	ldrb	r3, [r3, #0]
 80154e8:	061b      	lsls	r3, r3, #24
 80154ea:	4313      	orrs	r3, r2
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | \
 80154ec:	461a      	mov	r2, r3
 80154ee:	4b20      	ldr	r3, [pc, #128]	@ (8015570 <TEMPLATE_Control+0x158>)
 80154f0:	601a      	str	r2, [r3, #0]
      linecoding.format     = pbuf[4];
 80154f2:	683b      	ldr	r3, [r7, #0]
 80154f4:	791a      	ldrb	r2, [r3, #4]
 80154f6:	4b1e      	ldr	r3, [pc, #120]	@ (8015570 <TEMPLATE_Control+0x158>)
 80154f8:	711a      	strb	r2, [r3, #4]
      linecoding.paritytype = pbuf[5];
 80154fa:	683b      	ldr	r3, [r7, #0]
 80154fc:	795a      	ldrb	r2, [r3, #5]
 80154fe:	4b1c      	ldr	r3, [pc, #112]	@ (8015570 <TEMPLATE_Control+0x158>)
 8015500:	715a      	strb	r2, [r3, #5]
      linecoding.datatype   = pbuf[6];
 8015502:	683b      	ldr	r3, [r7, #0]
 8015504:	799a      	ldrb	r2, [r3, #6]
 8015506:	4b1a      	ldr	r3, [pc, #104]	@ (8015570 <TEMPLATE_Control+0x158>)
 8015508:	719a      	strb	r2, [r3, #6]

      /* Add your code here */
      break;
 801550a:	e02a      	b.n	8015562 <TEMPLATE_Control+0x14a>

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t)(linecoding.bitrate);
 801550c:	4b18      	ldr	r3, [pc, #96]	@ (8015570 <TEMPLATE_Control+0x158>)
 801550e:	681b      	ldr	r3, [r3, #0]
 8015510:	b2da      	uxtb	r2, r3
 8015512:	683b      	ldr	r3, [r7, #0]
 8015514:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(linecoding.bitrate >> 8);
 8015516:	4b16      	ldr	r3, [pc, #88]	@ (8015570 <TEMPLATE_Control+0x158>)
 8015518:	681b      	ldr	r3, [r3, #0]
 801551a:	0a1a      	lsrs	r2, r3, #8
 801551c:	683b      	ldr	r3, [r7, #0]
 801551e:	3301      	adds	r3, #1
 8015520:	b2d2      	uxtb	r2, r2
 8015522:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(linecoding.bitrate >> 16);
 8015524:	4b12      	ldr	r3, [pc, #72]	@ (8015570 <TEMPLATE_Control+0x158>)
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	0c1a      	lsrs	r2, r3, #16
 801552a:	683b      	ldr	r3, [r7, #0]
 801552c:	3302      	adds	r3, #2
 801552e:	b2d2      	uxtb	r2, r2
 8015530:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(linecoding.bitrate >> 24);
 8015532:	4b0f      	ldr	r3, [pc, #60]	@ (8015570 <TEMPLATE_Control+0x158>)
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	0e1a      	lsrs	r2, r3, #24
 8015538:	683b      	ldr	r3, [r7, #0]
 801553a:	3303      	adds	r3, #3
 801553c:	b2d2      	uxtb	r2, r2
 801553e:	701a      	strb	r2, [r3, #0]
      pbuf[4] = linecoding.format;
 8015540:	683b      	ldr	r3, [r7, #0]
 8015542:	3304      	adds	r3, #4
 8015544:	4a0a      	ldr	r2, [pc, #40]	@ (8015570 <TEMPLATE_Control+0x158>)
 8015546:	7912      	ldrb	r2, [r2, #4]
 8015548:	701a      	strb	r2, [r3, #0]
      pbuf[5] = linecoding.paritytype;
 801554a:	683b      	ldr	r3, [r7, #0]
 801554c:	3305      	adds	r3, #5
 801554e:	4a08      	ldr	r2, [pc, #32]	@ (8015570 <TEMPLATE_Control+0x158>)
 8015550:	7952      	ldrb	r2, [r2, #5]
 8015552:	701a      	strb	r2, [r3, #0]
      pbuf[6] = linecoding.datatype;
 8015554:	683b      	ldr	r3, [r7, #0]
 8015556:	3306      	adds	r3, #6
 8015558:	4a05      	ldr	r2, [pc, #20]	@ (8015570 <TEMPLATE_Control+0x158>)
 801555a:	7992      	ldrb	r2, [r2, #6]
 801555c:	701a      	strb	r2, [r3, #0]

      /* Add your code here */
      break;
 801555e:	e000      	b.n	8015562 <TEMPLATE_Control+0x14a>
    case CDC_SEND_BREAK:
      /* Add your code here */
      break;

    default:
      break;
 8015560:	bf00      	nop
  }

  return (0);
 8015562:	2300      	movs	r3, #0
}
 8015564:	4618      	mov	r0, r3
 8015566:	370c      	adds	r7, #12
 8015568:	46bd      	mov	sp, r7
 801556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801556e:	4770      	bx	lr
 8015570:	20000168 	.word	0x20000168

08015574 <TEMPLATE_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t TEMPLATE_Receive(uint8_t *Buf, uint32_t *Len)
{
 8015574:	b580      	push	{r7, lr}
 8015576:	b082      	sub	sp, #8
 8015578:	af00      	add	r7, sp, #0
 801557a:	6078      	str	r0, [r7, #4]
 801557c:	6039      	str	r1, [r7, #0]
	 HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_9);
 801557e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8015582:	480a      	ldr	r0, [pc, #40]	@ (80155ac <TEMPLATE_Receive+0x38>)
 8015584:	f7ec f8d6 	bl	8001734 <HAL_GPIO_TogglePin>

	  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, *Len);
 8015588:	683b      	ldr	r3, [r7, #0]
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	461a      	mov	r2, r3
 801558e:	6879      	ldr	r1, [r7, #4]
 8015590:	4807      	ldr	r0, [pc, #28]	@ (80155b0 <TEMPLATE_Receive+0x3c>)
 8015592:	f7ff fe6b 	bl	801526c <USBD_CDC_SetTxBuffer>
	  USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8015596:	4806      	ldr	r0, [pc, #24]	@ (80155b0 <TEMPLATE_Receive+0x3c>)
 8015598:	f7ff fea8 	bl	80152ec <USBD_CDC_TransmitPacket>

	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801559c:	4804      	ldr	r0, [pc, #16]	@ (80155b0 <TEMPLATE_Receive+0x3c>)
 801559e:	f7ff fee5 	bl	801536c <USBD_CDC_ReceivePacket>
	  return (USBD_OK);
 80155a2:	2300      	movs	r3, #0
}
 80155a4:	4618      	mov	r0, r3
 80155a6:	3708      	adds	r7, #8
 80155a8:	46bd      	mov	sp, r7
 80155aa:	bd80      	pop	{r7, pc}
 80155ac:	42022000 	.word	0x42022000
 80155b0:	2000055c 	.word	0x2000055c

080155b4 <TEMPLATE_TransmitCplt>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t TEMPLATE_TransmitCplt(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80155b4:	b480      	push	{r7}
 80155b6:	b085      	sub	sp, #20
 80155b8:	af00      	add	r7, sp, #0
 80155ba:	60f8      	str	r0, [r7, #12]
 80155bc:	60b9      	str	r1, [r7, #8]
 80155be:	4613      	mov	r3, r2
 80155c0:	71fb      	strb	r3, [r7, #7]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);

  return (0);
 80155c2:	2300      	movs	r3, #0
}
 80155c4:	4618      	mov	r0, r3
 80155c6:	3714      	adds	r7, #20
 80155c8:	46bd      	mov	sp, r7
 80155ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155ce:	4770      	bx	lr

080155d0 <memset>:
 80155d0:	4402      	add	r2, r0
 80155d2:	4603      	mov	r3, r0
 80155d4:	4293      	cmp	r3, r2
 80155d6:	d100      	bne.n	80155da <memset+0xa>
 80155d8:	4770      	bx	lr
 80155da:	f803 1b01 	strb.w	r1, [r3], #1
 80155de:	e7f9      	b.n	80155d4 <memset+0x4>

080155e0 <__libc_init_array>:
 80155e0:	b570      	push	{r4, r5, r6, lr}
 80155e2:	4d0d      	ldr	r5, [pc, #52]	@ (8015618 <__libc_init_array+0x38>)
 80155e4:	2600      	movs	r6, #0
 80155e6:	4c0d      	ldr	r4, [pc, #52]	@ (801561c <__libc_init_array+0x3c>)
 80155e8:	1b64      	subs	r4, r4, r5
 80155ea:	10a4      	asrs	r4, r4, #2
 80155ec:	42a6      	cmp	r6, r4
 80155ee:	d109      	bne.n	8015604 <__libc_init_array+0x24>
 80155f0:	4d0b      	ldr	r5, [pc, #44]	@ (8015620 <__libc_init_array+0x40>)
 80155f2:	2600      	movs	r6, #0
 80155f4:	4c0b      	ldr	r4, [pc, #44]	@ (8015624 <__libc_init_array+0x44>)
 80155f6:	f000 f825 	bl	8015644 <_init>
 80155fa:	1b64      	subs	r4, r4, r5
 80155fc:	10a4      	asrs	r4, r4, #2
 80155fe:	42a6      	cmp	r6, r4
 8015600:	d105      	bne.n	801560e <__libc_init_array+0x2e>
 8015602:	bd70      	pop	{r4, r5, r6, pc}
 8015604:	f855 3b04 	ldr.w	r3, [r5], #4
 8015608:	3601      	adds	r6, #1
 801560a:	4798      	blx	r3
 801560c:	e7ee      	b.n	80155ec <__libc_init_array+0xc>
 801560e:	f855 3b04 	ldr.w	r3, [r5], #4
 8015612:	3601      	adds	r6, #1
 8015614:	4798      	blx	r3
 8015616:	e7f2      	b.n	80155fe <__libc_init_array+0x1e>
 8015618:	08015708 	.word	0x08015708
 801561c:	08015708 	.word	0x08015708
 8015620:	08015708 	.word	0x08015708
 8015624:	0801570c 	.word	0x0801570c

08015628 <memcpy>:
 8015628:	440a      	add	r2, r1
 801562a:	1e43      	subs	r3, r0, #1
 801562c:	4291      	cmp	r1, r2
 801562e:	d100      	bne.n	8015632 <memcpy+0xa>
 8015630:	4770      	bx	lr
 8015632:	b510      	push	{r4, lr}
 8015634:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015638:	4291      	cmp	r1, r2
 801563a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801563e:	d1f9      	bne.n	8015634 <memcpy+0xc>
 8015640:	bd10      	pop	{r4, pc}
	...

08015644 <_init>:
 8015644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015646:	bf00      	nop
 8015648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801564a:	bc08      	pop	{r3}
 801564c:	469e      	mov	lr, r3
 801564e:	4770      	bx	lr

08015650 <_fini>:
 8015650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015652:	bf00      	nop
 8015654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015656:	bc08      	pop	{r3}
 8015658:	469e      	mov	lr, r3
 801565a:	4770      	bx	lr
