{"vcs1":{"timestamp_begin":1684265954.453084016, "rt":1.30, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1684265955.847411953, "rt":1.26, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1684265957.172987407, "rt":0.42, "ut":0.21, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265953.810046056}
{"VCS_COMP_START_TIME": 1684265953.810046056}
{"VCS_COMP_END_TIME": 1684265959.050124189}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330324}}
{"stitch_vcselab": {"peak_mem": 211888}}
