<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd"><html>	<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">	<title>Vivado HLS Report Comparison</title></head>	<body>	<center><h1>Vivado HLS Report Comparison</h1></center><h2 style="background-color:#f7f7ff;">All Compared Solutions</h2>	<b style="padding-left:20px;">no_opt:</b> xc7vx485tffg1157-1<br>	<b style="padding-left:20px;">Dflow_pipeline_load:</b> xc7vx485tffg1157-1<br>	<b style="padding-left:20px;">pipeline_compute_innermost:</b> xc7vx485tffg1157-1<br>	<b style="padding-left:20px;">pipeline_compute_outermost:</b> xc7vx485tffg1157-1<br><h2 style="background-color:#f7f7ff;">Performance Estimates</h2><ul><li><b>Timing</b><br><br><ul><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;">Clock</th><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">no_opt</th><th align="center" style="background-color:#CCECFF;">Dflow_pipeline_load</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_innermost</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_outermost</th><tr><td align="null" style="background-color:#CCECFF;">ap_clk</td><td align="null" style="background-color:#CCECFF;">Target</td><td align="null" style="background-color:#CCECFF;">10.00 ns</td><td align="null" style="background-color:#CCECFF;">10.00 ns</td><td align="null" style="background-color:#CCECFF;">10.00 ns</td><td align="null" style="background-color:#CCECFF;">10.00 ns</td></tr><tr><td align="null" style="background-color:#CCECFF;"></td><td align="null" style="background-color:#CCECFF;">Estimated</td><td align="null" style="background-color:#CCECFF;">7.836 ns</td><td align="null" style="background-color:#CCECFF;">8.035 ns</td><td align="null" style="background-color:#CCECFF;">6.610 ns</td><td align="null" style="background-color:#CCECFF;">8.035 ns</td></tr></table></ul></li></ul><ul><li><b>Latency</b><br><br><ul><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">no_opt</th><th align="center" style="background-color:#CCECFF;">Dflow_pipeline_load</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_innermost</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_outermost</th><tr><td align="null" style="background-color:#CCECFF;">Latency (cycles)</td><td align="null" style="background-color:#CCECFF;">min</td><td align="null" style="background-color:#CCECFF;">28</td><td align="null" style="background-color:#CCECFF;">23</td><td align="null" style="background-color:#CCECFF;">17</td><td align="null" style="background-color:#CCECFF;">19</td></tr><tr><td align="null" style="background-color:#CCECFF;"></td><td align="null" style="background-color:#CCECFF;">max</td><td align="null" style="background-color:#CCECFF;">30</td><td align="null" style="background-color:#CCECFF;">26</td><td align="null" style="background-color:#CCECFF;">20</td><td align="null" style="background-color:#CCECFF;">19</td></tr><tr><td align="null" style="background-color:#CCECFF;">Latency (absolute)</td><td align="null" style="background-color:#CCECFF;">min</td><td align="null" style="background-color:#CCECFF;">0.280 us</td><td align="null" style="background-color:#CCECFF;">0.230 us</td><td align="null" style="background-color:#CCECFF;">0.170 us</td><td align="null" style="background-color:#CCECFF;">0.190 us</td></tr><tr><td align="null" style="background-color:#CCECFF;"></td><td align="null" style="background-color:#CCECFF;">max</td><td align="null" style="background-color:#CCECFF;">0.300 us</td><td align="null" style="background-color:#CCECFF;">0.260 us</td><td align="null" style="background-color:#CCECFF;">0.200 us</td><td align="null" style="background-color:#CCECFF;">0.190 us</td></tr><tr><td align="null" style="background-color:#CCECFF;">Interval (cycles)</td><td align="null" style="background-color:#CCECFF;">min</td><td align="null" style="background-color:#CCECFF;">28</td><td align="null" style="background-color:#CCECFF;">20</td><td align="null" style="background-color:#CCECFF;">14</td><td align="null" style="background-color:#CCECFF;">12</td></tr><tr><td align="null" style="background-color:#CCECFF;"></td><td align="null" style="background-color:#CCECFF;">max</td><td align="null" style="background-color:#CCECFF;">30</td><td align="null" style="background-color:#CCECFF;">20</td><td align="null" style="background-color:#CCECFF;">14</td><td align="null" style="background-color:#CCECFF;">12</td></tr></table></ul></li></ul><h2 style="background-color:#f7f7ff;">Utilization Estimates</h2><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">no_opt</th><th align="center" style="background-color:#CCECFF;">Dflow_pipeline_load</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_innermost</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_outermost</th><tr><td align="null" style="background-color:#CCECFF;">BRAM_18K</td><td align="null" style="background-color:#CCECFF;">0</td><td align="null" style="background-color:#CCECFF;">0</td><td align="null" style="background-color:#CCECFF;">0</td><td align="null" style="background-color:#CCECFF;">2</td></tr><tr><td align="null" style="background-color:#CCECFF;">DSP48E</td><td align="null" style="background-color:#CCECFF;">3</td><td align="null" style="background-color:#CCECFF;">3</td><td align="null" style="background-color:#CCECFF;">3</td><td align="null" style="background-color:#CCECFF;">6</td></tr><tr><td align="null" style="background-color:#CCECFF;">FF</td><td align="null" style="background-color:#CCECFF;">674</td><td align="null" style="background-color:#CCECFF;">469</td><td align="null" style="background-color:#CCECFF;">512</td><td align="null" style="background-color:#CCECFF;">460</td></tr><tr><td align="null" style="background-color:#CCECFF;">LUT</td><td align="null" style="background-color:#CCECFF;">767</td><td align="null" style="background-color:#CCECFF;">1074</td><td align="null" style="background-color:#CCECFF;">1140</td><td align="null" style="background-color:#CCECFF;">1019</td></tr><tr><td align="null" style="background-color:#CCECFF;">URAM</td><td align="null" style="background-color:#CCECFF;">0</td><td align="null" style="background-color:#CCECFF;">0</td><td align="null" style="background-color:#CCECFF;">0</td><td align="null" style="background-color:#CCECFF;">0</td></tr></table><h2 style="background-color:#f7f7ff;">Resource Usage Implementation</h2><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">no_opt</th><th align="center" style="background-color:#CCECFF;">Dflow_pipeline_load</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_innermost</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_outermost</th><tr><td align="null" style="background-color:#CCECFF;">RTL</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td></tr><tr><td align="null" style="background-color:#CCECFF;">SLICE</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">LUT</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">FF</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">DSP</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">SRL</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">BRAM</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr></table>	<b style="padding-left:20px;"></b> Need to run vivado synthesis/implementation to populate the real data for "-"<br><h2 style="background-color:#f7f7ff;">Final Timing Implementation</h2><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">no_opt</th><th align="center" style="background-color:#CCECFF;">Dflow_pipeline_load</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_innermost</th><th align="center" style="background-color:#CCECFF;">pipeline_compute_outermost</th><tr><td align="null" style="background-color:#CCECFF;">RTL</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td></tr><tr><td align="null" style="background-color:#CCECFF;">CP required</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">CP achieved post-synthesis</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">CP achieved post-implemetation</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr></table>	<b style="padding-left:20px;"></b> Need to run vivado synthesis/implementation to populate the real data for "-"<br>	</body></html>