$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # rs1 [31:0] $end
  $var wire 32 $ rs2_or_imm [31:0] $end
  $var wire 32 % pc [31:0] $end
  $var wire 32 & alu_out [31:0] $end
  $var wire 1 ' br_auipc_enable $end
  $var wire 1 ( jal_enable $end
  $var wire 1 ) rst $end
  $var wire 32 * nextPC [31:0] $end
  $scope module smolNextPC $end
   $var wire 32 # rs1 [31:0] $end
   $var wire 32 $ rs2_or_imm [31:0] $end
   $var wire 32 % pc [31:0] $end
   $var wire 32 & alu_out [31:0] $end
   $var wire 1 ' br_auipc_enable $end
   $var wire 1 ( jal_enable $end
   $var wire 1 ) rst $end
   $var wire 32 * nextPC [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
0'
0(
0)
b00000000000000000000000000000100 *
#1
#2
#3
#4
#5
b00000000000000000000000000001010 #
b00000000000000000000000000000010 $
1(
b00000000000000000000000000001100 *
#6
0(
b00000000000000000000000000000100 *
#7
#8
b00000000000000000000000001100100 &
1'
b00000000000000000000000001100100 *
#9
#10
b00000000000000000000000000001000 &
b00000000000000000000000000001000 *
#11
0'
b00000000000000000000000000000100 *
#12
1)
b00000000000000000000000000000000 *
#13
0)
b00000000000000000000000000000100 *
#14
#15
#16
#17
#18
#19
