

================================================================
== Vitis HLS Report for 'macply'
================================================================
* Date:           Mon Jun 26 11:08:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  21.366 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 21.3>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_V_read_2 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %y_V_read" [src/runge_kutta_45.cpp:4]   --->   Operation 2 'read' 'y_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read_2 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %x_V_read" [src/runge_kutta_45.cpp:4]   --->   Operation 3 'read' 'x_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%result_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %result_V_read" [src/runge_kutta_45.cpp:4]   --->   Operation 4 'read' 'result_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i85 %x_V_read_2"   --->   Operation 5 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i85 %y_V_read_2"   --->   Operation 6 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (14.5ns)   --->   "%r_V = mul i170 %sext_ln1319, i170 %sext_ln1317"   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 14.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i170 %r_V"   --->   Operation 8 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (6.78ns)   --->   "%add_ln859 = add i177 %sext_ln859, i177 %result_V_read_1"   --->   Operation 9 'add' 'add_ln859' <Predicate = true> <Delay = 6.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln7 = ret i177 %add_ln859" [src/runge_kutta_45.cpp:7]   --->   Operation 10 'ret' 'ret_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read_2      (read) [ 00]
x_V_read_2      (read) [ 00]
result_V_read_1 (read) [ 00]
sext_ln1317     (sext) [ 00]
sext_ln1319     (sext) [ 00]
r_V             (mul ) [ 00]
sext_ln859      (sext) [ 00]
add_ln859       (add ) [ 00]
ret_ln7         (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i177"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="y_V_read_2_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="85" slack="0"/>
<pin id="12" dir="0" index="1" bw="85" slack="0"/>
<pin id="13" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read_2/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="x_V_read_2_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="85" slack="0"/>
<pin id="18" dir="0" index="1" bw="85" slack="0"/>
<pin id="19" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read_2/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="result_V_read_1_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="177" slack="0"/>
<pin id="24" dir="0" index="1" bw="177" slack="0"/>
<pin id="25" dir="1" index="2" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_read_1/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="sext_ln1317_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="85" slack="0"/>
<pin id="30" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sext_ln1319_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="85" slack="0"/>
<pin id="34" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="r_V_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="85" slack="0"/>
<pin id="38" dir="0" index="1" bw="85" slack="0"/>
<pin id="39" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sext_ln859_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="170" slack="0"/>
<pin id="44" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="add_ln859_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="170" slack="0"/>
<pin id="48" dir="0" index="1" bw="177" slack="0"/>
<pin id="49" dir="1" index="2" bw="177" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="6" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="4" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="31"><net_src comp="16" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="10" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="32" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="28" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="36" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="22" pin="2"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: macply : result_V_read | {1 }
	Port: macply : x_V_read | {1 }
	Port: macply : y_V_read | {1 }
  - Chain level:
	State 1
		r_V : 1
		sext_ln859 : 2
		add_ln859 : 3
		ret_ln7 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |       add_ln859_fu_46      |    0    |    0    |   184   |
|----------|----------------------------|---------|---------|---------|
|    mul   |          r_V_fu_36         |    15   |    0    |   110   |
|----------|----------------------------|---------|---------|---------|
|          |    y_V_read_2_read_fu_10   |    0    |    0    |    0    |
|   read   |    x_V_read_2_read_fu_16   |    0    |    0    |    0    |
|          | result_V_read_1_read_fu_22 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln1317_fu_28     |    0    |    0    |    0    |
|   sext   |      sext_ln1319_fu_32     |    0    |    0    |    0    |
|          |      sext_ln859_fu_42      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    15   |    0    |   294   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   294  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |    0   |   294  |
+-----------+--------+--------+--------+
