heterogen processor pipelin product cipher applic isuru nawinn mahanama wickramasingh roshan ragel member ieee swarnalatha radhakrishnan depart comput engin univers peradeniya peradeniya sri lanka abstract process data receiv stream task common perform modern embed devic wide rang applic multimedia encod decod play media network switch rout digit secur scientif data process process calcul intens requir process power hardwar acceler method increas perform applic constitut area studi paper evalu method process stream data multi processor pipelin architectur hardwar base multipl processor system chip mpsoc data encrypt algorithm case studi algorithm partit coars grain level map mpsoc processor core pipelin configur xtensa core system select optim strengthen prune resourc processor core optim system evalu compar optim singl processor system chip soc applic multipl processor pipelin system data encrypt algorithm observ provid speed time singl processor system close ideal speed stage pipelin term embed system encrypt mpsoc multipl processor pipelin stream applic introduct stream applic simpli stream applic program perform oper stream data program read data continu input stream perform requir oper output process data stream obvious usag stream applic multimedia process encod decod video imag audio data essenti stream natur stream input data repres sequenc pixel video frame audio signal exampl simpl jpeg encod system read block pixel data raw imag input stream perform dct transform quantiz entropi encod huffman encod data write data obvious observ number applic process stream data data packet process network system data encrypt decrypt record sensori data mathemat process system bioinformat scenario identifi stream natur devic perform process stream data factor perform chip area power consumpt critic context project focus will design process system stream applic regard mention factor mpsoc system chip soc applic specif embed comput devic design perform specif task multipl processor system chip mpsoc suggest process system processor core integr singl chip substrat multi core variant soc typic mpsoc consist set processor core share dedic memori block interconnect peripher devic interfac mpsoc architectur scrutin studi multipl processor pipelin intend process stream data multipl processor pipelin basic idea processor core system achiev parallel process order multipl processor singl applic program program partit partit map processor latest approach map stream applic multipl processor system implement system pipelin multipl processor system fig fig multi processor pipelin core connect sequenti manner partit program map core nawinn wickramasingh ragel radhakrishnan depart comput engin univers peradeniya peradeniya sri lanka phone mail isurunawinn separ task partit stream applic program sit pipelin processor primari idea devis system improv throughput amount ideal throughput increas proport number pipelin processor biggest problem instruct pipelin insid processor flush pipelin complet branch instruct break flow render part execut instruct useless fortun case task level pipelin stream applic multi processor pipelin expect provid high throughput concept heterogen multiprocess pictur consid effici processor pipelin processor core pipelin ident processor high util underutil depend weight task run processor situat bottleneck creat high util point tailor processor core task rid problem avoid bottleneck pipelin increas perform processor core aspect make system heterogen paper multi processor pipelin architectur custom product cipher algorithm hardwar base mpsoc algorithm partit coars grain level map mpsoc processor core pipelin commerci tool mpsoc configur configur detail architectur perform improv pipelin architectur report paper rest paper organ list discuss work area iii highlight tool technolog detail case studi applic consid product cipher detail hardwar system report present paper conclud vii work mpsoc heart embed devic concept heterogen pipelin mpsoc fair arena research carri numer experi processor pipelin heterogen mpsoc look stream applic heterogen pipelin mpsoc research princeton consid advantag pipelin mpsoc stream applic general identifi improv multimedia network look multimedia applic audio video compress encrypt research unsw target develop heterogen pipelin architectur method design space explor jpeg compress algorithm mpsoc architectur case studi carri extens perform process design aspect design multipl processor system stream applic parallel algorithm task level identifi degre paralleliz possess algorithm effici map target architectur easi task sheer size design space task overwhelm perform automat bigger challeng demand area attempt research depart comput scienc univers amsterdam leiden embed centr leiden univers develop framework name daedalus claim perform parallel automat aid kahn process network kpn effici explor design space order optim approach comput scienc artifici intellig laboratori massachusett institut technolog develop program languag name streamit implement stream algorithm structur streamit design parallel implement algorithm applic develop target shelf processor architectur design claim applic optim intend architectur stream applic cryptographi major subgroup arena long time inher stream natur encrypt technolog research deep experi stream processor system irrespect singl processor system multi processor system research singl processor system encrypt place extens outcom commerci research multipl processor system mpsoc common fpga base multipl processor solut cryptographi research depart comput engin rochest institut technolog harri corpor communic divis take promin place fpga base multi processor system singl chip crypto applic isol soft core nio processor share data crypto engin employ fpga base singl chip cryptograph techniqu crypto engin custom implement advanc encrypt standard advanc encrypt standard asynchron share memori multiprocessor scott smith depart electr comput engin bois state univers consid promin studi advanc encrypt standard util multipl processor system architectur multiprocessor system asynchron bus system scalabl increas achiev scalabl smith global asynchron local synchron gal design strategi global clock system processor design processor topic interest research applic scenario design process improv primari area perform optim estim perform improv gain architectur respect chip area overhead focus studi perform gain provid custom novel architectur multipl processor pipelin stream applic iii tool technolog studi host tool provid xtensa environ tensilica xtensa xplorer ide serv cockpit process detail descript tool technolog tensilica xtensa xplorer tensilica processor toolkit integr design environ comprehens processor design simul evalu optim integr develop environ ide tensilica xtensa xplorer major tool contain tensilica processor toolkit ide full graphic user interfac centr design simul analyz process singl multipl processor model simul analysi perform graphic environ addit capabl fulli integr xtensa softwar toolkit facilit applic develop simul debug evalu optim develop environ xtensa xplorer gateway xtensa processor generat generat soft processor core configur processor configur creat final automat verifi generat match xtensa processor built xtensa xplorer facil estim actual chip area power requir configur core xtensa processor core xtensa ide facilit configur type xtensa processor core xtensa xtensa studi xtensa processor core util intend system design isa core compris bit instruct util bit instruct higher instruct densiti requir size properti data instruct cach ram rom multipl processor system main approach model simul multipl processor system xtensa environ xtensa model protocol xtmp model xtensa systemc model systemc model tool provid api xtensa instruct set simul iss xtmp simul describ standard code xtensa environ multipl processor system design multipl processor subsystem xtensa xplorer ide autom creation develop subsystem design phase subsystem design configur variabl requir final stage applic processor configur defin build project share project subsystem debug profil xtmp simul xtsc simul simul xtensa xplorer facilit three simul mode design choos debug profil design system respect dialog launch configur task creat xplorer ide launch configur contain detail binari argument simul paramet xtensa support type launch configur simul purpos xtensa singl core launch launch singl multi core system case studi demonstr practic studi set encrypt algorithm embed applic select product cipher combin encrypt algorithm design algorithm embed encrypt algorithm design simpl consum minim process power compromis impli level secur hand product cipher requir higher process power provid better secur product cipher design support studi reason complex comput provid suffici eas partit process consum consider amount time select embed encrypt algorithm product cipher idea intern data encrypt algorithm idea propos replac des data encrypt standard block cipher oper bit block plain text bit key full idea algorithm run round algorithm run round skipjack skipjack origin develop nation secur agenc usa secur phone declassifi skipjack block cipher oper bit block plain text bit key run round raiden raiden cipher develop replac tea algorithm prove easili breakabl small block cipher oper bit block plain text bit key version run round idea skipjack algorithm requir special process key encrypt consid comput complex three algorithm idea complex raiden complex depict fig product cipher creat combin three algorithm oper bit data block bit key bit block plain text encrypt time idea algorithm time skipjack algorithm final time raiden algorithm three cipher appli uneven order effect cipher rough balanc help partit algorithm key skipjack encrypt product cipher bit bit key decrypt algorithm design parallel order verifi correct product cipher product cipher evalu perform hardwar system singl processor system singl processor hardwar platform develop product cipher benchmark system built xtensa processor core configur calibr best perform applic adjust resourc core perform number test simul featur optim singl processor system xtensa isa overhead loop instruct sign extend bit normal shift amount bit bit multipli associ instruct cach associ data cach multipl processor pipelin system product cipher algorithm divid partit implement pipelin partit encrypt idea time partit encrypt idea time partit encrypt skipjack time partit encrypt skipjack time partit encrypt raiden time bit plain text block incom stream pass partit sequenti ultim achiev exact encrypt origin product cipher partit map processor core connect pipelin illustr figur connect processor core share memori adjac core pipelin share access buffer locat share memori make total buffer system share memori encrypt key core initi ident processor core pipelin stage system simul resourc util observ processor core pipelin base observ excess resourc prune util processor extra resourc high util processor creat bottleneck pipelin actual chip area processor core core power requir vari chang process repeat number time reason optim explor design space extrem complex process final system select optim minim chip area minim power requir featur processor core optim multipl processor pipelin system common featur core xtensa isa overhead loop instruct sign extend bit normal shift amount fig product cipher benchmark stream applic specif featur power focus system core core associ instruct cach associ data cach bit bit multipli core core associ instruct cach associ data cach core associ instruct cach associ data cach specif featur area focus system core core associ instruct cach associ data cach bit bit multipli core core associ instruct cach associ data cach bit bit multipli core associ instruct cach associ data cach bit bit multipli optim system focus power consumpt chip area major differ bit bit multipli core area focus system function unit improv perform system consum power requir chip area perform multipl processor pipelin system evalu compar singl processor system evalu singl processor multipl processor pipelin system perform core configur clock speed type system simul insid xtensa xplorer ide xtensa iss instruct set simul xtmp simul sampl plain text stream input run time microsecond calcul estim number total clock cycl describ run time total cycl count multipl processor system total cycl count system maximum cycl count core system singl processor system total cycl count core record total clock cycl count system simul sampl plain text stream present tabl estim run time total chip area total power present tabl multipl processor pipelin system consum power chip area oppos singl processor system time consum finish process obvious fact power focus multipl processor pipelin consum power area focus system requir higher chip area hardwar resourc explain previous perform measur defin calcul run time describ perform run time gain perform achiev optim multipl processor pipelin system optim singl processor system calcul perform gain perform multipl processor pipelin system perform singl processor system perform gain evalu respect overhead chip area power optim multipl processor pipelin system perform gain best valu achiev multipl processor pipelin system singl processor system fig multipl processor pipelin system product cipher processor core connect pipelin core run partit product cipher connect core share memori perform gain perform gain area overhead perform gain power overhead tabl record total clock cycl simul system processor system total clock cycl singl processor system initi multipl processor pipelin multipl processor pipelin power focus multipl processor pipelin area focus tabl estim run time chip area power simul system processor system run time total chip area total power singl processor system initi multipl processor pipelin multipl processor pipelin power focus multipl processor pipelin area focus vii conclus object studi explor perform gain achiev process architectur multipl processor pipelin stream applic product cipher encrypt algorithm benchmark partit pipelin stage implement multipl processor pipelin perform improv factor ideal perform gain stage pipelin gain achiev fair close ideal conceptu improv better communic mechan processor core share memori reduc time spent pass data core test studi sampl stream data block architectur hardwar pipelin better perform gain achiev longer input stream hardwar system test select optim order reduc time spent optim process perform complet design space explor expect provid better optim system time cost signific perform gain achiev compar increas power consumpt system gain perform relat increas overhead power consumpt result context embed applic power consumpt system critic matter gain perform observ relat increas chip area reason achiev aspect result impli perform improv multipl processor pipelin architectur achiev well util increment resourc general perform improv multipl processor pipelin system lie parallel stream applic addit configur hardwar system benefit architectur depend paralleliz applic number partit applic divid high complex partit balanc achiev high gain perform ultim conclud multipl processor pipelin system substanti perform gain stream applic refer wolf multimedia applic system chip proceed design forum shee parameswaran heterogen multiprocessor implement jpeg case studi proceed intern confer hardwar softwar design system synthesi code isss shee parameswaran erdo architectur explor heterogen multiprocessor system jpeg intern journal parallel program shee parameswaran design methodolog pipelin heterogen multi processor system proceed annual confer design autom dac stefanov pimentel erba polstra depretter thompson nikolov framework rapid system level explor synthesi program multimedia mpsoc proceed acm ieee ifip intern confer hardwar softwar design system synthesi code isss massachusett institut technolog streamit program languag http cag streamit kurdziel mackey smith boorman harri skiba fitzgerald lukowiak fpga base multi processor system singl chip crypto applic proceed militari communic confer milcom smith advanc encrypt standard asynchron share memori multiprocessor intern confer vlsi vlsi tensilica xtensa processor xtensa xplorer ide http rowen engin complex soc fast flexibl design configur processor massey lai propos block encrypt standard proceed eurocrypt springer verlag nation secur agenc nsa usa skipjack cipher specif http group toolkit document skipjack olabarrieta hernndez raiden cipher specif http raiden 