<stg><name>cnn</name>


<trans_list>

<trans id="1417" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %arrayidx6813_promoted5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_promoted5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %arrayidx6813_1791_promoted12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1791_promoted12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %arrayidx6813_2798_promoted19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2798_promoted19"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %arrayidx6813_3803_promoted26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3803_promoted26"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %arrayidx6813_4808_promoted33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4808_promoted33"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %arrayidx6813_1758_promoted36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_promoted36"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %arrayidx6813_1758_1_promoted43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_1_promoted43"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %arrayidx6813_1758_2_promoted50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_2_promoted50"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %arrayidx6813_1758_3_promoted57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_3_promoted57"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %arrayidx6813_1758_4_promoted64 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_4_promoted64"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %arrayidx6813_2770_promoted71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_promoted71"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %arrayidx6813_2770_1_promoted78 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_1_promoted78"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %arrayidx6813_2770_2_promoted85 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_2_promoted85"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %arrayidx6813_2770_3_promoted92 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_3_promoted92"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %arrayidx6813_2770_4_promoted99 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_4_promoted99"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %arrayidx6813_3776_promoted106 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_promoted106"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %arrayidx6813_3776_1_promoted113 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_1_promoted113"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
entry:18 %arrayidx6813_3776_2_promoted120 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_2_promoted120"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %arrayidx6813_3776_3_promoted127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_3_promoted127"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %arrayidx6813_3776_4_promoted134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_4_promoted134"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %arrayidx6813_4782_promoted141 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_promoted141"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
entry:22 %arrayidx6813_4782_1_promoted148 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_1_promoted148"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %arrayidx6813_4782_2_promoted155 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_2_promoted155"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %arrayidx6813_4782_3_promoted162 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_3_promoted162"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %arrayidx6813_4782_4_promoted169 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_4_promoted169"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %arrayidx6813_154_4413_promoted180 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4413_promoted180"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %arrayidx6813_154_1375_4_promoted183 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_1375_4_promoted183"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %arrayidx6813_154_2381_4_promoted190 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_2381_4_promoted190"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %arrayidx6813_154_3387_4_promoted197 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_3387_4_promoted197"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
entry:30 %arrayidx6813_154_4393_4_promoted204 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4393_4_promoted204"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %voutput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutput

]]></Node>
<StgValue><ssdm name="voutput_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %vweight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vweight

]]></Node>
<StgValue><ssdm name="vweight_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %vinput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vinput

]]></Node>
<StgValue><ssdm name="vinput_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %arrayidx6813_promoted2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_promoted2_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %arrayidx6813_1791_promoted9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1791_promoted9_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %arrayidx6813_2798_promoted16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2798_promoted16_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %arrayidx6813_3803_promoted23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3803_promoted23_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %arrayidx6813_4808_promoted30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4808_promoted30_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %arrayidx6813_1758_promoted40_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_promoted40_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %arrayidx6813_1758_1_promoted47_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_1_promoted47_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %arrayidx6813_1758_2_promoted54_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_2_promoted54_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %arrayidx6813_1758_3_promoted61_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_3_promoted61_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %arrayidx6813_1758_4_promoted68_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_4_promoted68_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %arrayidx6813_2770_promoted75_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_promoted75_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %arrayidx6813_2770_1_promoted82_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_1_promoted82_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %arrayidx6813_2770_2_promoted89_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_2_promoted89_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %arrayidx6813_2770_3_promoted96_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_3_promoted96_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %arrayidx6813_2770_4_promoted103_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_4_promoted103_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %arrayidx6813_3776_promoted110_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_promoted110_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %arrayidx6813_3776_1_promoted117_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_1_promoted117_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %arrayidx6813_3776_2_promoted124_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_2_promoted124_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %arrayidx6813_3776_3_promoted131_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_3_promoted131_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %arrayidx6813_3776_4_promoted138_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_4_promoted138_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %arrayidx6813_4782_promoted145_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_promoted145_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %arrayidx6813_4782_1_promoted152_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_1_promoted152_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %arrayidx6813_4782_2_promoted159_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_2_promoted159_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %arrayidx6813_4782_3_promoted166_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_3_promoted166_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %arrayidx6813_4782_4_promoted173_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_4_promoted173_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %arrayidx6813_154_4413_promoted177_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4413_promoted177_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %arrayidx6813_154_1375_4_promoted187_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_1375_4_promoted187_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %arrayidx6813_154_2381_4_promoted194_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_2381_4_promoted194_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %arrayidx6813_154_3387_4_promoted201_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_3387_4_promoted201_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %arrayidx6813_154_4393_4_promoted208_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4393_4_promoted208_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_7, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_16, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_6, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_16, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_17, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:67 %store_ln874 = store i5 0, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln874"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
entry:68 %br_ln874 = br void %VITIS_LOOP_889_2

]]></Node>
<StgValue><ssdm name="br_ln874"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_889_2:0 %i0_1 = load i5 %i0

]]></Node>
<StgValue><ssdm name="i0_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_889_2:1 %icmp_ln874 = icmp_eq  i5 %i0_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_889_2:2 %i0_2 = add i5 %i0_1, i5 1

]]></Node>
<StgValue><ssdm name="i0_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_889_2:3 %br_ln874 = br i1 %icmp_ln874, void %VITIS_LOOP_889_2.split, void %for.end155

]]></Node>
<StgValue><ssdm name="br_ln874"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_889_2.split:0 %trunc_ln874 = trunc i5 %i0_1

]]></Node>
<StgValue><ssdm name="trunc_ln874"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="32" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="32" op_363_bw="32" op_364_bw="32" op_365_bw="32" op_366_bw="32" op_367_bw="32" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="32" op_372_bw="32" op_373_bw="32" op_374_bw="32" op_375_bw="32" op_376_bw="32" op_377_bw="32" op_378_bw="32" op_379_bw="32" op_380_bw="32" op_381_bw="32" op_382_bw="32" op_383_bw="32" op_384_bw="32" op_385_bw="32" op_386_bw="32" op_387_bw="32" op_388_bw="32" op_389_bw="32" op_390_bw="32" op_391_bw="32" op_392_bw="32" op_393_bw="32" op_394_bw="32" op_395_bw="32" op_396_bw="32" op_397_bw="32" op_398_bw="32" op_399_bw="32" op_400_bw="32" op_401_bw="32" op_402_bw="64" op_403_bw="4">
<![CDATA[
VITIS_LOOP_889_2.split:3 %call_ln881 = call void @load_weight_S0, i32 %weight_0_0_0, i32 %weight_0_0_1, i32 %weight_0_0_2, i32 %weight_0_0_3, i32 %weight_0_0_4, i32 %weight_0_1_0, i32 %weight_0_1_1, i32 %weight_0_1_2, i32 %weight_0_1_3, i32 %weight_0_1_4, i32 %weight_0_2_0, i32 %weight_0_2_1, i32 %weight_0_2_2, i32 %weight_0_2_3, i32 %weight_0_2_4, i32 %weight_0_3_0, i32 %weight_0_3_1, i32 %weight_0_3_2, i32 %weight_0_3_3, i32 %weight_0_3_4, i32 %weight_0_4_0, i32 %weight_0_4_1, i32 %weight_0_4_2, i32 %weight_0_4_3, i32 %weight_0_4_4, i32 %weight_1_0_0, i32 %weight_1_0_1, i32 %weight_1_0_2, i32 %weight_1_0_3, i32 %weight_1_0_4, i32 %weight_1_1_0, i32 %weight_1_1_1, i32 %weight_1_1_2, i32 %weight_1_1_3, i32 %weight_1_1_4, i32 %weight_1_2_0, i32 %weight_1_2_1, i32 %weight_1_2_2, i32 %weight_1_2_3, i32 %weight_1_2_4, i32 %weight_1_3_0, i32 %weight_1_3_1, i32 %weight_1_3_2, i32 %weight_1_3_3, i32 %weight_1_3_4, i32 %weight_1_4_0, i32 %weight_1_4_1, i32 %weight_1_4_2, i32 %weight_1_4_3, i32 %weight_1_4_4, i32 %weight_2_0_0, i32 %weight_2_0_1, i32 %weight_2_0_2, i32 %weight_2_0_3, i32 %weight_2_0_4, i32 %weight_2_1_0, i32 %weight_2_1_1, i32 %weight_2_1_2, i32 %weight_2_1_3, i32 %weight_2_1_4, i32 %weight_2_2_0, i32 %weight_2_2_1, i32 %weight_2_2_2, i32 %weight_2_2_3, i32 %weight_2_2_4, i32 %weight_2_3_0, i32 %weight_2_3_1, i32 %weight_2_3_2, i32 %weight_2_3_3, i32 %weight_2_3_4, i32 %weight_2_4_0, i32 %weight_2_4_1, i32 %weight_2_4_2, i32 %weight_2_4_3, i32 %weight_2_4_4, i32 %weight_3_0_0, i32 %weight_3_0_1, i32 %weight_3_0_2, i32 %weight_3_0_3, i32 %weight_3_0_4, i32 %weight_3_1_0, i32 %weight_3_1_1, i32 %weight_3_1_2, i32 %weight_3_1_3, i32 %weight_3_1_4, i32 %weight_3_2_0, i32 %weight_3_2_1, i32 %weight_3_2_2, i32 %weight_3_2_3, i32 %weight_3_2_4, i32 %weight_3_3_0, i32 %weight_3_3_1, i32 %weight_3_3_2, i32 %weight_3_3_3, i32 %weight_3_3_4, i32 %weight_3_4_0, i32 %weight_3_4_1, i32 %weight_3_4_2, i32 %weight_3_4_3, i32 %weight_3_4_4, i32 %weight_4_0_0, i32 %weight_4_0_1, i32 %weight_4_0_2, i32 %weight_4_0_3, i32 %weight_4_0_4, i32 %weight_4_1_0, i32 %weight_4_1_1, i32 %weight_4_1_2, i32 %weight_4_1_3, i32 %weight_4_1_4, i32 %weight_4_2_0, i32 %weight_4_2_1, i32 %weight_4_2_2, i32 %weight_4_2_3, i32 %weight_4_2_4, i32 %weight_4_3_0, i32 %weight_4_3_1, i32 %weight_4_3_2, i32 %weight_4_3_3, i32 %weight_4_3_4, i32 %weight_4_4_0, i32 %weight_4_4_1, i32 %weight_4_4_2, i32 %weight_4_4_3, i32 %weight_4_4_4, i32 %weight_5_0_0, i32 %weight_5_0_1, i32 %weight_5_0_2, i32 %weight_5_0_3, i32 %weight_5_0_4, i32 %weight_5_1_0, i32 %weight_5_1_1, i32 %weight_5_1_2, i32 %weight_5_1_3, i32 %weight_5_1_4, i32 %weight_5_2_0, i32 %weight_5_2_1, i32 %weight_5_2_2, i32 %weight_5_2_3, i32 %weight_5_2_4, i32 %weight_5_3_0, i32 %weight_5_3_1, i32 %weight_5_3_2, i32 %weight_5_3_3, i32 %weight_5_3_4, i32 %weight_5_4_0, i32 %weight_5_4_1, i32 %weight_5_4_2, i32 %weight_5_4_3, i32 %weight_5_4_4, i32 %weight_6_0_0, i32 %weight_6_0_1, i32 %weight_6_0_2, i32 %weight_6_0_3, i32 %weight_6_0_4, i32 %weight_6_1_0, i32 %weight_6_1_1, i32 %weight_6_1_2, i32 %weight_6_1_3, i32 %weight_6_1_4, i32 %weight_6_2_0, i32 %weight_6_2_1, i32 %weight_6_2_2, i32 %weight_6_2_3, i32 %weight_6_2_4, i32 %weight_6_3_0, i32 %weight_6_3_1, i32 %weight_6_3_2, i32 %weight_6_3_3, i32 %weight_6_3_4, i32 %weight_6_4_0, i32 %weight_6_4_1, i32 %weight_6_4_2, i32 %weight_6_4_3, i32 %weight_6_4_4, i32 %weight_7_0_0, i32 %weight_7_0_1, i32 %weight_7_0_2, i32 %weight_7_0_3, i32 %weight_7_0_4, i32 %weight_7_1_0, i32 %weight_7_1_1, i32 %weight_7_1_2, i32 %weight_7_1_3, i32 %weight_7_1_4, i32 %weight_7_2_0, i32 %weight_7_2_1, i32 %weight_7_2_2, i32 %weight_7_2_3, i32 %weight_7_2_4, i32 %weight_7_3_0, i32 %weight_7_3_1, i32 %weight_7_3_2, i32 %weight_7_3_3, i32 %weight_7_3_4, i32 %weight_7_4_0, i32 %weight_7_4_1, i32 %weight_7_4_2, i32 %weight_7_4_3, i32 %weight_7_4_4, i32 %weight_8_0_0, i32 %weight_8_0_1, i32 %weight_8_0_2, i32 %weight_8_0_3, i32 %weight_8_0_4, i32 %weight_8_1_0, i32 %weight_8_1_1, i32 %weight_8_1_2, i32 %weight_8_1_3, i32 %weight_8_1_4, i32 %weight_8_2_0, i32 %weight_8_2_1, i32 %weight_8_2_2, i32 %weight_8_2_3, i32 %weight_8_2_4, i32 %weight_8_3_0, i32 %weight_8_3_1, i32 %weight_8_3_2, i32 %weight_8_3_3, i32 %weight_8_3_4, i32 %weight_8_4_0, i32 %weight_8_4_1, i32 %weight_8_4_2, i32 %weight_8_4_3, i32 %weight_8_4_4, i32 %weight_9_0_0, i32 %weight_9_0_1, i32 %weight_9_0_2, i32 %weight_9_0_3, i32 %weight_9_0_4, i32 %weight_9_1_0, i32 %weight_9_1_1, i32 %weight_9_1_2, i32 %weight_9_1_3, i32 %weight_9_1_4, i32 %weight_9_2_0, i32 %weight_9_2_1, i32 %weight_9_2_2, i32 %weight_9_2_3, i32 %weight_9_2_4, i32 %weight_9_3_0, i32 %weight_9_3_1, i32 %weight_9_3_2, i32 %weight_9_3_3, i32 %weight_9_3_4, i32 %weight_9_4_0, i32 %weight_9_4_1, i32 %weight_9_4_2, i32 %weight_9_4_3, i32 %weight_9_4_4, i32 %weight_10_0_0, i32 %weight_10_0_1, i32 %weight_10_0_2, i32 %weight_10_0_3, i32 %weight_10_0_4, i32 %weight_10_1_0, i32 %weight_10_1_1, i32 %weight_10_1_2, i32 %weight_10_1_3, i32 %weight_10_1_4, i32 %weight_10_2_0, i32 %weight_10_2_1, i32 %weight_10_2_2, i32 %weight_10_2_3, i32 %weight_10_2_4, i32 %weight_10_3_0, i32 %weight_10_3_1, i32 %weight_10_3_2, i32 %weight_10_3_3, i32 %weight_10_3_4, i32 %weight_10_4_0, i32 %weight_10_4_1, i32 %weight_10_4_2, i32 %weight_10_4_3, i32 %weight_10_4_4, i32 %weight_11_0_0, i32 %weight_11_0_1, i32 %weight_11_0_2, i32 %weight_11_0_3, i32 %weight_11_0_4, i32 %weight_11_1_0, i32 %weight_11_1_1, i32 %weight_11_1_2, i32 %weight_11_1_3, i32 %weight_11_1_4, i32 %weight_11_2_0, i32 %weight_11_2_1, i32 %weight_11_2_2, i32 %weight_11_2_3, i32 %weight_11_2_4, i32 %weight_11_3_0, i32 %weight_11_3_1, i32 %weight_11_3_2, i32 %weight_11_3_3, i32 %weight_11_3_4, i32 %weight_11_4_0, i32 %weight_11_4_1, i32 %weight_11_4_2, i32 %weight_11_4_3, i32 %weight_11_4_4, i32 %weight_12_0_0, i32 %weight_12_0_1, i32 %weight_12_0_2, i32 %weight_12_0_3, i32 %weight_12_0_4, i32 %weight_12_1_0, i32 %weight_12_1_1, i32 %weight_12_1_2, i32 %weight_12_1_3, i32 %weight_12_1_4, i32 %weight_12_2_0, i32 %weight_12_2_1, i32 %weight_12_2_2, i32 %weight_12_2_3, i32 %weight_12_2_4, i32 %weight_12_3_0, i32 %weight_12_3_1, i32 %weight_12_3_2, i32 %weight_12_3_3, i32 %weight_12_3_4, i32 %weight_12_4_0, i32 %weight_12_4_1, i32 %weight_12_4_2, i32 %weight_12_4_3, i32 %weight_12_4_4, i32 %weight_13_0_0, i32 %weight_13_0_1, i32 %weight_13_0_2, i32 %weight_13_0_3, i32 %weight_13_0_4, i32 %weight_13_1_0, i32 %weight_13_1_1, i32 %weight_13_1_2, i32 %weight_13_1_3, i32 %weight_13_1_4, i32 %weight_13_2_0, i32 %weight_13_2_1, i32 %weight_13_2_2, i32 %weight_13_2_3, i32 %weight_13_2_4, i32 %weight_13_3_0, i32 %weight_13_3_1, i32 %weight_13_3_2, i32 %weight_13_3_3, i32 %weight_13_3_4, i32 %weight_13_4_0, i32 %weight_13_4_1, i32 %weight_13_4_2, i32 %weight_13_4_3, i32 %weight_13_4_4, i32 %weight_14_0_0, i32 %weight_14_0_1, i32 %weight_14_0_2, i32 %weight_14_0_3, i32 %weight_14_0_4, i32 %weight_14_1_0, i32 %weight_14_1_1, i32 %weight_14_1_2, i32 %weight_14_1_3, i32 %weight_14_1_4, i32 %weight_14_2_0, i32 %weight_14_2_1, i32 %weight_14_2_2, i32 %weight_14_2_3, i32 %weight_14_2_4, i32 %weight_14_3_0, i32 %weight_14_3_1, i32 %weight_14_3_2, i32 %weight_14_3_3, i32 %weight_14_3_4, i32 %weight_14_4_0, i32 %weight_14_4_1, i32 %weight_14_4_2, i32 %weight_14_4_3, i32 %weight_14_4_4, i32 %weight_15_0_0, i32 %weight_15_0_1, i32 %weight_15_0_2, i32 %weight_15_0_3, i32 %weight_15_0_4, i32 %weight_15_1_0, i32 %weight_15_1_1, i32 %weight_15_1_2, i32 %weight_15_1_3, i32 %weight_15_1_4, i32 %weight_15_2_0, i32 %weight_15_2_1, i32 %weight_15_2_2, i32 %weight_15_2_3, i32 %weight_15_2_4, i32 %weight_15_3_0, i32 %weight_15_3_1, i32 %weight_15_3_2, i32 %weight_15_3_3, i32 %weight_15_3_4, i32 %weight_15_4_0, i32 %weight_15_4_1, i32 %weight_15_4_2, i32 %weight_15_4_3, i32 %weight_15_4_4, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln874

]]></Node>
<StgValue><ssdm name="call_ln881"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4">
<![CDATA[
VITIS_LOOP_889_2.split:4 %call_ln888 = call void @load_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln874

]]></Node>
<StgValue><ssdm name="call_ln888"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0">
<![CDATA[
for.end155:0 %ret_ln981 = ret

]]></Node>
<StgValue><ssdm name="ret_ln981"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_889_2.split:1 %speclooptripcount_ln874 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln874"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_889_2.split:2 %specloopname_ln874 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln874"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="32" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="32" op_363_bw="32" op_364_bw="32" op_365_bw="32" op_366_bw="32" op_367_bw="32" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="32" op_372_bw="32" op_373_bw="32" op_374_bw="32" op_375_bw="32" op_376_bw="32" op_377_bw="32" op_378_bw="32" op_379_bw="32" op_380_bw="32" op_381_bw="32" op_382_bw="32" op_383_bw="32" op_384_bw="32" op_385_bw="32" op_386_bw="32" op_387_bw="32" op_388_bw="32" op_389_bw="32" op_390_bw="32" op_391_bw="32" op_392_bw="32" op_393_bw="32" op_394_bw="32" op_395_bw="32" op_396_bw="32" op_397_bw="32" op_398_bw="32" op_399_bw="32" op_400_bw="32" op_401_bw="32" op_402_bw="64" op_403_bw="4">
<![CDATA[
VITIS_LOOP_889_2.split:3 %call_ln881 = call void @load_weight_S0, i32 %weight_0_0_0, i32 %weight_0_0_1, i32 %weight_0_0_2, i32 %weight_0_0_3, i32 %weight_0_0_4, i32 %weight_0_1_0, i32 %weight_0_1_1, i32 %weight_0_1_2, i32 %weight_0_1_3, i32 %weight_0_1_4, i32 %weight_0_2_0, i32 %weight_0_2_1, i32 %weight_0_2_2, i32 %weight_0_2_3, i32 %weight_0_2_4, i32 %weight_0_3_0, i32 %weight_0_3_1, i32 %weight_0_3_2, i32 %weight_0_3_3, i32 %weight_0_3_4, i32 %weight_0_4_0, i32 %weight_0_4_1, i32 %weight_0_4_2, i32 %weight_0_4_3, i32 %weight_0_4_4, i32 %weight_1_0_0, i32 %weight_1_0_1, i32 %weight_1_0_2, i32 %weight_1_0_3, i32 %weight_1_0_4, i32 %weight_1_1_0, i32 %weight_1_1_1, i32 %weight_1_1_2, i32 %weight_1_1_3, i32 %weight_1_1_4, i32 %weight_1_2_0, i32 %weight_1_2_1, i32 %weight_1_2_2, i32 %weight_1_2_3, i32 %weight_1_2_4, i32 %weight_1_3_0, i32 %weight_1_3_1, i32 %weight_1_3_2, i32 %weight_1_3_3, i32 %weight_1_3_4, i32 %weight_1_4_0, i32 %weight_1_4_1, i32 %weight_1_4_2, i32 %weight_1_4_3, i32 %weight_1_4_4, i32 %weight_2_0_0, i32 %weight_2_0_1, i32 %weight_2_0_2, i32 %weight_2_0_3, i32 %weight_2_0_4, i32 %weight_2_1_0, i32 %weight_2_1_1, i32 %weight_2_1_2, i32 %weight_2_1_3, i32 %weight_2_1_4, i32 %weight_2_2_0, i32 %weight_2_2_1, i32 %weight_2_2_2, i32 %weight_2_2_3, i32 %weight_2_2_4, i32 %weight_2_3_0, i32 %weight_2_3_1, i32 %weight_2_3_2, i32 %weight_2_3_3, i32 %weight_2_3_4, i32 %weight_2_4_0, i32 %weight_2_4_1, i32 %weight_2_4_2, i32 %weight_2_4_3, i32 %weight_2_4_4, i32 %weight_3_0_0, i32 %weight_3_0_1, i32 %weight_3_0_2, i32 %weight_3_0_3, i32 %weight_3_0_4, i32 %weight_3_1_0, i32 %weight_3_1_1, i32 %weight_3_1_2, i32 %weight_3_1_3, i32 %weight_3_1_4, i32 %weight_3_2_0, i32 %weight_3_2_1, i32 %weight_3_2_2, i32 %weight_3_2_3, i32 %weight_3_2_4, i32 %weight_3_3_0, i32 %weight_3_3_1, i32 %weight_3_3_2, i32 %weight_3_3_3, i32 %weight_3_3_4, i32 %weight_3_4_0, i32 %weight_3_4_1, i32 %weight_3_4_2, i32 %weight_3_4_3, i32 %weight_3_4_4, i32 %weight_4_0_0, i32 %weight_4_0_1, i32 %weight_4_0_2, i32 %weight_4_0_3, i32 %weight_4_0_4, i32 %weight_4_1_0, i32 %weight_4_1_1, i32 %weight_4_1_2, i32 %weight_4_1_3, i32 %weight_4_1_4, i32 %weight_4_2_0, i32 %weight_4_2_1, i32 %weight_4_2_2, i32 %weight_4_2_3, i32 %weight_4_2_4, i32 %weight_4_3_0, i32 %weight_4_3_1, i32 %weight_4_3_2, i32 %weight_4_3_3, i32 %weight_4_3_4, i32 %weight_4_4_0, i32 %weight_4_4_1, i32 %weight_4_4_2, i32 %weight_4_4_3, i32 %weight_4_4_4, i32 %weight_5_0_0, i32 %weight_5_0_1, i32 %weight_5_0_2, i32 %weight_5_0_3, i32 %weight_5_0_4, i32 %weight_5_1_0, i32 %weight_5_1_1, i32 %weight_5_1_2, i32 %weight_5_1_3, i32 %weight_5_1_4, i32 %weight_5_2_0, i32 %weight_5_2_1, i32 %weight_5_2_2, i32 %weight_5_2_3, i32 %weight_5_2_4, i32 %weight_5_3_0, i32 %weight_5_3_1, i32 %weight_5_3_2, i32 %weight_5_3_3, i32 %weight_5_3_4, i32 %weight_5_4_0, i32 %weight_5_4_1, i32 %weight_5_4_2, i32 %weight_5_4_3, i32 %weight_5_4_4, i32 %weight_6_0_0, i32 %weight_6_0_1, i32 %weight_6_0_2, i32 %weight_6_0_3, i32 %weight_6_0_4, i32 %weight_6_1_0, i32 %weight_6_1_1, i32 %weight_6_1_2, i32 %weight_6_1_3, i32 %weight_6_1_4, i32 %weight_6_2_0, i32 %weight_6_2_1, i32 %weight_6_2_2, i32 %weight_6_2_3, i32 %weight_6_2_4, i32 %weight_6_3_0, i32 %weight_6_3_1, i32 %weight_6_3_2, i32 %weight_6_3_3, i32 %weight_6_3_4, i32 %weight_6_4_0, i32 %weight_6_4_1, i32 %weight_6_4_2, i32 %weight_6_4_3, i32 %weight_6_4_4, i32 %weight_7_0_0, i32 %weight_7_0_1, i32 %weight_7_0_2, i32 %weight_7_0_3, i32 %weight_7_0_4, i32 %weight_7_1_0, i32 %weight_7_1_1, i32 %weight_7_1_2, i32 %weight_7_1_3, i32 %weight_7_1_4, i32 %weight_7_2_0, i32 %weight_7_2_1, i32 %weight_7_2_2, i32 %weight_7_2_3, i32 %weight_7_2_4, i32 %weight_7_3_0, i32 %weight_7_3_1, i32 %weight_7_3_2, i32 %weight_7_3_3, i32 %weight_7_3_4, i32 %weight_7_4_0, i32 %weight_7_4_1, i32 %weight_7_4_2, i32 %weight_7_4_3, i32 %weight_7_4_4, i32 %weight_8_0_0, i32 %weight_8_0_1, i32 %weight_8_0_2, i32 %weight_8_0_3, i32 %weight_8_0_4, i32 %weight_8_1_0, i32 %weight_8_1_1, i32 %weight_8_1_2, i32 %weight_8_1_3, i32 %weight_8_1_4, i32 %weight_8_2_0, i32 %weight_8_2_1, i32 %weight_8_2_2, i32 %weight_8_2_3, i32 %weight_8_2_4, i32 %weight_8_3_0, i32 %weight_8_3_1, i32 %weight_8_3_2, i32 %weight_8_3_3, i32 %weight_8_3_4, i32 %weight_8_4_0, i32 %weight_8_4_1, i32 %weight_8_4_2, i32 %weight_8_4_3, i32 %weight_8_4_4, i32 %weight_9_0_0, i32 %weight_9_0_1, i32 %weight_9_0_2, i32 %weight_9_0_3, i32 %weight_9_0_4, i32 %weight_9_1_0, i32 %weight_9_1_1, i32 %weight_9_1_2, i32 %weight_9_1_3, i32 %weight_9_1_4, i32 %weight_9_2_0, i32 %weight_9_2_1, i32 %weight_9_2_2, i32 %weight_9_2_3, i32 %weight_9_2_4, i32 %weight_9_3_0, i32 %weight_9_3_1, i32 %weight_9_3_2, i32 %weight_9_3_3, i32 %weight_9_3_4, i32 %weight_9_4_0, i32 %weight_9_4_1, i32 %weight_9_4_2, i32 %weight_9_4_3, i32 %weight_9_4_4, i32 %weight_10_0_0, i32 %weight_10_0_1, i32 %weight_10_0_2, i32 %weight_10_0_3, i32 %weight_10_0_4, i32 %weight_10_1_0, i32 %weight_10_1_1, i32 %weight_10_1_2, i32 %weight_10_1_3, i32 %weight_10_1_4, i32 %weight_10_2_0, i32 %weight_10_2_1, i32 %weight_10_2_2, i32 %weight_10_2_3, i32 %weight_10_2_4, i32 %weight_10_3_0, i32 %weight_10_3_1, i32 %weight_10_3_2, i32 %weight_10_3_3, i32 %weight_10_3_4, i32 %weight_10_4_0, i32 %weight_10_4_1, i32 %weight_10_4_2, i32 %weight_10_4_3, i32 %weight_10_4_4, i32 %weight_11_0_0, i32 %weight_11_0_1, i32 %weight_11_0_2, i32 %weight_11_0_3, i32 %weight_11_0_4, i32 %weight_11_1_0, i32 %weight_11_1_1, i32 %weight_11_1_2, i32 %weight_11_1_3, i32 %weight_11_1_4, i32 %weight_11_2_0, i32 %weight_11_2_1, i32 %weight_11_2_2, i32 %weight_11_2_3, i32 %weight_11_2_4, i32 %weight_11_3_0, i32 %weight_11_3_1, i32 %weight_11_3_2, i32 %weight_11_3_3, i32 %weight_11_3_4, i32 %weight_11_4_0, i32 %weight_11_4_1, i32 %weight_11_4_2, i32 %weight_11_4_3, i32 %weight_11_4_4, i32 %weight_12_0_0, i32 %weight_12_0_1, i32 %weight_12_0_2, i32 %weight_12_0_3, i32 %weight_12_0_4, i32 %weight_12_1_0, i32 %weight_12_1_1, i32 %weight_12_1_2, i32 %weight_12_1_3, i32 %weight_12_1_4, i32 %weight_12_2_0, i32 %weight_12_2_1, i32 %weight_12_2_2, i32 %weight_12_2_3, i32 %weight_12_2_4, i32 %weight_12_3_0, i32 %weight_12_3_1, i32 %weight_12_3_2, i32 %weight_12_3_3, i32 %weight_12_3_4, i32 %weight_12_4_0, i32 %weight_12_4_1, i32 %weight_12_4_2, i32 %weight_12_4_3, i32 %weight_12_4_4, i32 %weight_13_0_0, i32 %weight_13_0_1, i32 %weight_13_0_2, i32 %weight_13_0_3, i32 %weight_13_0_4, i32 %weight_13_1_0, i32 %weight_13_1_1, i32 %weight_13_1_2, i32 %weight_13_1_3, i32 %weight_13_1_4, i32 %weight_13_2_0, i32 %weight_13_2_1, i32 %weight_13_2_2, i32 %weight_13_2_3, i32 %weight_13_2_4, i32 %weight_13_3_0, i32 %weight_13_3_1, i32 %weight_13_3_2, i32 %weight_13_3_3, i32 %weight_13_3_4, i32 %weight_13_4_0, i32 %weight_13_4_1, i32 %weight_13_4_2, i32 %weight_13_4_3, i32 %weight_13_4_4, i32 %weight_14_0_0, i32 %weight_14_0_1, i32 %weight_14_0_2, i32 %weight_14_0_3, i32 %weight_14_0_4, i32 %weight_14_1_0, i32 %weight_14_1_1, i32 %weight_14_1_2, i32 %weight_14_1_3, i32 %weight_14_1_4, i32 %weight_14_2_0, i32 %weight_14_2_1, i32 %weight_14_2_2, i32 %weight_14_2_3, i32 %weight_14_2_4, i32 %weight_14_3_0, i32 %weight_14_3_1, i32 %weight_14_3_2, i32 %weight_14_3_3, i32 %weight_14_3_4, i32 %weight_14_4_0, i32 %weight_14_4_1, i32 %weight_14_4_2, i32 %weight_14_4_3, i32 %weight_14_4_4, i32 %weight_15_0_0, i32 %weight_15_0_1, i32 %weight_15_0_2, i32 %weight_15_0_3, i32 %weight_15_0_4, i32 %weight_15_1_0, i32 %weight_15_1_1, i32 %weight_15_1_2, i32 %weight_15_1_3, i32 %weight_15_1_4, i32 %weight_15_2_0, i32 %weight_15_2_1, i32 %weight_15_2_2, i32 %weight_15_2_3, i32 %weight_15_2_4, i32 %weight_15_3_0, i32 %weight_15_3_1, i32 %weight_15_3_2, i32 %weight_15_3_3, i32 %weight_15_3_4, i32 %weight_15_4_0, i32 %weight_15_4_1, i32 %weight_15_4_2, i32 %weight_15_4_3, i32 %weight_15_4_4, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln874

]]></Node>
<StgValue><ssdm name="call_ln881"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4">
<![CDATA[
VITIS_LOOP_889_2.split:4 %call_ln888 = call void @load_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln874

]]></Node>
<StgValue><ssdm name="call_ln888"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_889_2.split:5 %br_ln889 = br void %VITIS_LOOP_899_3

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
VITIS_LOOP_899_3:0 %j = phi i9 %add_ln889, void %for.inc150, i9 0, void %VITIS_LOOP_889_2.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_899_3:1 %icmp_ln889 = icmp_eq  i9 %j, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln889"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_899_3:2 %add_ln889 = add i9 %j, i9 1

]]></Node>
<StgValue><ssdm name="add_ln889"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_899_3:3 %br_ln889 = br i1 %icmp_ln889, void %VITIS_LOOP_899_3.split, void %for.inc153

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_899_3.split:0 %zext_ln889 = zext i9 %j

]]></Node>
<StgValue><ssdm name="zext_ln889"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_899_3.split:3 %trunc_ln896 = trunc i9 %j

]]></Node>
<StgValue><ssdm name="trunc_ln896"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="128" op_27_bw="64" op_28_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:4 %call_ln896 = call void @load_input_S0, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln896

]]></Node>
<StgValue><ssdm name="call_ln896"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:5 %weight_0_0_0_addr = getelementptr i32 %weight_0_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_0_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:6 %weight_0_0_1_addr = getelementptr i32 %weight_0_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_0_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:7 %weight_0_0_2_addr = getelementptr i32 %weight_0_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_0_2_addr"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:8 %weight_0_0_3_addr = getelementptr i32 %weight_0_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_0_3_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:9 %weight_0_0_4_addr = getelementptr i32 %weight_0_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_0_4_addr"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:10 %weight_0_1_0_addr = getelementptr i32 %weight_0_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_1_0_addr"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:11 %weight_0_1_1_addr = getelementptr i32 %weight_0_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_1_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:12 %weight_0_1_2_addr = getelementptr i32 %weight_0_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_1_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:13 %weight_0_1_3_addr = getelementptr i32 %weight_0_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_1_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:14 %weight_0_1_4_addr = getelementptr i32 %weight_0_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_1_4_addr"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:15 %weight_0_2_0_addr = getelementptr i32 %weight_0_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_2_0_addr"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:16 %weight_0_2_1_addr = getelementptr i32 %weight_0_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_2_1_addr"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:17 %weight_0_2_2_addr = getelementptr i32 %weight_0_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_2_2_addr"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:18 %weight_0_2_3_addr = getelementptr i32 %weight_0_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_2_3_addr"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:19 %weight_0_2_4_addr = getelementptr i32 %weight_0_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_2_4_addr"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:20 %weight_0_3_0_addr = getelementptr i32 %weight_0_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_3_0_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:21 %weight_0_3_1_addr = getelementptr i32 %weight_0_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_3_1_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:22 %weight_0_3_2_addr = getelementptr i32 %weight_0_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_3_2_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:23 %weight_0_3_3_addr = getelementptr i32 %weight_0_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_3_3_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:24 %weight_0_3_4_addr = getelementptr i32 %weight_0_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_3_4_addr"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:25 %weight_0_4_0_addr = getelementptr i32 %weight_0_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_4_0_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:26 %weight_0_4_1_addr = getelementptr i32 %weight_0_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_4_1_addr"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:27 %weight_0_4_2_addr = getelementptr i32 %weight_0_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_4_2_addr"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:28 %weight_0_4_3_addr = getelementptr i32 %weight_0_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_4_3_addr"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:29 %weight_0_4_4_addr = getelementptr i32 %weight_0_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_0_4_4_addr"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:30 %weight_1_0_0_addr = getelementptr i32 %weight_1_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_0_0_addr"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:31 %weight_1_0_1_addr = getelementptr i32 %weight_1_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_0_1_addr"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:32 %weight_1_0_2_addr = getelementptr i32 %weight_1_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_0_2_addr"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:33 %weight_1_0_3_addr = getelementptr i32 %weight_1_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_0_3_addr"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:34 %weight_1_0_4_addr = getelementptr i32 %weight_1_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_0_4_addr"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:35 %weight_1_1_0_addr = getelementptr i32 %weight_1_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_1_0_addr"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:36 %weight_1_1_1_addr = getelementptr i32 %weight_1_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_1_1_addr"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:37 %weight_1_1_2_addr = getelementptr i32 %weight_1_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_1_2_addr"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:38 %weight_1_1_3_addr = getelementptr i32 %weight_1_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_1_3_addr"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:39 %weight_1_1_4_addr = getelementptr i32 %weight_1_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_1_4_addr"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:40 %weight_1_2_0_addr = getelementptr i32 %weight_1_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_2_0_addr"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:41 %weight_1_2_1_addr = getelementptr i32 %weight_1_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_2_1_addr"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:42 %weight_1_2_2_addr = getelementptr i32 %weight_1_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_2_2_addr"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:43 %weight_1_2_3_addr = getelementptr i32 %weight_1_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_2_3_addr"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:44 %weight_1_2_4_addr = getelementptr i32 %weight_1_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_2_4_addr"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:45 %weight_1_3_0_addr = getelementptr i32 %weight_1_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_3_0_addr"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:46 %weight_1_3_1_addr = getelementptr i32 %weight_1_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_3_1_addr"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:47 %weight_1_3_2_addr = getelementptr i32 %weight_1_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_3_2_addr"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:48 %weight_1_3_3_addr = getelementptr i32 %weight_1_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_3_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:49 %weight_1_3_4_addr = getelementptr i32 %weight_1_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_3_4_addr"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:50 %weight_1_4_0_addr = getelementptr i32 %weight_1_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_4_0_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:51 %weight_1_4_1_addr = getelementptr i32 %weight_1_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_4_1_addr"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:52 %weight_1_4_2_addr = getelementptr i32 %weight_1_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_4_2_addr"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:53 %weight_1_4_3_addr = getelementptr i32 %weight_1_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_4_3_addr"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:54 %weight_1_4_4_addr = getelementptr i32 %weight_1_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_1_4_4_addr"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:55 %weight_2_0_0_addr = getelementptr i32 %weight_2_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_0_0_addr"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:56 %weight_2_0_1_addr = getelementptr i32 %weight_2_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_0_1_addr"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:57 %weight_2_0_2_addr = getelementptr i32 %weight_2_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_0_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:58 %weight_2_0_3_addr = getelementptr i32 %weight_2_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_0_3_addr"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:59 %weight_2_0_4_addr = getelementptr i32 %weight_2_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_0_4_addr"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:60 %weight_2_1_0_addr = getelementptr i32 %weight_2_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_1_0_addr"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:61 %weight_2_1_1_addr = getelementptr i32 %weight_2_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_1_1_addr"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:62 %weight_2_1_2_addr = getelementptr i32 %weight_2_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_1_2_addr"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:63 %weight_2_1_3_addr = getelementptr i32 %weight_2_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_1_3_addr"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:64 %weight_2_1_4_addr = getelementptr i32 %weight_2_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_1_4_addr"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:65 %weight_2_2_0_addr = getelementptr i32 %weight_2_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_2_0_addr"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:66 %weight_2_2_1_addr = getelementptr i32 %weight_2_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_2_1_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:67 %weight_2_2_2_addr = getelementptr i32 %weight_2_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_2_2_addr"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:68 %weight_2_2_3_addr = getelementptr i32 %weight_2_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_2_3_addr"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:69 %weight_2_2_4_addr = getelementptr i32 %weight_2_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_2_4_addr"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:70 %weight_2_3_0_addr = getelementptr i32 %weight_2_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_3_0_addr"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:71 %weight_2_3_1_addr = getelementptr i32 %weight_2_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_3_1_addr"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:72 %weight_2_3_2_addr = getelementptr i32 %weight_2_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_3_2_addr"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:73 %weight_2_3_3_addr = getelementptr i32 %weight_2_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_3_3_addr"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:74 %weight_2_3_4_addr = getelementptr i32 %weight_2_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_3_4_addr"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:75 %weight_2_4_0_addr = getelementptr i32 %weight_2_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_4_0_addr"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:76 %weight_2_4_1_addr = getelementptr i32 %weight_2_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_4_1_addr"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:77 %weight_2_4_2_addr = getelementptr i32 %weight_2_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_4_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:78 %weight_2_4_3_addr = getelementptr i32 %weight_2_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_4_3_addr"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:79 %weight_2_4_4_addr = getelementptr i32 %weight_2_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_2_4_4_addr"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:80 %weight_3_0_0_addr = getelementptr i32 %weight_3_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_0_0_addr"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:81 %weight_3_0_1_addr = getelementptr i32 %weight_3_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_0_1_addr"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:82 %weight_3_0_2_addr = getelementptr i32 %weight_3_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_0_2_addr"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:83 %weight_3_0_3_addr = getelementptr i32 %weight_3_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_0_3_addr"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:84 %weight_3_0_4_addr = getelementptr i32 %weight_3_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_0_4_addr"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:85 %weight_3_1_0_addr = getelementptr i32 %weight_3_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_1_0_addr"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:86 %weight_3_1_1_addr = getelementptr i32 %weight_3_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_1_1_addr"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:87 %weight_3_1_2_addr = getelementptr i32 %weight_3_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_1_2_addr"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:88 %weight_3_1_3_addr = getelementptr i32 %weight_3_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_1_3_addr"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:89 %weight_3_1_4_addr = getelementptr i32 %weight_3_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_1_4_addr"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:90 %weight_3_2_0_addr = getelementptr i32 %weight_3_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_2_0_addr"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:91 %weight_3_2_1_addr = getelementptr i32 %weight_3_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_2_1_addr"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:92 %weight_3_2_2_addr = getelementptr i32 %weight_3_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_2_2_addr"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:93 %weight_3_2_3_addr = getelementptr i32 %weight_3_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_2_3_addr"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:94 %weight_3_2_4_addr = getelementptr i32 %weight_3_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_2_4_addr"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:95 %weight_3_3_0_addr = getelementptr i32 %weight_3_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_3_0_addr"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:96 %weight_3_3_1_addr = getelementptr i32 %weight_3_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_3_1_addr"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:97 %weight_3_3_2_addr = getelementptr i32 %weight_3_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_3_2_addr"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:98 %weight_3_3_3_addr = getelementptr i32 %weight_3_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_3_3_addr"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:99 %weight_3_3_4_addr = getelementptr i32 %weight_3_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_3_4_addr"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:100 %weight_3_4_0_addr = getelementptr i32 %weight_3_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_4_0_addr"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:101 %weight_3_4_1_addr = getelementptr i32 %weight_3_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_4_1_addr"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:102 %weight_3_4_2_addr = getelementptr i32 %weight_3_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_4_2_addr"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:103 %weight_3_4_3_addr = getelementptr i32 %weight_3_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_4_3_addr"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:104 %weight_3_4_4_addr = getelementptr i32 %weight_3_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_3_4_4_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:105 %weight_4_0_0_addr = getelementptr i32 %weight_4_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_0_0_addr"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:106 %weight_4_0_1_addr = getelementptr i32 %weight_4_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_0_1_addr"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:107 %weight_4_0_2_addr = getelementptr i32 %weight_4_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_0_2_addr"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:108 %weight_4_0_3_addr = getelementptr i32 %weight_4_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_0_3_addr"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:109 %weight_4_0_4_addr = getelementptr i32 %weight_4_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_0_4_addr"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:110 %weight_4_1_0_addr = getelementptr i32 %weight_4_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_1_0_addr"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:111 %weight_4_1_1_addr = getelementptr i32 %weight_4_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_1_1_addr"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:112 %weight_4_1_2_addr = getelementptr i32 %weight_4_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_1_2_addr"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:113 %weight_4_1_3_addr = getelementptr i32 %weight_4_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_1_3_addr"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:114 %weight_4_1_4_addr = getelementptr i32 %weight_4_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_1_4_addr"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:115 %weight_4_2_0_addr = getelementptr i32 %weight_4_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_2_0_addr"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:116 %weight_4_2_1_addr = getelementptr i32 %weight_4_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_2_1_addr"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:117 %weight_4_2_2_addr = getelementptr i32 %weight_4_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_2_2_addr"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:118 %weight_4_2_3_addr = getelementptr i32 %weight_4_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_2_3_addr"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:119 %weight_4_2_4_addr = getelementptr i32 %weight_4_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_2_4_addr"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:120 %weight_4_3_0_addr = getelementptr i32 %weight_4_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_3_0_addr"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:121 %weight_4_3_1_addr = getelementptr i32 %weight_4_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_3_1_addr"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:122 %weight_4_3_2_addr = getelementptr i32 %weight_4_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_3_2_addr"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:123 %weight_4_3_3_addr = getelementptr i32 %weight_4_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_3_3_addr"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:124 %weight_4_3_4_addr = getelementptr i32 %weight_4_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_3_4_addr"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:125 %weight_4_4_0_addr = getelementptr i32 %weight_4_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_4_0_addr"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:126 %weight_4_4_1_addr = getelementptr i32 %weight_4_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_4_1_addr"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:127 %weight_4_4_2_addr = getelementptr i32 %weight_4_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_4_2_addr"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:128 %weight_4_4_3_addr = getelementptr i32 %weight_4_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_4_3_addr"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:129 %weight_4_4_4_addr = getelementptr i32 %weight_4_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_4_4_4_addr"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:130 %weight_5_0_0_addr = getelementptr i32 %weight_5_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_0_0_addr"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:131 %weight_5_0_1_addr = getelementptr i32 %weight_5_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_0_1_addr"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:132 %weight_5_0_2_addr = getelementptr i32 %weight_5_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_0_2_addr"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:133 %weight_5_0_3_addr = getelementptr i32 %weight_5_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_0_3_addr"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:134 %weight_5_0_4_addr = getelementptr i32 %weight_5_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_0_4_addr"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:135 %weight_5_1_0_addr = getelementptr i32 %weight_5_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_1_0_addr"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:136 %weight_5_1_1_addr = getelementptr i32 %weight_5_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_1_1_addr"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:137 %weight_5_1_2_addr = getelementptr i32 %weight_5_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_1_2_addr"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:138 %weight_5_1_3_addr = getelementptr i32 %weight_5_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_1_3_addr"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:139 %weight_5_1_4_addr = getelementptr i32 %weight_5_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_1_4_addr"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:140 %weight_5_2_0_addr = getelementptr i32 %weight_5_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_2_0_addr"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:141 %weight_5_2_1_addr = getelementptr i32 %weight_5_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_2_1_addr"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:142 %weight_5_2_2_addr = getelementptr i32 %weight_5_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_2_2_addr"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:143 %weight_5_2_3_addr = getelementptr i32 %weight_5_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_2_3_addr"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:144 %weight_5_2_4_addr = getelementptr i32 %weight_5_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_2_4_addr"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:145 %weight_5_3_0_addr = getelementptr i32 %weight_5_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_3_0_addr"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:146 %weight_5_3_1_addr = getelementptr i32 %weight_5_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_3_1_addr"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:147 %weight_5_3_2_addr = getelementptr i32 %weight_5_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_3_2_addr"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:148 %weight_5_3_3_addr = getelementptr i32 %weight_5_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_3_3_addr"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:149 %weight_5_3_4_addr = getelementptr i32 %weight_5_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_3_4_addr"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:150 %weight_5_4_0_addr = getelementptr i32 %weight_5_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_4_0_addr"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:151 %weight_5_4_1_addr = getelementptr i32 %weight_5_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_4_1_addr"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:152 %weight_5_4_2_addr = getelementptr i32 %weight_5_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_4_2_addr"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:153 %weight_5_4_3_addr = getelementptr i32 %weight_5_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_4_3_addr"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:154 %weight_5_4_4_addr = getelementptr i32 %weight_5_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_5_4_4_addr"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:155 %weight_6_0_0_addr = getelementptr i32 %weight_6_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_0_0_addr"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:156 %weight_6_0_1_addr = getelementptr i32 %weight_6_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_0_1_addr"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:157 %weight_6_0_2_addr = getelementptr i32 %weight_6_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_0_2_addr"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:158 %weight_6_0_3_addr = getelementptr i32 %weight_6_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_0_3_addr"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:159 %weight_6_0_4_addr = getelementptr i32 %weight_6_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_0_4_addr"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:160 %weight_6_1_0_addr = getelementptr i32 %weight_6_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_1_0_addr"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:161 %weight_6_1_1_addr = getelementptr i32 %weight_6_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_1_1_addr"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:162 %weight_6_1_2_addr = getelementptr i32 %weight_6_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_1_2_addr"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:163 %weight_6_1_3_addr = getelementptr i32 %weight_6_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_1_3_addr"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:164 %weight_6_1_4_addr = getelementptr i32 %weight_6_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_1_4_addr"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:165 %weight_6_2_0_addr = getelementptr i32 %weight_6_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_2_0_addr"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:166 %weight_6_2_1_addr = getelementptr i32 %weight_6_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_2_1_addr"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:167 %weight_6_2_2_addr = getelementptr i32 %weight_6_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_2_2_addr"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:168 %weight_6_2_3_addr = getelementptr i32 %weight_6_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_2_3_addr"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:169 %weight_6_2_4_addr = getelementptr i32 %weight_6_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_2_4_addr"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:170 %weight_6_3_0_addr = getelementptr i32 %weight_6_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_3_0_addr"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:171 %weight_6_3_1_addr = getelementptr i32 %weight_6_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_3_1_addr"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:172 %weight_6_3_2_addr = getelementptr i32 %weight_6_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_3_2_addr"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:173 %weight_6_3_3_addr = getelementptr i32 %weight_6_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_3_3_addr"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:174 %weight_6_3_4_addr = getelementptr i32 %weight_6_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_3_4_addr"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:175 %weight_6_4_0_addr = getelementptr i32 %weight_6_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_4_0_addr"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:176 %weight_6_4_1_addr = getelementptr i32 %weight_6_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_4_1_addr"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:177 %weight_6_4_2_addr = getelementptr i32 %weight_6_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_4_2_addr"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:178 %weight_6_4_3_addr = getelementptr i32 %weight_6_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_4_3_addr"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:179 %weight_6_4_4_addr = getelementptr i32 %weight_6_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_6_4_4_addr"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:180 %weight_7_0_0_addr = getelementptr i32 %weight_7_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_0_0_addr"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:181 %weight_7_0_1_addr = getelementptr i32 %weight_7_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_0_1_addr"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:182 %weight_7_0_2_addr = getelementptr i32 %weight_7_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_0_2_addr"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:183 %weight_7_0_3_addr = getelementptr i32 %weight_7_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_0_3_addr"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:184 %weight_7_0_4_addr = getelementptr i32 %weight_7_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_0_4_addr"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:185 %weight_7_1_0_addr = getelementptr i32 %weight_7_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_1_0_addr"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:186 %weight_7_1_1_addr = getelementptr i32 %weight_7_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_1_1_addr"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:187 %weight_7_1_2_addr = getelementptr i32 %weight_7_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_1_2_addr"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:188 %weight_7_1_3_addr = getelementptr i32 %weight_7_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_1_3_addr"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:189 %weight_7_1_4_addr = getelementptr i32 %weight_7_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_1_4_addr"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:190 %weight_7_2_0_addr = getelementptr i32 %weight_7_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_2_0_addr"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:191 %weight_7_2_1_addr = getelementptr i32 %weight_7_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_2_1_addr"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:192 %weight_7_2_2_addr = getelementptr i32 %weight_7_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_2_2_addr"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:193 %weight_7_2_3_addr = getelementptr i32 %weight_7_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_2_3_addr"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:194 %weight_7_2_4_addr = getelementptr i32 %weight_7_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_2_4_addr"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:195 %weight_7_3_0_addr = getelementptr i32 %weight_7_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_3_0_addr"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:196 %weight_7_3_1_addr = getelementptr i32 %weight_7_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_3_1_addr"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:197 %weight_7_3_2_addr = getelementptr i32 %weight_7_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_3_2_addr"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:198 %weight_7_3_3_addr = getelementptr i32 %weight_7_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_3_3_addr"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:199 %weight_7_3_4_addr = getelementptr i32 %weight_7_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_3_4_addr"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:200 %weight_7_4_0_addr = getelementptr i32 %weight_7_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_4_0_addr"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:201 %weight_7_4_1_addr = getelementptr i32 %weight_7_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_4_1_addr"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:202 %weight_7_4_2_addr = getelementptr i32 %weight_7_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_4_2_addr"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:203 %weight_7_4_3_addr = getelementptr i32 %weight_7_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_4_3_addr"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:204 %weight_7_4_4_addr = getelementptr i32 %weight_7_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_7_4_4_addr"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:205 %weight_8_0_0_addr = getelementptr i32 %weight_8_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_0_0_addr"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:206 %weight_8_0_1_addr = getelementptr i32 %weight_8_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_0_1_addr"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:207 %weight_8_0_2_addr = getelementptr i32 %weight_8_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_0_2_addr"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:208 %weight_8_0_3_addr = getelementptr i32 %weight_8_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_0_3_addr"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:209 %weight_8_0_4_addr = getelementptr i32 %weight_8_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_0_4_addr"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:210 %weight_8_1_0_addr = getelementptr i32 %weight_8_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_1_0_addr"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:211 %weight_8_1_1_addr = getelementptr i32 %weight_8_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_1_1_addr"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:212 %weight_8_1_2_addr = getelementptr i32 %weight_8_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_1_2_addr"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:213 %weight_8_1_3_addr = getelementptr i32 %weight_8_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_1_3_addr"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:214 %weight_8_1_4_addr = getelementptr i32 %weight_8_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_1_4_addr"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:215 %weight_8_2_0_addr = getelementptr i32 %weight_8_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_2_0_addr"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:216 %weight_8_2_1_addr = getelementptr i32 %weight_8_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_2_1_addr"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:217 %weight_8_2_2_addr = getelementptr i32 %weight_8_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_2_2_addr"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:218 %weight_8_2_3_addr = getelementptr i32 %weight_8_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_2_3_addr"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:219 %weight_8_2_4_addr = getelementptr i32 %weight_8_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_2_4_addr"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:220 %weight_8_3_0_addr = getelementptr i32 %weight_8_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_3_0_addr"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:221 %weight_8_3_1_addr = getelementptr i32 %weight_8_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_3_1_addr"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:222 %weight_8_3_2_addr = getelementptr i32 %weight_8_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_3_2_addr"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:223 %weight_8_3_3_addr = getelementptr i32 %weight_8_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_3_3_addr"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:224 %weight_8_3_4_addr = getelementptr i32 %weight_8_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_3_4_addr"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:225 %weight_8_4_0_addr = getelementptr i32 %weight_8_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_4_0_addr"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:226 %weight_8_4_1_addr = getelementptr i32 %weight_8_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_4_1_addr"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:227 %weight_8_4_2_addr = getelementptr i32 %weight_8_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_4_2_addr"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:228 %weight_8_4_3_addr = getelementptr i32 %weight_8_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_4_3_addr"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:229 %weight_8_4_4_addr = getelementptr i32 %weight_8_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_8_4_4_addr"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:230 %weight_9_0_0_addr = getelementptr i32 %weight_9_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_0_0_addr"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:231 %weight_9_0_1_addr = getelementptr i32 %weight_9_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_0_1_addr"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:232 %weight_9_0_2_addr = getelementptr i32 %weight_9_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_0_2_addr"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:233 %weight_9_0_3_addr = getelementptr i32 %weight_9_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_0_3_addr"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:234 %weight_9_0_4_addr = getelementptr i32 %weight_9_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_0_4_addr"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:235 %weight_9_1_0_addr = getelementptr i32 %weight_9_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_1_0_addr"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:236 %weight_9_1_1_addr = getelementptr i32 %weight_9_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_1_1_addr"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:237 %weight_9_1_2_addr = getelementptr i32 %weight_9_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_1_2_addr"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:238 %weight_9_1_3_addr = getelementptr i32 %weight_9_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_1_3_addr"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:239 %weight_9_1_4_addr = getelementptr i32 %weight_9_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_1_4_addr"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:240 %weight_9_2_0_addr = getelementptr i32 %weight_9_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_2_0_addr"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:241 %weight_9_2_1_addr = getelementptr i32 %weight_9_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_2_1_addr"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:242 %weight_9_2_2_addr = getelementptr i32 %weight_9_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_2_2_addr"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:243 %weight_9_2_3_addr = getelementptr i32 %weight_9_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_2_3_addr"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:244 %weight_9_2_4_addr = getelementptr i32 %weight_9_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_2_4_addr"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:245 %weight_9_3_0_addr = getelementptr i32 %weight_9_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_3_0_addr"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:246 %weight_9_3_1_addr = getelementptr i32 %weight_9_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_3_1_addr"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:247 %weight_9_3_2_addr = getelementptr i32 %weight_9_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_3_2_addr"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:248 %weight_9_3_3_addr = getelementptr i32 %weight_9_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_3_3_addr"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:249 %weight_9_3_4_addr = getelementptr i32 %weight_9_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_3_4_addr"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:250 %weight_9_4_0_addr = getelementptr i32 %weight_9_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_4_0_addr"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:251 %weight_9_4_1_addr = getelementptr i32 %weight_9_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_4_1_addr"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:252 %weight_9_4_2_addr = getelementptr i32 %weight_9_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_4_2_addr"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:253 %weight_9_4_3_addr = getelementptr i32 %weight_9_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_4_3_addr"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:254 %weight_9_4_4_addr = getelementptr i32 %weight_9_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_9_4_4_addr"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:255 %weight_10_0_0_addr = getelementptr i32 %weight_10_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_0_0_addr"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:256 %weight_10_0_1_addr = getelementptr i32 %weight_10_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_0_1_addr"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:257 %weight_10_0_2_addr = getelementptr i32 %weight_10_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_0_2_addr"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:258 %weight_10_0_3_addr = getelementptr i32 %weight_10_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_0_3_addr"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:259 %weight_10_0_4_addr = getelementptr i32 %weight_10_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_0_4_addr"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:260 %weight_10_1_0_addr = getelementptr i32 %weight_10_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_1_0_addr"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:261 %weight_10_1_1_addr = getelementptr i32 %weight_10_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_1_1_addr"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:262 %weight_10_1_2_addr = getelementptr i32 %weight_10_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_1_2_addr"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:263 %weight_10_1_3_addr = getelementptr i32 %weight_10_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_1_3_addr"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:264 %weight_10_1_4_addr = getelementptr i32 %weight_10_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_1_4_addr"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:265 %weight_10_2_0_addr = getelementptr i32 %weight_10_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_2_0_addr"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:266 %weight_10_2_1_addr = getelementptr i32 %weight_10_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_2_1_addr"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:267 %weight_10_2_2_addr = getelementptr i32 %weight_10_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_2_2_addr"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:268 %weight_10_2_3_addr = getelementptr i32 %weight_10_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_2_3_addr"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:269 %weight_10_2_4_addr = getelementptr i32 %weight_10_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_2_4_addr"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:270 %weight_10_3_0_addr = getelementptr i32 %weight_10_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_3_0_addr"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:271 %weight_10_3_1_addr = getelementptr i32 %weight_10_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_3_1_addr"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:272 %weight_10_3_2_addr = getelementptr i32 %weight_10_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_3_2_addr"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:273 %weight_10_3_3_addr = getelementptr i32 %weight_10_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_3_3_addr"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:274 %weight_10_3_4_addr = getelementptr i32 %weight_10_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_3_4_addr"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:275 %weight_10_4_0_addr = getelementptr i32 %weight_10_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_4_0_addr"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:276 %weight_10_4_1_addr = getelementptr i32 %weight_10_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_4_1_addr"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:277 %weight_10_4_2_addr = getelementptr i32 %weight_10_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_4_2_addr"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:278 %weight_10_4_3_addr = getelementptr i32 %weight_10_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_4_3_addr"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:279 %weight_10_4_4_addr = getelementptr i32 %weight_10_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_10_4_4_addr"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:280 %weight_11_0_0_addr = getelementptr i32 %weight_11_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_0_0_addr"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:281 %weight_11_0_1_addr = getelementptr i32 %weight_11_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_0_1_addr"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:282 %weight_11_0_2_addr = getelementptr i32 %weight_11_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_0_2_addr"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:283 %weight_11_0_3_addr = getelementptr i32 %weight_11_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_0_3_addr"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:284 %weight_11_0_4_addr = getelementptr i32 %weight_11_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_0_4_addr"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:285 %weight_11_1_0_addr = getelementptr i32 %weight_11_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_1_0_addr"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:286 %weight_11_1_1_addr = getelementptr i32 %weight_11_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_1_1_addr"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:287 %weight_11_1_2_addr = getelementptr i32 %weight_11_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_1_2_addr"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:288 %weight_11_1_3_addr = getelementptr i32 %weight_11_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_1_3_addr"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:289 %weight_11_1_4_addr = getelementptr i32 %weight_11_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_1_4_addr"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:290 %weight_11_2_0_addr = getelementptr i32 %weight_11_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_2_0_addr"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:291 %weight_11_2_1_addr = getelementptr i32 %weight_11_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_2_1_addr"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:292 %weight_11_2_2_addr = getelementptr i32 %weight_11_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_2_2_addr"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:293 %weight_11_2_3_addr = getelementptr i32 %weight_11_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_2_3_addr"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:294 %weight_11_2_4_addr = getelementptr i32 %weight_11_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_2_4_addr"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:295 %weight_11_3_0_addr = getelementptr i32 %weight_11_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_3_0_addr"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:296 %weight_11_3_1_addr = getelementptr i32 %weight_11_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_3_1_addr"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:297 %weight_11_3_2_addr = getelementptr i32 %weight_11_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_3_2_addr"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:298 %weight_11_3_3_addr = getelementptr i32 %weight_11_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_3_3_addr"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:299 %weight_11_3_4_addr = getelementptr i32 %weight_11_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_3_4_addr"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:300 %weight_11_4_0_addr = getelementptr i32 %weight_11_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_4_0_addr"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:301 %weight_11_4_1_addr = getelementptr i32 %weight_11_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_4_1_addr"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:302 %weight_11_4_2_addr = getelementptr i32 %weight_11_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_4_2_addr"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:303 %weight_11_4_3_addr = getelementptr i32 %weight_11_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_4_3_addr"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:304 %weight_11_4_4_addr = getelementptr i32 %weight_11_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_11_4_4_addr"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:305 %weight_12_0_0_addr = getelementptr i32 %weight_12_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_0_0_addr"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:306 %weight_12_0_1_addr = getelementptr i32 %weight_12_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_0_1_addr"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:307 %weight_12_0_2_addr = getelementptr i32 %weight_12_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_0_2_addr"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:308 %weight_12_0_3_addr = getelementptr i32 %weight_12_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_0_3_addr"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:309 %weight_12_0_4_addr = getelementptr i32 %weight_12_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_0_4_addr"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:310 %weight_12_1_0_addr = getelementptr i32 %weight_12_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_1_0_addr"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:311 %weight_12_1_1_addr = getelementptr i32 %weight_12_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_1_1_addr"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:312 %weight_12_1_2_addr = getelementptr i32 %weight_12_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_1_2_addr"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:313 %weight_12_1_3_addr = getelementptr i32 %weight_12_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_1_3_addr"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:314 %weight_12_1_4_addr = getelementptr i32 %weight_12_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_1_4_addr"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:315 %weight_12_2_0_addr = getelementptr i32 %weight_12_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_2_0_addr"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:316 %weight_12_2_1_addr = getelementptr i32 %weight_12_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_2_1_addr"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:317 %weight_12_2_2_addr = getelementptr i32 %weight_12_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_2_2_addr"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:318 %weight_12_2_3_addr = getelementptr i32 %weight_12_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_2_3_addr"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:319 %weight_12_2_4_addr = getelementptr i32 %weight_12_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_2_4_addr"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:320 %weight_12_3_0_addr = getelementptr i32 %weight_12_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_3_0_addr"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:321 %weight_12_3_1_addr = getelementptr i32 %weight_12_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_3_1_addr"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:322 %weight_12_3_2_addr = getelementptr i32 %weight_12_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_3_2_addr"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:323 %weight_12_3_3_addr = getelementptr i32 %weight_12_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_3_3_addr"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:324 %weight_12_3_4_addr = getelementptr i32 %weight_12_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_3_4_addr"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:325 %weight_12_4_0_addr = getelementptr i32 %weight_12_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_4_0_addr"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:326 %weight_12_4_1_addr = getelementptr i32 %weight_12_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_4_1_addr"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:327 %weight_12_4_2_addr = getelementptr i32 %weight_12_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_4_2_addr"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:328 %weight_12_4_3_addr = getelementptr i32 %weight_12_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_4_3_addr"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:329 %weight_12_4_4_addr = getelementptr i32 %weight_12_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_12_4_4_addr"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:330 %weight_13_0_0_addr = getelementptr i32 %weight_13_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_0_0_addr"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:331 %weight_13_0_1_addr = getelementptr i32 %weight_13_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_0_1_addr"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:332 %weight_13_0_2_addr = getelementptr i32 %weight_13_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_0_2_addr"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:333 %weight_13_0_3_addr = getelementptr i32 %weight_13_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_0_3_addr"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:334 %weight_13_0_4_addr = getelementptr i32 %weight_13_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_0_4_addr"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:335 %weight_13_1_0_addr = getelementptr i32 %weight_13_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_1_0_addr"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:336 %weight_13_1_1_addr = getelementptr i32 %weight_13_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_1_1_addr"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:337 %weight_13_1_2_addr = getelementptr i32 %weight_13_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_1_2_addr"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:338 %weight_13_1_3_addr = getelementptr i32 %weight_13_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_1_3_addr"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:339 %weight_13_1_4_addr = getelementptr i32 %weight_13_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_1_4_addr"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:340 %weight_13_2_0_addr = getelementptr i32 %weight_13_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_2_0_addr"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:341 %weight_13_2_1_addr = getelementptr i32 %weight_13_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_2_1_addr"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:342 %weight_13_2_2_addr = getelementptr i32 %weight_13_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_2_2_addr"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:343 %weight_13_2_3_addr = getelementptr i32 %weight_13_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_2_3_addr"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:344 %weight_13_2_4_addr = getelementptr i32 %weight_13_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_2_4_addr"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:345 %weight_13_3_0_addr = getelementptr i32 %weight_13_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_3_0_addr"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:346 %weight_13_3_1_addr = getelementptr i32 %weight_13_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_3_1_addr"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:347 %weight_13_3_2_addr = getelementptr i32 %weight_13_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_3_2_addr"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:348 %weight_13_3_3_addr = getelementptr i32 %weight_13_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_3_3_addr"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:349 %weight_13_3_4_addr = getelementptr i32 %weight_13_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_3_4_addr"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:350 %weight_13_4_0_addr = getelementptr i32 %weight_13_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_4_0_addr"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:351 %weight_13_4_1_addr = getelementptr i32 %weight_13_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_4_1_addr"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:352 %weight_13_4_2_addr = getelementptr i32 %weight_13_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_4_2_addr"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:353 %weight_13_4_3_addr = getelementptr i32 %weight_13_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_4_3_addr"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:354 %weight_13_4_4_addr = getelementptr i32 %weight_13_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_13_4_4_addr"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:355 %weight_14_0_0_addr = getelementptr i32 %weight_14_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_0_0_addr"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:356 %weight_14_0_1_addr = getelementptr i32 %weight_14_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_0_1_addr"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:357 %weight_14_0_2_addr = getelementptr i32 %weight_14_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_0_2_addr"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:358 %weight_14_0_3_addr = getelementptr i32 %weight_14_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_0_3_addr"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:359 %weight_14_0_4_addr = getelementptr i32 %weight_14_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_0_4_addr"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:360 %weight_14_1_0_addr = getelementptr i32 %weight_14_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_1_0_addr"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:361 %weight_14_1_1_addr = getelementptr i32 %weight_14_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_1_1_addr"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:362 %weight_14_1_2_addr = getelementptr i32 %weight_14_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_1_2_addr"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:363 %weight_14_1_3_addr = getelementptr i32 %weight_14_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_1_3_addr"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:364 %weight_14_1_4_addr = getelementptr i32 %weight_14_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_1_4_addr"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:365 %weight_14_2_0_addr = getelementptr i32 %weight_14_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_2_0_addr"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:366 %weight_14_2_1_addr = getelementptr i32 %weight_14_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_2_1_addr"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:367 %weight_14_2_2_addr = getelementptr i32 %weight_14_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_2_2_addr"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:368 %weight_14_2_3_addr = getelementptr i32 %weight_14_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_2_3_addr"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:369 %weight_14_2_4_addr = getelementptr i32 %weight_14_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_2_4_addr"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:370 %weight_14_3_0_addr = getelementptr i32 %weight_14_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_3_0_addr"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:371 %weight_14_3_1_addr = getelementptr i32 %weight_14_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_3_1_addr"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:372 %weight_14_3_2_addr = getelementptr i32 %weight_14_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_3_2_addr"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:373 %weight_14_3_3_addr = getelementptr i32 %weight_14_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_3_3_addr"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:374 %weight_14_3_4_addr = getelementptr i32 %weight_14_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_3_4_addr"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:375 %weight_14_4_0_addr = getelementptr i32 %weight_14_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_4_0_addr"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:376 %weight_14_4_1_addr = getelementptr i32 %weight_14_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_4_1_addr"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:377 %weight_14_4_2_addr = getelementptr i32 %weight_14_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_4_2_addr"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:378 %weight_14_4_3_addr = getelementptr i32 %weight_14_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_4_3_addr"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:379 %weight_14_4_4_addr = getelementptr i32 %weight_14_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_14_4_4_addr"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:380 %weight_15_0_0_addr = getelementptr i32 %weight_15_0_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_0_0_addr"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:381 %weight_15_0_1_addr = getelementptr i32 %weight_15_0_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_0_1_addr"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:382 %weight_15_0_2_addr = getelementptr i32 %weight_15_0_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_0_2_addr"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:383 %weight_15_0_3_addr = getelementptr i32 %weight_15_0_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_0_3_addr"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:384 %weight_15_0_4_addr = getelementptr i32 %weight_15_0_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_0_4_addr"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:385 %weight_15_1_0_addr = getelementptr i32 %weight_15_1_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_1_0_addr"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:386 %weight_15_1_1_addr = getelementptr i32 %weight_15_1_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_1_1_addr"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:387 %weight_15_1_2_addr = getelementptr i32 %weight_15_1_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_1_2_addr"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:388 %weight_15_1_3_addr = getelementptr i32 %weight_15_1_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_1_3_addr"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:389 %weight_15_1_4_addr = getelementptr i32 %weight_15_1_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_1_4_addr"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:390 %weight_15_2_0_addr = getelementptr i32 %weight_15_2_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_2_0_addr"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:391 %weight_15_2_1_addr = getelementptr i32 %weight_15_2_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_2_1_addr"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:392 %weight_15_2_2_addr = getelementptr i32 %weight_15_2_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_2_2_addr"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:393 %weight_15_2_3_addr = getelementptr i32 %weight_15_2_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_2_3_addr"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:394 %weight_15_2_4_addr = getelementptr i32 %weight_15_2_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_2_4_addr"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:395 %weight_15_3_0_addr = getelementptr i32 %weight_15_3_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_3_0_addr"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:396 %weight_15_3_1_addr = getelementptr i32 %weight_15_3_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_3_1_addr"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:397 %weight_15_3_2_addr = getelementptr i32 %weight_15_3_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_3_2_addr"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:398 %weight_15_3_3_addr = getelementptr i32 %weight_15_3_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_3_3_addr"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:399 %weight_15_3_4_addr = getelementptr i32 %weight_15_3_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_3_4_addr"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:400 %weight_15_4_0_addr = getelementptr i32 %weight_15_4_0, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_4_0_addr"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:401 %weight_15_4_1_addr = getelementptr i32 %weight_15_4_1, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_4_1_addr"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:402 %weight_15_4_2_addr = getelementptr i32 %weight_15_4_2, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_4_2_addr"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:403 %weight_15_4_3_addr = getelementptr i32 %weight_15_4_3, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_4_3_addr"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:404 %weight_15_4_4_addr = getelementptr i32 %weight_15_4_4, i64 0, i64 %zext_ln889

]]></Node>
<StgValue><ssdm name="weight_15_4_4_addr"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:405 %weight_0_0_0_load = load i8 %weight_0_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_0_load"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:406 %weight_0_0_1_load = load i8 %weight_0_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_1_load"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:407 %weight_0_0_2_load = load i8 %weight_0_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_2_load"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:408 %weight_0_0_3_load = load i8 %weight_0_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_3_load"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:409 %weight_0_0_4_load = load i8 %weight_0_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_4_load"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:410 %weight_0_1_0_load = load i8 %weight_0_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_0_load"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:411 %weight_0_1_1_load = load i8 %weight_0_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_1_load"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:412 %weight_0_1_2_load = load i8 %weight_0_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_2_load"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:413 %weight_0_1_3_load = load i8 %weight_0_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_3_load"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:414 %weight_0_1_4_load = load i8 %weight_0_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_4_load"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:415 %weight_0_2_0_load = load i8 %weight_0_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_0_load"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:416 %weight_0_2_1_load = load i8 %weight_0_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_1_load"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:417 %weight_0_2_2_load = load i8 %weight_0_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_2_load"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:418 %weight_0_2_3_load = load i8 %weight_0_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_3_load"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:419 %weight_0_2_4_load = load i8 %weight_0_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_4_load"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:420 %weight_0_3_0_load = load i8 %weight_0_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_0_load"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:421 %weight_0_3_1_load = load i8 %weight_0_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_1_load"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:422 %weight_0_3_2_load = load i8 %weight_0_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_2_load"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:423 %weight_0_3_3_load = load i8 %weight_0_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_3_load"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:424 %weight_0_3_4_load = load i8 %weight_0_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_4_load"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:425 %weight_0_4_0_load = load i8 %weight_0_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_0_load"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:426 %weight_0_4_1_load = load i8 %weight_0_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_1_load"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:427 %weight_0_4_2_load = load i8 %weight_0_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_2_load"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:428 %weight_0_4_3_load = load i8 %weight_0_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_3_load"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:429 %weight_0_4_4_load = load i8 %weight_0_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_4_load"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:430 %weight_1_0_0_load = load i8 %weight_1_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_0_load"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:431 %weight_1_0_1_load = load i8 %weight_1_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_1_load"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:432 %weight_1_0_2_load = load i8 %weight_1_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_2_load"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:433 %weight_1_0_3_load = load i8 %weight_1_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_3_load"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:434 %weight_1_0_4_load = load i8 %weight_1_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_4_load"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:435 %weight_1_1_0_load = load i8 %weight_1_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_0_load"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:436 %weight_1_1_1_load = load i8 %weight_1_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_1_load"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:437 %weight_1_1_2_load = load i8 %weight_1_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_2_load"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:438 %weight_1_1_3_load = load i8 %weight_1_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_3_load"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:439 %weight_1_1_4_load = load i8 %weight_1_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_4_load"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:440 %weight_1_2_0_load = load i8 %weight_1_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_0_load"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:441 %weight_1_2_1_load = load i8 %weight_1_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_1_load"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:442 %weight_1_2_2_load = load i8 %weight_1_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_2_load"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:443 %weight_1_2_3_load = load i8 %weight_1_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_3_load"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:444 %weight_1_2_4_load = load i8 %weight_1_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_4_load"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:445 %weight_1_3_0_load = load i8 %weight_1_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_0_load"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:446 %weight_1_3_1_load = load i8 %weight_1_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_1_load"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:447 %weight_1_3_2_load = load i8 %weight_1_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_2_load"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:448 %weight_1_3_3_load = load i8 %weight_1_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_3_load"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:449 %weight_1_3_4_load = load i8 %weight_1_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_4_load"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:450 %weight_1_4_0_load = load i8 %weight_1_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_0_load"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:451 %weight_1_4_1_load = load i8 %weight_1_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_1_load"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:452 %weight_1_4_2_load = load i8 %weight_1_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_2_load"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:453 %weight_1_4_3_load = load i8 %weight_1_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_3_load"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:454 %weight_1_4_4_load = load i8 %weight_1_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_4_load"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:455 %weight_2_0_0_load = load i8 %weight_2_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_0_load"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:456 %weight_2_0_1_load = load i8 %weight_2_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_1_load"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:457 %weight_2_0_2_load = load i8 %weight_2_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_2_load"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:458 %weight_2_0_3_load = load i8 %weight_2_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_3_load"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:459 %weight_2_0_4_load = load i8 %weight_2_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_4_load"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:460 %weight_2_1_0_load = load i8 %weight_2_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_0_load"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:461 %weight_2_1_1_load = load i8 %weight_2_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_1_load"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:462 %weight_2_1_2_load = load i8 %weight_2_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_2_load"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:463 %weight_2_1_3_load = load i8 %weight_2_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_3_load"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:464 %weight_2_1_4_load = load i8 %weight_2_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_4_load"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:465 %weight_2_2_0_load = load i8 %weight_2_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_0_load"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:466 %weight_2_2_1_load = load i8 %weight_2_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_1_load"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:467 %weight_2_2_2_load = load i8 %weight_2_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_2_load"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:468 %weight_2_2_3_load = load i8 %weight_2_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_3_load"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:469 %weight_2_2_4_load = load i8 %weight_2_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_4_load"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:470 %weight_2_3_0_load = load i8 %weight_2_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_0_load"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:471 %weight_2_3_1_load = load i8 %weight_2_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_1_load"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:472 %weight_2_3_2_load = load i8 %weight_2_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_2_load"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:473 %weight_2_3_3_load = load i8 %weight_2_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_3_load"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:474 %weight_2_3_4_load = load i8 %weight_2_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_4_load"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:475 %weight_2_4_0_load = load i8 %weight_2_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_0_load"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:476 %weight_2_4_1_load = load i8 %weight_2_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_1_load"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:477 %weight_2_4_2_load = load i8 %weight_2_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_2_load"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:478 %weight_2_4_3_load = load i8 %weight_2_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_3_load"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:479 %weight_2_4_4_load = load i8 %weight_2_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_4_load"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:480 %weight_3_0_0_load = load i8 %weight_3_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_0_load"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:481 %weight_3_0_1_load = load i8 %weight_3_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_1_load"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:482 %weight_3_0_2_load = load i8 %weight_3_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_2_load"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:483 %weight_3_0_3_load = load i8 %weight_3_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_3_load"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:484 %weight_3_0_4_load = load i8 %weight_3_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_4_load"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:485 %weight_3_1_0_load = load i8 %weight_3_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_0_load"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:486 %weight_3_1_1_load = load i8 %weight_3_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_1_load"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:487 %weight_3_1_2_load = load i8 %weight_3_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_2_load"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:488 %weight_3_1_3_load = load i8 %weight_3_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_3_load"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:489 %weight_3_1_4_load = load i8 %weight_3_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_4_load"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:490 %weight_3_2_0_load = load i8 %weight_3_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_0_load"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:491 %weight_3_2_1_load = load i8 %weight_3_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_1_load"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:492 %weight_3_2_2_load = load i8 %weight_3_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_2_load"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:493 %weight_3_2_3_load = load i8 %weight_3_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_3_load"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:494 %weight_3_2_4_load = load i8 %weight_3_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_4_load"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:495 %weight_3_3_0_load = load i8 %weight_3_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_0_load"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:496 %weight_3_3_1_load = load i8 %weight_3_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_1_load"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:497 %weight_3_3_2_load = load i8 %weight_3_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_2_load"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:498 %weight_3_3_3_load = load i8 %weight_3_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_3_load"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:499 %weight_3_3_4_load = load i8 %weight_3_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_4_load"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:500 %weight_3_4_0_load = load i8 %weight_3_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_0_load"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:501 %weight_3_4_1_load = load i8 %weight_3_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_1_load"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:502 %weight_3_4_2_load = load i8 %weight_3_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_2_load"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:503 %weight_3_4_3_load = load i8 %weight_3_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_3_load"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:504 %weight_3_4_4_load = load i8 %weight_3_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_4_load"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:505 %weight_4_0_0_load = load i8 %weight_4_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_0_load"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:506 %weight_4_0_1_load = load i8 %weight_4_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_1_load"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:507 %weight_4_0_2_load = load i8 %weight_4_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_2_load"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:508 %weight_4_0_3_load = load i8 %weight_4_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_3_load"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:509 %weight_4_0_4_load = load i8 %weight_4_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_4_load"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:510 %weight_4_1_0_load = load i8 %weight_4_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_0_load"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:511 %weight_4_1_1_load = load i8 %weight_4_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_1_load"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:512 %weight_4_1_2_load = load i8 %weight_4_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_2_load"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:513 %weight_4_1_3_load = load i8 %weight_4_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_3_load"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:514 %weight_4_1_4_load = load i8 %weight_4_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_4_load"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:515 %weight_4_2_0_load = load i8 %weight_4_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_0_load"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:516 %weight_4_2_1_load = load i8 %weight_4_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_1_load"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:517 %weight_4_2_2_load = load i8 %weight_4_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_2_load"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:518 %weight_4_2_3_load = load i8 %weight_4_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_3_load"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:519 %weight_4_2_4_load = load i8 %weight_4_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_4_load"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:520 %weight_4_3_0_load = load i8 %weight_4_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_0_load"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:521 %weight_4_3_1_load = load i8 %weight_4_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_1_load"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:522 %weight_4_3_2_load = load i8 %weight_4_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_2_load"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:523 %weight_4_3_3_load = load i8 %weight_4_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_3_load"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:524 %weight_4_3_4_load = load i8 %weight_4_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_4_load"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:525 %weight_4_4_0_load = load i8 %weight_4_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_0_load"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:526 %weight_4_4_1_load = load i8 %weight_4_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_1_load"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:527 %weight_4_4_2_load = load i8 %weight_4_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_2_load"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:528 %weight_4_4_3_load = load i8 %weight_4_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_3_load"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:529 %weight_4_4_4_load = load i8 %weight_4_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_4_load"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:530 %weight_5_0_0_load = load i8 %weight_5_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_0_load"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:531 %weight_5_0_1_load = load i8 %weight_5_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_1_load"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:532 %weight_5_0_2_load = load i8 %weight_5_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_2_load"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:533 %weight_5_0_3_load = load i8 %weight_5_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_3_load"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:534 %weight_5_0_4_load = load i8 %weight_5_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_4_load"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:535 %weight_5_1_0_load = load i8 %weight_5_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_0_load"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:536 %weight_5_1_1_load = load i8 %weight_5_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_1_load"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:537 %weight_5_1_2_load = load i8 %weight_5_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_2_load"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:538 %weight_5_1_3_load = load i8 %weight_5_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_3_load"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:539 %weight_5_1_4_load = load i8 %weight_5_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_4_load"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:540 %weight_5_2_0_load = load i8 %weight_5_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_0_load"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:541 %weight_5_2_1_load = load i8 %weight_5_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_1_load"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:542 %weight_5_2_2_load = load i8 %weight_5_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_2_load"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:543 %weight_5_2_3_load = load i8 %weight_5_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_3_load"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:544 %weight_5_2_4_load = load i8 %weight_5_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_4_load"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:545 %weight_5_3_0_load = load i8 %weight_5_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_0_load"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:546 %weight_5_3_1_load = load i8 %weight_5_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_1_load"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:547 %weight_5_3_2_load = load i8 %weight_5_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_2_load"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:548 %weight_5_3_3_load = load i8 %weight_5_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_3_load"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:549 %weight_5_3_4_load = load i8 %weight_5_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_4_load"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:550 %weight_5_4_0_load = load i8 %weight_5_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_0_load"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:551 %weight_5_4_1_load = load i8 %weight_5_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_1_load"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:552 %weight_5_4_2_load = load i8 %weight_5_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_2_load"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:553 %weight_5_4_3_load = load i8 %weight_5_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_3_load"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:554 %weight_5_4_4_load = load i8 %weight_5_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_4_load"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:555 %weight_6_0_0_load = load i8 %weight_6_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_0_load"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:556 %weight_6_0_1_load = load i8 %weight_6_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_1_load"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:557 %weight_6_0_2_load = load i8 %weight_6_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_2_load"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:558 %weight_6_0_3_load = load i8 %weight_6_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_3_load"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:559 %weight_6_0_4_load = load i8 %weight_6_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_4_load"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:560 %weight_6_1_0_load = load i8 %weight_6_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_0_load"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:561 %weight_6_1_1_load = load i8 %weight_6_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_1_load"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:562 %weight_6_1_2_load = load i8 %weight_6_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_2_load"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:563 %weight_6_1_3_load = load i8 %weight_6_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_3_load"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:564 %weight_6_1_4_load = load i8 %weight_6_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_4_load"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:565 %weight_6_2_0_load = load i8 %weight_6_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_0_load"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:566 %weight_6_2_1_load = load i8 %weight_6_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_1_load"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:567 %weight_6_2_2_load = load i8 %weight_6_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_2_load"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:568 %weight_6_2_3_load = load i8 %weight_6_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_3_load"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:569 %weight_6_2_4_load = load i8 %weight_6_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_4_load"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:570 %weight_6_3_0_load = load i8 %weight_6_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_0_load"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:571 %weight_6_3_1_load = load i8 %weight_6_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_1_load"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:572 %weight_6_3_2_load = load i8 %weight_6_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_2_load"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:573 %weight_6_3_3_load = load i8 %weight_6_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_3_load"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:574 %weight_6_3_4_load = load i8 %weight_6_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_4_load"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:575 %weight_6_4_0_load = load i8 %weight_6_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_0_load"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:576 %weight_6_4_1_load = load i8 %weight_6_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_1_load"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:577 %weight_6_4_2_load = load i8 %weight_6_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_2_load"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:578 %weight_6_4_3_load = load i8 %weight_6_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_3_load"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:579 %weight_6_4_4_load = load i8 %weight_6_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_4_load"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:580 %weight_7_0_0_load = load i8 %weight_7_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_0_load"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:581 %weight_7_0_1_load = load i8 %weight_7_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_1_load"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:582 %weight_7_0_2_load = load i8 %weight_7_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_2_load"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:583 %weight_7_0_3_load = load i8 %weight_7_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_3_load"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:584 %weight_7_0_4_load = load i8 %weight_7_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_4_load"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:585 %weight_7_1_0_load = load i8 %weight_7_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_0_load"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:586 %weight_7_1_1_load = load i8 %weight_7_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_1_load"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:587 %weight_7_1_2_load = load i8 %weight_7_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_2_load"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:588 %weight_7_1_3_load = load i8 %weight_7_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_3_load"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:589 %weight_7_1_4_load = load i8 %weight_7_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_4_load"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:590 %weight_7_2_0_load = load i8 %weight_7_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_0_load"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:591 %weight_7_2_1_load = load i8 %weight_7_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_1_load"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:592 %weight_7_2_2_load = load i8 %weight_7_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_2_load"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:593 %weight_7_2_3_load = load i8 %weight_7_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_3_load"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:594 %weight_7_2_4_load = load i8 %weight_7_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_4_load"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:595 %weight_7_3_0_load = load i8 %weight_7_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_0_load"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:596 %weight_7_3_1_load = load i8 %weight_7_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_1_load"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:597 %weight_7_3_2_load = load i8 %weight_7_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_2_load"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:598 %weight_7_3_3_load = load i8 %weight_7_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_3_load"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:599 %weight_7_3_4_load = load i8 %weight_7_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_4_load"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:600 %weight_7_4_0_load = load i8 %weight_7_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_0_load"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:601 %weight_7_4_1_load = load i8 %weight_7_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_1_load"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:602 %weight_7_4_2_load = load i8 %weight_7_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_2_load"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:603 %weight_7_4_3_load = load i8 %weight_7_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_3_load"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:604 %weight_7_4_4_load = load i8 %weight_7_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_4_load"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:605 %weight_8_0_0_load = load i8 %weight_8_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_0_load"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:606 %weight_8_0_1_load = load i8 %weight_8_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_1_load"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:607 %weight_8_0_2_load = load i8 %weight_8_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_2_load"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:608 %weight_8_0_3_load = load i8 %weight_8_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_3_load"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:609 %weight_8_0_4_load = load i8 %weight_8_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_4_load"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:610 %weight_8_1_0_load = load i8 %weight_8_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_0_load"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:611 %weight_8_1_1_load = load i8 %weight_8_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_1_load"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:612 %weight_8_1_2_load = load i8 %weight_8_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_2_load"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:613 %weight_8_1_3_load = load i8 %weight_8_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_3_load"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:614 %weight_8_1_4_load = load i8 %weight_8_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_4_load"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:615 %weight_8_2_0_load = load i8 %weight_8_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_0_load"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:616 %weight_8_2_1_load = load i8 %weight_8_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_1_load"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:617 %weight_8_2_2_load = load i8 %weight_8_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_2_load"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:618 %weight_8_2_3_load = load i8 %weight_8_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_3_load"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:619 %weight_8_2_4_load = load i8 %weight_8_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_4_load"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:620 %weight_8_3_0_load = load i8 %weight_8_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_0_load"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:621 %weight_8_3_1_load = load i8 %weight_8_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_1_load"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:622 %weight_8_3_2_load = load i8 %weight_8_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_2_load"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:623 %weight_8_3_3_load = load i8 %weight_8_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_3_load"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:624 %weight_8_3_4_load = load i8 %weight_8_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_4_load"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:625 %weight_8_4_0_load = load i8 %weight_8_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_0_load"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:626 %weight_8_4_1_load = load i8 %weight_8_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_1_load"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:627 %weight_8_4_2_load = load i8 %weight_8_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_2_load"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:628 %weight_8_4_3_load = load i8 %weight_8_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_3_load"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:629 %weight_8_4_4_load = load i8 %weight_8_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_4_load"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:630 %weight_9_0_0_load = load i8 %weight_9_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_0_load"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:631 %weight_9_0_1_load = load i8 %weight_9_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_1_load"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:632 %weight_9_0_2_load = load i8 %weight_9_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_2_load"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:633 %weight_9_0_3_load = load i8 %weight_9_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_3_load"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:634 %weight_9_0_4_load = load i8 %weight_9_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_4_load"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:635 %weight_9_1_0_load = load i8 %weight_9_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_0_load"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:636 %weight_9_1_1_load = load i8 %weight_9_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_1_load"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:637 %weight_9_1_2_load = load i8 %weight_9_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_2_load"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:638 %weight_9_1_3_load = load i8 %weight_9_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_3_load"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:639 %weight_9_1_4_load = load i8 %weight_9_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_4_load"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:640 %weight_9_2_0_load = load i8 %weight_9_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_0_load"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:641 %weight_9_2_1_load = load i8 %weight_9_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_1_load"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:642 %weight_9_2_2_load = load i8 %weight_9_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_2_load"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:643 %weight_9_2_3_load = load i8 %weight_9_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_3_load"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:644 %weight_9_2_4_load = load i8 %weight_9_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_4_load"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:645 %weight_9_3_0_load = load i8 %weight_9_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_0_load"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:646 %weight_9_3_1_load = load i8 %weight_9_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_1_load"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:647 %weight_9_3_2_load = load i8 %weight_9_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_2_load"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:648 %weight_9_3_3_load = load i8 %weight_9_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_3_load"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:649 %weight_9_3_4_load = load i8 %weight_9_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_4_load"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:650 %weight_9_4_0_load = load i8 %weight_9_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_0_load"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:651 %weight_9_4_1_load = load i8 %weight_9_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_1_load"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:652 %weight_9_4_2_load = load i8 %weight_9_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_2_load"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:653 %weight_9_4_3_load = load i8 %weight_9_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_3_load"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:654 %weight_9_4_4_load = load i8 %weight_9_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_4_load"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:655 %weight_10_0_0_load = load i8 %weight_10_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_0_load"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:656 %weight_10_0_1_load = load i8 %weight_10_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_1_load"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:657 %weight_10_0_2_load = load i8 %weight_10_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_2_load"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:658 %weight_10_0_3_load = load i8 %weight_10_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_3_load"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:659 %weight_10_0_4_load = load i8 %weight_10_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_4_load"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:660 %weight_10_1_0_load = load i8 %weight_10_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_0_load"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:661 %weight_10_1_1_load = load i8 %weight_10_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_1_load"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:662 %weight_10_1_2_load = load i8 %weight_10_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_2_load"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:663 %weight_10_1_3_load = load i8 %weight_10_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_3_load"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:664 %weight_10_1_4_load = load i8 %weight_10_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_4_load"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:665 %weight_10_2_0_load = load i8 %weight_10_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_0_load"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:666 %weight_10_2_1_load = load i8 %weight_10_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_1_load"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:667 %weight_10_2_2_load = load i8 %weight_10_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_2_load"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:668 %weight_10_2_3_load = load i8 %weight_10_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_3_load"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:669 %weight_10_2_4_load = load i8 %weight_10_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_4_load"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:670 %weight_10_3_0_load = load i8 %weight_10_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_0_load"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:671 %weight_10_3_1_load = load i8 %weight_10_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_1_load"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:672 %weight_10_3_2_load = load i8 %weight_10_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_2_load"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:673 %weight_10_3_3_load = load i8 %weight_10_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_3_load"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:674 %weight_10_3_4_load = load i8 %weight_10_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_4_load"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:675 %weight_10_4_0_load = load i8 %weight_10_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_0_load"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:676 %weight_10_4_1_load = load i8 %weight_10_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_1_load"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:677 %weight_10_4_2_load = load i8 %weight_10_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_2_load"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:678 %weight_10_4_3_load = load i8 %weight_10_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_3_load"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:679 %weight_10_4_4_load = load i8 %weight_10_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_4_load"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:680 %weight_11_0_0_load = load i8 %weight_11_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_0_load"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:681 %weight_11_0_1_load = load i8 %weight_11_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_1_load"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:682 %weight_11_0_2_load = load i8 %weight_11_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_2_load"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:683 %weight_11_0_3_load = load i8 %weight_11_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_3_load"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:684 %weight_11_0_4_load = load i8 %weight_11_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_4_load"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:685 %weight_11_1_0_load = load i8 %weight_11_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_0_load"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:686 %weight_11_1_1_load = load i8 %weight_11_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_1_load"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:687 %weight_11_1_2_load = load i8 %weight_11_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_2_load"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:688 %weight_11_1_3_load = load i8 %weight_11_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_3_load"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:689 %weight_11_1_4_load = load i8 %weight_11_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_4_load"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:690 %weight_11_2_0_load = load i8 %weight_11_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_0_load"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:691 %weight_11_2_1_load = load i8 %weight_11_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_1_load"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:692 %weight_11_2_2_load = load i8 %weight_11_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_2_load"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:693 %weight_11_2_3_load = load i8 %weight_11_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_3_load"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:694 %weight_11_2_4_load = load i8 %weight_11_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_4_load"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:695 %weight_11_3_0_load = load i8 %weight_11_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_0_load"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:696 %weight_11_3_1_load = load i8 %weight_11_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_1_load"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:697 %weight_11_3_2_load = load i8 %weight_11_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_2_load"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:698 %weight_11_3_3_load = load i8 %weight_11_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_3_load"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:699 %weight_11_3_4_load = load i8 %weight_11_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_4_load"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:700 %weight_11_4_0_load = load i8 %weight_11_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_0_load"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:701 %weight_11_4_1_load = load i8 %weight_11_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_1_load"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:702 %weight_11_4_2_load = load i8 %weight_11_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_2_load"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:703 %weight_11_4_3_load = load i8 %weight_11_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_3_load"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:704 %weight_11_4_4_load = load i8 %weight_11_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_4_load"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:705 %weight_12_0_0_load = load i8 %weight_12_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_0_load"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:706 %weight_12_0_1_load = load i8 %weight_12_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_1_load"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:707 %weight_12_0_2_load = load i8 %weight_12_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_2_load"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:708 %weight_12_0_3_load = load i8 %weight_12_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_3_load"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:709 %weight_12_0_4_load = load i8 %weight_12_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_4_load"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:710 %weight_12_1_0_load = load i8 %weight_12_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_0_load"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:711 %weight_12_1_1_load = load i8 %weight_12_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_1_load"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:712 %weight_12_1_2_load = load i8 %weight_12_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_2_load"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:713 %weight_12_1_3_load = load i8 %weight_12_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_3_load"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:714 %weight_12_1_4_load = load i8 %weight_12_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_4_load"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:715 %weight_12_2_0_load = load i8 %weight_12_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_0_load"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:716 %weight_12_2_1_load = load i8 %weight_12_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_1_load"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:717 %weight_12_2_2_load = load i8 %weight_12_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_2_load"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:718 %weight_12_2_3_load = load i8 %weight_12_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_3_load"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:719 %weight_12_2_4_load = load i8 %weight_12_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_4_load"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:720 %weight_12_3_0_load = load i8 %weight_12_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_0_load"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:721 %weight_12_3_1_load = load i8 %weight_12_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_1_load"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:722 %weight_12_3_2_load = load i8 %weight_12_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_2_load"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:723 %weight_12_3_3_load = load i8 %weight_12_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_3_load"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:724 %weight_12_3_4_load = load i8 %weight_12_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_4_load"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:725 %weight_12_4_0_load = load i8 %weight_12_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_0_load"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:726 %weight_12_4_1_load = load i8 %weight_12_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_1_load"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:727 %weight_12_4_2_load = load i8 %weight_12_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_2_load"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:728 %weight_12_4_3_load = load i8 %weight_12_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_3_load"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:729 %weight_12_4_4_load = load i8 %weight_12_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_4_load"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:730 %weight_13_0_0_load = load i8 %weight_13_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_0_load"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:731 %weight_13_0_1_load = load i8 %weight_13_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_1_load"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:732 %weight_13_0_2_load = load i8 %weight_13_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_2_load"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:733 %weight_13_0_3_load = load i8 %weight_13_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_3_load"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:734 %weight_13_0_4_load = load i8 %weight_13_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_4_load"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:735 %weight_13_1_0_load = load i8 %weight_13_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_0_load"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:736 %weight_13_1_1_load = load i8 %weight_13_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_1_load"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:737 %weight_13_1_2_load = load i8 %weight_13_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_2_load"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:738 %weight_13_1_3_load = load i8 %weight_13_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_3_load"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:739 %weight_13_1_4_load = load i8 %weight_13_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_4_load"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:740 %weight_13_2_0_load = load i8 %weight_13_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_0_load"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:741 %weight_13_2_1_load = load i8 %weight_13_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_1_load"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:742 %weight_13_2_2_load = load i8 %weight_13_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_2_load"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:743 %weight_13_2_3_load = load i8 %weight_13_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_3_load"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:744 %weight_13_2_4_load = load i8 %weight_13_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_4_load"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:745 %weight_13_3_0_load = load i8 %weight_13_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_0_load"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:746 %weight_13_3_1_load = load i8 %weight_13_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_1_load"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:747 %weight_13_3_2_load = load i8 %weight_13_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_2_load"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:748 %weight_13_3_3_load = load i8 %weight_13_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_3_load"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:749 %weight_13_3_4_load = load i8 %weight_13_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_4_load"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:750 %weight_13_4_0_load = load i8 %weight_13_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_0_load"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:751 %weight_13_4_1_load = load i8 %weight_13_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_1_load"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:752 %weight_13_4_2_load = load i8 %weight_13_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_2_load"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:753 %weight_13_4_3_load = load i8 %weight_13_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_3_load"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:754 %weight_13_4_4_load = load i8 %weight_13_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_4_load"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:755 %weight_14_0_0_load = load i8 %weight_14_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_0_load"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:756 %weight_14_0_1_load = load i8 %weight_14_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_1_load"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:757 %weight_14_0_2_load = load i8 %weight_14_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_2_load"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:758 %weight_14_0_3_load = load i8 %weight_14_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_3_load"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:759 %weight_14_0_4_load = load i8 %weight_14_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_4_load"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:760 %weight_14_1_0_load = load i8 %weight_14_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_0_load"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:761 %weight_14_1_1_load = load i8 %weight_14_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_1_load"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:762 %weight_14_1_2_load = load i8 %weight_14_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_2_load"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:763 %weight_14_1_3_load = load i8 %weight_14_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_3_load"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:764 %weight_14_1_4_load = load i8 %weight_14_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_4_load"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:765 %weight_14_2_0_load = load i8 %weight_14_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_0_load"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:766 %weight_14_2_1_load = load i8 %weight_14_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_1_load"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:767 %weight_14_2_2_load = load i8 %weight_14_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_2_load"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:768 %weight_14_2_3_load = load i8 %weight_14_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_3_load"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:769 %weight_14_2_4_load = load i8 %weight_14_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_4_load"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:770 %weight_14_3_0_load = load i8 %weight_14_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_0_load"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:771 %weight_14_3_1_load = load i8 %weight_14_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_1_load"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:772 %weight_14_3_2_load = load i8 %weight_14_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_2_load"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:773 %weight_14_3_3_load = load i8 %weight_14_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_3_load"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:774 %weight_14_3_4_load = load i8 %weight_14_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_4_load"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:775 %weight_14_4_0_load = load i8 %weight_14_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_0_load"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:776 %weight_14_4_1_load = load i8 %weight_14_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_1_load"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:777 %weight_14_4_2_load = load i8 %weight_14_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_2_load"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:778 %weight_14_4_3_load = load i8 %weight_14_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_3_load"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:779 %weight_14_4_4_load = load i8 %weight_14_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_4_load"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:780 %weight_15_0_0_load = load i8 %weight_15_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_0_load"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:781 %weight_15_0_1_load = load i8 %weight_15_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_1_load"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:782 %weight_15_0_2_load = load i8 %weight_15_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_2_load"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:783 %weight_15_0_3_load = load i8 %weight_15_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_3_load"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:784 %weight_15_0_4_load = load i8 %weight_15_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_4_load"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:785 %weight_15_1_0_load = load i8 %weight_15_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_0_load"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:786 %weight_15_1_1_load = load i8 %weight_15_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_1_load"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:787 %weight_15_1_2_load = load i8 %weight_15_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_2_load"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:788 %weight_15_1_3_load = load i8 %weight_15_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_3_load"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:789 %weight_15_1_4_load = load i8 %weight_15_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_4_load"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:790 %weight_15_2_0_load = load i8 %weight_15_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_0_load"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:791 %weight_15_2_1_load = load i8 %weight_15_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_1_load"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:792 %weight_15_2_2_load = load i8 %weight_15_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_2_load"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:793 %weight_15_2_3_load = load i8 %weight_15_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_3_load"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:794 %weight_15_2_4_load = load i8 %weight_15_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_4_load"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:795 %weight_15_3_0_load = load i8 %weight_15_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_0_load"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:796 %weight_15_3_1_load = load i8 %weight_15_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_1_load"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:797 %weight_15_3_2_load = load i8 %weight_15_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_2_load"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:798 %weight_15_3_3_load = load i8 %weight_15_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_3_load"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:799 %weight_15_3_4_load = load i8 %weight_15_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_4_load"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:800 %weight_15_4_0_load = load i8 %weight_15_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_0_load"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:801 %weight_15_4_1_load = load i8 %weight_15_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_1_load"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:802 %weight_15_4_2_load = load i8 %weight_15_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_2_load"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:803 %weight_15_4_3_load = load i8 %weight_15_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_3_load"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:804 %weight_15_4_4_load = load i8 %weight_15_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_4_load"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4" op_36_bw="0" op_37_bw="0">
<![CDATA[
for.inc153:0 %call_ln979 = call void @store_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln874

]]></Node>
<StgValue><ssdm name="call_ln979"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc153:1 %store_ln874 = store i5 %i0_2, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln874"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_899_3.split:1 %speclooptripcount_ln889 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln889"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_899_3.split:2 %specloopname_ln889 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln889"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="128" op_27_bw="64" op_28_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:4 %call_ln896 = call void @load_input_S0, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln896

]]></Node>
<StgValue><ssdm name="call_ln896"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:405 %weight_0_0_0_load = load i8 %weight_0_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_0_load"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:406 %weight_0_0_1_load = load i8 %weight_0_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_1_load"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:407 %weight_0_0_2_load = load i8 %weight_0_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_2_load"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:408 %weight_0_0_3_load = load i8 %weight_0_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_3_load"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:409 %weight_0_0_4_load = load i8 %weight_0_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_4_load"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:410 %weight_0_1_0_load = load i8 %weight_0_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_0_load"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:411 %weight_0_1_1_load = load i8 %weight_0_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_1_load"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:412 %weight_0_1_2_load = load i8 %weight_0_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_2_load"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:413 %weight_0_1_3_load = load i8 %weight_0_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_3_load"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:414 %weight_0_1_4_load = load i8 %weight_0_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_4_load"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:415 %weight_0_2_0_load = load i8 %weight_0_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_0_load"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:416 %weight_0_2_1_load = load i8 %weight_0_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_1_load"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:417 %weight_0_2_2_load = load i8 %weight_0_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_2_load"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:418 %weight_0_2_3_load = load i8 %weight_0_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_3_load"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:419 %weight_0_2_4_load = load i8 %weight_0_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_4_load"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:420 %weight_0_3_0_load = load i8 %weight_0_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_0_load"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:421 %weight_0_3_1_load = load i8 %weight_0_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_1_load"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:422 %weight_0_3_2_load = load i8 %weight_0_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_2_load"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:423 %weight_0_3_3_load = load i8 %weight_0_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_3_load"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:424 %weight_0_3_4_load = load i8 %weight_0_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_4_load"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:425 %weight_0_4_0_load = load i8 %weight_0_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_0_load"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:426 %weight_0_4_1_load = load i8 %weight_0_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_1_load"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:427 %weight_0_4_2_load = load i8 %weight_0_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_2_load"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:428 %weight_0_4_3_load = load i8 %weight_0_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_3_load"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:429 %weight_0_4_4_load = load i8 %weight_0_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_4_load"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:430 %weight_1_0_0_load = load i8 %weight_1_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_0_load"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:431 %weight_1_0_1_load = load i8 %weight_1_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_1_load"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:432 %weight_1_0_2_load = load i8 %weight_1_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_2_load"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:433 %weight_1_0_3_load = load i8 %weight_1_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_3_load"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:434 %weight_1_0_4_load = load i8 %weight_1_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_4_load"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:435 %weight_1_1_0_load = load i8 %weight_1_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_0_load"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:436 %weight_1_1_1_load = load i8 %weight_1_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_1_load"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:437 %weight_1_1_2_load = load i8 %weight_1_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_2_load"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:438 %weight_1_1_3_load = load i8 %weight_1_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_3_load"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:439 %weight_1_1_4_load = load i8 %weight_1_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_4_load"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:440 %weight_1_2_0_load = load i8 %weight_1_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_0_load"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:441 %weight_1_2_1_load = load i8 %weight_1_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_1_load"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:442 %weight_1_2_2_load = load i8 %weight_1_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_2_load"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:443 %weight_1_2_3_load = load i8 %weight_1_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_3_load"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:444 %weight_1_2_4_load = load i8 %weight_1_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_4_load"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:445 %weight_1_3_0_load = load i8 %weight_1_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_0_load"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:446 %weight_1_3_1_load = load i8 %weight_1_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_1_load"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:447 %weight_1_3_2_load = load i8 %weight_1_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_2_load"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:448 %weight_1_3_3_load = load i8 %weight_1_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_3_load"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:449 %weight_1_3_4_load = load i8 %weight_1_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_4_load"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:450 %weight_1_4_0_load = load i8 %weight_1_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_0_load"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:451 %weight_1_4_1_load = load i8 %weight_1_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_1_load"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:452 %weight_1_4_2_load = load i8 %weight_1_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_2_load"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:453 %weight_1_4_3_load = load i8 %weight_1_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_3_load"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:454 %weight_1_4_4_load = load i8 %weight_1_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_4_load"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:455 %weight_2_0_0_load = load i8 %weight_2_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_0_load"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:456 %weight_2_0_1_load = load i8 %weight_2_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_1_load"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:457 %weight_2_0_2_load = load i8 %weight_2_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_2_load"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:458 %weight_2_0_3_load = load i8 %weight_2_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_3_load"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:459 %weight_2_0_4_load = load i8 %weight_2_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_4_load"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:460 %weight_2_1_0_load = load i8 %weight_2_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_0_load"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:461 %weight_2_1_1_load = load i8 %weight_2_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_1_load"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:462 %weight_2_1_2_load = load i8 %weight_2_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_2_load"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:463 %weight_2_1_3_load = load i8 %weight_2_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_3_load"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:464 %weight_2_1_4_load = load i8 %weight_2_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_4_load"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:465 %weight_2_2_0_load = load i8 %weight_2_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_0_load"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:466 %weight_2_2_1_load = load i8 %weight_2_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_1_load"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:467 %weight_2_2_2_load = load i8 %weight_2_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_2_load"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:468 %weight_2_2_3_load = load i8 %weight_2_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_3_load"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:469 %weight_2_2_4_load = load i8 %weight_2_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_4_load"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:470 %weight_2_3_0_load = load i8 %weight_2_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_0_load"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:471 %weight_2_3_1_load = load i8 %weight_2_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_1_load"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:472 %weight_2_3_2_load = load i8 %weight_2_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_2_load"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:473 %weight_2_3_3_load = load i8 %weight_2_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_3_load"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:474 %weight_2_3_4_load = load i8 %weight_2_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_4_load"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:475 %weight_2_4_0_load = load i8 %weight_2_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_0_load"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:476 %weight_2_4_1_load = load i8 %weight_2_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_1_load"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:477 %weight_2_4_2_load = load i8 %weight_2_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_2_load"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:478 %weight_2_4_3_load = load i8 %weight_2_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_3_load"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:479 %weight_2_4_4_load = load i8 %weight_2_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_4_load"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:480 %weight_3_0_0_load = load i8 %weight_3_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_0_load"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:481 %weight_3_0_1_load = load i8 %weight_3_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_1_load"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:482 %weight_3_0_2_load = load i8 %weight_3_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_2_load"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:483 %weight_3_0_3_load = load i8 %weight_3_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_3_load"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:484 %weight_3_0_4_load = load i8 %weight_3_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_4_load"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:485 %weight_3_1_0_load = load i8 %weight_3_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_0_load"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:486 %weight_3_1_1_load = load i8 %weight_3_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_1_load"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:487 %weight_3_1_2_load = load i8 %weight_3_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_2_load"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:488 %weight_3_1_3_load = load i8 %weight_3_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_3_load"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:489 %weight_3_1_4_load = load i8 %weight_3_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_4_load"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:490 %weight_3_2_0_load = load i8 %weight_3_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_0_load"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:491 %weight_3_2_1_load = load i8 %weight_3_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_1_load"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:492 %weight_3_2_2_load = load i8 %weight_3_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_2_load"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:493 %weight_3_2_3_load = load i8 %weight_3_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_3_load"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:494 %weight_3_2_4_load = load i8 %weight_3_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_4_load"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:495 %weight_3_3_0_load = load i8 %weight_3_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_0_load"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:496 %weight_3_3_1_load = load i8 %weight_3_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_1_load"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:497 %weight_3_3_2_load = load i8 %weight_3_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_2_load"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:498 %weight_3_3_3_load = load i8 %weight_3_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_3_load"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:499 %weight_3_3_4_load = load i8 %weight_3_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_4_load"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:500 %weight_3_4_0_load = load i8 %weight_3_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_0_load"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:501 %weight_3_4_1_load = load i8 %weight_3_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_1_load"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:502 %weight_3_4_2_load = load i8 %weight_3_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_2_load"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:503 %weight_3_4_3_load = load i8 %weight_3_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_3_load"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:504 %weight_3_4_4_load = load i8 %weight_3_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_4_load"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:505 %weight_4_0_0_load = load i8 %weight_4_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_0_load"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:506 %weight_4_0_1_load = load i8 %weight_4_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_1_load"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:507 %weight_4_0_2_load = load i8 %weight_4_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_2_load"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:508 %weight_4_0_3_load = load i8 %weight_4_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_3_load"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:509 %weight_4_0_4_load = load i8 %weight_4_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_4_load"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:510 %weight_4_1_0_load = load i8 %weight_4_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_0_load"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:511 %weight_4_1_1_load = load i8 %weight_4_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_1_load"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:512 %weight_4_1_2_load = load i8 %weight_4_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_2_load"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:513 %weight_4_1_3_load = load i8 %weight_4_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_3_load"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:514 %weight_4_1_4_load = load i8 %weight_4_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_4_load"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:515 %weight_4_2_0_load = load i8 %weight_4_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_0_load"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:516 %weight_4_2_1_load = load i8 %weight_4_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_1_load"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:517 %weight_4_2_2_load = load i8 %weight_4_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_2_load"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:518 %weight_4_2_3_load = load i8 %weight_4_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_3_load"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:519 %weight_4_2_4_load = load i8 %weight_4_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_4_load"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:520 %weight_4_3_0_load = load i8 %weight_4_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_0_load"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:521 %weight_4_3_1_load = load i8 %weight_4_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_1_load"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:522 %weight_4_3_2_load = load i8 %weight_4_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_2_load"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:523 %weight_4_3_3_load = load i8 %weight_4_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_3_load"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:524 %weight_4_3_4_load = load i8 %weight_4_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_4_load"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:525 %weight_4_4_0_load = load i8 %weight_4_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_0_load"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:526 %weight_4_4_1_load = load i8 %weight_4_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_1_load"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:527 %weight_4_4_2_load = load i8 %weight_4_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_2_load"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:528 %weight_4_4_3_load = load i8 %weight_4_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_3_load"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:529 %weight_4_4_4_load = load i8 %weight_4_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_4_load"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:530 %weight_5_0_0_load = load i8 %weight_5_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_0_load"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:531 %weight_5_0_1_load = load i8 %weight_5_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_1_load"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:532 %weight_5_0_2_load = load i8 %weight_5_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_2_load"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:533 %weight_5_0_3_load = load i8 %weight_5_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_3_load"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:534 %weight_5_0_4_load = load i8 %weight_5_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_0_4_load"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:535 %weight_5_1_0_load = load i8 %weight_5_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_0_load"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:536 %weight_5_1_1_load = load i8 %weight_5_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_1_load"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:537 %weight_5_1_2_load = load i8 %weight_5_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_2_load"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:538 %weight_5_1_3_load = load i8 %weight_5_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_3_load"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:539 %weight_5_1_4_load = load i8 %weight_5_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_1_4_load"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:540 %weight_5_2_0_load = load i8 %weight_5_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_0_load"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:541 %weight_5_2_1_load = load i8 %weight_5_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_1_load"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:542 %weight_5_2_2_load = load i8 %weight_5_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_2_load"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:543 %weight_5_2_3_load = load i8 %weight_5_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_3_load"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:544 %weight_5_2_4_load = load i8 %weight_5_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_2_4_load"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:545 %weight_5_3_0_load = load i8 %weight_5_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_0_load"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:546 %weight_5_3_1_load = load i8 %weight_5_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_1_load"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:547 %weight_5_3_2_load = load i8 %weight_5_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_2_load"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:548 %weight_5_3_3_load = load i8 %weight_5_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_3_load"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:549 %weight_5_3_4_load = load i8 %weight_5_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_3_4_load"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:550 %weight_5_4_0_load = load i8 %weight_5_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_0_load"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:551 %weight_5_4_1_load = load i8 %weight_5_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_1_load"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:552 %weight_5_4_2_load = load i8 %weight_5_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_2_load"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:553 %weight_5_4_3_load = load i8 %weight_5_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_3_load"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:554 %weight_5_4_4_load = load i8 %weight_5_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_5_4_4_load"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:555 %weight_6_0_0_load = load i8 %weight_6_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_0_load"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:556 %weight_6_0_1_load = load i8 %weight_6_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_1_load"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:557 %weight_6_0_2_load = load i8 %weight_6_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_2_load"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:558 %weight_6_0_3_load = load i8 %weight_6_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_3_load"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:559 %weight_6_0_4_load = load i8 %weight_6_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_0_4_load"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:560 %weight_6_1_0_load = load i8 %weight_6_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_0_load"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:561 %weight_6_1_1_load = load i8 %weight_6_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_1_load"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:562 %weight_6_1_2_load = load i8 %weight_6_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_2_load"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:563 %weight_6_1_3_load = load i8 %weight_6_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_3_load"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:564 %weight_6_1_4_load = load i8 %weight_6_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_1_4_load"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:565 %weight_6_2_0_load = load i8 %weight_6_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_0_load"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:566 %weight_6_2_1_load = load i8 %weight_6_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_1_load"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:567 %weight_6_2_2_load = load i8 %weight_6_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_2_load"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:568 %weight_6_2_3_load = load i8 %weight_6_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_3_load"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:569 %weight_6_2_4_load = load i8 %weight_6_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_2_4_load"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:570 %weight_6_3_0_load = load i8 %weight_6_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_0_load"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:571 %weight_6_3_1_load = load i8 %weight_6_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_1_load"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:572 %weight_6_3_2_load = load i8 %weight_6_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_2_load"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:573 %weight_6_3_3_load = load i8 %weight_6_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_3_load"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:574 %weight_6_3_4_load = load i8 %weight_6_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_3_4_load"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:575 %weight_6_4_0_load = load i8 %weight_6_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_0_load"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:576 %weight_6_4_1_load = load i8 %weight_6_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_1_load"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:577 %weight_6_4_2_load = load i8 %weight_6_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_2_load"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:578 %weight_6_4_3_load = load i8 %weight_6_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_3_load"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:579 %weight_6_4_4_load = load i8 %weight_6_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_6_4_4_load"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:580 %weight_7_0_0_load = load i8 %weight_7_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_0_load"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:581 %weight_7_0_1_load = load i8 %weight_7_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_1_load"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:582 %weight_7_0_2_load = load i8 %weight_7_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_2_load"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:583 %weight_7_0_3_load = load i8 %weight_7_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_3_load"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:584 %weight_7_0_4_load = load i8 %weight_7_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_0_4_load"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:585 %weight_7_1_0_load = load i8 %weight_7_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_0_load"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:586 %weight_7_1_1_load = load i8 %weight_7_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_1_load"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:587 %weight_7_1_2_load = load i8 %weight_7_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_2_load"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:588 %weight_7_1_3_load = load i8 %weight_7_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_3_load"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:589 %weight_7_1_4_load = load i8 %weight_7_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_1_4_load"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:590 %weight_7_2_0_load = load i8 %weight_7_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_0_load"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:591 %weight_7_2_1_load = load i8 %weight_7_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_1_load"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:592 %weight_7_2_2_load = load i8 %weight_7_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_2_load"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:593 %weight_7_2_3_load = load i8 %weight_7_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_3_load"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:594 %weight_7_2_4_load = load i8 %weight_7_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_2_4_load"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:595 %weight_7_3_0_load = load i8 %weight_7_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_0_load"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:596 %weight_7_3_1_load = load i8 %weight_7_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_1_load"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:597 %weight_7_3_2_load = load i8 %weight_7_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_2_load"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:598 %weight_7_3_3_load = load i8 %weight_7_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_3_load"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:599 %weight_7_3_4_load = load i8 %weight_7_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_3_4_load"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:600 %weight_7_4_0_load = load i8 %weight_7_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_0_load"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:601 %weight_7_4_1_load = load i8 %weight_7_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_1_load"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:602 %weight_7_4_2_load = load i8 %weight_7_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_2_load"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:603 %weight_7_4_3_load = load i8 %weight_7_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_3_load"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:604 %weight_7_4_4_load = load i8 %weight_7_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_7_4_4_load"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:605 %weight_8_0_0_load = load i8 %weight_8_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_0_load"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:606 %weight_8_0_1_load = load i8 %weight_8_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_1_load"/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:607 %weight_8_0_2_load = load i8 %weight_8_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_2_load"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:608 %weight_8_0_3_load = load i8 %weight_8_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_3_load"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:609 %weight_8_0_4_load = load i8 %weight_8_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_0_4_load"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:610 %weight_8_1_0_load = load i8 %weight_8_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_0_load"/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:611 %weight_8_1_1_load = load i8 %weight_8_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_1_load"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:612 %weight_8_1_2_load = load i8 %weight_8_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_2_load"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:613 %weight_8_1_3_load = load i8 %weight_8_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_3_load"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:614 %weight_8_1_4_load = load i8 %weight_8_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_1_4_load"/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:615 %weight_8_2_0_load = load i8 %weight_8_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_0_load"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:616 %weight_8_2_1_load = load i8 %weight_8_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_1_load"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:617 %weight_8_2_2_load = load i8 %weight_8_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_2_load"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:618 %weight_8_2_3_load = load i8 %weight_8_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_3_load"/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:619 %weight_8_2_4_load = load i8 %weight_8_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_2_4_load"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:620 %weight_8_3_0_load = load i8 %weight_8_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_0_load"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:621 %weight_8_3_1_load = load i8 %weight_8_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_1_load"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:622 %weight_8_3_2_load = load i8 %weight_8_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_2_load"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:623 %weight_8_3_3_load = load i8 %weight_8_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_3_load"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:624 %weight_8_3_4_load = load i8 %weight_8_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_3_4_load"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:625 %weight_8_4_0_load = load i8 %weight_8_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_0_load"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:626 %weight_8_4_1_load = load i8 %weight_8_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_1_load"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:627 %weight_8_4_2_load = load i8 %weight_8_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_2_load"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:628 %weight_8_4_3_load = load i8 %weight_8_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_3_load"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:629 %weight_8_4_4_load = load i8 %weight_8_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_8_4_4_load"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:630 %weight_9_0_0_load = load i8 %weight_9_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_0_load"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:631 %weight_9_0_1_load = load i8 %weight_9_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_1_load"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:632 %weight_9_0_2_load = load i8 %weight_9_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_2_load"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:633 %weight_9_0_3_load = load i8 %weight_9_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_3_load"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:634 %weight_9_0_4_load = load i8 %weight_9_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_0_4_load"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:635 %weight_9_1_0_load = load i8 %weight_9_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_0_load"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:636 %weight_9_1_1_load = load i8 %weight_9_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_1_load"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:637 %weight_9_1_2_load = load i8 %weight_9_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_2_load"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:638 %weight_9_1_3_load = load i8 %weight_9_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_3_load"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:639 %weight_9_1_4_load = load i8 %weight_9_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_1_4_load"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:640 %weight_9_2_0_load = load i8 %weight_9_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_0_load"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:641 %weight_9_2_1_load = load i8 %weight_9_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_1_load"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:642 %weight_9_2_2_load = load i8 %weight_9_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_2_load"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:643 %weight_9_2_3_load = load i8 %weight_9_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_3_load"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:644 %weight_9_2_4_load = load i8 %weight_9_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_2_4_load"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:645 %weight_9_3_0_load = load i8 %weight_9_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_0_load"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:646 %weight_9_3_1_load = load i8 %weight_9_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_1_load"/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:647 %weight_9_3_2_load = load i8 %weight_9_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_2_load"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:648 %weight_9_3_3_load = load i8 %weight_9_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_3_load"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:649 %weight_9_3_4_load = load i8 %weight_9_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_3_4_load"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:650 %weight_9_4_0_load = load i8 %weight_9_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_0_load"/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:651 %weight_9_4_1_load = load i8 %weight_9_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_1_load"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:652 %weight_9_4_2_load = load i8 %weight_9_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_2_load"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:653 %weight_9_4_3_load = load i8 %weight_9_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_3_load"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:654 %weight_9_4_4_load = load i8 %weight_9_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_9_4_4_load"/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:655 %weight_10_0_0_load = load i8 %weight_10_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_0_load"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:656 %weight_10_0_1_load = load i8 %weight_10_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_1_load"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:657 %weight_10_0_2_load = load i8 %weight_10_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_2_load"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:658 %weight_10_0_3_load = load i8 %weight_10_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_3_load"/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:659 %weight_10_0_4_load = load i8 %weight_10_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_0_4_load"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:660 %weight_10_1_0_load = load i8 %weight_10_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_0_load"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:661 %weight_10_1_1_load = load i8 %weight_10_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_1_load"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:662 %weight_10_1_2_load = load i8 %weight_10_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_2_load"/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:663 %weight_10_1_3_load = load i8 %weight_10_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_3_load"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:664 %weight_10_1_4_load = load i8 %weight_10_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_1_4_load"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:665 %weight_10_2_0_load = load i8 %weight_10_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_0_load"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:666 %weight_10_2_1_load = load i8 %weight_10_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_1_load"/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:667 %weight_10_2_2_load = load i8 %weight_10_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_2_load"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:668 %weight_10_2_3_load = load i8 %weight_10_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_3_load"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:669 %weight_10_2_4_load = load i8 %weight_10_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_2_4_load"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:670 %weight_10_3_0_load = load i8 %weight_10_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_0_load"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:671 %weight_10_3_1_load = load i8 %weight_10_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_1_load"/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:672 %weight_10_3_2_load = load i8 %weight_10_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_2_load"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:673 %weight_10_3_3_load = load i8 %weight_10_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_3_load"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:674 %weight_10_3_4_load = load i8 %weight_10_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_3_4_load"/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:675 %weight_10_4_0_load = load i8 %weight_10_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_0_load"/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:676 %weight_10_4_1_load = load i8 %weight_10_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_1_load"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:677 %weight_10_4_2_load = load i8 %weight_10_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_2_load"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:678 %weight_10_4_3_load = load i8 %weight_10_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_3_load"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:679 %weight_10_4_4_load = load i8 %weight_10_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_10_4_4_load"/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:680 %weight_11_0_0_load = load i8 %weight_11_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_0_load"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:681 %weight_11_0_1_load = load i8 %weight_11_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_1_load"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:682 %weight_11_0_2_load = load i8 %weight_11_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_2_load"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:683 %weight_11_0_3_load = load i8 %weight_11_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_3_load"/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:684 %weight_11_0_4_load = load i8 %weight_11_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_0_4_load"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:685 %weight_11_1_0_load = load i8 %weight_11_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_0_load"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:686 %weight_11_1_1_load = load i8 %weight_11_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_1_load"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:687 %weight_11_1_2_load = load i8 %weight_11_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_2_load"/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:688 %weight_11_1_3_load = load i8 %weight_11_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_3_load"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:689 %weight_11_1_4_load = load i8 %weight_11_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_1_4_load"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:690 %weight_11_2_0_load = load i8 %weight_11_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_0_load"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:691 %weight_11_2_1_load = load i8 %weight_11_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_1_load"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:692 %weight_11_2_2_load = load i8 %weight_11_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_2_load"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:693 %weight_11_2_3_load = load i8 %weight_11_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_3_load"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:694 %weight_11_2_4_load = load i8 %weight_11_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_2_4_load"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:695 %weight_11_3_0_load = load i8 %weight_11_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_0_load"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:696 %weight_11_3_1_load = load i8 %weight_11_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_1_load"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:697 %weight_11_3_2_load = load i8 %weight_11_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_2_load"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:698 %weight_11_3_3_load = load i8 %weight_11_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_3_load"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:699 %weight_11_3_4_load = load i8 %weight_11_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_3_4_load"/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:700 %weight_11_4_0_load = load i8 %weight_11_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_0_load"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:701 %weight_11_4_1_load = load i8 %weight_11_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_1_load"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:702 %weight_11_4_2_load = load i8 %weight_11_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_2_load"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:703 %weight_11_4_3_load = load i8 %weight_11_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_3_load"/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:704 %weight_11_4_4_load = load i8 %weight_11_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_11_4_4_load"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:705 %weight_12_0_0_load = load i8 %weight_12_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_0_load"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:706 %weight_12_0_1_load = load i8 %weight_12_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_1_load"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:707 %weight_12_0_2_load = load i8 %weight_12_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_2_load"/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:708 %weight_12_0_3_load = load i8 %weight_12_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_3_load"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:709 %weight_12_0_4_load = load i8 %weight_12_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_0_4_load"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:710 %weight_12_1_0_load = load i8 %weight_12_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_0_load"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:711 %weight_12_1_1_load = load i8 %weight_12_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_1_load"/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:712 %weight_12_1_2_load = load i8 %weight_12_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_2_load"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:713 %weight_12_1_3_load = load i8 %weight_12_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_3_load"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:714 %weight_12_1_4_load = load i8 %weight_12_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_1_4_load"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:715 %weight_12_2_0_load = load i8 %weight_12_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_0_load"/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:716 %weight_12_2_1_load = load i8 %weight_12_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_1_load"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:717 %weight_12_2_2_load = load i8 %weight_12_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_2_load"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:718 %weight_12_2_3_load = load i8 %weight_12_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_3_load"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:719 %weight_12_2_4_load = load i8 %weight_12_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_2_4_load"/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:720 %weight_12_3_0_load = load i8 %weight_12_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_0_load"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:721 %weight_12_3_1_load = load i8 %weight_12_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_1_load"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:722 %weight_12_3_2_load = load i8 %weight_12_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_2_load"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:723 %weight_12_3_3_load = load i8 %weight_12_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_3_load"/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:724 %weight_12_3_4_load = load i8 %weight_12_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_3_4_load"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:725 %weight_12_4_0_load = load i8 %weight_12_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_0_load"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:726 %weight_12_4_1_load = load i8 %weight_12_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_1_load"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:727 %weight_12_4_2_load = load i8 %weight_12_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_2_load"/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:728 %weight_12_4_3_load = load i8 %weight_12_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_3_load"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:729 %weight_12_4_4_load = load i8 %weight_12_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_12_4_4_load"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:730 %weight_13_0_0_load = load i8 %weight_13_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_0_load"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:731 %weight_13_0_1_load = load i8 %weight_13_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_1_load"/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:732 %weight_13_0_2_load = load i8 %weight_13_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_2_load"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:733 %weight_13_0_3_load = load i8 %weight_13_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_3_load"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:734 %weight_13_0_4_load = load i8 %weight_13_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_0_4_load"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:735 %weight_13_1_0_load = load i8 %weight_13_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_0_load"/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:736 %weight_13_1_1_load = load i8 %weight_13_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_1_load"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:737 %weight_13_1_2_load = load i8 %weight_13_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_2_load"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:738 %weight_13_1_3_load = load i8 %weight_13_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_3_load"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:739 %weight_13_1_4_load = load i8 %weight_13_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_1_4_load"/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:740 %weight_13_2_0_load = load i8 %weight_13_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_0_load"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:741 %weight_13_2_1_load = load i8 %weight_13_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_1_load"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:742 %weight_13_2_2_load = load i8 %weight_13_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_2_load"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:743 %weight_13_2_3_load = load i8 %weight_13_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_3_load"/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:744 %weight_13_2_4_load = load i8 %weight_13_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_2_4_load"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:745 %weight_13_3_0_load = load i8 %weight_13_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_0_load"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:746 %weight_13_3_1_load = load i8 %weight_13_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_1_load"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:747 %weight_13_3_2_load = load i8 %weight_13_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_2_load"/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:748 %weight_13_3_3_load = load i8 %weight_13_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_3_load"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:749 %weight_13_3_4_load = load i8 %weight_13_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_3_4_load"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:750 %weight_13_4_0_load = load i8 %weight_13_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_0_load"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:751 %weight_13_4_1_load = load i8 %weight_13_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_1_load"/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:752 %weight_13_4_2_load = load i8 %weight_13_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_2_load"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:753 %weight_13_4_3_load = load i8 %weight_13_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_3_load"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:754 %weight_13_4_4_load = load i8 %weight_13_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_13_4_4_load"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:755 %weight_14_0_0_load = load i8 %weight_14_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_0_load"/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:756 %weight_14_0_1_load = load i8 %weight_14_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_1_load"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:757 %weight_14_0_2_load = load i8 %weight_14_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_2_load"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:758 %weight_14_0_3_load = load i8 %weight_14_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_3_load"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:759 %weight_14_0_4_load = load i8 %weight_14_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_0_4_load"/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:760 %weight_14_1_0_load = load i8 %weight_14_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_0_load"/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:761 %weight_14_1_1_load = load i8 %weight_14_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_1_load"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:762 %weight_14_1_2_load = load i8 %weight_14_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_2_load"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:763 %weight_14_1_3_load = load i8 %weight_14_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_3_load"/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:764 %weight_14_1_4_load = load i8 %weight_14_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_1_4_load"/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:765 %weight_14_2_0_load = load i8 %weight_14_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_0_load"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:766 %weight_14_2_1_load = load i8 %weight_14_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_1_load"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:767 %weight_14_2_2_load = load i8 %weight_14_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_2_load"/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:768 %weight_14_2_3_load = load i8 %weight_14_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_3_load"/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:769 %weight_14_2_4_load = load i8 %weight_14_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_2_4_load"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:770 %weight_14_3_0_load = load i8 %weight_14_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_0_load"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:771 %weight_14_3_1_load = load i8 %weight_14_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_1_load"/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:772 %weight_14_3_2_load = load i8 %weight_14_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_2_load"/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:773 %weight_14_3_3_load = load i8 %weight_14_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_3_load"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:774 %weight_14_3_4_load = load i8 %weight_14_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_3_4_load"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:775 %weight_14_4_0_load = load i8 %weight_14_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_0_load"/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:776 %weight_14_4_1_load = load i8 %weight_14_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_1_load"/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:777 %weight_14_4_2_load = load i8 %weight_14_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_2_load"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:778 %weight_14_4_3_load = load i8 %weight_14_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_3_load"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:779 %weight_14_4_4_load = load i8 %weight_14_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_14_4_4_load"/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:780 %weight_15_0_0_load = load i8 %weight_15_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_0_load"/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:781 %weight_15_0_1_load = load i8 %weight_15_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_1_load"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:782 %weight_15_0_2_load = load i8 %weight_15_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_2_load"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:783 %weight_15_0_3_load = load i8 %weight_15_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_3_load"/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:784 %weight_15_0_4_load = load i8 %weight_15_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_0_4_load"/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:785 %weight_15_1_0_load = load i8 %weight_15_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_0_load"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:786 %weight_15_1_1_load = load i8 %weight_15_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_1_load"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:787 %weight_15_1_2_load = load i8 %weight_15_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_2_load"/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:788 %weight_15_1_3_load = load i8 %weight_15_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_3_load"/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:789 %weight_15_1_4_load = load i8 %weight_15_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_1_4_load"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:790 %weight_15_2_0_load = load i8 %weight_15_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_0_load"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:791 %weight_15_2_1_load = load i8 %weight_15_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_1_load"/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:792 %weight_15_2_2_load = load i8 %weight_15_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_2_load"/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:793 %weight_15_2_3_load = load i8 %weight_15_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_3_load"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:794 %weight_15_2_4_load = load i8 %weight_15_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_2_4_load"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:795 %weight_15_3_0_load = load i8 %weight_15_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_0_load"/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:796 %weight_15_3_1_load = load i8 %weight_15_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_1_load"/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:797 %weight_15_3_2_load = load i8 %weight_15_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_2_load"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:798 %weight_15_3_3_load = load i8 %weight_15_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_3_load"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:799 %weight_15_3_4_load = load i8 %weight_15_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_3_4_load"/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:800 %weight_15_4_0_load = load i8 %weight_15_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_0_load"/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:801 %weight_15_4_1_load = load i8 %weight_15_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_1_load"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:802 %weight_15_4_2_load = load i8 %weight_15_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_2_load"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:803 %weight_15_4_3_load = load i8 %weight_15_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_3_load"/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_899_3.split:804 %weight_15_4_4_load = load i8 %weight_15_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_15_4_4_load"/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_899_3.split:805 %br_ln899 = br void %VITIS_LOOP_902_4

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_902_4:0 %h = phi i8 %add_ln899_3, void %VITIS_LOOP_902_4.split, i8 0, void %VITIS_LOOP_899_3.split

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="1307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
VITIS_LOOP_902_4:1 %phi_mul = phi i17 %add_ln899_4, void %VITIS_LOOP_902_4.split, i17 0, void %VITIS_LOOP_899_3.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="1308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_902_4:2 %phi_urem = phi i8 %select_ln870, void %VITIS_LOOP_902_4.split, i8 0, void %VITIS_LOOP_899_3.split

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="1309" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_902_4:3 %add_ln899_4 = add i17 %phi_mul, i17 410

]]></Node>
<StgValue><ssdm name="add_ln899_4"/></StgValue>
</operation>

<operation id="1310" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_902_4:4 %icmp_ln899 = icmp_eq  i8 %h, i8 224

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="1311" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_902_4:5 %add_ln899_3 = add i8 %h, i8 1

]]></Node>
<StgValue><ssdm name="add_ln899_3"/></StgValue>
</operation>

<operation id="1312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_902_4:6 %br_ln899 = br i1 %icmp_ln899, void %VITIS_LOOP_902_4.split, void %for.inc150

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>

<operation id="1313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:0 %arrayidx6813_promoted5_load = load i32 %arrayidx6813_promoted5

]]></Node>
<StgValue><ssdm name="arrayidx6813_promoted5_load"/></StgValue>
</operation>

<operation id="1314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:1 %arrayidx6813_1791_promoted12_load = load i32 %arrayidx6813_1791_promoted12

]]></Node>
<StgValue><ssdm name="arrayidx6813_1791_promoted12_load"/></StgValue>
</operation>

<operation id="1315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:2 %arrayidx6813_2798_promoted19_load = load i32 %arrayidx6813_2798_promoted19

]]></Node>
<StgValue><ssdm name="arrayidx6813_2798_promoted19_load"/></StgValue>
</operation>

<operation id="1316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:3 %arrayidx6813_3803_promoted26_load = load i32 %arrayidx6813_3803_promoted26

]]></Node>
<StgValue><ssdm name="arrayidx6813_3803_promoted26_load"/></StgValue>
</operation>

<operation id="1317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:4 %arrayidx6813_4808_promoted33_load = load i32 %arrayidx6813_4808_promoted33

]]></Node>
<StgValue><ssdm name="arrayidx6813_4808_promoted33_load"/></StgValue>
</operation>

<operation id="1318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:5 %arrayidx6813_1758_promoted36_load = load i32 %arrayidx6813_1758_promoted36

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_promoted36_load"/></StgValue>
</operation>

<operation id="1319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:6 %arrayidx6813_1758_1_promoted43_load = load i32 %arrayidx6813_1758_1_promoted43

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_1_promoted43_load"/></StgValue>
</operation>

<operation id="1320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:7 %arrayidx6813_1758_2_promoted50_load = load i32 %arrayidx6813_1758_2_promoted50

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_2_promoted50_load"/></StgValue>
</operation>

<operation id="1321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:8 %arrayidx6813_1758_3_promoted57_load = load i32 %arrayidx6813_1758_3_promoted57

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_3_promoted57_load"/></StgValue>
</operation>

<operation id="1322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:9 %arrayidx6813_1758_4_promoted64_load = load i32 %arrayidx6813_1758_4_promoted64

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_4_promoted64_load"/></StgValue>
</operation>

<operation id="1323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:10 %arrayidx6813_2770_promoted71_load = load i32 %arrayidx6813_2770_promoted71

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_promoted71_load"/></StgValue>
</operation>

<operation id="1324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:11 %arrayidx6813_2770_1_promoted78_load = load i32 %arrayidx6813_2770_1_promoted78

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_1_promoted78_load"/></StgValue>
</operation>

<operation id="1325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:12 %arrayidx6813_2770_2_promoted85_load = load i32 %arrayidx6813_2770_2_promoted85

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_2_promoted85_load"/></StgValue>
</operation>

<operation id="1326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:13 %arrayidx6813_2770_3_promoted92_load = load i32 %arrayidx6813_2770_3_promoted92

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_3_promoted92_load"/></StgValue>
</operation>

<operation id="1327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:14 %arrayidx6813_2770_4_promoted99_load = load i32 %arrayidx6813_2770_4_promoted99

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_4_promoted99_load"/></StgValue>
</operation>

<operation id="1328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:15 %arrayidx6813_3776_promoted106_load = load i32 %arrayidx6813_3776_promoted106

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_promoted106_load"/></StgValue>
</operation>

<operation id="1329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:16 %arrayidx6813_3776_1_promoted113_load = load i32 %arrayidx6813_3776_1_promoted113

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_1_promoted113_load"/></StgValue>
</operation>

<operation id="1330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:17 %arrayidx6813_3776_2_promoted120_load = load i32 %arrayidx6813_3776_2_promoted120

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_2_promoted120_load"/></StgValue>
</operation>

<operation id="1331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:18 %arrayidx6813_3776_3_promoted127_load = load i32 %arrayidx6813_3776_3_promoted127

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_3_promoted127_load"/></StgValue>
</operation>

<operation id="1332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:19 %arrayidx6813_3776_4_promoted134_load = load i32 %arrayidx6813_3776_4_promoted134

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_4_promoted134_load"/></StgValue>
</operation>

<operation id="1333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:20 %arrayidx6813_4782_promoted141_load = load i32 %arrayidx6813_4782_promoted141

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_promoted141_load"/></StgValue>
</operation>

<operation id="1334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:21 %arrayidx6813_4782_1_promoted148_load = load i32 %arrayidx6813_4782_1_promoted148

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_1_promoted148_load"/></StgValue>
</operation>

<operation id="1335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:22 %arrayidx6813_4782_2_promoted155_load = load i32 %arrayidx6813_4782_2_promoted155

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_2_promoted155_load"/></StgValue>
</operation>

<operation id="1336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:23 %arrayidx6813_4782_3_promoted162_load = load i32 %arrayidx6813_4782_3_promoted162

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_3_promoted162_load"/></StgValue>
</operation>

<operation id="1337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:24 %arrayidx6813_4782_4_promoted169_load = load i32 %arrayidx6813_4782_4_promoted169

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_4_promoted169_load"/></StgValue>
</operation>

<operation id="1338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:25 %arrayidx6813_154_4413_promoted180_load = load i32 %arrayidx6813_154_4413_promoted180

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4413_promoted180_load"/></StgValue>
</operation>

<operation id="1339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:26 %arrayidx6813_154_1375_4_promoted183_load = load i32 %arrayidx6813_154_1375_4_promoted183

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_1375_4_promoted183_load"/></StgValue>
</operation>

<operation id="1340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:27 %arrayidx6813_154_2381_4_promoted190_load = load i32 %arrayidx6813_154_2381_4_promoted190

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_2381_4_promoted190_load"/></StgValue>
</operation>

<operation id="1341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:28 %arrayidx6813_154_3387_4_promoted197_load = load i32 %arrayidx6813_154_3387_4_promoted197

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_3387_4_promoted197_load"/></StgValue>
</operation>

<operation id="1342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:29 %arrayidx6813_154_4393_4_promoted204_load = load i32 %arrayidx6813_154_4393_4_promoted204

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4393_4_promoted204_load"/></StgValue>
</operation>

<operation id="1343" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="8" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:36 %call_ln899 = call void @cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5, i32 %arrayidx6813_154_4393_4_promoted204_load, i32 %arrayidx6813_154_3387_4_promoted197_load, i32 %arrayidx6813_154_2381_4_promoted190_load, i32 %arrayidx6813_154_1375_4_promoted183_load, i32 %arrayidx6813_154_4413_promoted180_load, i32 %arrayidx6813_4782_4_promoted169_load, i32 %arrayidx6813_4782_3_promoted162_load, i32 %arrayidx6813_4782_2_promoted155_load, i32 %arrayidx6813_4782_1_promoted148_load, i32 %arrayidx6813_4782_promoted141_load, i32 %arrayidx6813_3776_4_promoted134_load, i32 %arrayidx6813_3776_3_promoted127_load, i32 %arrayidx6813_3776_2_promoted120_load, i32 %arrayidx6813_3776_1_promoted113_load, i32 %arrayidx6813_3776_promoted106_load, i32 %arrayidx6813_2770_4_promoted99_load, i32 %arrayidx6813_2770_3_promoted92_load, i32 %arrayidx6813_2770_2_promoted85_load, i32 %arrayidx6813_2770_1_promoted78_load, i32 %arrayidx6813_2770_promoted71_load, i32 %arrayidx6813_1758_4_promoted64_load, i32 %arrayidx6813_1758_3_promoted57_load, i32 %arrayidx6813_1758_2_promoted50_load, i32 %arrayidx6813_1758_1_promoted43_load, i32 %arrayidx6813_1758_promoted36_load, i32 %arrayidx6813_4808_promoted33_load, i32 %arrayidx6813_3803_promoted26_load, i32 %arrayidx6813_2798_promoted19_load, i32 %arrayidx6813_1791_promoted12_load, i32 %arrayidx6813_promoted5_load, i8 %h, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %arrayidx6813_154_4393_4_promoted208_loc, i32 %arrayidx6813_154_3387_4_promoted201_loc, i32 %arrayidx6813_154_2381_4_promoted194_loc, i32 %arrayidx6813_154_1375_4_promoted187_loc, i32 %arrayidx6813_154_4413_promoted177_loc, i32 %arrayidx6813_4782_4_promoted173_loc, i32 %arrayidx6813_4782_3_promoted166_loc, i32 %arrayidx6813_4782_2_promoted159_loc, i32 %arrayidx6813_4782_1_promoted152_loc, i32 %arrayidx6813_4782_promoted145_loc, i32 %arrayidx6813_3776_4_promoted138_loc, i32 %arrayidx6813_3776_3_promoted131_loc, i32 %arrayidx6813_3776_2_promoted124_loc, i32 %arrayidx6813_3776_1_promoted117_loc, i32 %arrayidx6813_3776_promoted110_loc, i32 %arrayidx6813_2770_4_promoted103_loc, i32 %arrayidx6813_2770_3_promoted96_loc, i32 %arrayidx6813_2770_2_promoted89_loc, i32 %arrayidx6813_2770_1_promoted82_loc, i32 %arrayidx6813_2770_promoted75_loc, i32 %arrayidx6813_1758_4_promoted68_loc, i32 %arrayidx6813_1758_3_promoted61_loc, i32 %arrayidx6813_1758_2_promoted54_loc, i32 %arrayidx6813_1758_1_promoted47_loc, i32 %arrayidx6813_1758_promoted40_loc, i32 %arrayidx6813_4808_promoted30_loc, i32 %arrayidx6813_3803_promoted23_loc, i32 %arrayidx6813_2798_promoted16_loc, i32 %arrayidx6813_1791_promoted9_loc, i32 %arrayidx6813_promoted2_loc

]]></Node>
<StgValue><ssdm name="call_ln899"/></StgValue>
</operation>

<operation id="1344" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:67 %add_ln899 = add i8 %h, i8 2

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="1345" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:68 %add_ln899_1 = add i8 %h, i8 4

]]></Node>
<StgValue><ssdm name="add_ln899_1"/></StgValue>
</operation>

<operation id="1346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:69 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %phi_mul, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1347" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:72 %add_ln899_2 = add i8 %h, i8 3

]]></Node>
<StgValue><ssdm name="add_ln899_2"/></StgValue>
</operation>

<operation id="1348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="3" op_0_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:73 %empty = trunc i8 %phi_urem

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:74 %add_ln899_3_cast = zext i8 %add_ln899_3

]]></Node>
<StgValue><ssdm name="add_ln899_3_cast"/></StgValue>
</operation>

<operation id="1350" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_902_4.split:75 %mul12 = mul i17 %add_ln899_3_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="1351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:76 %tmp_1540 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul12, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1540"/></StgValue>
</operation>

<operation id="1352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:79 %add_ln899_cast = zext i8 %add_ln899

]]></Node>
<StgValue><ssdm name="add_ln899_cast"/></StgValue>
</operation>

<operation id="1353" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_902_4.split:80 %mul9 = mul i17 %add_ln899_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="1354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:81 %tmp_1541 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul9, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1541"/></StgValue>
</operation>

<operation id="1355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:84 %add_ln899_2_cast = zext i8 %add_ln899_2

]]></Node>
<StgValue><ssdm name="add_ln899_2_cast"/></StgValue>
</operation>

<operation id="1356" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_902_4.split:85 %mul6 = mul i17 %add_ln899_2_cast, i17 410

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="1357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:86 %tmp_1542 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul6, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1542"/></StgValue>
</operation>

<operation id="1358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:89 %zext_ln951 = zext i8 %add_ln899_1

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="1359" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_902_4.split:90 %mul_ln951 = mul i17 %zext_ln951, i17 410

]]></Node>
<StgValue><ssdm name="mul_ln951"/></StgValue>
</operation>

<operation id="1360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="6" op_0_bw="6" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_902_4.split:91 %tmp_1543 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %mul_ln951, i32 11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1543"/></StgValue>
</operation>

<operation id="1361" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:95 %add_ln870 = add i8 %phi_urem, i8 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="1362" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:96 %icmp_ln870 = icmp_ult  i8 %add_ln870, i8 5

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="1363" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_902_4.split:97 %select_ln870 = select i1 %icmp_ln870, i8 %add_ln870, i8 0

]]></Node>
<StgValue><ssdm name="select_ln870"/></StgValue>
</operation>

<operation id="1364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
for.inc150:0 %br_ln889 = br void %VITIS_LOOP_899_3

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1365" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="8" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:36 %call_ln899 = call void @cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5, i32 %arrayidx6813_154_4393_4_promoted204_load, i32 %arrayidx6813_154_3387_4_promoted197_load, i32 %arrayidx6813_154_2381_4_promoted190_load, i32 %arrayidx6813_154_1375_4_promoted183_load, i32 %arrayidx6813_154_4413_promoted180_load, i32 %arrayidx6813_4782_4_promoted169_load, i32 %arrayidx6813_4782_3_promoted162_load, i32 %arrayidx6813_4782_2_promoted155_load, i32 %arrayidx6813_4782_1_promoted148_load, i32 %arrayidx6813_4782_promoted141_load, i32 %arrayidx6813_3776_4_promoted134_load, i32 %arrayidx6813_3776_3_promoted127_load, i32 %arrayidx6813_3776_2_promoted120_load, i32 %arrayidx6813_3776_1_promoted113_load, i32 %arrayidx6813_3776_promoted106_load, i32 %arrayidx6813_2770_4_promoted99_load, i32 %arrayidx6813_2770_3_promoted92_load, i32 %arrayidx6813_2770_2_promoted85_load, i32 %arrayidx6813_2770_1_promoted78_load, i32 %arrayidx6813_2770_promoted71_load, i32 %arrayidx6813_1758_4_promoted64_load, i32 %arrayidx6813_1758_3_promoted57_load, i32 %arrayidx6813_1758_2_promoted50_load, i32 %arrayidx6813_1758_1_promoted43_load, i32 %arrayidx6813_1758_promoted36_load, i32 %arrayidx6813_4808_promoted33_load, i32 %arrayidx6813_3803_promoted26_load, i32 %arrayidx6813_2798_promoted19_load, i32 %arrayidx6813_1791_promoted12_load, i32 %arrayidx6813_promoted5_load, i8 %h, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %arrayidx6813_154_4393_4_promoted208_loc, i32 %arrayidx6813_154_3387_4_promoted201_loc, i32 %arrayidx6813_154_2381_4_promoted194_loc, i32 %arrayidx6813_154_1375_4_promoted187_loc, i32 %arrayidx6813_154_4413_promoted177_loc, i32 %arrayidx6813_4782_4_promoted173_loc, i32 %arrayidx6813_4782_3_promoted166_loc, i32 %arrayidx6813_4782_2_promoted159_loc, i32 %arrayidx6813_4782_1_promoted152_loc, i32 %arrayidx6813_4782_promoted145_loc, i32 %arrayidx6813_3776_4_promoted138_loc, i32 %arrayidx6813_3776_3_promoted131_loc, i32 %arrayidx6813_3776_2_promoted124_loc, i32 %arrayidx6813_3776_1_promoted117_loc, i32 %arrayidx6813_3776_promoted110_loc, i32 %arrayidx6813_2770_4_promoted103_loc, i32 %arrayidx6813_2770_3_promoted96_loc, i32 %arrayidx6813_2770_2_promoted89_loc, i32 %arrayidx6813_2770_1_promoted82_loc, i32 %arrayidx6813_2770_promoted75_loc, i32 %arrayidx6813_1758_4_promoted68_loc, i32 %arrayidx6813_1758_3_promoted61_loc, i32 %arrayidx6813_1758_2_promoted54_loc, i32 %arrayidx6813_1758_1_promoted47_loc, i32 %arrayidx6813_1758_promoted40_loc, i32 %arrayidx6813_4808_promoted30_loc, i32 %arrayidx6813_3803_promoted23_loc, i32 %arrayidx6813_2798_promoted16_loc, i32 %arrayidx6813_1791_promoted9_loc, i32 %arrayidx6813_promoted2_loc

]]></Node>
<StgValue><ssdm name="call_ln899"/></StgValue>
</operation>

<operation id="1366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="6">
<![CDATA[
VITIS_LOOP_902_4.split:70 %zext_ln899 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln899"/></StgValue>
</operation>

<operation id="1367" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_902_4.split:71 %mul_ln899 = mul i11 %zext_ln899, i11 46

]]></Node>
<StgValue><ssdm name="mul_ln899"/></StgValue>
</operation>

<operation id="1368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="6">
<![CDATA[
VITIS_LOOP_902_4.split:77 %tmp_140_cast = zext i6 %tmp_1540

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="1369" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_902_4.split:78 %mul_ln961_1 = mul i11 %tmp_140_cast, i11 46

]]></Node>
<StgValue><ssdm name="mul_ln961_1"/></StgValue>
</operation>

<operation id="1370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_902_4.split:82 %zext_ln961 = zext i6 %tmp_1541

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="1371" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_902_4.split:83 %mul_ln961_2 = mul i12 %zext_ln961, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln961_2"/></StgValue>
</operation>

<operation id="1372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_902_4.split:87 %zext_ln961_27 = zext i6 %tmp_1542

]]></Node>
<StgValue><ssdm name="zext_ln961_27"/></StgValue>
</operation>

<operation id="1373" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_902_4.split:88 %mul_ln961_3 = mul i12 %zext_ln961_27, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln961_3"/></StgValue>
</operation>

<operation id="1374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_902_4.split:92 %zext_ln961_28 = zext i6 %tmp_1543

]]></Node>
<StgValue><ssdm name="zext_ln961_28"/></StgValue>
</operation>

<operation id="1375" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_902_4.split:93 %mul_ln961_4 = mul i12 %zext_ln961_28, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln961_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
VITIS_LOOP_902_4.split:30 %tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %h, i7 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_902_4.split:31 %tmp_133 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %h, i4 0

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_902_4.split:32 %zext_ln925 = zext i12 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln925"/></StgValue>
</operation>

<operation id="1379" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_902_4.split:33 %sub_ln925 = sub i15 %tmp_s, i15 %zext_ln925

]]></Node>
<StgValue><ssdm name="sub_ln925"/></StgValue>
</operation>

<operation id="1380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:37 %arrayidx6813_154_4393_4_promoted208_loc_load = load i32 %arrayidx6813_154_4393_4_promoted208_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4393_4_promoted208_loc_load"/></StgValue>
</operation>

<operation id="1381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:38 %arrayidx6813_154_3387_4_promoted201_loc_load = load i32 %arrayidx6813_154_3387_4_promoted201_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_3387_4_promoted201_loc_load"/></StgValue>
</operation>

<operation id="1382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:39 %arrayidx6813_154_2381_4_promoted194_loc_load = load i32 %arrayidx6813_154_2381_4_promoted194_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_2381_4_promoted194_loc_load"/></StgValue>
</operation>

<operation id="1383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:40 %arrayidx6813_154_1375_4_promoted187_loc_load = load i32 %arrayidx6813_154_1375_4_promoted187_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_1375_4_promoted187_loc_load"/></StgValue>
</operation>

<operation id="1384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:41 %arrayidx6813_154_4413_promoted177_loc_load = load i32 %arrayidx6813_154_4413_promoted177_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_154_4413_promoted177_loc_load"/></StgValue>
</operation>

<operation id="1385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:42 %arrayidx6813_4782_4_promoted173_loc_load = load i32 %arrayidx6813_4782_4_promoted173_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_4_promoted173_loc_load"/></StgValue>
</operation>

<operation id="1386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:43 %arrayidx6813_4782_3_promoted166_loc_load = load i32 %arrayidx6813_4782_3_promoted166_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_3_promoted166_loc_load"/></StgValue>
</operation>

<operation id="1387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:44 %arrayidx6813_4782_2_promoted159_loc_load = load i32 %arrayidx6813_4782_2_promoted159_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_2_promoted159_loc_load"/></StgValue>
</operation>

<operation id="1388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:45 %arrayidx6813_4782_1_promoted152_loc_load = load i32 %arrayidx6813_4782_1_promoted152_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_1_promoted152_loc_load"/></StgValue>
</operation>

<operation id="1389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:46 %arrayidx6813_4782_promoted145_loc_load = load i32 %arrayidx6813_4782_promoted145_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_4782_promoted145_loc_load"/></StgValue>
</operation>

<operation id="1390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:47 %arrayidx6813_3776_4_promoted138_loc_load = load i32 %arrayidx6813_3776_4_promoted138_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_4_promoted138_loc_load"/></StgValue>
</operation>

<operation id="1391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:48 %arrayidx6813_3776_3_promoted131_loc_load = load i32 %arrayidx6813_3776_3_promoted131_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_3_promoted131_loc_load"/></StgValue>
</operation>

<operation id="1392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:49 %arrayidx6813_3776_2_promoted124_loc_load = load i32 %arrayidx6813_3776_2_promoted124_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_2_promoted124_loc_load"/></StgValue>
</operation>

<operation id="1393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:50 %arrayidx6813_3776_1_promoted117_loc_load = load i32 %arrayidx6813_3776_1_promoted117_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_1_promoted117_loc_load"/></StgValue>
</operation>

<operation id="1394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:51 %arrayidx6813_3776_promoted110_loc_load = load i32 %arrayidx6813_3776_promoted110_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_3776_promoted110_loc_load"/></StgValue>
</operation>

<operation id="1395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:52 %arrayidx6813_2770_4_promoted103_loc_load = load i32 %arrayidx6813_2770_4_promoted103_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_4_promoted103_loc_load"/></StgValue>
</operation>

<operation id="1396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:53 %arrayidx6813_2770_3_promoted96_loc_load = load i32 %arrayidx6813_2770_3_promoted96_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_3_promoted96_loc_load"/></StgValue>
</operation>

<operation id="1397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:54 %arrayidx6813_2770_2_promoted89_loc_load = load i32 %arrayidx6813_2770_2_promoted89_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_2_promoted89_loc_load"/></StgValue>
</operation>

<operation id="1398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:55 %arrayidx6813_2770_1_promoted82_loc_load = load i32 %arrayidx6813_2770_1_promoted82_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_1_promoted82_loc_load"/></StgValue>
</operation>

<operation id="1399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:56 %arrayidx6813_2770_promoted75_loc_load = load i32 %arrayidx6813_2770_promoted75_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_2770_promoted75_loc_load"/></StgValue>
</operation>

<operation id="1400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:57 %arrayidx6813_1758_4_promoted68_loc_load = load i32 %arrayidx6813_1758_4_promoted68_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_4_promoted68_loc_load"/></StgValue>
</operation>

<operation id="1401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:58 %arrayidx6813_1758_3_promoted61_loc_load = load i32 %arrayidx6813_1758_3_promoted61_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_3_promoted61_loc_load"/></StgValue>
</operation>

<operation id="1402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:59 %arrayidx6813_1758_2_promoted54_loc_load = load i32 %arrayidx6813_1758_2_promoted54_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_2_promoted54_loc_load"/></StgValue>
</operation>

<operation id="1403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:60 %arrayidx6813_1758_1_promoted47_loc_load = load i32 %arrayidx6813_1758_1_promoted47_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_1_promoted47_loc_load"/></StgValue>
</operation>

<operation id="1404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:61 %arrayidx6813_1758_promoted40_loc_load = load i32 %arrayidx6813_1758_promoted40_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_1758_promoted40_loc_load"/></StgValue>
</operation>

<operation id="1405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:62 %arrayidx6813_4808_promoted30_loc_load = load i32 %arrayidx6813_4808_promoted30_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_4808_promoted30_loc_load"/></StgValue>
</operation>

<operation id="1406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:63 %arrayidx6813_3803_promoted23_loc_load = load i32 %arrayidx6813_3803_promoted23_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_3803_promoted23_loc_load"/></StgValue>
</operation>

<operation id="1407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:64 %arrayidx6813_2798_promoted16_loc_load = load i32 %arrayidx6813_2798_promoted16_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_2798_promoted16_loc_load"/></StgValue>
</operation>

<operation id="1408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:65 %arrayidx6813_1791_promoted9_loc_load = load i32 %arrayidx6813_1791_promoted9_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_1791_promoted9_loc_load"/></StgValue>
</operation>

<operation id="1409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:66 %arrayidx6813_promoted2_loc_load = load i32 %arrayidx6813_promoted2_loc

]]></Node>
<StgValue><ssdm name="arrayidx6813_promoted2_loc_load"/></StgValue>
</operation>

<operation id="1410" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="15" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="32" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="32" op_363_bw="32" op_364_bw="32" op_365_bw="32" op_366_bw="32" op_367_bw="32" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="32" op_372_bw="32" op_373_bw="32" op_374_bw="32" op_375_bw="32" op_376_bw="32" op_377_bw="32" op_378_bw="32" op_379_bw="32" op_380_bw="32" op_381_bw="32" op_382_bw="32" op_383_bw="32" op_384_bw="32" op_385_bw="32" op_386_bw="32" op_387_bw="32" op_388_bw="32" op_389_bw="32" op_390_bw="32" op_391_bw="32" op_392_bw="32" op_393_bw="32" op_394_bw="32" op_395_bw="32" op_396_bw="32" op_397_bw="32" op_398_bw="32" op_399_bw="32" op_400_bw="32" op_401_bw="32" op_402_bw="32" op_403_bw="32" op_404_bw="32" op_405_bw="32" op_406_bw="32" op_407_bw="32" op_408_bw="32" op_409_bw="32" op_410_bw="32" op_411_bw="32" op_412_bw="32" op_413_bw="32" op_414_bw="32" op_415_bw="32" op_416_bw="32" op_417_bw="32" op_418_bw="32" op_419_bw="32" op_420_bw="32" op_421_bw="32" op_422_bw="32" op_423_bw="32" op_424_bw="32" op_425_bw="32" op_426_bw="32" op_427_bw="32" op_428_bw="32" op_429_bw="32" op_430_bw="32" op_431_bw="32" op_432_bw="32" op_433_bw="32" op_434_bw="32" op_435_bw="32" op_436_bw="32" op_437_bw="32" op_438_bw="32" op_439_bw="32" op_440_bw="32" op_441_bw="32" op_442_bw="32" op_443_bw="32" op_444_bw="32" op_445_bw="32" op_446_bw="32" op_447_bw="32" op_448_bw="32" op_449_bw="32" op_450_bw="32" op_451_bw="32" op_452_bw="32" op_453_bw="32" op_454_bw="32" op_455_bw="32" op_456_bw="32" op_457_bw="32" op_458_bw="32" op_459_bw="32" op_460_bw="32" op_461_bw="32" op_462_bw="32" op_463_bw="32" op_464_bw="11" op_465_bw="32" op_466_bw="11" op_467_bw="12" op_468_bw="12" op_469_bw="12" op_470_bw="32" op_471_bw="32" op_472_bw="32" op_473_bw="32" op_474_bw="32" op_475_bw="32" op_476_bw="32" op_477_bw="32" op_478_bw="32" op_479_bw="32" op_480_bw="32" op_481_bw="32" op_482_bw="32" op_483_bw="32" op_484_bw="32" op_485_bw="32" op_486_bw="32" op_487_bw="32" op_488_bw="32" op_489_bw="32" op_490_bw="32" op_491_bw="32" op_492_bw="32" op_493_bw="32" op_494_bw="3" op_495_bw="32" op_496_bw="32" op_497_bw="32" op_498_bw="32" op_499_bw="32" op_500_bw="32" op_501_bw="32" op_502_bw="32" op_503_bw="32" op_504_bw="32" op_505_bw="32" op_506_bw="32" op_507_bw="32" op_508_bw="32" op_509_bw="32" op_510_bw="32" op_511_bw="32" op_512_bw="32" op_513_bw="32" op_514_bw="32" op_515_bw="32" op_516_bw="32" op_517_bw="32" op_518_bw="32" op_519_bw="32" op_520_bw="32" op_521_bw="32" op_522_bw="32" op_523_bw="32" op_524_bw="32" op_525_bw="0" op_526_bw="0" op_527_bw="0" op_528_bw="0" op_529_bw="0" op_530_bw="0" op_531_bw="0" op_532_bw="0" op_533_bw="0" op_534_bw="0" op_535_bw="0" op_536_bw="0" op_537_bw="0" op_538_bw="0" op_539_bw="0" op_540_bw="0" op_541_bw="0" op_542_bw="0" op_543_bw="0" op_544_bw="0" op_545_bw="0" op_546_bw="0" op_547_bw="0" op_548_bw="0" op_549_bw="0" op_550_bw="0" op_551_bw="0" op_552_bw="0" op_553_bw="0" op_554_bw="0" op_555_bw="0" op_556_bw="0" op_557_bw="0" op_558_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:94 %call_ln925 = call void @cnn_Pipeline_VITIS_LOOP_911_6, i32 %arrayidx6813_154_4393_4_promoted208_loc_load, i32 %arrayidx6813_154_3387_4_promoted201_loc_load, i32 %arrayidx6813_154_2381_4_promoted194_loc_load, i32 %arrayidx6813_154_1375_4_promoted187_loc_load, i32 %arrayidx6813_154_4413_promoted177_loc_load, i32 %arrayidx6813_4782_4_promoted173_loc_load, i32 %arrayidx6813_4782_3_promoted166_loc_load, i32 %arrayidx6813_4782_2_promoted159_loc_load, i32 %arrayidx6813_4782_1_promoted152_loc_load, i32 %arrayidx6813_4782_promoted145_loc_load, i32 %arrayidx6813_3776_4_promoted138_loc_load, i32 %arrayidx6813_3776_3_promoted131_loc_load, i32 %arrayidx6813_3776_2_promoted124_loc_load, i32 %arrayidx6813_3776_1_promoted117_loc_load, i32 %arrayidx6813_3776_promoted110_loc_load, i32 %arrayidx6813_2770_4_promoted103_loc_load, i32 %arrayidx6813_2770_3_promoted96_loc_load, i32 %arrayidx6813_2770_2_promoted89_loc_load, i32 %arrayidx6813_2770_1_promoted82_loc_load, i32 %arrayidx6813_2770_promoted75_loc_load, i32 %arrayidx6813_1758_4_promoted68_loc_load, i32 %arrayidx6813_1758_3_promoted61_loc_load, i32 %arrayidx6813_1758_2_promoted54_loc_load, i32 %arrayidx6813_1758_1_promoted47_loc_load, i32 %arrayidx6813_1758_promoted40_loc_load, i32 %arrayidx6813_4808_promoted30_loc_load, i32 %arrayidx6813_3803_promoted23_loc_load, i32 %arrayidx6813_2798_promoted16_loc_load, i32 %arrayidx6813_1791_promoted9_loc_load, i32 %arrayidx6813_promoted2_loc_load, i15 %sub_ln925, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1, i32 %weight_0_0_0_load, i32 %weight_0_0_1_load, i32 %weight_0_0_2_load, i32 %weight_0_0_3_load, i32 %weight_0_0_4_load, i32 %weight_0_1_0_load, i32 %weight_0_1_1_load, i32 %weight_0_1_2_load, i32 %weight_0_1_3_load, i32 %weight_0_1_4_load, i32 %weight_0_2_0_load, i32 %weight_0_2_1_load, i32 %weight_0_2_2_load, i32 %weight_0_2_3_load, i32 %weight_0_2_4_load, i32 %weight_0_3_0_load, i32 %weight_0_3_1_load, i32 %weight_0_3_2_load, i32 %weight_0_3_3_load, i32 %weight_0_3_4_load, i32 %weight_0_4_0_load, i32 %weight_0_4_1_load, i32 %weight_0_4_2_load, i32 %weight_0_4_3_load, i32 %weight_0_4_4_load, i32 %weight_1_0_0_load, i32 %weight_1_0_1_load, i32 %weight_1_0_2_load, i32 %weight_1_0_3_load, i32 %weight_1_0_4_load, i32 %weight_1_1_0_load, i32 %weight_1_1_1_load, i32 %weight_1_1_2_load, i32 %weight_1_1_3_load, i32 %weight_1_1_4_load, i32 %weight_1_2_0_load, i32 %weight_1_2_1_load, i32 %weight_1_2_2_load, i32 %weight_1_2_3_load, i32 %weight_1_2_4_load, i32 %weight_1_3_0_load, i32 %weight_1_3_1_load, i32 %weight_1_3_2_load, i32 %weight_1_3_3_load, i32 %weight_1_3_4_load, i32 %weight_1_4_0_load, i32 %weight_1_4_1_load, i32 %weight_1_4_2_load, i32 %weight_1_4_3_load, i32 %weight_1_4_4_load, i32 %weight_2_0_0_load, i32 %weight_2_0_1_load, i32 %weight_2_0_2_load, i32 %weight_2_0_3_load, i32 %weight_2_0_4_load, i32 %weight_2_1_0_load, i32 %weight_2_1_1_load, i32 %weight_2_1_2_load, i32 %weight_2_1_3_load, i32 %weight_2_1_4_load, i32 %weight_2_2_0_load, i32 %weight_2_2_1_load, i32 %weight_2_2_2_load, i32 %weight_2_2_3_load, i32 %weight_2_2_4_load, i32 %weight_2_3_0_load, i32 %weight_2_3_1_load, i32 %weight_2_3_2_load, i32 %weight_2_3_3_load, i32 %weight_2_3_4_load, i32 %weight_2_4_0_load, i32 %weight_2_4_1_load, i32 %weight_2_4_2_load, i32 %weight_2_4_3_load, i32 %weight_2_4_4_load, i32 %weight_3_0_0_load, i32 %weight_3_0_1_load, i32 %weight_3_0_2_load, i32 %weight_3_0_3_load, i32 %weight_3_0_4_load, i32 %weight_3_1_0_load, i32 %weight_3_1_1_load, i32 %weight_3_1_2_load, i32 %weight_3_1_3_load, i32 %weight_3_1_4_load, i32 %weight_3_2_0_load, i32 %weight_3_2_1_load, i32 %weight_3_2_2_load, i32 %weight_3_2_3_load, i32 %weight_3_2_4_load, i32 %weight_3_3_0_load, i32 %weight_3_3_1_load, i32 %weight_3_3_2_load, i32 %weight_3_3_3_load, i32 %weight_3_3_4_load, i32 %weight_3_4_0_load, i32 %weight_3_4_1_load, i32 %weight_3_4_2_load, i32 %weight_3_4_3_load, i32 %weight_3_4_4_load, i32 %weight_4_0_0_load, i32 %weight_4_0_1_load, i32 %weight_4_0_2_load, i32 %weight_4_0_3_load, i32 %weight_4_0_4_load, i32 %weight_4_1_0_load, i32 %weight_4_1_1_load, i32 %weight_4_1_2_load, i32 %weight_4_1_3_load, i32 %weight_4_1_4_load, i32 %weight_4_2_0_load, i32 %weight_4_2_1_load, i32 %weight_4_2_2_load, i32 %weight_4_2_3_load, i32 %weight_4_2_4_load, i32 %weight_4_3_0_load, i32 %weight_4_3_1_load, i32 %weight_4_3_2_load, i32 %weight_4_3_3_load, i32 %weight_4_3_4_load, i32 %weight_4_4_0_load, i32 %weight_4_4_1_load, i32 %weight_4_4_2_load, i32 %weight_4_4_3_load, i32 %weight_4_4_4_load, i32 %weight_5_0_0_load, i32 %weight_5_0_1_load, i32 %weight_5_0_2_load, i32 %weight_5_0_3_load, i32 %weight_5_0_4_load, i32 %weight_5_1_0_load, i32 %weight_5_1_1_load, i32 %weight_5_1_2_load, i32 %weight_5_1_3_load, i32 %weight_5_1_4_load, i32 %weight_5_2_0_load, i32 %weight_5_2_1_load, i32 %weight_5_2_2_load, i32 %weight_5_2_3_load, i32 %weight_5_2_4_load, i32 %weight_5_3_0_load, i32 %weight_5_3_1_load, i32 %weight_5_3_2_load, i32 %weight_5_3_3_load, i32 %weight_5_3_4_load, i32 %weight_5_4_0_load, i32 %weight_5_4_1_load, i32 %weight_5_4_2_load, i32 %weight_5_4_3_load, i32 %weight_5_4_4_load, i32 %weight_6_0_0_load, i32 %weight_6_0_1_load, i32 %weight_6_0_2_load, i32 %weight_6_0_3_load, i32 %weight_6_0_4_load, i32 %weight_6_1_0_load, i32 %weight_6_1_1_load, i32 %weight_6_1_2_load, i32 %weight_6_1_3_load, i32 %weight_6_1_4_load, i32 %weight_6_2_0_load, i32 %weight_6_2_1_load, i32 %weight_6_2_2_load, i32 %weight_6_2_3_load, i32 %weight_6_2_4_load, i32 %weight_6_3_0_load, i32 %weight_6_3_1_load, i32 %weight_6_3_2_load, i32 %weight_6_3_3_load, i32 %weight_6_3_4_load, i32 %weight_6_4_0_load, i32 %weight_6_4_1_load, i32 %weight_6_4_2_load, i32 %weight_6_4_3_load, i32 %weight_6_4_4_load, i32 %weight_7_0_0_load, i32 %weight_7_0_1_load, i32 %weight_7_0_2_load, i32 %weight_7_0_3_load, i32 %weight_7_0_4_load, i32 %weight_7_1_0_load, i32 %weight_7_1_1_load, i32 %weight_7_1_2_load, i32 %weight_7_1_3_load, i32 %weight_7_1_4_load, i32 %weight_7_2_0_load, i32 %weight_7_2_1_load, i32 %weight_7_2_2_load, i32 %weight_7_2_3_load, i32 %weight_7_2_4_load, i32 %weight_7_3_0_load, i32 %weight_7_3_1_load, i32 %weight_7_3_2_load, i32 %weight_7_3_3_load, i32 %weight_7_3_4_load, i32 %weight_7_4_0_load, i32 %weight_7_4_1_load, i32 %weight_7_4_2_load, i32 %weight_7_4_3_load, i32 %weight_7_4_4_load, i32 %weight_8_0_0_load, i32 %weight_8_0_1_load, i32 %weight_8_0_2_load, i32 %weight_8_0_3_load, i32 %weight_8_0_4_load, i32 %weight_8_1_0_load, i32 %weight_8_1_1_load, i32 %weight_8_1_2_load, i32 %weight_8_1_3_load, i32 %weight_8_1_4_load, i32 %weight_8_2_0_load, i32 %weight_8_2_1_load, i32 %weight_8_2_2_load, i32 %weight_8_2_3_load, i32 %weight_8_2_4_load, i32 %weight_8_3_0_load, i32 %weight_8_3_1_load, i32 %weight_8_3_2_load, i32 %weight_8_3_3_load, i32 %weight_8_3_4_load, i32 %weight_8_4_0_load, i32 %weight_8_4_1_load, i32 %weight_8_4_2_load, i32 %weight_8_4_3_load, i32 %weight_8_4_4_load, i32 %weight_9_0_0_load, i32 %weight_9_0_1_load, i32 %weight_9_0_2_load, i32 %weight_9_0_3_load, i32 %weight_9_0_4_load, i32 %weight_9_1_0_load, i32 %weight_9_1_1_load, i32 %weight_9_1_2_load, i32 %weight_9_1_3_load, i32 %weight_9_1_4_load, i32 %weight_9_2_0_load, i32 %weight_9_2_1_load, i32 %weight_9_2_2_load, i32 %weight_9_2_3_load, i32 %weight_9_2_4_load, i32 %weight_9_3_0_load, i32 %weight_9_3_1_load, i32 %weight_9_3_2_load, i32 %weight_9_3_3_load, i32 %weight_9_3_4_load, i32 %weight_9_4_0_load, i32 %weight_9_4_1_load, i32 %weight_9_4_2_load, i32 %weight_9_4_3_load, i32 %weight_9_4_4_load, i32 %weight_10_0_0_load, i32 %weight_10_0_1_load, i32 %weight_10_0_2_load, i32 %weight_10_0_3_load, i32 %weight_10_0_4_load, i32 %weight_10_1_0_load, i32 %weight_10_1_1_load, i32 %weight_10_1_2_load, i32 %weight_10_1_3_load, i32 %weight_10_1_4_load, i32 %weight_10_2_0_load, i32 %weight_10_2_1_load, i32 %weight_10_2_2_load, i32 %weight_10_2_3_load, i32 %weight_10_2_4_load, i32 %weight_10_3_0_load, i32 %weight_10_3_1_load, i32 %weight_10_3_2_load, i32 %weight_10_3_3_load, i32 %weight_10_3_4_load, i32 %weight_10_4_0_load, i32 %weight_10_4_1_load, i32 %weight_10_4_2_load, i32 %weight_10_4_3_load, i32 %weight_10_4_4_load, i32 %weight_11_0_0_load, i32 %weight_11_0_1_load, i32 %weight_11_0_2_load, i32 %weight_11_0_3_load, i32 %weight_11_0_4_load, i32 %weight_11_1_0_load, i32 %weight_11_1_1_load, i32 %weight_11_1_2_load, i32 %weight_11_1_3_load, i32 %weight_11_1_4_load, i32 %weight_11_2_0_load, i32 %weight_11_2_1_load, i32 %weight_11_2_2_load, i32 %weight_11_2_3_load, i32 %weight_11_2_4_load, i32 %weight_11_3_0_load, i32 %weight_11_3_1_load, i32 %weight_11_3_2_load, i32 %weight_11_3_3_load, i32 %weight_11_3_4_load, i32 %weight_11_4_0_load, i32 %weight_11_4_1_load, i32 %weight_11_4_2_load, i32 %weight_11_4_3_load, i32 %weight_11_4_4_load, i32 %weight_12_0_0_load, i32 %weight_12_0_1_load, i32 %weight_12_0_2_load, i32 %weight_12_0_3_load, i32 %weight_12_0_4_load, i32 %weight_12_1_0_load, i32 %weight_12_1_1_load, i32 %weight_12_1_2_load, i32 %weight_12_1_3_load, i32 %weight_12_1_4_load, i32 %weight_12_2_0_load, i32 %weight_12_2_1_load, i32 %weight_12_2_2_load, i32 %weight_12_2_3_load, i32 %weight_12_2_4_load, i32 %weight_12_3_0_load, i32 %weight_12_3_1_load, i32 %weight_12_3_2_load, i32 %weight_12_3_3_load, i32 %weight_12_3_4_load, i32 %weight_12_4_0_load, i32 %weight_12_4_1_load, i32 %weight_12_4_2_load, i32 %weight_12_4_3_load, i32 %weight_12_4_4_load, i32 %weight_13_0_0_load, i32 %weight_13_0_1_load, i32 %weight_13_0_2_load, i32 %weight_13_0_3_load, i32 %weight_13_0_4_load, i32 %weight_13_1_0_load, i32 %weight_13_1_1_load, i32 %weight_13_1_2_load, i32 %weight_13_1_3_load, i32 %weight_13_1_4_load, i32 %weight_13_2_0_load, i32 %weight_13_2_1_load, i32 %weight_13_2_2_load, i32 %weight_13_2_3_load, i32 %weight_13_2_4_load, i32 %weight_13_3_0_load, i32 %weight_13_3_1_load, i32 %weight_13_3_2_load, i32 %weight_13_3_3_load, i32 %weight_13_3_4_load, i32 %weight_13_4_0_load, i32 %weight_13_4_1_load, i32 %weight_13_4_2_load, i32 %weight_13_4_3_load, i32 %weight_13_4_4_load, i32 %weight_14_0_0_load, i32 %weight_14_0_1_load, i32 %weight_14_0_2_load, i32 %weight_14_0_3_load, i32 %weight_14_0_4_load, i32 %weight_14_1_0_load, i32 %weight_14_1_1_load, i32 %weight_14_1_2_load, i32 %weight_14_1_3_load, i32 %weight_14_1_4_load, i32 %weight_14_2_0_load, i32 %weight_14_2_1_load, i32 %weight_14_2_2_load, i32 %weight_14_2_3_load, i32 %weight_14_2_4_load, i32 %weight_14_3_0_load, i32 %weight_14_3_1_load, i32 %weight_14_3_2_load, i32 %weight_14_3_3_load, i32 %weight_14_3_4_load, i32 %weight_14_4_0_load, i32 %weight_14_4_1_load, i32 %weight_14_4_2_load, i32 %weight_14_4_3_load, i32 %weight_14_4_4_load, i32 %weight_15_0_0_load, i32 %weight_15_0_1_load, i32 %weight_15_0_2_load, i32 %weight_15_0_3_load, i32 %weight_15_0_4_load, i32 %weight_15_1_0_load, i32 %weight_15_1_1_load, i32 %weight_15_1_2_load, i32 %weight_15_1_3_load, i32 %weight_15_1_4_load, i32 %weight_15_2_0_load, i32 %weight_15_2_1_load, i32 %weight_15_2_2_load, i32 %weight_15_2_3_load, i32 %weight_15_2_4_load, i32 %weight_15_3_0_load, i32 %weight_15_3_1_load, i32 %weight_15_3_2_load, i32 %weight_15_3_3_load, i32 %weight_15_3_4_load, i32 %weight_15_4_0_load, i32 %weight_15_4_1_load, i32 %weight_15_4_2_load, i32 %weight_15_4_3_load, i32 %weight_15_4_4_load, i11 %mul_ln899, i32 %input_0_0, i11 %mul_ln961_1, i12 %mul_ln961_2, i12 %mul_ln961_3, i12 %mul_ln961_4, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i3 %empty, i32 %arrayidx6813_154_4393_4_promoted204, i32 %arrayidx6813_154_3387_4_promoted197, i32 %arrayidx6813_154_2381_4_promoted190, i32 %arrayidx6813_154_1375_4_promoted183, i32 %arrayidx6813_154_4413_promoted180, i32 %arrayidx6813_4782_4_promoted169, i32 %arrayidx6813_4782_3_promoted162, i32 %arrayidx6813_4782_2_promoted155, i32 %arrayidx6813_4782_1_promoted148, i32 %arrayidx6813_4782_promoted141, i32 %arrayidx6813_3776_4_promoted134, i32 %arrayidx6813_3776_3_promoted127, i32 %arrayidx6813_3776_2_promoted120, i32 %arrayidx6813_3776_1_promoted113, i32 %arrayidx6813_3776_promoted106, i32 %arrayidx6813_2770_4_promoted99, i32 %arrayidx6813_2770_3_promoted92, i32 %arrayidx6813_2770_2_promoted85, i32 %arrayidx6813_2770_1_promoted78, i32 %arrayidx6813_2770_promoted71, i32 %arrayidx6813_1758_4_promoted64, i32 %arrayidx6813_1758_3_promoted57, i32 %arrayidx6813_1758_2_promoted50, i32 %arrayidx6813_1758_1_promoted43, i32 %arrayidx6813_1758_promoted36, i32 %arrayidx6813_4808_promoted33, i32 %arrayidx6813_3803_promoted26, i32 %arrayidx6813_2798_promoted19, i32 %arrayidx6813_1791_promoted12, i32 %arrayidx6813_promoted5

]]></Node>
<StgValue><ssdm name="call_ln925"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_902_4.split:34 %speclooptripcount_ln899 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 224, i64 224, i64 224

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln899"/></StgValue>
</operation>

<operation id="1412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:35 %specloopname_ln899 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln899"/></StgValue>
</operation>

<operation id="1413" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="15" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="32" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="32" op_363_bw="32" op_364_bw="32" op_365_bw="32" op_366_bw="32" op_367_bw="32" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="32" op_372_bw="32" op_373_bw="32" op_374_bw="32" op_375_bw="32" op_376_bw="32" op_377_bw="32" op_378_bw="32" op_379_bw="32" op_380_bw="32" op_381_bw="32" op_382_bw="32" op_383_bw="32" op_384_bw="32" op_385_bw="32" op_386_bw="32" op_387_bw="32" op_388_bw="32" op_389_bw="32" op_390_bw="32" op_391_bw="32" op_392_bw="32" op_393_bw="32" op_394_bw="32" op_395_bw="32" op_396_bw="32" op_397_bw="32" op_398_bw="32" op_399_bw="32" op_400_bw="32" op_401_bw="32" op_402_bw="32" op_403_bw="32" op_404_bw="32" op_405_bw="32" op_406_bw="32" op_407_bw="32" op_408_bw="32" op_409_bw="32" op_410_bw="32" op_411_bw="32" op_412_bw="32" op_413_bw="32" op_414_bw="32" op_415_bw="32" op_416_bw="32" op_417_bw="32" op_418_bw="32" op_419_bw="32" op_420_bw="32" op_421_bw="32" op_422_bw="32" op_423_bw="32" op_424_bw="32" op_425_bw="32" op_426_bw="32" op_427_bw="32" op_428_bw="32" op_429_bw="32" op_430_bw="32" op_431_bw="32" op_432_bw="32" op_433_bw="32" op_434_bw="32" op_435_bw="32" op_436_bw="32" op_437_bw="32" op_438_bw="32" op_439_bw="32" op_440_bw="32" op_441_bw="32" op_442_bw="32" op_443_bw="32" op_444_bw="32" op_445_bw="32" op_446_bw="32" op_447_bw="32" op_448_bw="32" op_449_bw="32" op_450_bw="32" op_451_bw="32" op_452_bw="32" op_453_bw="32" op_454_bw="32" op_455_bw="32" op_456_bw="32" op_457_bw="32" op_458_bw="32" op_459_bw="32" op_460_bw="32" op_461_bw="32" op_462_bw="32" op_463_bw="32" op_464_bw="11" op_465_bw="32" op_466_bw="11" op_467_bw="12" op_468_bw="12" op_469_bw="12" op_470_bw="32" op_471_bw="32" op_472_bw="32" op_473_bw="32" op_474_bw="32" op_475_bw="32" op_476_bw="32" op_477_bw="32" op_478_bw="32" op_479_bw="32" op_480_bw="32" op_481_bw="32" op_482_bw="32" op_483_bw="32" op_484_bw="32" op_485_bw="32" op_486_bw="32" op_487_bw="32" op_488_bw="32" op_489_bw="32" op_490_bw="32" op_491_bw="32" op_492_bw="32" op_493_bw="32" op_494_bw="3" op_495_bw="32" op_496_bw="32" op_497_bw="32" op_498_bw="32" op_499_bw="32" op_500_bw="32" op_501_bw="32" op_502_bw="32" op_503_bw="32" op_504_bw="32" op_505_bw="32" op_506_bw="32" op_507_bw="32" op_508_bw="32" op_509_bw="32" op_510_bw="32" op_511_bw="32" op_512_bw="32" op_513_bw="32" op_514_bw="32" op_515_bw="32" op_516_bw="32" op_517_bw="32" op_518_bw="32" op_519_bw="32" op_520_bw="32" op_521_bw="32" op_522_bw="32" op_523_bw="32" op_524_bw="32" op_525_bw="0" op_526_bw="0" op_527_bw="0" op_528_bw="0" op_529_bw="0" op_530_bw="0" op_531_bw="0" op_532_bw="0" op_533_bw="0" op_534_bw="0" op_535_bw="0" op_536_bw="0" op_537_bw="0" op_538_bw="0" op_539_bw="0" op_540_bw="0" op_541_bw="0" op_542_bw="0" op_543_bw="0" op_544_bw="0" op_545_bw="0" op_546_bw="0" op_547_bw="0" op_548_bw="0" op_549_bw="0" op_550_bw="0" op_551_bw="0" op_552_bw="0" op_553_bw="0" op_554_bw="0" op_555_bw="0" op_556_bw="0" op_557_bw="0" op_558_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:94 %call_ln925 = call void @cnn_Pipeline_VITIS_LOOP_911_6, i32 %arrayidx6813_154_4393_4_promoted208_loc_load, i32 %arrayidx6813_154_3387_4_promoted201_loc_load, i32 %arrayidx6813_154_2381_4_promoted194_loc_load, i32 %arrayidx6813_154_1375_4_promoted187_loc_load, i32 %arrayidx6813_154_4413_promoted177_loc_load, i32 %arrayidx6813_4782_4_promoted173_loc_load, i32 %arrayidx6813_4782_3_promoted166_loc_load, i32 %arrayidx6813_4782_2_promoted159_loc_load, i32 %arrayidx6813_4782_1_promoted152_loc_load, i32 %arrayidx6813_4782_promoted145_loc_load, i32 %arrayidx6813_3776_4_promoted138_loc_load, i32 %arrayidx6813_3776_3_promoted131_loc_load, i32 %arrayidx6813_3776_2_promoted124_loc_load, i32 %arrayidx6813_3776_1_promoted117_loc_load, i32 %arrayidx6813_3776_promoted110_loc_load, i32 %arrayidx6813_2770_4_promoted103_loc_load, i32 %arrayidx6813_2770_3_promoted96_loc_load, i32 %arrayidx6813_2770_2_promoted89_loc_load, i32 %arrayidx6813_2770_1_promoted82_loc_load, i32 %arrayidx6813_2770_promoted75_loc_load, i32 %arrayidx6813_1758_4_promoted68_loc_load, i32 %arrayidx6813_1758_3_promoted61_loc_load, i32 %arrayidx6813_1758_2_promoted54_loc_load, i32 %arrayidx6813_1758_1_promoted47_loc_load, i32 %arrayidx6813_1758_promoted40_loc_load, i32 %arrayidx6813_4808_promoted30_loc_load, i32 %arrayidx6813_3803_promoted23_loc_load, i32 %arrayidx6813_2798_promoted16_loc_load, i32 %arrayidx6813_1791_promoted9_loc_load, i32 %arrayidx6813_promoted2_loc_load, i15 %sub_ln925, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1, i32 %weight_0_0_0_load, i32 %weight_0_0_1_load, i32 %weight_0_0_2_load, i32 %weight_0_0_3_load, i32 %weight_0_0_4_load, i32 %weight_0_1_0_load, i32 %weight_0_1_1_load, i32 %weight_0_1_2_load, i32 %weight_0_1_3_load, i32 %weight_0_1_4_load, i32 %weight_0_2_0_load, i32 %weight_0_2_1_load, i32 %weight_0_2_2_load, i32 %weight_0_2_3_load, i32 %weight_0_2_4_load, i32 %weight_0_3_0_load, i32 %weight_0_3_1_load, i32 %weight_0_3_2_load, i32 %weight_0_3_3_load, i32 %weight_0_3_4_load, i32 %weight_0_4_0_load, i32 %weight_0_4_1_load, i32 %weight_0_4_2_load, i32 %weight_0_4_3_load, i32 %weight_0_4_4_load, i32 %weight_1_0_0_load, i32 %weight_1_0_1_load, i32 %weight_1_0_2_load, i32 %weight_1_0_3_load, i32 %weight_1_0_4_load, i32 %weight_1_1_0_load, i32 %weight_1_1_1_load, i32 %weight_1_1_2_load, i32 %weight_1_1_3_load, i32 %weight_1_1_4_load, i32 %weight_1_2_0_load, i32 %weight_1_2_1_load, i32 %weight_1_2_2_load, i32 %weight_1_2_3_load, i32 %weight_1_2_4_load, i32 %weight_1_3_0_load, i32 %weight_1_3_1_load, i32 %weight_1_3_2_load, i32 %weight_1_3_3_load, i32 %weight_1_3_4_load, i32 %weight_1_4_0_load, i32 %weight_1_4_1_load, i32 %weight_1_4_2_load, i32 %weight_1_4_3_load, i32 %weight_1_4_4_load, i32 %weight_2_0_0_load, i32 %weight_2_0_1_load, i32 %weight_2_0_2_load, i32 %weight_2_0_3_load, i32 %weight_2_0_4_load, i32 %weight_2_1_0_load, i32 %weight_2_1_1_load, i32 %weight_2_1_2_load, i32 %weight_2_1_3_load, i32 %weight_2_1_4_load, i32 %weight_2_2_0_load, i32 %weight_2_2_1_load, i32 %weight_2_2_2_load, i32 %weight_2_2_3_load, i32 %weight_2_2_4_load, i32 %weight_2_3_0_load, i32 %weight_2_3_1_load, i32 %weight_2_3_2_load, i32 %weight_2_3_3_load, i32 %weight_2_3_4_load, i32 %weight_2_4_0_load, i32 %weight_2_4_1_load, i32 %weight_2_4_2_load, i32 %weight_2_4_3_load, i32 %weight_2_4_4_load, i32 %weight_3_0_0_load, i32 %weight_3_0_1_load, i32 %weight_3_0_2_load, i32 %weight_3_0_3_load, i32 %weight_3_0_4_load, i32 %weight_3_1_0_load, i32 %weight_3_1_1_load, i32 %weight_3_1_2_load, i32 %weight_3_1_3_load, i32 %weight_3_1_4_load, i32 %weight_3_2_0_load, i32 %weight_3_2_1_load, i32 %weight_3_2_2_load, i32 %weight_3_2_3_load, i32 %weight_3_2_4_load, i32 %weight_3_3_0_load, i32 %weight_3_3_1_load, i32 %weight_3_3_2_load, i32 %weight_3_3_3_load, i32 %weight_3_3_4_load, i32 %weight_3_4_0_load, i32 %weight_3_4_1_load, i32 %weight_3_4_2_load, i32 %weight_3_4_3_load, i32 %weight_3_4_4_load, i32 %weight_4_0_0_load, i32 %weight_4_0_1_load, i32 %weight_4_0_2_load, i32 %weight_4_0_3_load, i32 %weight_4_0_4_load, i32 %weight_4_1_0_load, i32 %weight_4_1_1_load, i32 %weight_4_1_2_load, i32 %weight_4_1_3_load, i32 %weight_4_1_4_load, i32 %weight_4_2_0_load, i32 %weight_4_2_1_load, i32 %weight_4_2_2_load, i32 %weight_4_2_3_load, i32 %weight_4_2_4_load, i32 %weight_4_3_0_load, i32 %weight_4_3_1_load, i32 %weight_4_3_2_load, i32 %weight_4_3_3_load, i32 %weight_4_3_4_load, i32 %weight_4_4_0_load, i32 %weight_4_4_1_load, i32 %weight_4_4_2_load, i32 %weight_4_4_3_load, i32 %weight_4_4_4_load, i32 %weight_5_0_0_load, i32 %weight_5_0_1_load, i32 %weight_5_0_2_load, i32 %weight_5_0_3_load, i32 %weight_5_0_4_load, i32 %weight_5_1_0_load, i32 %weight_5_1_1_load, i32 %weight_5_1_2_load, i32 %weight_5_1_3_load, i32 %weight_5_1_4_load, i32 %weight_5_2_0_load, i32 %weight_5_2_1_load, i32 %weight_5_2_2_load, i32 %weight_5_2_3_load, i32 %weight_5_2_4_load, i32 %weight_5_3_0_load, i32 %weight_5_3_1_load, i32 %weight_5_3_2_load, i32 %weight_5_3_3_load, i32 %weight_5_3_4_load, i32 %weight_5_4_0_load, i32 %weight_5_4_1_load, i32 %weight_5_4_2_load, i32 %weight_5_4_3_load, i32 %weight_5_4_4_load, i32 %weight_6_0_0_load, i32 %weight_6_0_1_load, i32 %weight_6_0_2_load, i32 %weight_6_0_3_load, i32 %weight_6_0_4_load, i32 %weight_6_1_0_load, i32 %weight_6_1_1_load, i32 %weight_6_1_2_load, i32 %weight_6_1_3_load, i32 %weight_6_1_4_load, i32 %weight_6_2_0_load, i32 %weight_6_2_1_load, i32 %weight_6_2_2_load, i32 %weight_6_2_3_load, i32 %weight_6_2_4_load, i32 %weight_6_3_0_load, i32 %weight_6_3_1_load, i32 %weight_6_3_2_load, i32 %weight_6_3_3_load, i32 %weight_6_3_4_load, i32 %weight_6_4_0_load, i32 %weight_6_4_1_load, i32 %weight_6_4_2_load, i32 %weight_6_4_3_load, i32 %weight_6_4_4_load, i32 %weight_7_0_0_load, i32 %weight_7_0_1_load, i32 %weight_7_0_2_load, i32 %weight_7_0_3_load, i32 %weight_7_0_4_load, i32 %weight_7_1_0_load, i32 %weight_7_1_1_load, i32 %weight_7_1_2_load, i32 %weight_7_1_3_load, i32 %weight_7_1_4_load, i32 %weight_7_2_0_load, i32 %weight_7_2_1_load, i32 %weight_7_2_2_load, i32 %weight_7_2_3_load, i32 %weight_7_2_4_load, i32 %weight_7_3_0_load, i32 %weight_7_3_1_load, i32 %weight_7_3_2_load, i32 %weight_7_3_3_load, i32 %weight_7_3_4_load, i32 %weight_7_4_0_load, i32 %weight_7_4_1_load, i32 %weight_7_4_2_load, i32 %weight_7_4_3_load, i32 %weight_7_4_4_load, i32 %weight_8_0_0_load, i32 %weight_8_0_1_load, i32 %weight_8_0_2_load, i32 %weight_8_0_3_load, i32 %weight_8_0_4_load, i32 %weight_8_1_0_load, i32 %weight_8_1_1_load, i32 %weight_8_1_2_load, i32 %weight_8_1_3_load, i32 %weight_8_1_4_load, i32 %weight_8_2_0_load, i32 %weight_8_2_1_load, i32 %weight_8_2_2_load, i32 %weight_8_2_3_load, i32 %weight_8_2_4_load, i32 %weight_8_3_0_load, i32 %weight_8_3_1_load, i32 %weight_8_3_2_load, i32 %weight_8_3_3_load, i32 %weight_8_3_4_load, i32 %weight_8_4_0_load, i32 %weight_8_4_1_load, i32 %weight_8_4_2_load, i32 %weight_8_4_3_load, i32 %weight_8_4_4_load, i32 %weight_9_0_0_load, i32 %weight_9_0_1_load, i32 %weight_9_0_2_load, i32 %weight_9_0_3_load, i32 %weight_9_0_4_load, i32 %weight_9_1_0_load, i32 %weight_9_1_1_load, i32 %weight_9_1_2_load, i32 %weight_9_1_3_load, i32 %weight_9_1_4_load, i32 %weight_9_2_0_load, i32 %weight_9_2_1_load, i32 %weight_9_2_2_load, i32 %weight_9_2_3_load, i32 %weight_9_2_4_load, i32 %weight_9_3_0_load, i32 %weight_9_3_1_load, i32 %weight_9_3_2_load, i32 %weight_9_3_3_load, i32 %weight_9_3_4_load, i32 %weight_9_4_0_load, i32 %weight_9_4_1_load, i32 %weight_9_4_2_load, i32 %weight_9_4_3_load, i32 %weight_9_4_4_load, i32 %weight_10_0_0_load, i32 %weight_10_0_1_load, i32 %weight_10_0_2_load, i32 %weight_10_0_3_load, i32 %weight_10_0_4_load, i32 %weight_10_1_0_load, i32 %weight_10_1_1_load, i32 %weight_10_1_2_load, i32 %weight_10_1_3_load, i32 %weight_10_1_4_load, i32 %weight_10_2_0_load, i32 %weight_10_2_1_load, i32 %weight_10_2_2_load, i32 %weight_10_2_3_load, i32 %weight_10_2_4_load, i32 %weight_10_3_0_load, i32 %weight_10_3_1_load, i32 %weight_10_3_2_load, i32 %weight_10_3_3_load, i32 %weight_10_3_4_load, i32 %weight_10_4_0_load, i32 %weight_10_4_1_load, i32 %weight_10_4_2_load, i32 %weight_10_4_3_load, i32 %weight_10_4_4_load, i32 %weight_11_0_0_load, i32 %weight_11_0_1_load, i32 %weight_11_0_2_load, i32 %weight_11_0_3_load, i32 %weight_11_0_4_load, i32 %weight_11_1_0_load, i32 %weight_11_1_1_load, i32 %weight_11_1_2_load, i32 %weight_11_1_3_load, i32 %weight_11_1_4_load, i32 %weight_11_2_0_load, i32 %weight_11_2_1_load, i32 %weight_11_2_2_load, i32 %weight_11_2_3_load, i32 %weight_11_2_4_load, i32 %weight_11_3_0_load, i32 %weight_11_3_1_load, i32 %weight_11_3_2_load, i32 %weight_11_3_3_load, i32 %weight_11_3_4_load, i32 %weight_11_4_0_load, i32 %weight_11_4_1_load, i32 %weight_11_4_2_load, i32 %weight_11_4_3_load, i32 %weight_11_4_4_load, i32 %weight_12_0_0_load, i32 %weight_12_0_1_load, i32 %weight_12_0_2_load, i32 %weight_12_0_3_load, i32 %weight_12_0_4_load, i32 %weight_12_1_0_load, i32 %weight_12_1_1_load, i32 %weight_12_1_2_load, i32 %weight_12_1_3_load, i32 %weight_12_1_4_load, i32 %weight_12_2_0_load, i32 %weight_12_2_1_load, i32 %weight_12_2_2_load, i32 %weight_12_2_3_load, i32 %weight_12_2_4_load, i32 %weight_12_3_0_load, i32 %weight_12_3_1_load, i32 %weight_12_3_2_load, i32 %weight_12_3_3_load, i32 %weight_12_3_4_load, i32 %weight_12_4_0_load, i32 %weight_12_4_1_load, i32 %weight_12_4_2_load, i32 %weight_12_4_3_load, i32 %weight_12_4_4_load, i32 %weight_13_0_0_load, i32 %weight_13_0_1_load, i32 %weight_13_0_2_load, i32 %weight_13_0_3_load, i32 %weight_13_0_4_load, i32 %weight_13_1_0_load, i32 %weight_13_1_1_load, i32 %weight_13_1_2_load, i32 %weight_13_1_3_load, i32 %weight_13_1_4_load, i32 %weight_13_2_0_load, i32 %weight_13_2_1_load, i32 %weight_13_2_2_load, i32 %weight_13_2_3_load, i32 %weight_13_2_4_load, i32 %weight_13_3_0_load, i32 %weight_13_3_1_load, i32 %weight_13_3_2_load, i32 %weight_13_3_3_load, i32 %weight_13_3_4_load, i32 %weight_13_4_0_load, i32 %weight_13_4_1_load, i32 %weight_13_4_2_load, i32 %weight_13_4_3_load, i32 %weight_13_4_4_load, i32 %weight_14_0_0_load, i32 %weight_14_0_1_load, i32 %weight_14_0_2_load, i32 %weight_14_0_3_load, i32 %weight_14_0_4_load, i32 %weight_14_1_0_load, i32 %weight_14_1_1_load, i32 %weight_14_1_2_load, i32 %weight_14_1_3_load, i32 %weight_14_1_4_load, i32 %weight_14_2_0_load, i32 %weight_14_2_1_load, i32 %weight_14_2_2_load, i32 %weight_14_2_3_load, i32 %weight_14_2_4_load, i32 %weight_14_3_0_load, i32 %weight_14_3_1_load, i32 %weight_14_3_2_load, i32 %weight_14_3_3_load, i32 %weight_14_3_4_load, i32 %weight_14_4_0_load, i32 %weight_14_4_1_load, i32 %weight_14_4_2_load, i32 %weight_14_4_3_load, i32 %weight_14_4_4_load, i32 %weight_15_0_0_load, i32 %weight_15_0_1_load, i32 %weight_15_0_2_load, i32 %weight_15_0_3_load, i32 %weight_15_0_4_load, i32 %weight_15_1_0_load, i32 %weight_15_1_1_load, i32 %weight_15_1_2_load, i32 %weight_15_1_3_load, i32 %weight_15_1_4_load, i32 %weight_15_2_0_load, i32 %weight_15_2_1_load, i32 %weight_15_2_2_load, i32 %weight_15_2_3_load, i32 %weight_15_2_4_load, i32 %weight_15_3_0_load, i32 %weight_15_3_1_load, i32 %weight_15_3_2_load, i32 %weight_15_3_3_load, i32 %weight_15_3_4_load, i32 %weight_15_4_0_load, i32 %weight_15_4_1_load, i32 %weight_15_4_2_load, i32 %weight_15_4_3_load, i32 %weight_15_4_4_load, i11 %mul_ln899, i32 %input_0_0, i11 %mul_ln961_1, i12 %mul_ln961_2, i12 %mul_ln961_3, i12 %mul_ln961_4, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i3 %empty, i32 %arrayidx6813_154_4393_4_promoted204, i32 %arrayidx6813_154_3387_4_promoted197, i32 %arrayidx6813_154_2381_4_promoted190, i32 %arrayidx6813_154_1375_4_promoted183, i32 %arrayidx6813_154_4413_promoted180, i32 %arrayidx6813_4782_4_promoted169, i32 %arrayidx6813_4782_3_promoted162, i32 %arrayidx6813_4782_2_promoted155, i32 %arrayidx6813_4782_1_promoted148, i32 %arrayidx6813_4782_promoted141, i32 %arrayidx6813_3776_4_promoted134, i32 %arrayidx6813_3776_3_promoted127, i32 %arrayidx6813_3776_2_promoted120, i32 %arrayidx6813_3776_1_promoted113, i32 %arrayidx6813_3776_promoted106, i32 %arrayidx6813_2770_4_promoted99, i32 %arrayidx6813_2770_3_promoted92, i32 %arrayidx6813_2770_2_promoted85, i32 %arrayidx6813_2770_1_promoted78, i32 %arrayidx6813_2770_promoted71, i32 %arrayidx6813_1758_4_promoted64, i32 %arrayidx6813_1758_3_promoted57, i32 %arrayidx6813_1758_2_promoted50, i32 %arrayidx6813_1758_1_promoted43, i32 %arrayidx6813_1758_promoted36, i32 %arrayidx6813_4808_promoted33, i32 %arrayidx6813_3803_promoted26, i32 %arrayidx6813_2798_promoted19, i32 %arrayidx6813_1791_promoted12, i32 %arrayidx6813_promoted5

]]></Node>
<StgValue><ssdm name="call_ln925"/></StgValue>
</operation>

<operation id="1414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_902_4.split:98 %br_ln899 = br void %VITIS_LOOP_902_4

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1415" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="512" op_34_bw="64" op_35_bw="4" op_36_bw="0" op_37_bw="0">
<![CDATA[
for.inc153:0 %call_ln979 = call void @store_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln874

]]></Node>
<StgValue><ssdm name="call_ln979"/></StgValue>
</operation>

<operation id="1416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0">
<![CDATA[
for.inc153:2 %br_ln874 = br void %VITIS_LOOP_889_2

]]></Node>
<StgValue><ssdm name="br_ln874"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
