<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — fet stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="fin.html">fin</a></span> (12)
<br/><span class="tag"><a href="technolog.html">technolog</a></span> (8)
<br/><span class="tag"><a href="base.html">base</a></span> (7)
<br/><span class="tag"><a href="circuit.html">circuit</a></span> (6)
<br/><span class="tag"><a href="power.html">power</a></span> (6)
</div>
<h2><span class="ttl">Stem</span> fet$ (<a href="../words.html">all stems</a>)</h2>
<h3>25 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GoudVRR.html">DATE-2015-GoudVRR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Asymmetric underlapped FinFET based robust SRAM design at 7nm node (<abbr title="A. Arun Goud">AAG</abbr>, <abbr title="Rangharajan Venkatesan">RV</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 659–664.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiXWNP.html">DATE-2015-LiXWNP</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique (<abbr title="Ji Li">JL</abbr>, <abbr title="Qing Xie">QX</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1579–1582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SharmaGR.html">DATE-2015-SharmaGR</a></dt><dd>Sub-10 nm FinFETs and Tunnel-FETs: from devices to systems (<abbr title="Ankit Sharma">AS</abbr>, <abbr title="A. Arun Goud">AAG</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1443–1448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShutoYS.html">DATE-2015-ShutoYS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology (<abbr title="Yusuke Shuto">YS</abbr>, <abbr title="Shuu'ichirou Yamamoto">SY</abbr>, <abbr title="Satoshi Sugahara">SS</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KiamehrOTN.html">DAC-2014-KiamehrOTN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach (<abbr title="Saman Kiamehr">SK</abbr>, <abbr title="Thomas H. Osiecki">THO</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DuW.html">DATE-2014-DuW</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Optimization of standard cell based detailed placement for 16 nm FinFET process (<abbr title="Yuelin Du">YD</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GaillardonAZM.html">DATE-2014-GaillardonAZM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Advanced system on a chip design based on controllable-polarity FETs (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Jian Zhang">JZ</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KhanAHKKRC.html">DATE-2014-KhanAHKKRC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span></dt><dd>Bias Temperature Instability analysis of FinFET based SRAM cells (<abbr title="Seyab Khan">SK</abbr>, <abbr title="Innocent Agbo">IA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Halil Kukner">HK</abbr>, <abbr title="Ben Kaczer">BK</abbr>, <abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TrivediAM.html">DATE-2014-TrivediAM</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Ultra-low power electronics with Si/Ge tunnel FET (<abbr title="Amit Ranjan Trivedi">ART</abbr>, <abbr title="Mohammad Faisal Amir">MFA</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-KleebergerGS.html">DAC-2013-KleebergerGS</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies (<abbr title="Veit Kleeberger">VK</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MallikZLCBBBCRBMV.html">DAC-2013-MallikZLCBBBCRBMV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes (<abbr title="Arindam Mallik">AM</abbr>, <abbr title="Paul Zuber">PZ</abbr>, <abbr title="Tsung-Te Liu">TTL</abbr>, <abbr title="Bharani Chava">BC</abbr>, <abbr title="Bhavana Ballal">BB</abbr>, <abbr title="Pablo Royer Del Bario">PRDB</abbr>, <abbr title="Rogier Baert">RB</abbr>, <abbr title="Kris Croes">KC</abbr>, <abbr title="Julien Ryckaert">JR</abbr>, <abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Abdelkarim Mercha">AM</abbr>, <abbr title="Diederik Verkest">DV</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-TrivediCM.html">DAC-2013-TrivediCM</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier (<abbr title="Amit Ranjan Trivedi">ART</abbr>, <abbr title="Sergio Carlo">SC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BeigneVGTBTBMBMFNAPGCRCEW.html">DATE-2013-BeigneVGTBTBMBMFNAPGCRCEW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs (<abbr title="Edith Beigné">EB</abbr>, <abbr title="Alexandre Valentian">AV</abbr>, <abbr title="Bastien Giraud">BG</abbr>, <abbr title="Olivier Thomas">OT</abbr>, <abbr title="Thomas Benoist">TB</abbr>, <abbr title="Yvain Thonnart">YT</abbr>, <abbr title="Serge Bernard">SB</abbr>, <abbr title="G. Moritz">GM</abbr>, <abbr title="Olivier Billoint">OB</abbr>, <abbr title="Y. Maneglia">YM</abbr>, <abbr title="Philippe Flatresse">PF</abbr>, <abbr title="Jean-Philippe Noël">JPN</abbr>, <abbr title="Fady Abouzeid">FA</abbr>, <abbr title="Bertrand Pelloux-Prayer">BPP</abbr>, <abbr title="Anuj Grover">AG</abbr>, <abbr title="Sylvain Clerc">SC</abbr>, <abbr title="Philippe Roche">PR</abbr>, <abbr title="Julien Le Coz">JLC</abbr>, <abbr title="Sylvain Engels">SE</abbr>, <abbr title="Robin Wilson">RW</abbr>), pp. 613–618.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GaillardonABMSLM.html">DATE-2013-GaillardonABMSLM</a></dt><dd>Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Davide Sacchetto">DS</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-SinhaYCCC.html">DAC-2012-SinhaYCCC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Exploring sub-20nm FinFET design with predictive technology models (<abbr title="Saurabh Sinha">SS</abbr>, <abbr title="Greg Yeric">GY</abbr>, <abbr title="Vikas Chandra">VC</abbr>, <abbr title="Brian Cline">BC</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 283–288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LeeJ.html">DAC-2011-LeeJ</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations (<abbr title="Chun-Yi Lee">CYL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MishraJ.html">DATE-2010-MishraJ</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-power FinFET circuit synthesis using surface orientation optimization (<abbr title="Prateek Mishra">PM</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 311–314.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-PatilLZWM.html">DAC-2009-PatilLZWM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions (<abbr title="Nishant Patil">NP</abbr>, <abbr title="Albert Lin">AL</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-BrockmanLKKM.html">DAC-2008-BrockmanLKKM</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design of a mask-programmable memory/multiplier array using G4-FET technology (<abbr title="Jay B. Brockman">JBB</abbr>, <abbr title="Sheng Li">SL</abbr>, <abbr title="Peter M. Kogge">PMK</abbr>, <abbr title="Amit Kashyap">AK</abbr>, <abbr title="Mohammad M. Mojarradi">MMM</abbr>), pp. 337–338.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChoudhuryYGM.html">DAC-2008-ChoudhuryYGM</a></dt><dd>Technology exploration for graphene nanoribbon FETs (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Youngki Yoon">YY</abbr>, <abbr title="Jing Guo">JG</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 272–277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KshirsagarEB.html">DAC-2008-KshirsagarEB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs (<abbr title="Chaitanya Kshirsagar">CK</abbr>, <abbr title="Mohamed N. El-Zeftawi">MNEZ</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HashempourL.html">DATE-2007-HashempourL</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs (<abbr title="Hamidreza Hashempour">HH</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 841–846.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-VisweswariahW.html">DAC-1993-VisweswariahW</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Incremental Event-Driven Simulation of Digital FET Circuits (<abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Jalal A. Wehbeh">JAW</abbr>), pp. 737–741.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-HsiehR.html">DAC-1979-HsiehR</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macrosimulation with Quasi-general Symbolic FET Macromodel and Functional Latency (<abbr title="H. Y. Hsieh">HYH</abbr>, <abbr title="N. B. Rabbat">NBR</abbr>), pp. 229–234.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-LallierJ.html">DAC-1979-LallierJ</a></dt><dd>A new circuit placement program for FET chips (<abbr title="K. W. Lallier">KWL</abbr>, <abbr title="R. K. Jackson">RKJ</abbr>), pp. 109–113.</dd> <div class="pagevis" style="width:4px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>