// Seed: 146319892
module module_0 (
    output uwire id_0
    , id_20,
    output tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10,
    output tri id_11,
    output tri0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wire id_15,
    input supply1 id_16,
    output supply1 id_17,
    input wire id_18
);
  assign id_20 = id_14;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    output logic id_6
);
  wire id_8;
  module_0(
      id_2,
      id_2,
      id_3,
      id_1,
      id_4,
      id_3,
      id_5,
      id_2,
      id_3,
      id_5,
      id_4,
      id_2,
      id_3,
      id_1,
      id_1,
      id_5,
      id_5,
      id_3,
      id_5
  );
  always @* begin
    id_6 <= id_0;
  end
endmodule
