2024-04-03 05:56:45,029 - INFO - Verilog signal parsing started for filelist filelist.f
2024-04-03 05:56:45,029 - INFO - Pragma extractor initialized with filelist.f
2024-04-03 05:56:45,029 - INFO - Parser initialized with filelist.f
2024-04-03 05:56:45,552 - INFO - Filewise AST generated
2024-04-03 05:56:45,553 - INFO - Files in filelist filelist.f - 
Sample.v

2024-04-03 05:56:45,553 - INFO - Pragma distribution in file - Sample.v is 
2 --> ((0, 0), ('fsm', 0, 0))
3 --> ((0, 0), None)
5 --> (None, ('fsm', 0, 0))
7 --> (None, ('fsm', 0, 0))
9 --> (None, ('signal', 0, 0))

2024-04-03 05:56:45,553 - INFO - Starting AST traversal for file - Sample.v
2024-04-03 05:56:45,553 - INFO - AST traversal complete: Observable/Controllable signals found in file - Sample.v
2024-04-03 05:56:46,078 - INFO - Filewise AST generated
