{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540239805334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540239805334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 17:23:25 2018 " "Processing started: Mon Oct 22 17:23:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540239805334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239805334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogiop4 -c relogiop4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogiop4 -c relogiop4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239805334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540239806584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540239806584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.0/relogio/div5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga/18.0/relogio/div5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div5b-rtl " "Found design unit 1: div5b-rtl" {  } { { "../../intelFPGA/18.0/relogio/div5b.vhd" "" { Text "C:/intelFPGA/18.0/relogio/div5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540239824140 ""} { "Info" "ISGN_ENTITY_NAME" "1 div5b " "Found entity 1: div5b" {  } { { "../../intelFPGA/18.0/relogio/div5b.vhd" "" { Text "C:/intelFPGA/18.0/relogio/div5b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540239824140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239824140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1m-rtl " "Found design unit 1: pll1m-rtl" {  } { { "pll1m.vhd" "" { Text "C:/intelFPGA_lite/relogiop4/pll1m.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540239824155 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1m " "Found entity 1: pll1m" {  } { { "pll1m.vhd" "" { Text "C:/intelFPGA_lite/relogiop4/pll1m.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540239824155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239824155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1m/pll1m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1m/pll1m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1m_0002 " "Found entity 1: pll1m_0002" {  } { { "pll1m/pll1m_0002.v" "" { Text "C:/intelFPGA_lite/relogiop4/pll1m/pll1m_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540239824171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239824171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiop4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiop4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogiop4-imp " "Found design unit 1: relogiop4-imp" {  } { { "relogiop4.vhd" "" { Text "C:/intelFPGA_lite/relogiop4/relogiop4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540239824171 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogiop4 " "Found entity 1: relogiop4" {  } { { "relogiop4.vhd" "" { Text "C:/intelFPGA_lite/relogiop4/relogiop4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540239824171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239824171 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk relogiop4.vhd(42) " "VHDL error at relogiop4.vhd(42): object \"clk\" is used but not declared" {  } { { "relogiop4.vhd" "" { Text "C:/intelFPGA_lite/relogiop4/relogiop4.vhd" 42 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540239824171 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out outclk_0 relogiop4.vhd(42) " "VHDL error at relogiop4.vhd(42): cannot associate formal port \"outclk_0\" of mode \"out\" with an expression" {  } { { "relogiop4.vhd" "" { Text "C:/intelFPGA_lite/relogiop4/relogiop4.vhd" 42 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1540239824171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540239824374 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 22 17:23:44 2018 " "Processing ended: Mon Oct 22 17:23:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540239824374 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540239824374 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540239824374 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239824374 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540239825171 ""}
