Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 19 11:16:07 2020
| Host         : DESKTOP-PGG00VI running 64-bit major release  (build 9200)
| Command      : report_methodology -file lfsr_wrapper_methodology_drc_routed.rpt -pb lfsr_wrapper_methodology_drc_routed.pb -rpx lfsr_wrapper_methodology_drc_routed.rpx
| Design       : lfsr_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_lfsr_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 8          |
| TIMING-18 | Warning  | Missing input or output delay | 11         |
| TIMING-20 | Warning  | Non-clocked latch             | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_C/CLR, LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_C/CLR, LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_C/CLR, LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_C/CLR, LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on seed[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on seed[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on seed[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on seed[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on yq[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on yq[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on yq[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on yq[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on yq[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on yq[5] relative to clock(s) clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC cannot be properly analyzed as its control pin LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC cannot be properly analyzed as its control pin LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC cannot be properly analyzed as its control pin LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC cannot be properly analyzed as its control pin LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC/G is not reached by a timing clock
Related violations: <none>


