module half_sub_behave(
    input a,
    input b,
    output diff,
    output borrow
    );
    reg diff,borrow;
    always@(a or b)
        begin
        if (a==1'b0&&b==1'b0)
        begin
        diff=0;
        borrow=0;
        end
        else if(a==1'b0&&b==1'b1)
        begin
        diff=1;
        borrow=1;
        end
        else if(a==1'b1&&b==1'b0)
        begin
        diff=1;
        borrow=0;
        end
        else if(a==1'b1&&b==1'b1)
        begin
        diff=0;
        borrow=0;
        end
        end
endmodule


module half_sub_behave_tb;
reg a,b;
wire diff,borrow;
half_sub_behave a1(a,b,diff,borrow);
initial
begin
a=0;b=0;
#10 a=1;b=0;
#10 a=0;b=1; 
#10 a=1;b=1;
end

endmodule
