{"Source Block": ["hdl/library/prcfg/qpsk/prcfg_dac.v@119:133@HdlStmProcess", "    status <= { 24'h0, RP_ID };\n    mode   <= control[ 7:4];\n  end\n\n  // prbs generation\n  always @(posedge clk) begin\n    if(dst_dac_en == 1) begin\n      pn_data <= pn(pn_data);\n    end\n  end\n\n  // data for the modulator (prbs or dma)\n  assign mod_data = (mode == 1) ? pn_data[ 1:0] : src_dac_ddata[ 1:0];\n\n  // qpsk modulator\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[125, "    if(dst_dac_en == 1) begin\n"]], "Add": [[125, "    if((dst_dac_en == 1) && (dst_dac_enable == 1)) begin\n"]]}}