<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v</a>
defines: 
time_elapsed: 0.276s
ram usage: 30744 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdf6uk1ze/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:21</a>: No timescale set for &#34;sctag_tagctlrep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:21</a>: Compile module &#34;work@sctag_tagctlrep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>: Implicit port type (wire) for &#34;sctag_scdata_set_c2&#34;,
there are 6 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:21</a>: Top level module &#34;work@sctag_tagctlrep&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpdf6uk1ze/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_tagctlrep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdf6uk1ze/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdf6uk1ze/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_tagctlrep)
 |vpiName:work@sctag_tagctlrep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_tagctlrep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sctag_tagctlrep, file:<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v</a>, line:21, parent:work@sctag_tagctlrep
   |vpiDefName:work@sctag_tagctlrep
   |vpiFullName:work@sctag_tagctlrep
   |vpiPort:
   \_port: (sctag_scdata_set_c2), line:23
     |vpiName:sctag_scdata_set_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_set_c2), line:23
         |vpiName:sctag_scdata_set_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_set_c2
   |vpiPort:
   \_port: (sctag_scdata_way_sel_c2), line:23
     |vpiName:sctag_scdata_way_sel_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_way_sel_c2), line:23
         |vpiName:sctag_scdata_way_sel_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_way_sel_c2
   |vpiPort:
   \_port: (sctag_scdata_col_offset_c2), line:24
     |vpiName:sctag_scdata_col_offset_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_col_offset_c2), line:24
         |vpiName:sctag_scdata_col_offset_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_col_offset_c2
   |vpiPort:
   \_port: (sctag_scdata_rd_wr_c2), line:24
     |vpiName:sctag_scdata_rd_wr_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_rd_wr_c2), line:24
         |vpiName:sctag_scdata_rd_wr_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_rd_wr_c2
   |vpiPort:
   \_port: (sctag_scdata_word_en_c2), line:25
     |vpiName:sctag_scdata_word_en_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_word_en_c2), line:25
         |vpiName:sctag_scdata_word_en_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_word_en_c2
   |vpiPort:
   \_port: (sctag_scdata_fbrd_c3), line:25
     |vpiName:sctag_scdata_fbrd_c3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_fbrd_c3), line:25
         |vpiName:sctag_scdata_fbrd_c3
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_fbrd_c3
   |vpiPort:
   \_port: (sctag_scdata_fb_hit_c3), line:26
     |vpiName:sctag_scdata_fb_hit_c3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_fb_hit_c3), line:26
         |vpiName:sctag_scdata_fb_hit_c3
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_fb_hit_c3
   |vpiPort:
   \_port: (scdata_set_c2), line:28
     |vpiName:scdata_set_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_set_c2), line:28
         |vpiName:scdata_set_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_set_c2
   |vpiPort:
   \_port: (scdata_way_sel_c2), line:28
     |vpiName:scdata_way_sel_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_way_sel_c2), line:28
         |vpiName:scdata_way_sel_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_way_sel_c2
   |vpiPort:
   \_port: (scdata_col_offset_c2), line:28
     |vpiName:scdata_col_offset_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_col_offset_c2), line:28
         |vpiName:scdata_col_offset_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_col_offset_c2
   |vpiPort:
   \_port: (scdata_rd_wr_c2), line:29
     |vpiName:scdata_rd_wr_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_rd_wr_c2), line:29
         |vpiName:scdata_rd_wr_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_rd_wr_c2
   |vpiPort:
   \_port: (scdata_word_en_c2), line:29
     |vpiName:scdata_word_en_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_word_en_c2), line:29
         |vpiName:scdata_word_en_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_word_en_c2
   |vpiPort:
   \_port: (scdata_fbrd_c3), line:29
     |vpiName:scdata_fbrd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_fbrd_c3), line:29
         |vpiName:scdata_fbrd_c3
         |vpiFullName:work@sctag_tagctlrep.scdata_fbrd_c3
   |vpiPort:
   \_port: (scdata_fb_hit_c3), line:30
     |vpiName:scdata_fb_hit_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_fb_hit_c3), line:30
         |vpiName:scdata_fb_hit_c3
         |vpiFullName:work@sctag_tagctlrep.scdata_fb_hit_c3
   |vpiContAssign:
   \_cont_assign: , line:53
     |vpiRhs:
     \_ref_obj: (scdata_fb_hit_c3), line:53
       |vpiName:scdata_fb_hit_c3
       |vpiFullName:work@sctag_tagctlrep.scdata_fb_hit_c3
     |vpiLhs:
     \_ref_obj: (sctag_scdata_fb_hit_c3), line:53
       |vpiName:sctag_scdata_fb_hit_c3
       |vpiFullName:work@sctag_tagctlrep.sctag_scdata_fb_hit_c3
   |vpiContAssign:
   \_cont_assign: , line:54
     |vpiRhs:
     \_ref_obj: (scdata_fbrd_c3), line:54
       |vpiName:scdata_fbrd_c3
       |vpiFullName:work@sctag_tagctlrep.scdata_fbrd_c3
     |vpiLhs:
     \_ref_obj: (sctag_scdata_fbrd_c3), line:54
       |vpiName:sctag_scdata_fbrd_c3
       |vpiFullName:work@sctag_tagctlrep.sctag_scdata_fbrd_c3
   |vpiContAssign:
   \_cont_assign: , line:55
     |vpiRhs:
     \_ref_obj: (scdata_word_en_c2), line:55
       |vpiName:scdata_word_en_c2
       |vpiFullName:work@sctag_tagctlrep.scdata_word_en_c2
     |vpiLhs:
     \_ref_obj: (sctag_scdata_word_en_c2), line:55
       |vpiName:sctag_scdata_word_en_c2
       |vpiFullName:work@sctag_tagctlrep.sctag_scdata_word_en_c2
   |vpiContAssign:
   \_cont_assign: , line:56
     |vpiRhs:
     \_ref_obj: (scdata_rd_wr_c2), line:56
       |vpiName:scdata_rd_wr_c2
       |vpiFullName:work@sctag_tagctlrep.scdata_rd_wr_c2
     |vpiLhs:
     \_ref_obj: (sctag_scdata_rd_wr_c2), line:56
       |vpiName:sctag_scdata_rd_wr_c2
       |vpiFullName:work@sctag_tagctlrep.sctag_scdata_rd_wr_c2
   |vpiContAssign:
   \_cont_assign: , line:57
     |vpiRhs:
     \_ref_obj: (scdata_col_offset_c2), line:57
       |vpiName:scdata_col_offset_c2
       |vpiFullName:work@sctag_tagctlrep.scdata_col_offset_c2
     |vpiLhs:
     \_ref_obj: (sctag_scdata_col_offset_c2), line:57
       |vpiName:sctag_scdata_col_offset_c2
       |vpiFullName:work@sctag_tagctlrep.sctag_scdata_col_offset_c2
   |vpiContAssign:
   \_cont_assign: , line:58
     |vpiRhs:
     \_ref_obj: (scdata_way_sel_c2), line:58
       |vpiName:scdata_way_sel_c2
       |vpiFullName:work@sctag_tagctlrep.scdata_way_sel_c2
     |vpiLhs:
     \_ref_obj: (sctag_scdata_way_sel_c2), line:58
       |vpiName:sctag_scdata_way_sel_c2
       |vpiFullName:work@sctag_tagctlrep.sctag_scdata_way_sel_c2
   |vpiContAssign:
   \_cont_assign: , line:59
     |vpiRhs:
     \_ref_obj: (scdata_set_c2), line:59
       |vpiName:scdata_set_c2
       |vpiFullName:work@sctag_tagctlrep.scdata_set_c2
     |vpiLhs:
     \_ref_obj: (sctag_scdata_set_c2), line:59
       |vpiName:sctag_scdata_set_c2
       |vpiFullName:work@sctag_tagctlrep.sctag_scdata_set_c2
   |vpiNet:
   \_logic_net: (sctag_scdata_set_c2), line:23
   |vpiNet:
   \_logic_net: (sctag_scdata_way_sel_c2), line:23
   |vpiNet:
   \_logic_net: (sctag_scdata_col_offset_c2), line:24
   |vpiNet:
   \_logic_net: (sctag_scdata_rd_wr_c2), line:24
   |vpiNet:
   \_logic_net: (sctag_scdata_word_en_c2), line:25
   |vpiNet:
   \_logic_net: (sctag_scdata_fbrd_c3), line:25
   |vpiNet:
   \_logic_net: (sctag_scdata_fb_hit_c3), line:26
   |vpiNet:
   \_logic_net: (scdata_set_c2), line:28
   |vpiNet:
   \_logic_net: (scdata_way_sel_c2), line:28
   |vpiNet:
   \_logic_net: (scdata_col_offset_c2), line:28
   |vpiNet:
   \_logic_net: (scdata_rd_wr_c2), line:29
   |vpiNet:
   \_logic_net: (scdata_word_en_c2), line:29
   |vpiNet:
   \_logic_net: (scdata_fbrd_c3), line:29
   |vpiNet:
   \_logic_net: (scdata_fb_hit_c3), line:30
 |uhdmtopModules:
 \_module: work@sctag_tagctlrep (work@sctag_tagctlrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v</a>, line:21
   |vpiDefName:work@sctag_tagctlrep
   |vpiName:work@sctag_tagctlrep
   |vpiPort:
   \_port: (sctag_scdata_set_c2), line:23, parent:work@sctag_tagctlrep
     |vpiName:sctag_scdata_set_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_set_c2), line:23, parent:work@sctag_tagctlrep
         |vpiName:sctag_scdata_set_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_set_c2
         |vpiRange:
         \_range: , line:43
           |vpiLeftRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:9
             |vpiSize:32
             |INT:9
           |vpiRightRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sctag_scdata_way_sel_c2), line:23, parent:work@sctag_tagctlrep
     |vpiName:sctag_scdata_way_sel_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_way_sel_c2), line:23, parent:work@sctag_tagctlrep
         |vpiName:sctag_scdata_way_sel_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_way_sel_c2
         |vpiRange:
         \_range: , line:44
           |vpiLeftRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:11
             |vpiSize:32
             |INT:11
           |vpiRightRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sctag_scdata_col_offset_c2), line:24, parent:work@sctag_tagctlrep
     |vpiName:sctag_scdata_col_offset_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_col_offset_c2), line:24, parent:work@sctag_tagctlrep
         |vpiName:sctag_scdata_col_offset_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_col_offset_c2
         |vpiRange:
         \_range: , line:45
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sctag_scdata_rd_wr_c2), line:24, parent:work@sctag_tagctlrep
     |vpiName:sctag_scdata_rd_wr_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_rd_wr_c2), line:24, parent:work@sctag_tagctlrep
         |vpiName:sctag_scdata_rd_wr_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_rd_wr_c2
   |vpiPort:
   \_port: (sctag_scdata_word_en_c2), line:25, parent:work@sctag_tagctlrep
     |vpiName:sctag_scdata_word_en_c2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_word_en_c2), line:25, parent:work@sctag_tagctlrep
         |vpiName:sctag_scdata_word_en_c2
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_word_en_c2
         |vpiRange:
         \_range: , line:47
           |vpiLeftRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sctag_scdata_fbrd_c3), line:25, parent:work@sctag_tagctlrep
     |vpiName:sctag_scdata_fbrd_c3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_fbrd_c3), line:25, parent:work@sctag_tagctlrep
         |vpiName:sctag_scdata_fbrd_c3
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_fbrd_c3
   |vpiPort:
   \_port: (sctag_scdata_fb_hit_c3), line:26, parent:work@sctag_tagctlrep
     |vpiName:sctag_scdata_fb_hit_c3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scdata_fb_hit_c3), line:26, parent:work@sctag_tagctlrep
         |vpiName:sctag_scdata_fb_hit_c3
         |vpiFullName:work@sctag_tagctlrep.sctag_scdata_fb_hit_c3
   |vpiPort:
   \_port: (scdata_set_c2), line:28, parent:work@sctag_tagctlrep
     |vpiName:scdata_set_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_set_c2), line:28, parent:work@sctag_tagctlrep
         |vpiName:scdata_set_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_set_c2
         |vpiRange:
         \_range: , line:34
           |vpiLeftRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:9
             |vpiSize:32
             |INT:9
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scdata_way_sel_c2), line:28, parent:work@sctag_tagctlrep
     |vpiName:scdata_way_sel_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_way_sel_c2), line:28, parent:work@sctag_tagctlrep
         |vpiName:scdata_way_sel_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_way_sel_c2
         |vpiRange:
         \_range: , line:35
           |vpiLeftRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:11
             |vpiSize:32
             |INT:11
           |vpiRightRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scdata_col_offset_c2), line:28, parent:work@sctag_tagctlrep
     |vpiName:scdata_col_offset_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_col_offset_c2), line:28, parent:work@sctag_tagctlrep
         |vpiName:scdata_col_offset_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_col_offset_c2
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scdata_rd_wr_c2), line:29, parent:work@sctag_tagctlrep
     |vpiName:scdata_rd_wr_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_rd_wr_c2), line:29, parent:work@sctag_tagctlrep
         |vpiName:scdata_rd_wr_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_rd_wr_c2
   |vpiPort:
   \_port: (scdata_word_en_c2), line:29, parent:work@sctag_tagctlrep
     |vpiName:scdata_word_en_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_word_en_c2), line:29, parent:work@sctag_tagctlrep
         |vpiName:scdata_word_en_c2
         |vpiFullName:work@sctag_tagctlrep.scdata_word_en_c2
         |vpiRange:
         \_range: , line:38
           |vpiLeftRange:
           \_constant: , line:38
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:38
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scdata_fbrd_c3), line:29, parent:work@sctag_tagctlrep
     |vpiName:scdata_fbrd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_fbrd_c3), line:29, parent:work@sctag_tagctlrep
         |vpiName:scdata_fbrd_c3
         |vpiFullName:work@sctag_tagctlrep.scdata_fbrd_c3
   |vpiPort:
   \_port: (scdata_fb_hit_c3), line:30, parent:work@sctag_tagctlrep
     |vpiName:scdata_fb_hit_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_fb_hit_c3), line:30, parent:work@sctag_tagctlrep
         |vpiName:scdata_fb_hit_c3
         |vpiFullName:work@sctag_tagctlrep.scdata_fb_hit_c3
   |vpiNet:
   \_logic_net: (sctag_scdata_set_c2), line:23, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (sctag_scdata_way_sel_c2), line:23, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (sctag_scdata_col_offset_c2), line:24, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (sctag_scdata_rd_wr_c2), line:24, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (sctag_scdata_word_en_c2), line:25, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (sctag_scdata_fbrd_c3), line:25, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (sctag_scdata_fb_hit_c3), line:26, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (scdata_set_c2), line:28, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (scdata_way_sel_c2), line:28, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (scdata_col_offset_c2), line:28, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (scdata_rd_wr_c2), line:29, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (scdata_word_en_c2), line:29, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (scdata_fbrd_c3), line:29, parent:work@sctag_tagctlrep
   |vpiNet:
   \_logic_net: (scdata_fb_hit_c3), line:30, parent:work@sctag_tagctlrep
Object: \work_sctag_tagctlrep of type 3000
Object: \work_sctag_tagctlrep of type 32
Object: \sctag_scdata_set_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_way_sel_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_col_offset_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_rd_wr_c2 of type 44
Object: \sctag_scdata_word_en_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_fbrd_c3 of type 44
Object: \sctag_scdata_fb_hit_c3 of type 44
Object: \scdata_set_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_way_sel_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_col_offset_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_rd_wr_c2 of type 44
Object: \scdata_word_en_c2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_fbrd_c3 of type 44
Object: \scdata_fb_hit_c3 of type 44
Object: \sctag_scdata_set_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_way_sel_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_col_offset_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_rd_wr_c2 of type 36
Object: \sctag_scdata_word_en_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sctag_scdata_fbrd_c3 of type 36
Object: \sctag_scdata_fb_hit_c3 of type 36
Object: \scdata_set_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_way_sel_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_col_offset_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_rd_wr_c2 of type 36
Object: \scdata_word_en_c2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scdata_fbrd_c3 of type 36
Object: \scdata_fb_hit_c3 of type 36
Object: \work_sctag_tagctlrep of type 32
Object: \sctag_scdata_set_c2 of type 44
Object: \sctag_scdata_way_sel_c2 of type 44
Object: \sctag_scdata_col_offset_c2 of type 44
Object: \sctag_scdata_rd_wr_c2 of type 44
Object: \sctag_scdata_word_en_c2 of type 44
Object: \sctag_scdata_fbrd_c3 of type 44
Object: \sctag_scdata_fb_hit_c3 of type 44
Object: \scdata_set_c2 of type 44
Object: \scdata_way_sel_c2 of type 44
Object: \scdata_col_offset_c2 of type 44
Object: \scdata_rd_wr_c2 of type 44
Object: \scdata_word_en_c2 of type 44
Object: \scdata_fbrd_c3 of type 44
Object: \scdata_fb_hit_c3 of type 44
Object:  of type 8
Object: \sctag_scdata_fb_hit_c3 of type 608
Object: \scdata_fb_hit_c3 of type 608
Object:  of type 8
Object: \sctag_scdata_fbrd_c3 of type 608
Object: \scdata_fbrd_c3 of type 608
Object:  of type 8
Object: \sctag_scdata_word_en_c2 of type 608
Object: \scdata_word_en_c2 of type 608
Object:  of type 8
Object: \sctag_scdata_rd_wr_c2 of type 608
Object: \scdata_rd_wr_c2 of type 608
Object:  of type 8
Object: \sctag_scdata_col_offset_c2 of type 608
Object: \scdata_col_offset_c2 of type 608
Object:  of type 8
Object: \sctag_scdata_way_sel_c2 of type 608
Object: \scdata_way_sel_c2 of type 608
Object:  of type 8
Object: \sctag_scdata_set_c2 of type 608
Object: \scdata_set_c2 of type 608
Object: \sctag_scdata_set_c2 of type 36
Object: \sctag_scdata_way_sel_c2 of type 36
Object: \sctag_scdata_col_offset_c2 of type 36
Object: \sctag_scdata_rd_wr_c2 of type 36
Object: \sctag_scdata_word_en_c2 of type 36
Object: \sctag_scdata_fbrd_c3 of type 36
Object: \sctag_scdata_fb_hit_c3 of type 36
Object: \scdata_set_c2 of type 36
Object: \scdata_way_sel_c2 of type 36
Object: \scdata_col_offset_c2 of type 36
Object: \scdata_rd_wr_c2 of type 36
Object: \scdata_word_en_c2 of type 36
Object: \scdata_fbrd_c3 of type 36
Object: \scdata_fb_hit_c3 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_tagctlrep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x207ef80] str=&#39;\work_sctag_tagctlrep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&gt; [0x207f1f0] str=&#39;\sctag_scdata_set_c2&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:43</a>.0-43.0&gt; [0x207f520]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:43</a>.0-43.0&gt; [0x207fa40] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:43</a>.0-43.0&gt; [0x207fc90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&gt; [0x207fe40] str=&#39;\sctag_scdata_way_sel_c2&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:44</a>.0-44.0&gt; [0x207ff60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:44</a>.0-44.0&gt; [0x20802a0] bits=&#39;00000000000000000000000000001011&#39;(32) range=[31:0] int=11
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:44</a>.0-44.0&gt; [0x2080450] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&gt; [0x2080110] str=&#39;\sctag_scdata_col_offset_c2&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:45</a>.0-45.0&gt; [0x2080600]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:45</a>.0-45.0&gt; [0x2080920] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:45</a>.0-45.0&gt; [0x2080ad0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&gt; [0x2080790] str=&#39;\sctag_scdata_rd_wr_c2&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&gt; [0x2080c80] str=&#39;\sctag_scdata_word_en_c2&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:47</a>.0-47.0&gt; [0x2080da0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:47</a>.0-47.0&gt; [0x20810e0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:47</a>.0-47.0&gt; [0x2081290] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&gt; [0x2080f50] str=&#39;\sctag_scdata_fbrd_c3&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:26</a>.0-26.0&gt; [0x2081490] str=&#39;\sctag_scdata_fb_hit_c3&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&gt; [0x2081600] str=&#39;\scdata_set_c2&#39; input port=8
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:34</a>.0-34.0&gt; [0x2081780]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:34</a>.0-34.0&gt; [0x2081ac0] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:34</a>.0-34.0&gt; [0x2081c70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&gt; [0x2081930] str=&#39;\scdata_way_sel_c2&#39; input port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:35</a>.0-35.0&gt; [0x2081e20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:35</a>.0-35.0&gt; [0x2082140] bits=&#39;00000000000000000000000000001011&#39;(32) range=[31:0] int=11
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:35</a>.0-35.0&gt; [0x20822f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&gt; [0x20824a0] str=&#39;\scdata_col_offset_c2&#39; input port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:36</a>.0-36.0&gt; [0x20825c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:36</a>.0-36.0&gt; [0x2082890] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:36</a>.0-36.0&gt; [0x2082a40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&gt; [0x2082700] str=&#39;\scdata_rd_wr_c2&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&gt; [0x2082bf0] str=&#39;\scdata_word_en_c2&#39; input port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:38</a>.0-38.0&gt; [0x2082d30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:38</a>.0-38.0&gt; [0x2083070] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:38</a>.0-38.0&gt; [0x2083220] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&gt; [0x2082ee0] str=&#39;\scdata_fbrd_c3&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:30</a>.0-30.0&gt; [0x2083420] str=&#39;\scdata_fb_hit_c3&#39; input port=14
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:53</a>.0-53.0&gt; [0x2083a70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:53</a>.0-53.0&gt; [0x2083f50] str=&#39;\sctag_scdata_fb_hit_c3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:53</a>.0-53.0&gt; [0x2085f20] str=&#39;\scdata_fb_hit_c3&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:54</a>.0-54.0&gt; [0x2086040]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:54</a>.0-54.0&gt; [0x2086160] str=&#39;\sctag_scdata_fbrd_c3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:54</a>.0-54.0&gt; [0x2086280] str=&#39;\scdata_fbrd_c3&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:55</a>.0-55.0&gt; [0x20863f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:55</a>.0-55.0&gt; [0x2086510] str=&#39;\sctag_scdata_word_en_c2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:55</a>.0-55.0&gt; [0x20866d0] str=&#39;\scdata_word_en_c2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:56</a>.0-56.0&gt; [0x2086970]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:56</a>.0-56.0&gt; [0x2086a90] str=&#39;\sctag_scdata_rd_wr_c2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:56</a>.0-56.0&gt; [0x2086c00] str=&#39;\scdata_rd_wr_c2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:57</a>.0-57.0&gt; [0x2086d70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:57</a>.0-57.0&gt; [0x2086e90] str=&#39;\sctag_scdata_col_offset_c2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:57</a>.0-57.0&gt; [0x2087050] str=&#39;\scdata_col_offset_c2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:58</a>.0-58.0&gt; [0x20871c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:58</a>.0-58.0&gt; [0x20872e0] str=&#39;\sctag_scdata_way_sel_c2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:58</a>.0-58.0&gt; [0x20874a0] str=&#39;\scdata_way_sel_c2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:59</a>.0-59.0&gt; [0x2087630]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:59</a>.0-59.0&gt; [0x2087750] str=&#39;\sctag_scdata_set_c2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:59</a>.0-59.0&gt; [0x2087910] str=&#39;\scdata_set_c2&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\sctag_scdata_fb_hit_c3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:53</a>.0-53.0.
Warning: reg &#39;\sctag_scdata_fbrd_c3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:54</a>.0-54.0.
Warning: reg &#39;\sctag_scdata_word_en_c2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:55</a>.0-55.0.
Warning: reg &#39;\sctag_scdata_rd_wr_c2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:56</a>.0-56.0.
Warning: reg &#39;\sctag_scdata_col_offset_c2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:57</a>.0-57.0.
Warning: reg &#39;\sctag_scdata_way_sel_c2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:58</a>.0-58.0.
Warning: reg &#39;\sctag_scdata_set_c2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:59</a>.0-59.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x207ef80] str=&#39;\work_sctag_tagctlrep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&gt; [0x207f1f0] str=&#39;\sctag_scdata_set_c2&#39; output reg basic_prep port=1 range=[9:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:43</a>.0-43.0&gt; [0x207f520] basic_prep range=[9:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:43</a>.0-43.0&gt; [0x207fa40] bits=&#39;00000000000000000000000000001001&#39;(32) basic_prep range=[31:0] int=9
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:43</a>.0-43.0&gt; [0x207fc90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&gt; [0x207fe40] str=&#39;\sctag_scdata_way_sel_c2&#39; output reg basic_prep port=2 range=[11:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:44</a>.0-44.0&gt; [0x207ff60] basic_prep range=[11:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:44</a>.0-44.0&gt; [0x20802a0] bits=&#39;00000000000000000000000000001011&#39;(32) basic_prep range=[31:0] int=11
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:44</a>.0-44.0&gt; [0x2080450] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&gt; [0x2080110] str=&#39;\sctag_scdata_col_offset_c2&#39; output reg basic_prep port=3 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:45</a>.0-45.0&gt; [0x2080600] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:45</a>.0-45.0&gt; [0x2080920] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:45</a>.0-45.0&gt; [0x2080ad0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&gt; [0x2080790] str=&#39;\sctag_scdata_rd_wr_c2&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&gt; [0x2080c80] str=&#39;\sctag_scdata_word_en_c2&#39; output reg basic_prep port=5 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:47</a>.0-47.0&gt; [0x2080da0] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:47</a>.0-47.0&gt; [0x20810e0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:47</a>.0-47.0&gt; [0x2081290] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&gt; [0x2080f50] str=&#39;\sctag_scdata_fbrd_c3&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:26</a>.0-26.0&gt; [0x2081490] str=&#39;\sctag_scdata_fb_hit_c3&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&gt; [0x2081600] str=&#39;\scdata_set_c2&#39; input basic_prep port=8 range=[9:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:34</a>.0-34.0&gt; [0x2081780] basic_prep range=[9:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:34</a>.0-34.0&gt; [0x2081ac0] bits=&#39;00000000000000000000000000001001&#39;(32) basic_prep range=[31:0] int=9
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:34</a>.0-34.0&gt; [0x2081c70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&gt; [0x2081930] str=&#39;\scdata_way_sel_c2&#39; input basic_prep port=9 range=[11:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:35</a>.0-35.0&gt; [0x2081e20] basic_prep range=[11:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:35</a>.0-35.0&gt; [0x2082140] bits=&#39;00000000000000000000000000001011&#39;(32) basic_prep range=[31:0] int=11
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:35</a>.0-35.0&gt; [0x20822f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&gt; [0x20824a0] str=&#39;\scdata_col_offset_c2&#39; input basic_prep port=10 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:36</a>.0-36.0&gt; [0x20825c0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:36</a>.0-36.0&gt; [0x2082890] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:36</a>.0-36.0&gt; [0x2082a40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&gt; [0x2082700] str=&#39;\scdata_rd_wr_c2&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&gt; [0x2082bf0] str=&#39;\scdata_word_en_c2&#39; input basic_prep port=12 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:38</a>.0-38.0&gt; [0x2082d30] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:38</a>.0-38.0&gt; [0x2083070] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:38</a>.0-38.0&gt; [0x2083220] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&gt; [0x2082ee0] str=&#39;\scdata_fbrd_c3&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:30</a>.0-30.0&gt; [0x2083420] str=&#39;\scdata_fb_hit_c3&#39; input basic_prep port=14 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:53</a>.0-53.0&gt; [0x2083a70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:53</a>.0-53.0&gt; [0x2083f50 -&gt; 0x2081490] str=&#39;\sctag_scdata_fb_hit_c3&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:53</a>.0-53.0&gt; [0x2085f20 -&gt; 0x2083420] str=&#39;\scdata_fb_hit_c3&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:54</a>.0-54.0&gt; [0x2086040] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:54</a>.0-54.0&gt; [0x2086160 -&gt; 0x2080f50] str=&#39;\sctag_scdata_fbrd_c3&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-54" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:54</a>.0-54.0&gt; [0x2086280 -&gt; 0x2082ee0] str=&#39;\scdata_fbrd_c3&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:55</a>.0-55.0&gt; [0x20863f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:55</a>.0-55.0&gt; [0x2086510 -&gt; 0x2080c80] str=&#39;\sctag_scdata_word_en_c2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:55</a>.0-55.0&gt; [0x20866d0 -&gt; 0x2082bf0] str=&#39;\scdata_word_en_c2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:56</a>.0-56.0&gt; [0x2086970] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:56</a>.0-56.0&gt; [0x2086a90 -&gt; 0x2080790] str=&#39;\sctag_scdata_rd_wr_c2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:56</a>.0-56.0&gt; [0x2086c00 -&gt; 0x2082700] str=&#39;\scdata_rd_wr_c2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:57</a>.0-57.0&gt; [0x2086d70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:57</a>.0-57.0&gt; [0x2086e90 -&gt; 0x2080110] str=&#39;\sctag_scdata_col_offset_c2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:57</a>.0-57.0&gt; [0x2087050 -&gt; 0x20824a0] str=&#39;\scdata_col_offset_c2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:58</a>.0-58.0&gt; [0x20871c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:58</a>.0-58.0&gt; [0x20872e0 -&gt; 0x207fe40] str=&#39;\sctag_scdata_way_sel_c2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:58</a>.0-58.0&gt; [0x20874a0 -&gt; 0x2081930] str=&#39;\scdata_way_sel_c2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:59</a>.0-59.0&gt; [0x2087630] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:59</a>.0-59.0&gt; [0x2087750 -&gt; 0x207f1f0] str=&#39;\sctag_scdata_set_c2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:59</a>.0-59.0&gt; [0x2087910 -&gt; 0x2081600] str=&#39;\scdata_set_c2&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sctag_tagctlrep

2.2. Analyzing design hierarchy..
Top module:  \work_sctag_tagctlrep
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_tagctlrep..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sctag_tagctlrep ===

   Number of wires:                 14
   Number of wire bits:             90
   Number of public wires:          14
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_tagctlrep..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sctag_tagctlrep&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;sctag_scdata_set_c2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        &#34;sctag_scdata_way_sel_c2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ]
        },
        &#34;sctag_scdata_col_offset_c2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 24, 25, 26, 27 ]
        },
        &#34;sctag_scdata_rd_wr_c2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 28 ]
        },
        &#34;sctag_scdata_word_en_c2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
        },
        &#34;sctag_scdata_fbrd_c3&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 45 ]
        },
        &#34;sctag_scdata_fb_hit_c3&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 46 ]
        },
        &#34;scdata_set_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        &#34;scdata_way_sel_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ]
        },
        &#34;scdata_col_offset_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 24, 25, 26, 27 ]
        },
        &#34;scdata_rd_wr_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 28 ]
        },
        &#34;scdata_word_en_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
        },
        &#34;scdata_fbrd_c3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 45 ]
        },
        &#34;scdata_fb_hit_c3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 46 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;scdata_col_offset_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 24, 25, 26, 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&#34;
          }
        },
        &#34;scdata_fb_hit_c3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 46 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:30</a>.0-30.0&#34;
          }
        },
        &#34;scdata_fbrd_c3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 45 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&#34;
          }
        },
        &#34;scdata_rd_wr_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&#34;
          }
        },
        &#34;scdata_set_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&#34;
          }
        },
        &#34;scdata_way_sel_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&#34;
          }
        },
        &#34;scdata_word_en_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&#34;
          }
        },
        &#34;sctag_scdata_col_offset_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 24, 25, 26, 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&#34;
          }
        },
        &#34;sctag_scdata_fb_hit_c3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 46 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:26</a>.0-26.0&#34;
          }
        },
        &#34;sctag_scdata_fbrd_c3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 45 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&#34;
          }
        },
        &#34;sctag_scdata_rd_wr_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&#34;
          }
        },
        &#34;sctag_scdata_set_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&#34;
          }
        },
        &#34;sctag_scdata_way_sel_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&#34;
          }
        },
        &#34;sctag_scdata_word_en_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sctag_tagctlrep&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sctag_tagctlrep(sctag_scdata_set_c2, sctag_scdata_way_sel_c2, sctag_scdata_col_offset_c2, sctag_scdata_rd_wr_c2, sctag_scdata_word_en_c2, sctag_scdata_fbrd_c3, sctag_scdata_fb_hit_c3, scdata_set_c2, scdata_way_sel_c2, scdata_col_offset_c2, scdata_rd_wr_c2, scdata_word_en_c2, scdata_fbrd_c3, scdata_fb_hit_c3);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&#34; *)
  input [3:0] scdata_col_offset_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:30</a>.0-30.0&#34; *)
  input scdata_fb_hit_c3;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&#34; *)
  input scdata_fbrd_c3;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&#34; *)
  input scdata_rd_wr_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&#34; *)
  input [9:0] scdata_set_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:28</a>.0-28.0&#34; *)
  input [11:0] scdata_way_sel_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:29</a>.0-29.0&#34; *)
  input [15:0] scdata_word_en_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&#34; *)
  output [3:0] sctag_scdata_col_offset_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:26</a>.0-26.0&#34; *)
  output sctag_scdata_fb_hit_c3;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&#34; *)
  output sctag_scdata_fbrd_c3;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:24</a>.0-24.0&#34; *)
  output sctag_scdata_rd_wr_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&#34; *)
  output [9:0] sctag_scdata_set_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:23</a>.0-23.0&#34; *)
  output [11:0] sctag_scdata_way_sel_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_tagctlrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_tagctlrep.v:25</a>.0-25.0&#34; *)
  output [15:0] sctag_scdata_word_en_c2;
  assign sctag_scdata_fb_hit_c3 = scdata_fb_hit_c3;
  assign sctag_scdata_fbrd_c3 = scdata_fbrd_c3;
  assign sctag_scdata_word_en_c2 = scdata_word_en_c2;
  assign sctag_scdata_rd_wr_c2 = scdata_rd_wr_c2;
  assign sctag_scdata_col_offset_c2 = scdata_col_offset_c2;
  assign sctag_scdata_way_sel_c2 = scdata_way_sel_c2;
  assign sctag_scdata_set_c2 = scdata_set_c2;
endmodule

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 6b7799e966, CPU: user 0.01s system 0.00s, MEM: 12.69 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 1x proc_dff (0 sec), ...

</pre>
</body>