==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.06 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.57 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.79 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.97 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.01 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.45 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 203.375 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (BackGrRemoval.cpp:20:18)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (BackGrRemoval.cpp:23:12)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (BackGrRemoval.cpp:18:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file BackGrRemoval.cpp
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.43 seconds; current allocated memory: 204.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,825 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,160 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,611 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,973 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'BackGrRemovalStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (BackGrRemoval.cpp:43:26)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'BackGrRemovalStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (BackGrRemoval.cpp:42:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_3' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:57:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_4' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:65:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_5' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:66:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_6' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:78:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_7' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:82:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (BackGrRemoval.cpp:57:30) in function 'BackGrRemovalStream' completely with a factor of 10 (BackGrRemoval.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_4' (BackGrRemoval.cpp:65:30) in function 'BackGrRemovalStream' completely with a factor of 11 (BackGrRemoval.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (BackGrRemoval.cpp:66:34) in function 'BackGrRemovalStream' completely with a factor of 10 (BackGrRemoval.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_6' (BackGrRemoval.cpp:78:30) in function 'BackGrRemovalStream' completely with a factor of 11 (BackGrRemoval.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_7' (BackGrRemoval.cpp:82:34) in function 'BackGrRemovalStream' completely with a factor of 11 (BackGrRemoval.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE11line_buffer.r': Complete partitioning on dimension 1. (BackGrRemoval.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE11line_buffer.g': Complete partitioning on dimension 1. (BackGrRemoval.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE11line_buffer.b': Complete partitioning on dimension 1. (BackGrRemoval.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line': Complete partitioning on dimension 1. (BackGrRemoval.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'window.r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (BackGrRemoval.cpp:26:11)
INFO: [HLS 214-248] Applying array_partition to 'window.g': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (BackGrRemoval.cpp:26:11)
INFO: [HLS 214-248] Applying array_partition to 'window.b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (BackGrRemoval.cpp:26:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'BackGrRemovalStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)::h_line' due to pipeline pragma (BackGrRemoval.cpp:31:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_10' due to pipeline pragma (BackGrRemoval.cpp:31:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_9': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_8': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_7': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_6': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_5': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_4': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_3': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_2': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_10': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_1': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line_0': Cyclic partitioning with factor 3 on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.25 seconds; current allocated memory: 206.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 206.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 214.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 216.504 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'VITIS_LOOP_30_2' (BackGrRemoval.cpp:33:2) in function 'BackGrRemovalStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'VITIS_LOOP_29_1' (BackGrRemoval.cpp:30:35) in function 'BackGrRemovalStream'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_29_1_proc' (BackGrRemoval.cpp:29) to a process function for dataflow in function 'BackGrRemovalStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'BackGrRemovalStream' (BackGrRemoval.cpp:10:1), detected/extracted 1 process function(s): 
	 'Loop_VITIS_LOOP_29_1_proc1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (BackGrRemoval.cpp:45:23) to (BackGrRemoval.cpp:59:30) in function 'Loop_VITIS_LOOP_29_1_proc1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (BackGrRemoval.cpp:72:22) to (BackGrRemoval.cpp:30:26) in function 'Loop_VITIS_LOOP_29_1_proc1'... converting 231 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 253.348 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (BackGrRemoval.cpp:29:19) in function 'Loop_VITIS_LOOP_29_1_proc1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 253.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemovalStream' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_29_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_29_1_proc1' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'): Unable to schedule 'load' operation ('p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_664', BackGrRemoval.cpp:87) on array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_29' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_29'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_29_1_proc1' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'): Unable to schedule 'load' operation ('p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_46', BackGrRemoval.cpp:87) on array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_29_1_proc1' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'): Unable to schedule 'load' operation ('p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_67', BackGrRemoval.cpp:87) on array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_29_1_proc1' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'): Unable to schedule 'load' operation ('p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_73', BackGrRemoval.cpp:87) on array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_29_1_proc1' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'): Unable to schedule 'load' operation ('p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_85', BackGrRemoval.cpp:87) on array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_VITIS_LOOP_29_1_proc1' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'): Unable to schedule 'load' operation ('p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_154', BackGrRemoval.cpp:87) on array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_26' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 99, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'
WARNING: [HLS 200-871] Estimated clock period (7.304 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_VITIS_LOOP_29_1_proc1' consists of the following:
	'mul' operation ('mul_ln87', BackGrRemoval.cpp:87) [458]  (6.912 ns)
	blocking operation 0.392 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.84 seconds; current allocated memory: 298.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 305.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemovalStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 305.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 305.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_29_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_29_1_VITIS_LOOP_30_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_32_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7abkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_31_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_30_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7adEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_26_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_25_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7afYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_24_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ag8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_23_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ahbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_22_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_21_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ajbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_20_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7akbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_19_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7albW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_18_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7amb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_17_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ancg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_16_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_15_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7apcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_14_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_13_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7arcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_12_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7asc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_11_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7atde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_10_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7audo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_9_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7avdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_8_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7awdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_7_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7axdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_6_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ayd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_5_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7azec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_4_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_3_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_2_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_29_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_28_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_27_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_9_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_5_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_4_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_3_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_2_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_1_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_26_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_18_RAM_AUTO_0R0W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_24_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_25_RAM_AUTO_0R0W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_23_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_22_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_21_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_20_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_19_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_17_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_16_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_14_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_80iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_15_RAM_AUTO_0R0W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_81iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_13_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_82iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_12_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_83i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_11_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_84jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_10_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_85jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_8_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_86jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_7_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_87jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_line_buffer_6_RAM_AUTO_1R1W' to 'Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_88jQ' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_29_1_proc1' pipeline 'VITIS_LOOP_29_1_VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_3ns_2_36_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_29_1_proc1'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemovalStream_Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7abkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemovalStream_Loop_VITIS_LOOP_29_1_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7aeOg' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemovalStream_Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8IfE' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemovalStream_Loop_VITIS_LOOP_29_1_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8QgW' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 305.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemovalStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemovalStream' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'threshold' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemovalStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.25 seconds; current allocated memory: 347.242 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 347.242 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 360.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemovalStream.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemovalStream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.19 seconds. CPU system time: 1.13 seconds. Elapsed time: 31.69 seconds; current allocated memory: 157.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.570 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (BackGrRemoval.cpp:133:12)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (BackGrRemoval.cpp:130:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file BackGrRemoval.cpp
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.2 seconds; current allocated memory: 190.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,487 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 587 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'BackGrRemovalStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (BackGrRemoval.cpp:156:26)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'BackGrRemovalStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (BackGrRemoval.cpp:155:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_1' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:170:31)
INFO: [HLS 214-291] Loop 'kernel_loop' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:180:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_1' (BackGrRemoval.cpp:170:31) in function 'BackGrRemovalStream' completely with a factor of 10 (BackGrRemoval.cpp:125:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_loop' (BackGrRemoval.cpp:180:26) in function 'BackGrRemovalStream' completely with a factor of 11 (BackGrRemoval.cpp:125:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_S2_ILi8EEE6h_line': Complete partitioning on dimension 1. (BackGrRemoval.cpp:133:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.95 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.93 seconds; current allocated memory: 192.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 193.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 193.680 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'col_loop' (BackGrRemoval.cpp:146:2) in function 'BackGrRemovalStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'row_loop' (BackGrRemoval.cpp:143:28) in function 'BackGrRemovalStream'.
INFO: [XFORM 203-721] Changing loop 'Loop_row_loop_proc' (BackGrRemoval.cpp:141) to a process function for dataflow in function 'BackGrRemovalStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'BackGrRemovalStream' (BackGrRemoval.cpp:122:1), detected/extracted 1 process function(s): 
	 'Loop_row_loop_proc1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (BackGrRemoval.cpp:158:21) to (BackGrRemoval.cpp:143:19) in function 'Loop_row_loop_proc1'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 217.539 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (BackGrRemoval.cpp:141:12) in function 'Loop_row_loop_proc1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 218.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemovalStream' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_loop_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 223.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 223.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemovalStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 223.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 223.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_row_loop_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'row_loop_col_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_lineeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_lineg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_lineibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_row_loop_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_RAM_AUTO_1R1W' to 'Loop_row_loop_proc1_p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintIkbM' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_row_loop_proc1' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_16ns_9ns_16_20_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_row_loop_proc1'.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linebkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 225.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackGrRemovalStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'BackGrRemovalStream/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BackGrRemovalStream' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'threshold' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackGrRemovalStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 231.734 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 235.508 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 246.453 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for BackGrRemovalStream.
INFO: [VLOG 209-307] Generating Verilog RTL for BackGrRemovalStream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.36 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.61 seconds. CPU system time: 0.89 seconds. Elapsed time: 14.28 seconds; current allocated memory: 57.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.96 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.29 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./BaGr_Removal_AXIs_ver3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemovalStream BackGrRemovalStream 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 26.85 seconds. CPU system time: 1.75 seconds. Elapsed time: 27.19 seconds; current allocated memory: 8.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -output /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3 
INFO: [HLS 200-1510] Running: source ./BaGr_Removal_AXIs_ver3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemovalStream BackGrRemovalStream 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file BaGr_Removal_AXIs_ver3/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.59 seconds. CPU system time: 0.35 seconds. Elapsed time: 11.58 seconds; current allocated memory: 7.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./BaGr_Removal_AXIs_ver3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemovalStream BackGrRemovalStream 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.11 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.39 seconds; current allocated memory: 0.000 MB.
