Design file: F:/PCB/Cadence_PCB/FPGA_CCD/allegro/fpga_ccd_3.brd
xsectionChart complete.
