    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CapSense_1_CompCH0_ctComp
CapSense_1_CompCH0_ctComp__CLK EQU CYREG_CMP1_CLK
CapSense_1_CompCH0_ctComp__CMP_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__CMP_NUMBER EQU 1
CapSense_1_CompCH0_ctComp__CR EQU CYREG_CMP1_CR
CapSense_1_CompCH0_ctComp__LUT__CR EQU CYREG_LUT1_CR
CapSense_1_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_1_CompCH0_ctComp__LUT__MSK_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT EQU 1
CapSense_1_CompCH0_ctComp__LUT__MX EQU CYREG_LUT1_MX
CapSense_1_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_1_CompCH0_ctComp__LUT__SR_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT EQU 1
CapSense_1_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_1_CompCH0_ctComp__PM_ACT_MSK EQU 0x04
CapSense_1_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_1_CompCH0_ctComp__PM_STBY_MSK EQU 0x04
CapSense_1_CompCH0_ctComp__SW0 EQU CYREG_CMP1_SW0
CapSense_1_CompCH0_ctComp__SW2 EQU CYREG_CMP1_SW2
CapSense_1_CompCH0_ctComp__SW3 EQU CYREG_CMP1_SW3
CapSense_1_CompCH0_ctComp__SW4 EQU CYREG_CMP1_SW4
CapSense_1_CompCH0_ctComp__SW6 EQU CYREG_CMP1_SW6
CapSense_1_CompCH0_ctComp__TR EQU CYREG_CMP1_TR
CapSense_1_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CapSense_1_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CapSense_1_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_1_CompCH0_ctComp__WRK_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__WRK_SHIFT EQU 1

; ADC_PulseIn_Ext_CP_Clk
ADC_PulseIn_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_PulseIn_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_PulseIn_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_PulseIn_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_PulseIn_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_PulseIn_Ext_CP_Clk__PM_ACT_MSK EQU 0x04
ADC_PulseIn_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_PulseIn_Ext_CP_Clk__PM_STBY_MSK EQU 0x04

; ADC_SAR_ProxIR_ADC_SAR
ADC_SAR_ProxIR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ProxIR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ProxIR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ProxIR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ProxIR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ProxIR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ProxIR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ProxIR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ProxIR_ADC_SAR__CSR7 EQU CYREG_SAR0_CSR7
ADC_SAR_ProxIR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ProxIR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ProxIR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ProxIR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ProxIR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ProxIR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ProxIR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ProxIR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ProxIR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ProxIR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ProxIR_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR0
ADC_SAR_ProxIR_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR1
ADC_SAR_ProxIR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ProxIR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_ProxIR_theACLK
ADC_SAR_ProxIR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_ProxIR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_ProxIR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_ProxIR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_ProxIR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_ProxIR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_ProxIR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_ProxIR_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_ProxIR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_ProxIR_theACLK__PM_STBY_MSK EQU 0x01

; Filter_PulseInBand_DFB
Filter_PulseInBand_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_PulseInBand_DFB__COHER EQU CYREG_DFB0_COHER
Filter_PulseInBand_DFB__CR EQU CYREG_DFB0_CR
Filter_PulseInBand_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_PulseInBand_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_PulseInBand_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_PulseInBand_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_PulseInBand_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_PulseInBand_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_PulseInBand_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_PulseInBand_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_PulseInBand_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_PulseInBand_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_PulseInBand_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_PulseInBand_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_PulseInBand_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_PulseInBand_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_PulseInBand_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_PulseInBand_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_PulseInBand_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_PulseInBand_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_PulseInBand_DFB__PM_ACT_MSK EQU 0x10
Filter_PulseInBand_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_PulseInBand_DFB__PM_STBY_MSK EQU 0x10
Filter_PulseInBand_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_PulseInBand_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_PulseInBand_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_PulseInBand_DFB__SR EQU CYREG_DFB0_SR
Filter_PulseInBand_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_PulseInBand_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_PulseInBand_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_PulseInBand_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_PulseInBand_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_PulseInBand_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

; Pin_PulseRed_Intensity
Pin_PulseRed_Intensity__0__MASK EQU 0x40
Pin_PulseRed_Intensity__0__PC EQU CYREG_PRT0_PC6
Pin_PulseRed_Intensity__0__PORT EQU 0
Pin_PulseRed_Intensity__0__SHIFT EQU 6
Pin_PulseRed_Intensity__AG EQU CYREG_PRT0_AG
Pin_PulseRed_Intensity__AMUX EQU CYREG_PRT0_AMUX
Pin_PulseRed_Intensity__BIE EQU CYREG_PRT0_BIE
Pin_PulseRed_Intensity__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PulseRed_Intensity__BYP EQU CYREG_PRT0_BYP
Pin_PulseRed_Intensity__CTL EQU CYREG_PRT0_CTL
Pin_PulseRed_Intensity__DM0 EQU CYREG_PRT0_DM0
Pin_PulseRed_Intensity__DM1 EQU CYREG_PRT0_DM1
Pin_PulseRed_Intensity__DM2 EQU CYREG_PRT0_DM2
Pin_PulseRed_Intensity__DR EQU CYREG_PRT0_DR
Pin_PulseRed_Intensity__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PulseRed_Intensity__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PulseRed_Intensity__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PulseRed_Intensity__PORT EQU 0
Pin_PulseRed_Intensity__PRT EQU CYREG_PRT0_PRT
Pin_PulseRed_Intensity__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PulseRed_Intensity__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PulseRed_Intensity__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PulseRed_Intensity__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PulseRed_Intensity__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PulseRed_Intensity__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PulseRed_Intensity__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PulseRed_Intensity__PS EQU CYREG_PRT0_PS
Pin_PulseRed_Intensity__SLW EQU CYREG_PRT0_SLW

; CapSense_1_MeasureCH0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB08_A0
CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB08_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB08_D0
CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB08_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB08_F0
CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB08_F1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB07_A0
CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB07_A1
CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB07_D0
CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB07_D1
CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB07_F0
CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB07_F1

; IDAC8_PulseRed_viDAC8
IDAC8_PulseRed_viDAC8__CR0 EQU CYREG_DAC0_CR0
IDAC8_PulseRed_viDAC8__CR1 EQU CYREG_DAC0_CR1
IDAC8_PulseRed_viDAC8__D EQU CYREG_DAC0_D
IDAC8_PulseRed_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_PulseRed_viDAC8__PM_ACT_MSK EQU 0x01
IDAC8_PulseRed_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_PulseRed_viDAC8__PM_STBY_MSK EQU 0x01
IDAC8_PulseRed_viDAC8__STROBE EQU CYREG_DAC0_STROBE
IDAC8_PulseRed_viDAC8__SW0 EQU CYREG_DAC0_SW0
IDAC8_PulseRed_viDAC8__SW2 EQU CYREG_DAC0_SW2
IDAC8_PulseRed_viDAC8__SW3 EQU CYREG_DAC0_SW3
IDAC8_PulseRed_viDAC8__SW4 EQU CYREG_DAC0_SW4
IDAC8_PulseRed_viDAC8__TR EQU CYREG_DAC0_TR
IDAC8_PulseRed_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
IDAC8_PulseRed_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
IDAC8_PulseRed_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
IDAC8_PulseRed_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
IDAC8_PulseRed_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
IDAC8_PulseRed_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
IDAC8_PulseRed_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
IDAC8_PulseRed_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
IDAC8_PulseRed_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC0_TR
IDAC8_PulseRed_viDAC8__TST EQU CYREG_DAC0_TST

; Pin_PulseIR_Intensity
Pin_PulseIR_Intensity__0__MASK EQU 0x80
Pin_PulseIR_Intensity__0__PC EQU CYREG_PRT0_PC7
Pin_PulseIR_Intensity__0__PORT EQU 0
Pin_PulseIR_Intensity__0__SHIFT EQU 7
Pin_PulseIR_Intensity__AG EQU CYREG_PRT0_AG
Pin_PulseIR_Intensity__AMUX EQU CYREG_PRT0_AMUX
Pin_PulseIR_Intensity__BIE EQU CYREG_PRT0_BIE
Pin_PulseIR_Intensity__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PulseIR_Intensity__BYP EQU CYREG_PRT0_BYP
Pin_PulseIR_Intensity__CTL EQU CYREG_PRT0_CTL
Pin_PulseIR_Intensity__DM0 EQU CYREG_PRT0_DM0
Pin_PulseIR_Intensity__DM1 EQU CYREG_PRT0_DM1
Pin_PulseIR_Intensity__DM2 EQU CYREG_PRT0_DM2
Pin_PulseIR_Intensity__DR EQU CYREG_PRT0_DR
Pin_PulseIR_Intensity__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PulseIR_Intensity__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PulseIR_Intensity__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PulseIR_Intensity__PORT EQU 0
Pin_PulseIR_Intensity__PRT EQU CYREG_PRT0_PRT
Pin_PulseIR_Intensity__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PulseIR_Intensity__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PulseIR_Intensity__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PulseIR_Intensity__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PulseIR_Intensity__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PulseIR_Intensity__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PulseIR_Intensity__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PulseIR_Intensity__PS EQU CYREG_PRT0_PS
Pin_PulseIR_Intensity__SLW EQU CYREG_PRT0_SLW

; IDAC8_PulseIR_viDAC8
IDAC8_PulseIR_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_PulseIR_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_PulseIR_viDAC8__D EQU CYREG_DAC2_D
IDAC8_PulseIR_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_PulseIR_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_PulseIR_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_PulseIR_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_PulseIR_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_PulseIR_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_PulseIR_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_PulseIR_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_PulseIR_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_PulseIR_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_PulseIR_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_PulseIR_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_PulseIR_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_PulseIR_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_PulseIR_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_PulseIR_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_PulseIR_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_PulseIR_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_PulseIR_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC2_TR
IDAC8_PulseIR_viDAC8__TST EQU CYREG_DAC2_TST

; isr_PulseReadAmbient
isr_PulseReadAmbient__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PulseReadAmbient__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PulseReadAmbient__INTC_MASK EQU 0x4000000
isr_PulseReadAmbient__INTC_NUMBER EQU 26
isr_PulseReadAmbient__INTC_PRIOR_NUM EQU 7
isr_PulseReadAmbient__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_26
isr_PulseReadAmbient__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PulseReadAmbient__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_PulseLEDs_PWMUDB
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST

; VDAC_PulseRef_viDAC8
VDAC_PulseRef_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC_PulseRef_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC_PulseRef_viDAC8__D EQU CYREG_DAC1_D
VDAC_PulseRef_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_PulseRef_viDAC8__PM_ACT_MSK EQU 0x02
VDAC_PulseRef_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_PulseRef_viDAC8__PM_STBY_MSK EQU 0x02
VDAC_PulseRef_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC_PulseRef_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC_PulseRef_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC_PulseRef_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC_PulseRef_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC_PulseRef_viDAC8__TR EQU CYREG_DAC1_TR
VDAC_PulseRef_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC_PulseRef_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC_PulseRef_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC_PulseRef_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC_PulseRef_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC_PulseRef_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC_PulseRef_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC_PulseRef_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC_PulseRef_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC1_TR
VDAC_PulseRef_viDAC8__TST EQU CYREG_DAC1_TST

; ADC_PulseIn_theACLK
ADC_PulseIn_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_PulseIn_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_PulseIn_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_PulseIn_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_PulseIn_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_PulseIn_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_PulseIn_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_PulseIn_theACLK__PM_ACT_MSK EQU 0x02
ADC_PulseIn_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_PulseIn_theACLK__PM_STBY_MSK EQU 0x02

; CapSense_1_ClockGen
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__0__POS EQU 0
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__1__POS EQU 1
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__2__POS EQU 2
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__4__POS EQU 4
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
CapSense_1_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
CapSense_1_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB04_CTL
CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
CapSense_1_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB04_CTL
CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CapSense_1_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB04_MSK
CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB02_A0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB02_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB02_D0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB02_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB02_F0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB02_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; CapSense_1_IntClock
CapSense_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_1_IntClock__PM_ACT_MSK EQU 0x01
CapSense_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_1_IntClock__PM_STBY_MSK EQU 0x01

; Clock_PWM_PulseLEDs
Clock_PWM_PulseLEDs__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_PWM_PulseLEDs__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_PWM_PulseLEDs__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_PWM_PulseLEDs__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_PulseLEDs__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_PulseLEDs__PM_ACT_MSK EQU 0x20
Clock_PWM_PulseLEDs__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_PulseLEDs__PM_STBY_MSK EQU 0x20

; Opamp_PulseRef_ABuf
Opamp_PulseRef_ABuf__CR EQU CYREG_ABUF0_CR
Opamp_PulseRef_ABuf__MX EQU CYREG_ABUF0_MX
Opamp_PulseRef_ABuf__NPUMP_ABUF_TR0 EQU CYREG_NPUMP_ABUF_TR0
Opamp_PulseRef_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_PulseRef_ABuf__PM_ACT_MSK EQU 0x01
Opamp_PulseRef_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_PulseRef_ABuf__PM_STBY_MSK EQU 0x01
Opamp_PulseRef_ABuf__RSVD EQU CYREG_ABUF0_RSVD
Opamp_PulseRef_ABuf__SW EQU CYREG_ABUF0_SW
Opamp_PulseRef_ABuf__TR0 EQU CYREG_ABUF0_TR0
Opamp_PulseRef_ABuf__TR1 EQU CYREG_ABUF0_TR1

; ADC_SAR_ProxIR_IRQ
ADC_SAR_ProxIR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_ProxIR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_ProxIR_IRQ__INTC_MASK EQU 0x2000
ADC_SAR_ProxIR_IRQ__INTC_NUMBER EQU 13
ADC_SAR_ProxIR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_ProxIR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
ADC_SAR_ProxIR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_ProxIR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CapSense_1_CmodCH0
CapSense_1_CmodCH0__0__MASK EQU 0x10
CapSense_1_CmodCH0__0__PC EQU CYREG_PRT6_PC4
CapSense_1_CmodCH0__0__PORT EQU 6
CapSense_1_CmodCH0__0__SHIFT EQU 4
CapSense_1_CmodCH0__AG EQU CYREG_PRT6_AG
CapSense_1_CmodCH0__AMUX EQU CYREG_PRT6_AMUX
CapSense_1_CmodCH0__BIE EQU CYREG_PRT6_BIE
CapSense_1_CmodCH0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_1_CmodCH0__BYP EQU CYREG_PRT6_BYP
CapSense_1_CmodCH0__CTL EQU CYREG_PRT6_CTL
CapSense_1_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_1_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT6_PC4
CapSense_1_CmodCH0__Cmod_CH0__PORT EQU 6
CapSense_1_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_1_CmodCH0__DM0 EQU CYREG_PRT6_DM0
CapSense_1_CmodCH0__DM1 EQU CYREG_PRT6_DM1
CapSense_1_CmodCH0__DM2 EQU CYREG_PRT6_DM2
CapSense_1_CmodCH0__DR EQU CYREG_PRT6_DR
CapSense_1_CmodCH0__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_1_CmodCH0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_1_CmodCH0__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_1_CmodCH0__PORT EQU 6
CapSense_1_CmodCH0__PRT EQU CYREG_PRT6_PRT
CapSense_1_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_1_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_1_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_1_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_1_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_1_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_1_CmodCH0__PS EQU CYREG_PRT6_PS
CapSense_1_CmodCH0__SLW EQU CYREG_PRT6_SLW

; CapSense_1_IdacCH0
CapSense_1_IdacCH0__CR0 EQU CYREG_DAC3_CR0
CapSense_1_IdacCH0__CR1 EQU CYREG_DAC3_CR1
CapSense_1_IdacCH0__D EQU CYREG_DAC3_D
CapSense_1_IdacCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_1_IdacCH0__PM_ACT_MSK EQU 0x08
CapSense_1_IdacCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_1_IdacCH0__PM_STBY_MSK EQU 0x08
CapSense_1_IdacCH0__STROBE EQU CYREG_DAC3_STROBE
CapSense_1_IdacCH0__SW0 EQU CYREG_DAC3_SW0
CapSense_1_IdacCH0__SW2 EQU CYREG_DAC3_SW2
CapSense_1_IdacCH0__SW3 EQU CYREG_DAC3_SW3
CapSense_1_IdacCH0__SW4 EQU CYREG_DAC3_SW4
CapSense_1_IdacCH0__TR EQU CYREG_DAC3_TR
CapSense_1_IdacCH0__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
CapSense_1_IdacCH0__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
CapSense_1_IdacCH0__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
CapSense_1_IdacCH0__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
CapSense_1_IdacCH0__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
CapSense_1_IdacCH0__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
CapSense_1_IdacCH0__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
CapSense_1_IdacCH0__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
CapSense_1_IdacCH0__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC3_TR
CapSense_1_IdacCH0__TST EQU CYREG_DAC3_TST

; CapSense_1_PortCH0
CapSense_1_PortCH0__0__MASK EQU 0x40
CapSense_1_PortCH0__0__PC EQU CYREG_PRT4_PC6
CapSense_1_PortCH0__0__PORT EQU 4
CapSense_1_PortCH0__0__SHIFT EQU 6
CapSense_1_PortCH0__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__PORT EQU 4
CapSense_1_PortCH0__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__ProximitySensor0_0__PROX__MASK EQU 0x40
CapSense_1_PortCH0__ProximitySensor0_0__PROX__PC EQU CYREG_PRT4_PC6
CapSense_1_PortCH0__ProximitySensor0_0__PROX__PORT EQU 4
CapSense_1_PortCH0__ProximitySensor0_0__PROX__SHIFT EQU 6
CapSense_1_PortCH0__SLW EQU CYREG_PRT4_SLW

; CapSense_1_BufCH0
CapSense_1_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_1_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_1_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_1_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_1_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_1_BufCH0__PM_STBY_MSK EQU 0x10

; CapSense_1_IsrCH0
CapSense_1_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_1_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_1_IsrCH0__INTC_MASK EQU 0x400
CapSense_1_IsrCH0__INTC_NUMBER EQU 10
CapSense_1_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_1_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
CapSense_1_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_1_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_PulseIn_minus
Pin_PulseIn_minus__0__MASK EQU 0x10
Pin_PulseIn_minus__0__PC EQU CYREG_PRT3_PC4
Pin_PulseIn_minus__0__PORT EQU 3
Pin_PulseIn_minus__0__SHIFT EQU 4
Pin_PulseIn_minus__AG EQU CYREG_PRT3_AG
Pin_PulseIn_minus__AMUX EQU CYREG_PRT3_AMUX
Pin_PulseIn_minus__BIE EQU CYREG_PRT3_BIE
Pin_PulseIn_minus__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PulseIn_minus__BYP EQU CYREG_PRT3_BYP
Pin_PulseIn_minus__CTL EQU CYREG_PRT3_CTL
Pin_PulseIn_minus__DM0 EQU CYREG_PRT3_DM0
Pin_PulseIn_minus__DM1 EQU CYREG_PRT3_DM1
Pin_PulseIn_minus__DM2 EQU CYREG_PRT3_DM2
Pin_PulseIn_minus__DR EQU CYREG_PRT3_DR
Pin_PulseIn_minus__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PulseIn_minus__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PulseIn_minus__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PulseIn_minus__PORT EQU 3
Pin_PulseIn_minus__PRT EQU CYREG_PRT3_PRT
Pin_PulseIn_minus__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PulseIn_minus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PulseIn_minus__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PulseIn_minus__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PulseIn_minus__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PulseIn_minus__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PulseIn_minus__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PulseIn_minus__PS EQU CYREG_PRT3_PS
Pin_PulseIn_minus__SLW EQU CYREG_PRT3_SLW

; UART_LED_IntClock
UART_LED_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_LED_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_LED_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_LED_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LED_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LED_IntClock__PM_ACT_MSK EQU 0x08
UART_LED_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LED_IntClock__PM_STBY_MSK EQU 0x08

; UART_Net_IntClock
UART_Net_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_Net_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_Net_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_Net_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Net_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Net_IntClock__PM_ACT_MSK EQU 0x10
UART_Net_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Net_IntClock__PM_STBY_MSK EQU 0x10

; ADC_PulseIn_DSM2
ADC_PulseIn_DSM2__BUF0 EQU CYREG_DSM0_BUF0
ADC_PulseIn_DSM2__BUF1 EQU CYREG_DSM0_BUF1
ADC_PulseIn_DSM2__BUF2 EQU CYREG_DSM0_BUF2
ADC_PulseIn_DSM2__BUF3 EQU CYREG_DSM0_BUF3
ADC_PulseIn_DSM2__CLK EQU CYREG_DSM0_CLK
ADC_PulseIn_DSM2__CR0 EQU CYREG_DSM0_CR0
ADC_PulseIn_DSM2__CR1 EQU CYREG_DSM0_CR1
ADC_PulseIn_DSM2__CR10 EQU CYREG_DSM0_CR10
ADC_PulseIn_DSM2__CR11 EQU CYREG_DSM0_CR11
ADC_PulseIn_DSM2__CR12 EQU CYREG_DSM0_CR12
ADC_PulseIn_DSM2__CR13 EQU CYREG_DSM0_CR13
ADC_PulseIn_DSM2__CR14 EQU CYREG_DSM0_CR14
ADC_PulseIn_DSM2__CR15 EQU CYREG_DSM0_CR15
ADC_PulseIn_DSM2__CR16 EQU CYREG_DSM0_CR16
ADC_PulseIn_DSM2__CR17 EQU CYREG_DSM0_CR17
ADC_PulseIn_DSM2__CR2 EQU CYREG_DSM0_CR2
ADC_PulseIn_DSM2__CR3 EQU CYREG_DSM0_CR3
ADC_PulseIn_DSM2__CR4 EQU CYREG_DSM0_CR4
ADC_PulseIn_DSM2__CR5 EQU CYREG_DSM0_CR5
ADC_PulseIn_DSM2__CR6 EQU CYREG_DSM0_CR6
ADC_PulseIn_DSM2__CR7 EQU CYREG_DSM0_CR7
ADC_PulseIn_DSM2__CR8 EQU CYREG_DSM0_CR8
ADC_PulseIn_DSM2__CR9 EQU CYREG_DSM0_CR9
ADC_PulseIn_DSM2__DEM0 EQU CYREG_DSM0_DEM0
ADC_PulseIn_DSM2__DEM1 EQU CYREG_DSM0_DEM1
ADC_PulseIn_DSM2__MISC EQU CYREG_DSM0_MISC
ADC_PulseIn_DSM2__OUT0 EQU CYREG_DSM0_OUT0
ADC_PulseIn_DSM2__OUT1 EQU CYREG_DSM0_OUT1
ADC_PulseIn_DSM2__REF0 EQU CYREG_DSM0_REF0
ADC_PulseIn_DSM2__REF1 EQU CYREG_DSM0_REF1
ADC_PulseIn_DSM2__REF2 EQU CYREG_DSM0_REF2
ADC_PulseIn_DSM2__REF3 EQU CYREG_DSM0_REF3
ADC_PulseIn_DSM2__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_PulseIn_DSM2__SW0 EQU CYREG_DSM0_SW0
ADC_PulseIn_DSM2__SW2 EQU CYREG_DSM0_SW2
ADC_PulseIn_DSM2__SW3 EQU CYREG_DSM0_SW3
ADC_PulseIn_DSM2__SW4 EQU CYREG_DSM0_SW4
ADC_PulseIn_DSM2__SW6 EQU CYREG_DSM0_SW6
ADC_PulseIn_DSM2__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_PulseIn_DSM2__TST0 EQU CYREG_DSM0_TST0
ADC_PulseIn_DSM2__TST1 EQU CYREG_DSM0_TST1

; Pin_PulseIn_plus
Pin_PulseIn_plus__0__MASK EQU 0x08
Pin_PulseIn_plus__0__PC EQU CYREG_PRT3_PC3
Pin_PulseIn_plus__0__PORT EQU 3
Pin_PulseIn_plus__0__SHIFT EQU 3
Pin_PulseIn_plus__AG EQU CYREG_PRT3_AG
Pin_PulseIn_plus__AMUX EQU CYREG_PRT3_AMUX
Pin_PulseIn_plus__BIE EQU CYREG_PRT3_BIE
Pin_PulseIn_plus__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PulseIn_plus__BYP EQU CYREG_PRT3_BYP
Pin_PulseIn_plus__CTL EQU CYREG_PRT3_CTL
Pin_PulseIn_plus__DM0 EQU CYREG_PRT3_DM0
Pin_PulseIn_plus__DM1 EQU CYREG_PRT3_DM1
Pin_PulseIn_plus__DM2 EQU CYREG_PRT3_DM2
Pin_PulseIn_plus__DR EQU CYREG_PRT3_DR
Pin_PulseIn_plus__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PulseIn_plus__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PulseIn_plus__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PulseIn_plus__PORT EQU 3
Pin_PulseIn_plus__PRT EQU CYREG_PRT3_PRT
Pin_PulseIn_plus__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PulseIn_plus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PulseIn_plus__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PulseIn_plus__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PulseIn_plus__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PulseIn_plus__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PulseIn_plus__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PulseIn_plus__PS EQU CYREG_PRT3_PS
Pin_PulseIn_plus__SLW EQU CYREG_PRT3_SLW

; ADC_PulseIn_DEC
ADC_PulseIn_DEC__COHER EQU CYREG_DEC_COHER
ADC_PulseIn_DEC__CR EQU CYREG_DEC_CR
ADC_PulseIn_DEC__DR1 EQU CYREG_DEC_DR1
ADC_PulseIn_DEC__DR2 EQU CYREG_DEC_DR2
ADC_PulseIn_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_PulseIn_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_PulseIn_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_PulseIn_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_PulseIn_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_PulseIn_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_PulseIn_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_PulseIn_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_PulseIn_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_PulseIn_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_PulseIn_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_PulseIn_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_PulseIn_DEC__PM_ACT_MSK EQU 0x01
ADC_PulseIn_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_PulseIn_DEC__PM_STBY_MSK EQU 0x01
ADC_PulseIn_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_PulseIn_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_PulseIn_DEC__SR EQU CYREG_DEC_SR
ADC_PulseIn_DEC__TRIM__16H EQU CYREG_FLSHID_CUST_TABLES_DEC_16H
ADC_PulseIn_DEC__TRIM__16L EQU CYREG_FLSHID_CUST_TABLES_DEC_16L
ADC_PulseIn_DEC__TRIM__1H EQU CYREG_FLSHID_CUST_TABLES_DEC_1H
ADC_PulseIn_DEC__TRIM__1L EQU CYREG_FLSHID_CUST_TABLES_DEC_1L
ADC_PulseIn_DEC__TRIM__4H EQU CYREG_FLSHID_CUST_TABLES_DEC_4H
ADC_PulseIn_DEC__TRIM__4L EQU CYREG_FLSHID_CUST_TABLES_DEC_4L
ADC_PulseIn_DEC__TRIM__P25H EQU CYREG_FLSHID_CUST_TABLES_DEC_P25H
ADC_PulseIn_DEC__TRIM__P25L EQU CYREG_FLSHID_CUST_TABLES_DEC_P25L

; ADC_PulseIn_IRQ
ADC_PulseIn_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_PulseIn_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_PulseIn_IRQ__INTC_MASK EQU 0x20000000
ADC_PulseIn_IRQ__INTC_NUMBER EQU 29
ADC_PulseIn_IRQ__INTC_PRIOR_NUM EQU 7
ADC_PulseIn_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_PulseIn_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_PulseIn_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_PulseReadIR
isr_PulseReadIR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PulseReadIR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PulseReadIR__INTC_MASK EQU 0x8000000
isr_PulseReadIR__INTC_NUMBER EQU 27
isr_PulseReadIR__INTC_PRIOR_NUM EQU 7
isr_PulseReadIR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_27
isr_PulseReadIR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PulseReadIR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_PulseRed_on
Pin_PulseRed_on__0__MASK EQU 0x10
Pin_PulseRed_on__0__PC EQU CYREG_PRT1_PC4
Pin_PulseRed_on__0__PORT EQU 1
Pin_PulseRed_on__0__SHIFT EQU 4
Pin_PulseRed_on__AG EQU CYREG_PRT1_AG
Pin_PulseRed_on__AMUX EQU CYREG_PRT1_AMUX
Pin_PulseRed_on__BIE EQU CYREG_PRT1_BIE
Pin_PulseRed_on__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_PulseRed_on__BYP EQU CYREG_PRT1_BYP
Pin_PulseRed_on__CTL EQU CYREG_PRT1_CTL
Pin_PulseRed_on__DM0 EQU CYREG_PRT1_DM0
Pin_PulseRed_on__DM1 EQU CYREG_PRT1_DM1
Pin_PulseRed_on__DM2 EQU CYREG_PRT1_DM2
Pin_PulseRed_on__DR EQU CYREG_PRT1_DR
Pin_PulseRed_on__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_PulseRed_on__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_PulseRed_on__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_PulseRed_on__MASK EQU 0x10
Pin_PulseRed_on__PORT EQU 1
Pin_PulseRed_on__PRT EQU CYREG_PRT1_PRT
Pin_PulseRed_on__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_PulseRed_on__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_PulseRed_on__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_PulseRed_on__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_PulseRed_on__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_PulseRed_on__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_PulseRed_on__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_PulseRed_on__PS EQU CYREG_PRT1_PS
Pin_PulseRed_on__SHIFT EQU 4
Pin_PulseRed_on__SLW EQU CYREG_PRT1_SLW

; Pin_PulseIR_on
Pin_PulseIR_on__0__MASK EQU 0x04
Pin_PulseIR_on__0__PC EQU CYREG_PRT1_PC2
Pin_PulseIR_on__0__PORT EQU 1
Pin_PulseIR_on__0__SHIFT EQU 2
Pin_PulseIR_on__AG EQU CYREG_PRT1_AG
Pin_PulseIR_on__AMUX EQU CYREG_PRT1_AMUX
Pin_PulseIR_on__BIE EQU CYREG_PRT1_BIE
Pin_PulseIR_on__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_PulseIR_on__BYP EQU CYREG_PRT1_BYP
Pin_PulseIR_on__CTL EQU CYREG_PRT1_CTL
Pin_PulseIR_on__DM0 EQU CYREG_PRT1_DM0
Pin_PulseIR_on__DM1 EQU CYREG_PRT1_DM1
Pin_PulseIR_on__DM2 EQU CYREG_PRT1_DM2
Pin_PulseIR_on__DR EQU CYREG_PRT1_DR
Pin_PulseIR_on__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_PulseIR_on__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_PulseIR_on__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_PulseIR_on__MASK EQU 0x04
Pin_PulseIR_on__PORT EQU 1
Pin_PulseIR_on__PRT EQU CYREG_PRT1_PRT
Pin_PulseIR_on__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_PulseIR_on__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_PulseIR_on__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_PulseIR_on__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_PulseIR_on__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_PulseIR_on__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_PulseIR_on__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_PulseIR_on__PS EQU CYREG_PRT1_PS
Pin_PulseIR_on__SHIFT EQU 2
Pin_PulseIR_on__SLW EQU CYREG_PRT1_SLW

; TIA_PulseIn_SC
TIA_PulseIn_SC__BST EQU CYREG_SC1_BST
TIA_PulseIn_SC__CLK EQU CYREG_SC1_CLK
TIA_PulseIn_SC__CR0 EQU CYREG_SC1_CR0
TIA_PulseIn_SC__CR1 EQU CYREG_SC1_CR1
TIA_PulseIn_SC__CR2 EQU CYREG_SC1_CR2
TIA_PulseIn_SC__MSK EQU CYREG_SC_MSK
TIA_PulseIn_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_PulseIn_SC__PM_ACT_MSK EQU 0x04
TIA_PulseIn_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_PulseIn_SC__PM_STBY_MSK EQU 0x04
TIA_PulseIn_SC__SR EQU CYREG_SC_SR
TIA_PulseIn_SC__SW0 EQU CYREG_SC1_SW0
TIA_PulseIn_SC__SW10 EQU CYREG_SC1_SW10
TIA_PulseIn_SC__SW2 EQU CYREG_SC1_SW2
TIA_PulseIn_SC__SW3 EQU CYREG_SC1_SW3
TIA_PulseIn_SC__SW4 EQU CYREG_SC1_SW4
TIA_PulseIn_SC__SW6 EQU CYREG_SC1_SW6
TIA_PulseIn_SC__SW7 EQU CYREG_SC1_SW7
TIA_PulseIn_SC__SW8 EQU CYREG_SC1_SW8

; UART_LED_BUART
UART_LED_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_LED_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_LED_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_LED_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_LED_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_LED_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_LED_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_LED_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_LED_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_LED_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_LED_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_LED_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_LED_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_LED_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_LED_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_LED_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_LED_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_LED_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_LED_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_LED_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_LED_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_LED_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_LED_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_LED_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_LED_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_LED_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_LED_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_LED_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_LED_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_LED_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_LED_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_LED_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_LED_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_LED_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_LED_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_LED_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_LED_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_LED_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_LED_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_LED_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_LED_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_LED_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_LED_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_LED_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_LED_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_LED_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_LED_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_LED_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LED_BUART_sRX_RxSts__3__POS EQU 3
UART_LED_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LED_BUART_sRX_RxSts__4__POS EQU 4
UART_LED_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LED_BUART_sRX_RxSts__5__POS EQU 5
UART_LED_BUART_sRX_RxSts__MASK EQU 0x38
UART_LED_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_LED_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_LED_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_LED_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_LED_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_LED_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_LED_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_LED_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_LED_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_LED_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_LED_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_LED_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_LED_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_LED_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_LED_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_LED_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_LED_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_LED_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_LED_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_LED_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_LED_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LED_BUART_sTX_TxSts__0__POS EQU 0
UART_LED_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_LED_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_LED_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LED_BUART_sTX_TxSts__1__POS EQU 1
UART_LED_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LED_BUART_sTX_TxSts__2__POS EQU 2
UART_LED_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LED_BUART_sTX_TxSts__3__POS EQU 3
UART_LED_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LED_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_LED_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_LED_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_LED_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1

; UART_Net_BUART
UART_Net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_Net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_Net_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_Net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_Net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_Net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_Net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_Net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_Net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_Net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_Net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_Net_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
UART_Net_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_Net_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
UART_Net_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_Net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Net_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
UART_Net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Net_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_Net_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_Net_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_Net_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_Net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_Net_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_Net_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_Net_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_Net_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_Net_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_Net_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_Net_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_Net_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_Net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_Net_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_Net_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_Net_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_Net_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Net_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_Net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_Net_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_Net_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Net_BUART_sRX_RxSts__3__POS EQU 3
UART_Net_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Net_BUART_sRX_RxSts__4__POS EQU 4
UART_Net_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Net_BUART_sRX_RxSts__5__POS EQU 5
UART_Net_BUART_sRX_RxSts__MASK EQU 0x38
UART_Net_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_Net_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_Net_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_Net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_Net_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
UART_Net_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
UART_Net_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_Net_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_Net_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_Net_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_Net_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_Net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_Net_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_Net_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_Net_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_Net_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_Net_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_Net_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_Net_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_Net_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_Net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_Net_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_Net_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_Net_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_Net_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Net_BUART_sTX_TxSts__0__POS EQU 0
UART_Net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_Net_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_Net_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Net_BUART_sTX_TxSts__1__POS EQU 1
UART_Net_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Net_BUART_sTX_TxSts__2__POS EQU 2
UART_Net_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Net_BUART_sTX_TxSts__3__POS EQU 3
UART_Net_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Net_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_Net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_Net_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1

; Pin_ProxIR_1
Pin_ProxIR_1__0__MASK EQU 0x01
Pin_ProxIR_1__0__PC EQU CYREG_PRT4_PC0
Pin_ProxIR_1__0__PORT EQU 4
Pin_ProxIR_1__0__SHIFT EQU 0
Pin_ProxIR_1__AG EQU CYREG_PRT4_AG
Pin_ProxIR_1__AMUX EQU CYREG_PRT4_AMUX
Pin_ProxIR_1__BIE EQU CYREG_PRT4_BIE
Pin_ProxIR_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_ProxIR_1__BYP EQU CYREG_PRT4_BYP
Pin_ProxIR_1__CTL EQU CYREG_PRT4_CTL
Pin_ProxIR_1__DM0 EQU CYREG_PRT4_DM0
Pin_ProxIR_1__DM1 EQU CYREG_PRT4_DM1
Pin_ProxIR_1__DM2 EQU CYREG_PRT4_DM2
Pin_ProxIR_1__DR EQU CYREG_PRT4_DR
Pin_ProxIR_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_ProxIR_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_ProxIR_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_ProxIR_1__PORT EQU 4
Pin_ProxIR_1__PRT EQU CYREG_PRT4_PRT
Pin_ProxIR_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_ProxIR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_ProxIR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_ProxIR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_ProxIR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_ProxIR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_ProxIR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_ProxIR_1__PS EQU CYREG_PRT4_PS
Pin_ProxIR_1__SLW EQU CYREG_PRT4_SLW

; Pin_ProxIR_2
Pin_ProxIR_2__0__MASK EQU 0x02
Pin_ProxIR_2__0__PC EQU CYREG_PRT4_PC1
Pin_ProxIR_2__0__PORT EQU 4
Pin_ProxIR_2__0__SHIFT EQU 1
Pin_ProxIR_2__AG EQU CYREG_PRT4_AG
Pin_ProxIR_2__AMUX EQU CYREG_PRT4_AMUX
Pin_ProxIR_2__BIE EQU CYREG_PRT4_BIE
Pin_ProxIR_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_ProxIR_2__BYP EQU CYREG_PRT4_BYP
Pin_ProxIR_2__CTL EQU CYREG_PRT4_CTL
Pin_ProxIR_2__DM0 EQU CYREG_PRT4_DM0
Pin_ProxIR_2__DM1 EQU CYREG_PRT4_DM1
Pin_ProxIR_2__DM2 EQU CYREG_PRT4_DM2
Pin_ProxIR_2__DR EQU CYREG_PRT4_DR
Pin_ProxIR_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_ProxIR_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_ProxIR_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_ProxIR_2__PORT EQU 4
Pin_ProxIR_2__PRT EQU CYREG_PRT4_PRT
Pin_ProxIR_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_ProxIR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_ProxIR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_ProxIR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_ProxIR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_ProxIR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_ProxIR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_ProxIR_2__PS EQU CYREG_PRT4_PS
Pin_ProxIR_2__SLW EQU CYREG_PRT4_SLW

; Pin_ProxIR_3
Pin_ProxIR_3__0__MASK EQU 0x04
Pin_ProxIR_3__0__PC EQU CYREG_PRT4_PC2
Pin_ProxIR_3__0__PORT EQU 4
Pin_ProxIR_3__0__SHIFT EQU 2
Pin_ProxIR_3__AG EQU CYREG_PRT4_AG
Pin_ProxIR_3__AMUX EQU CYREG_PRT4_AMUX
Pin_ProxIR_3__BIE EQU CYREG_PRT4_BIE
Pin_ProxIR_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_ProxIR_3__BYP EQU CYREG_PRT4_BYP
Pin_ProxIR_3__CTL EQU CYREG_PRT4_CTL
Pin_ProxIR_3__DM0 EQU CYREG_PRT4_DM0
Pin_ProxIR_3__DM1 EQU CYREG_PRT4_DM1
Pin_ProxIR_3__DM2 EQU CYREG_PRT4_DM2
Pin_ProxIR_3__DR EQU CYREG_PRT4_DR
Pin_ProxIR_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_ProxIR_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_ProxIR_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_ProxIR_3__PORT EQU 4
Pin_ProxIR_3__PRT EQU CYREG_PRT4_PRT
Pin_ProxIR_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_ProxIR_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_ProxIR_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_ProxIR_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_ProxIR_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_ProxIR_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_ProxIR_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_ProxIR_3__PS EQU CYREG_PRT4_PS
Pin_ProxIR_3__SLW EQU CYREG_PRT4_SLW

; Pin_PulseRef
Pin_PulseRef__0__MASK EQU 0x02
Pin_PulseRef__0__PC EQU CYREG_PRT0_PC1
Pin_PulseRef__0__PORT EQU 0
Pin_PulseRef__0__SHIFT EQU 1
Pin_PulseRef__AG EQU CYREG_PRT0_AG
Pin_PulseRef__AMUX EQU CYREG_PRT0_AMUX
Pin_PulseRef__BIE EQU CYREG_PRT0_BIE
Pin_PulseRef__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PulseRef__BYP EQU CYREG_PRT0_BYP
Pin_PulseRef__CTL EQU CYREG_PRT0_CTL
Pin_PulseRef__DM0 EQU CYREG_PRT0_DM0
Pin_PulseRef__DM1 EQU CYREG_PRT0_DM1
Pin_PulseRef__DM2 EQU CYREG_PRT0_DM2
Pin_PulseRef__DR EQU CYREG_PRT0_DR
Pin_PulseRef__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PulseRef__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PulseRef__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PulseRef__PORT EQU 0
Pin_PulseRef__PRT EQU CYREG_PRT0_PRT
Pin_PulseRef__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PulseRef__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PulseRef__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PulseRef__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PulseRef__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PulseRef__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PulseRef__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PulseRef__PS EQU CYREG_PRT0_PS
Pin_PulseRef__SLW EQU CYREG_PRT0_SLW

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Pin_DevId0
Pin_DevId0__0__MASK EQU 0x01
Pin_DevId0__0__PC EQU CYREG_PRT6_PC0
Pin_DevId0__0__PORT EQU 6
Pin_DevId0__0__SHIFT EQU 0
Pin_DevId0__AG EQU CYREG_PRT6_AG
Pin_DevId0__AMUX EQU CYREG_PRT6_AMUX
Pin_DevId0__BIE EQU CYREG_PRT6_BIE
Pin_DevId0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_DevId0__BYP EQU CYREG_PRT6_BYP
Pin_DevId0__CTL EQU CYREG_PRT6_CTL
Pin_DevId0__DM0 EQU CYREG_PRT6_DM0
Pin_DevId0__DM1 EQU CYREG_PRT6_DM1
Pin_DevId0__DM2 EQU CYREG_PRT6_DM2
Pin_DevId0__DR EQU CYREG_PRT6_DR
Pin_DevId0__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_DevId0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_DevId0__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_DevId0__MASK EQU 0x01
Pin_DevId0__PORT EQU 6
Pin_DevId0__PRT EQU CYREG_PRT6_PRT
Pin_DevId0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_DevId0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_DevId0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_DevId0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_DevId0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_DevId0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_DevId0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_DevId0__PS EQU CYREG_PRT6_PS
Pin_DevId0__SHIFT EQU 0
Pin_DevId0__SLW EQU CYREG_PRT6_SLW

; Pin_Rx_LED
Pin_Rx_LED__0__MASK EQU 0x01
Pin_Rx_LED__0__PC EQU CYREG_PRT5_PC0
Pin_Rx_LED__0__PORT EQU 5
Pin_Rx_LED__0__SHIFT EQU 0
Pin_Rx_LED__AG EQU CYREG_PRT5_AG
Pin_Rx_LED__AMUX EQU CYREG_PRT5_AMUX
Pin_Rx_LED__BIE EQU CYREG_PRT5_BIE
Pin_Rx_LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_Rx_LED__BYP EQU CYREG_PRT5_BYP
Pin_Rx_LED__CTL EQU CYREG_PRT5_CTL
Pin_Rx_LED__DM0 EQU CYREG_PRT5_DM0
Pin_Rx_LED__DM1 EQU CYREG_PRT5_DM1
Pin_Rx_LED__DM2 EQU CYREG_PRT5_DM2
Pin_Rx_LED__DR EQU CYREG_PRT5_DR
Pin_Rx_LED__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_Rx_LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_Rx_LED__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_Rx_LED__MASK EQU 0x01
Pin_Rx_LED__PORT EQU 5
Pin_Rx_LED__PRT EQU CYREG_PRT5_PRT
Pin_Rx_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_Rx_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_Rx_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_Rx_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_Rx_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_Rx_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_Rx_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_Rx_LED__PS EQU CYREG_PRT5_PS
Pin_Rx_LED__SHIFT EQU 0
Pin_Rx_LED__SLW EQU CYREG_PRT5_SLW

; Pin_Rx_Net
Pin_Rx_Net__0__MASK EQU 0x04
Pin_Rx_Net__0__PC EQU CYREG_PRT5_PC2
Pin_Rx_Net__0__PORT EQU 5
Pin_Rx_Net__0__SHIFT EQU 2
Pin_Rx_Net__AG EQU CYREG_PRT5_AG
Pin_Rx_Net__AMUX EQU CYREG_PRT5_AMUX
Pin_Rx_Net__BIE EQU CYREG_PRT5_BIE
Pin_Rx_Net__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_Rx_Net__BYP EQU CYREG_PRT5_BYP
Pin_Rx_Net__CTL EQU CYREG_PRT5_CTL
Pin_Rx_Net__DM0 EQU CYREG_PRT5_DM0
Pin_Rx_Net__DM1 EQU CYREG_PRT5_DM1
Pin_Rx_Net__DM2 EQU CYREG_PRT5_DM2
Pin_Rx_Net__DR EQU CYREG_PRT5_DR
Pin_Rx_Net__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_Rx_Net__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_Rx_Net__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_Rx_Net__MASK EQU 0x04
Pin_Rx_Net__PORT EQU 5
Pin_Rx_Net__PRT EQU CYREG_PRT5_PRT
Pin_Rx_Net__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_Rx_Net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_Rx_Net__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_Rx_Net__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_Rx_Net__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_Rx_Net__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_Rx_Net__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_Rx_Net__PS EQU CYREG_PRT5_PS
Pin_Rx_Net__SHIFT EQU 2
Pin_Rx_Net__SLW EQU CYREG_PRT5_SLW

; Pin_Tx_LED
Pin_Tx_LED__0__MASK EQU 0x02
Pin_Tx_LED__0__PC EQU CYREG_PRT5_PC1
Pin_Tx_LED__0__PORT EQU 5
Pin_Tx_LED__0__SHIFT EQU 1
Pin_Tx_LED__AG EQU CYREG_PRT5_AG
Pin_Tx_LED__AMUX EQU CYREG_PRT5_AMUX
Pin_Tx_LED__BIE EQU CYREG_PRT5_BIE
Pin_Tx_LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_Tx_LED__BYP EQU CYREG_PRT5_BYP
Pin_Tx_LED__CTL EQU CYREG_PRT5_CTL
Pin_Tx_LED__DM0 EQU CYREG_PRT5_DM0
Pin_Tx_LED__DM1 EQU CYREG_PRT5_DM1
Pin_Tx_LED__DM2 EQU CYREG_PRT5_DM2
Pin_Tx_LED__DR EQU CYREG_PRT5_DR
Pin_Tx_LED__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_Tx_LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_Tx_LED__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_Tx_LED__MASK EQU 0x02
Pin_Tx_LED__PORT EQU 5
Pin_Tx_LED__PRT EQU CYREG_PRT5_PRT
Pin_Tx_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_Tx_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_Tx_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_Tx_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_Tx_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_Tx_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_Tx_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_Tx_LED__PS EQU CYREG_PRT5_PS
Pin_Tx_LED__SHIFT EQU 1
Pin_Tx_LED__SLW EQU CYREG_PRT5_SLW

; Pin_Tx_Net
Pin_Tx_Net__0__MASK EQU 0x08
Pin_Tx_Net__0__PC EQU CYREG_PRT5_PC3
Pin_Tx_Net__0__PORT EQU 5
Pin_Tx_Net__0__SHIFT EQU 3
Pin_Tx_Net__AG EQU CYREG_PRT5_AG
Pin_Tx_Net__AMUX EQU CYREG_PRT5_AMUX
Pin_Tx_Net__BIE EQU CYREG_PRT5_BIE
Pin_Tx_Net__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_Tx_Net__BYP EQU CYREG_PRT5_BYP
Pin_Tx_Net__CTL EQU CYREG_PRT5_CTL
Pin_Tx_Net__DM0 EQU CYREG_PRT5_DM0
Pin_Tx_Net__DM1 EQU CYREG_PRT5_DM1
Pin_Tx_Net__DM2 EQU CYREG_PRT5_DM2
Pin_Tx_Net__DR EQU CYREG_PRT5_DR
Pin_Tx_Net__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_Tx_Net__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_Tx_Net__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_Tx_Net__MASK EQU 0x08
Pin_Tx_Net__PORT EQU 5
Pin_Tx_Net__PRT EQU CYREG_PRT5_PRT
Pin_Tx_Net__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_Tx_Net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_Tx_Net__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_Tx_Net__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_Tx_Net__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_Tx_Net__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_Tx_Net__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_Tx_Net__PS EQU CYREG_PRT5_PS
Pin_Tx_Net__SHIFT EQU 3
Pin_Tx_Net__SLW EQU CYREG_PRT5_SLW

; DMA
DMA_CHANNELS_USED__MASK0 EQU 0x00000010
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA__DRQ_NUMBER EQU 4
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 0
DMA__TERMOUT0_SEL EQU 0
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0

; Led
Led__0__MASK EQU 0x08
Led__0__PC EQU CYREG_PRT6_PC3
Led__0__PORT EQU 6
Led__0__SHIFT EQU 3
Led__AG EQU CYREG_PRT6_AG
Led__AMUX EQU CYREG_PRT6_AMUX
Led__BIE EQU CYREG_PRT6_BIE
Led__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Led__BYP EQU CYREG_PRT6_BYP
Led__CTL EQU CYREG_PRT6_CTL
Led__DM0 EQU CYREG_PRT6_DM0
Led__DM1 EQU CYREG_PRT6_DM1
Led__DM2 EQU CYREG_PRT6_DM2
Led__DR EQU CYREG_PRT6_DR
Led__INP_DIS EQU CYREG_PRT6_INP_DIS
Led__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Led__LCD_EN EQU CYREG_PRT6_LCD_EN
Led__PORT EQU 6
Led__PRT EQU CYREG_PRT6_PRT
Led__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Led__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Led__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Led__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Led__PS EQU CYREG_PRT6_PS
Led__SLW EQU CYREG_PRT6_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 16384
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
