// Seed: 3348146290
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri id_2,
    output wor id_3,
    output wire id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8
);
  wire id_10;
  wire id_11;
  assign id_0 = id_5;
  wire id_12;
  wire id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wire id_1,
    output tri1 id_2
);
  supply1 id_4 = id_0;
  module_0(
      id_2, id_2, id_4, id_2, id_2, id_4, id_1, id_1, id_2
  );
endmodule
