Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 17 13:34:37 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_Add_solo_Test_control_sets_placed.rpt
| Design       : top_Add_solo_Test
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |              33 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           13 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | done_internal_i_1_n_0 | rst_IBUF                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | start_IBUF            | rst_IBUF                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                       |                         |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | final_exp[4]_i_1_n_0  | rst_IBUF                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | exp_common_30         | exp_common_3[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | final_mant[9]_i_1_n_0 | rst_IBUF                |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | stage5a_valid         | rst_IBUF                |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | stage6_ready          | rst_IBUF                |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG |                       | rst_IBUF                |               13 |             33 |         2.54 |
+----------------+-----------------------+-------------------------+------------------+----------------+--------------+


