
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003658                       # Number of seconds simulated
sim_ticks                                  3657749500                       # Number of ticks simulated
final_tick                                 3657749500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297163                       # Simulator instruction rate (inst/s)
host_op_rate                                   297163                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              217389665                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637020                       # Number of bytes of host memory used
host_seconds                                    16.83                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          101888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          250048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             351936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       101888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        95936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1499                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27855379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           68361160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96216540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27855379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27855379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26228149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26228149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26228149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27855379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          68361160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122444689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1499                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 351872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   94528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  351936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               66                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3656594000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.153846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.417001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.767732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          394     23.68%     23.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          554     33.29%     56.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          418     25.12%     82.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           76      4.57%     86.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      3.06%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      1.80%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.08%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.78%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          110      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1664                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.919540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.309649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    215.713485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             79     90.80%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      5.75%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      2.30%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.977011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.941701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.109966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47     54.02%     54.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.30%     56.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     35.63%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      8.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     62611250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               165698750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27490000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11388.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30138.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4259                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     522519.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5632200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3073125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18868200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4503600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            238514640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            958148910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1350725250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2579465925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.313795                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2241893250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1288431250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6947640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3790875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23992800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5067360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            238514640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1564616655                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            818727750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2661657720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.822438                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1353036000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2177035250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  263956                       # Number of BP lookups
system.cpu.branchPred.condPredicted             47702                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2679                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               151828                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  144627                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.257133                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106645                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473393                       # DTB read hits
system.cpu.dtb.read_misses                        195                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   473588                       # DTB read accesses
system.cpu.dtb.write_hits                       57993                       # DTB write hits
system.cpu.dtb.write_misses                       225                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58218                       # DTB write accesses
system.cpu.dtb.data_hits                       531386                       # DTB hits
system.cpu.dtb.data_misses                        420                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   531806                       # DTB accesses
system.cpu.itb.fetch_hits                      618454                       # ITB hits
system.cpu.itb.fetch_misses                       131                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  618585                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7315500                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             684473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5073636                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      263956                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             251272                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6473364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5097                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    618454                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2049                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7165980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.708017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.912117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6096332     85.07%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4431      0.06%     85.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290995      4.06%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3456      0.05%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363419      5.07%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2956      0.04%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112159      1.57%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2419      0.03%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   289813      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7165980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036082                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.693546                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   271572                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6248248                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     36522                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607530                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2108                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108241                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   878                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5058517                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3438                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2108                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   375631                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3098190                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18972                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419014                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3252065                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5054033                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   244                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067187                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    209                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  62978                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4821730                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7291631                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1053755                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237795                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    27377                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                527                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            408                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4150243                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               470520                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               59802                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2722                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              974                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5030871                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 720                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5028695                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               258                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           31490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        14426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             78                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7165980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.701746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.808638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3333775     46.52%     46.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2925678     40.83%     87.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675724      9.43%     96.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202484      2.83%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8684      0.12%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12607      0.18%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3995      0.06%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1888      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1145      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7165980                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     360      1.44%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     76.53%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3280     13.14%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2219      8.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                524460     10.43%     10.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  143      0.00%     10.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647413     52.65%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.32%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               474509      9.44%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               58618      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5028695                       # Type of FU issued
system.cpu.iq.rate                           0.687403                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24961                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004964                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8370124                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            631348                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       589800                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878464                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431906                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429623                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 604840                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448816                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2263                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5903                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4278                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5084                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2108                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  752221                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                236899                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5047088                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               889                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                470520                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                59802                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                389                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95472                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 20444                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            183                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            531                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1604                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2135                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5026116                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                473589                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2578                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15497                       # number of nop insts executed
system.cpu.iew.exec_refs                       531809                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258397                       # Number of branches executed
system.cpu.iew.exec_stores                      58220                       # Number of stores executed
system.cpu.iew.exec_rate                     0.687050                       # Inst execution rate
system.cpu.iew.wb_sent                        5020268                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5019423                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4240252                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5239771                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.686135                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809244                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           32453                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1817                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7160690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.700142                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.321385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4366492     60.98%     60.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1717529     23.99%     84.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       721407     10.07%     95.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157362      2.20%     97.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3202      0.04%     97.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53013      0.74%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1790      0.02%     98.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26703      0.37%     98.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113192      1.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7160690                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113192                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12091721                       # The number of ROB reads
system.cpu.rob.rob_writes                    10097342                       # The number of ROB writes
system.cpu.timesIdled                            2407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          149520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.463100                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.463100                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.683480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.683480                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1037070                       # number of integer regfile reads
system.cpu.int_regfile_writes                  405409                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236432                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403520                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3571                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.761716                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.736468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         123551250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.761716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2092447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2092447                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465079                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47722                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47722                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512801                       # number of overall hits
system.cpu.dcache.overall_hits::total          512801                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1185                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7511                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8696                       # number of overall misses
system.cpu.dcache.overall_misses::total          8696                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     77221000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     77221000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    535932550                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    535932550                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       618500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       618500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    613153550                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    613153550                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    613153550                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    613153550                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521497                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002541                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.135988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135988                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.042904                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042904                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016675                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65165.400844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65165.400844                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71353.022234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71353.022234                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 47576.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 47576.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70509.837856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70509.837856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70509.837856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70509.837856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35996                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.994444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3253                       # number of writebacks
system.cpu.dcache.writebacks::total              3253                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          398                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4223                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4621                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          787                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3288                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4075                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     53150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    247032908                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    247032908                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       302250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       302250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    300182908                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    300182908                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    300182908                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    300182908                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026403                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026403                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007814                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007814                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67534.942821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67534.942821                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75131.663017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75131.663017                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 37781.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37781.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73664.517301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73664.517301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73664.517301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73664.517301                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              3209                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.833161                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              614182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3465                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            177.253102                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         127537250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.833161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1240373                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1240373                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       614182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          614182                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        614182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           614182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       614182                       # number of overall hits
system.cpu.icache.overall_hits::total          614182                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4272                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4272                       # number of overall misses
system.cpu.icache.overall_misses::total          4272                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    190912250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    190912250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    190912250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    190912250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    190912250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    190912250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       618454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       618454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       618454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       618454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       618454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       618454                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006908                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006908                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006908                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006908                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44689.197097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44689.197097                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 44689.197097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44689.197097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 44689.197097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44689.197097                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          807                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          807                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          807                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          807                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          807                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          807                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3465                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3465                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    144294500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144294500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    144294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    144294500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144294500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005603                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41643.434343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41643.434343                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41643.434343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41643.434343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41643.434343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41643.434343                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2996                       # number of replacements
system.l2.tags.tagsinuse                  1847.142074                       # Cycle average of tags in use
system.l2.tags.total_refs                        2479                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.492451                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      970.537113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        686.621050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        189.983912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.473895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.335264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.092766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.901925                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     51526                       # Number of tag accesses
system.l2.tags.data_accesses                    51526                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 1873                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  134                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2007                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3253                       # number of Writeback hits
system.l2.Writeback_hits::total                  3253                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  1873                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   176                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2049                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1873                       # number of overall hits
system.l2.overall_hits::cpu.data                  176                       # number of overall hits
system.l2.overall_hits::total                    2049                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1592                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                661                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2253                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3246                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1592                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3907                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5499                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1592                       # number of overall misses
system.l2.overall_misses::cpu.data               3907                       # number of overall misses
system.l2.overall_misses::total                  5499                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    121121000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51183750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       172304750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    243167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     243167000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     121121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     294350750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        415471750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    121121000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    294350750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       415471750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             3465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4260                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3253                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3253                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3288                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7548                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7548                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.459452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.831447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.528873                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987226                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.459452                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.956894                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.728537                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.459452                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.956894                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.728537                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 76081.030151                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 77433.812405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76477.918331                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74912.815773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74912.815773                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76081.030151                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75339.326849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75554.055283                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76081.030151                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75339.326849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75554.055283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1499                       # number of writebacks
system.l2.writebacks::total                      1499                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1592                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           661                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2253                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3246                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5499                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    102899000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     43629250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    146528250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    206161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    206161000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    102899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    249790250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    352689250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    102899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    249790250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    352689250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.459452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.831447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.528873                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987226                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.459452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.956894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.728537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.459452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.956894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.728537                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64635.050251                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 66004.916793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65036.950732                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 63512.322859                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63512.322859                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64635.050251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63934.028666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64136.979451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64635.050251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63934.028666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64136.979451                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2253                       # Transaction distribution
system.membus.trans_dist::ReadResp               2253                       # Transaction distribution
system.membus.trans_dist::Writeback              1499                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       447872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  447872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6998                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6998    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6998                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6497000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14894250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               4260                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              4260                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3288                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       221760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 691264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            10801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10801    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8653500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5552000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6916250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
