{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 10:45:04 2017 " "Info: Processing started: Thu Mar 09 10:45:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off comparator -c comparator " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off comparator -c comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b0 Outgrather 21.000 ns Longest " "Info: Longest tpd from source pin \"b0\" to destination pin \"Outgrather\" is 21.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns b0 1 PIN PIN_63 3 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_63; Fanout = 3; PIN Node = 'b0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "4bitscomparator.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Magnitude_Comparator/4bitscomparator.bdf" { { 352 40 208 368 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.300 ns) 9.900 ns comparator:inst3\|inst7~1 2 COMB LC2_A21 1 " "Info: 2: + IC(4.100 ns) + CELL(2.300 ns) = 9.900 ns; Loc. = LC2_A21; Fanout = 1; COMB Node = 'comparator:inst3\|inst7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { b0 comparator:inst3|inst7~1 } "NODE_NAME" } } { "comparator.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Magnitude_Comparator/comparator.bdf" { { -16 944 1008 32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 14.300 ns comparator:inst3\|inst7~2 3 COMB LC2_A15 1 " "Info: 3: + IC(2.600 ns) + CELL(1.800 ns) = 14.300 ns; Loc. = LC2_A15; Fanout = 1; COMB Node = 'comparator:inst3\|inst7~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { comparator:inst3|inst7~1 comparator:inst3|inst7~2 } "NODE_NAME" } } { "comparator.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Magnitude_Comparator/comparator.bdf" { { -16 944 1008 32 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 21.000 ns Outgrather 4 PIN PIN_8 0 " "Info: 4: + IC(1.600 ns) + CELL(5.100 ns) = 21.000 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'Outgrather'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { comparator:inst3|inst7~2 Outgrather } "NODE_NAME" } } { "4bitscomparator.bdf" "" { Schematic "C:/Documents and Settings/User/桌面/Magnitude_Comparator/4bitscomparator.bdf" { { 328 1000 1176 344 "Outgrather" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.700 ns ( 60.48 % ) " "Info: Total cell delay = 12.700 ns ( 60.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 39.52 % ) " "Info: Total interconnect delay = 8.300 ns ( 39.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { b0 comparator:inst3|inst7~1 comparator:inst3|inst7~2 Outgrather } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { b0 {} b0~out {} comparator:inst3|inst7~1 {} comparator:inst3|inst7~2 {} Outgrather {} } { 0.000ns 0.000ns 4.100ns 2.600ns 1.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 10:45:05 2017 " "Info: Processing ended: Thu Mar 09 10:45:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
