/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  reg [2:0] _01_;
  reg [4:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [42:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_15z[0] & celloutsig_1_0z[2]);
  assign celloutsig_1_19z = !(celloutsig_1_3z ? celloutsig_1_17z[2] : celloutsig_1_10z);
  assign celloutsig_0_0z = ~((in_data[61] | in_data[9]) & in_data[63]);
  assign celloutsig_1_15z = { celloutsig_1_0z[17:13], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z } + in_data[147:140];
  assign celloutsig_1_2z = celloutsig_1_0z[23:20] + _00_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { in_data[153:152], celloutsig_1_7z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z };
  reg [12:0] _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 13'h0000;
    else _11_ <= celloutsig_1_0z[17:5];
  assign { _03_[12:5], _00_, _03_[0] } = _11_;
  assign celloutsig_0_6z = { in_data[89:77], celloutsig_0_0z } / { 1'h1, in_data[25:13] };
  assign celloutsig_1_6z = { _03_[8:5], _00_ } === { celloutsig_1_0z[21:16], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_0z[19:7], celloutsig_1_4z } === { in_data[147:139], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[42:29] === { celloutsig_0_3z[5:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[10:7] === in_data[4:1];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z } >= { celloutsig_0_7z[7:6], celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_3z <= { in_data[3], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_2z <= { _03_[6:5], _00_[3:2] };
  assign celloutsig_1_17z = celloutsig_1_15z * { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_16z = celloutsig_0_3z[3:1] * celloutsig_0_13z;
  assign celloutsig_0_21z = in_data[12:4] * { celloutsig_0_19z[11:9], _02_, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_14z[6] ? { celloutsig_0_1z[6:2], celloutsig_0_1z[13:1], celloutsig_0_1z[1], celloutsig_0_8z, celloutsig_0_5z } : { celloutsig_0_17z[3], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[179] ? in_data[169:146] : { 1'h0, in_data[178:156] };
  assign celloutsig_1_18z = - { celloutsig_1_12z[2], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_29z = - { celloutsig_0_22z[20:13], 1'h0, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_1_12z = ~ _01_;
  assign celloutsig_0_7z = ~ { celloutsig_0_3z[6:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = ~ celloutsig_0_3z[4:2];
  assign celloutsig_0_14z = ~ { celloutsig_0_13z[2:1], _02_ };
  assign celloutsig_0_25z = ~ _02_;
  assign celloutsig_1_10z = & _01_;
  assign celloutsig_1_11z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z[3:2] };
  assign celloutsig_0_4z = & { celloutsig_0_2z, in_data[60:50] };
  assign celloutsig_0_8z = | in_data[76:66];
  assign celloutsig_1_3z = celloutsig_1_0z[13] & celloutsig_1_0z[21];
  assign celloutsig_1_5z = ~^ in_data[191:178];
  assign celloutsig_0_11z = ~^ celloutsig_0_6z[8:0];
  assign celloutsig_0_28z = ~^ { celloutsig_0_15z[8:4], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_8z = _03_[11:8] >>> { _03_[6:5], _00_[3:2] };
  assign celloutsig_0_17z = { celloutsig_0_1z[3:2], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z } >>> celloutsig_0_15z[10:6];
  assign celloutsig_0_3z = { in_data[27:25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } ^ in_data[91:84];
  assign celloutsig_0_15z = { celloutsig_0_1z[7:1], celloutsig_0_1z[1], celloutsig_0_14z } ^ { celloutsig_0_1z[12:8], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_1z[13:1] = ~ { in_data[89:78], celloutsig_0_0z };
  assign { celloutsig_0_19z[1], celloutsig_0_19z[2], celloutsig_0_19z[12:3] } = { celloutsig_0_5z, celloutsig_0_4z, in_data[63:54] } ^ { celloutsig_0_17z[0], celloutsig_0_17z[1], celloutsig_0_6z[9:5], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_17z[4:2] };
  assign { celloutsig_0_22z[22:16], celloutsig_0_22z[14], celloutsig_0_22z[15], celloutsig_0_22z[13] } = { celloutsig_0_15z[8:2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z } ^ { _02_[3], celloutsig_0_21z[8:3], celloutsig_0_21z[1], celloutsig_0_21z[2], celloutsig_0_21z[0] };
  assign _03_[4:1] = _00_;
  assign celloutsig_0_19z[0] = 1'h0;
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign celloutsig_0_22z[12:0] = 13'h0000;
  assign { out_data[130:128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z[32:1] };
endmodule
