WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1255702 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1255702 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 10118773 heartbeat IPC: 0.9883 cumulative IPC: 0.5641 (Simulation time: 00 hr 01 min 19 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 8863073 cumulative IPC: 0.5641 (Simulation time: 00 hr 01 min 19 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 8863073 cumulative IPC: 0.5641 (Simulation time: 00 hr 01 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_1339B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5641 instructions: 5000003 cycles: 8863073
CPU 0 Branch Prediction Accuracy: 19.33% MPKI: 75.12 Average ROB Occupancy at Mispredict: 94.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.178
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 74.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0752

LLC TOTAL        ACCESS:      77608 HIT:      11945 MISS:      65663
LLC LOAD         ACCESS:      65688 HIT:       4828 MISS:      60860
LLC RFO          ACCESS:       4650 HIT:        928 MISS:       3722
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6053 HIT:       6045 MISS:          8
LLC TRANSLATION  ACCESS:       1217 HIT:        144 MISS:       1073
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 277.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1100653 HIT:    1083014 MISS:      17639
cpu0_DTLB LOAD         ACCESS:    1100653 HIT:    1083014 MISS:      17639
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.81 cycles
cpu0_ITLB TOTAL        ACCESS:        707 HIT:        707 MISS:          0
cpu0_ITLB LOAD         ACCESS:        707 HIT:        707 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1265258 HIT:     736536 MISS:     528722
cpu0_L1D LOAD         ACCESS:    1164635 HIT:     654870 MISS:     509765
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      97693 HIT:      80775 MISS:      16918
cpu0_L1D TRANSLATION  ACCESS:       2930 HIT:        891 MISS:       2039
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 20.64 cycles
cpu0_L1I TOTAL        ACCESS:        806 HIT:        778 MISS:         28
cpu0_L1I LOAD         ACCESS:        806 HIT:        778 MISS:         28
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 234.2 cycles
cpu0_L2C TOTAL        ACCESS:      93276 HIT:      21698 MISS:      71578
cpu0_L2C LOAD         ACCESS:      79691 HIT:      14003 MISS:      65688
cpu0_L2C RFO          ACCESS:       5035 HIT:        385 MISS:       4650
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6580 HIT:       6557 MISS:         23
cpu0_L2C TRANSLATION  ACCESS:       1970 HIT:        753 MISS:       1217
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 275.8 cycles
cpu0_STLB TOTAL        ACCESS:       7304 HIT:       4374 MISS:       2930
cpu0_STLB LOAD         ACCESS:       7304 HIT:       4374 MISS:       2930
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 174.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      37934
  ROW_BUFFER_MISS:      27714
 AVG DBUS CONGESTED CYCLE: 3.867
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1924
  FULL:       4374
