$date
	Thu May  7 08:14:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! Q $end
$upscope $end
$scope module test $end
$var reg 1 " D $end
$upscope $end
$scope module test $end
$var reg 1 # clk $end
$upscope $end
$scope module test $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#99
1"
0$
#100
1!
1#
#199
0"
#200
0#
#300
0!
1#
#302
1"
#399
0"
#400
0#
#497
1"
#500
1!
1#
#597
