{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652109389098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652109389102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 22:16:29 2022 " "Processing started: Mon May 09 22:16:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652109389102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109389102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109389102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652109389391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652109389391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.sv(13) " "Verilog HDL information at Timer.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Timer.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652109395430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652109395430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sev_Seg_Display " "Found entity 1: Sev_Seg_Display" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sev_Seg_Display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652109395442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sec_Decoder " "Found entity 1: Sec_Decoder" {  } { { "Sec_Decoder.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Sec_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652109395443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lap_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file lap_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lap_Register " "Found entity 1: Lap_Register" {  } { { "Lap_Register.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Lap_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652109395448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652109395448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652109395448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stopwatch " "Elaborating entity \"Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652109395468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Stopwatch_Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:Stopwatch_Controller\"" {  } { { "Stopwatch.sv" "Stopwatch_Controller" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652109395501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(31) " "Verilog HDL assignment warning at Controller.sv(31): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(40) " "Verilog HDL assignment warning at Controller.sv(40): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(41) " "Verilog HDL assignment warning at Controller.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(45) " "Verilog HDL assignment warning at Controller.sv(45): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(46) " "Verilog HDL assignment warning at Controller.sv(46): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(47) " "Verilog HDL assignment warning at Controller.sv(47): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(51) " "Verilog HDL assignment warning at Controller.sv(51): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(52) " "Verilog HDL assignment warning at Controller.sv(52): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(53) " "Verilog HDL assignment warning at Controller.sv(53): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395502 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(55) " "Verilog HDL assignment warning at Controller.sv(55): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395503 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Controller.sv(56) " "Verilog HDL assignment warning at Controller.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652109395503 "|Stopwatch|Controller:Stopwatch_Controller"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "prev_st_n Controller.sv(22) " "Can't resolve multiple constant drivers for net \"prev_st_n\" at Controller.sv(22)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395503 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Controller.sv(14) " "Constant driver at Controller.sv(14)" {  } { { "Controller.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Controller.sv" 14 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395503 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Controller:Stopwatch_Controller " "Can't elaborate user hierarchy \"Controller:Stopwatch_Controller\"" {  } { { "Stopwatch.sv" "Stopwatch_Controller" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Stopwatch.sv" 19 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652109395503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/output_files/Stopwatch.map.smsg " "Generated suppressed messages file C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/output_files/Stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652109395549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 09 22:16:35 2022 " "Processing ended: Mon May 09 22:16:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652109395549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652109395549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652109395549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109395549 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652109396138 ""}
