{"entry0": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-lr}", "sub-sp-sp-N", "ldr-r4-N", "ldr-r6-N", "add-r4-pc-r4", "ldr-r3-r4-r6", "add-r5-r4-r6", "cmp-r3-N", "movge-r0-N", "blt-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-pc}", "ldr-r7-N", "mov-r1-N", "add-r0-r4-r7", "bl-loc.imp.open", "cmp-r0-N", "str-r0-r4-r6", "blt-N", "mov-r2-N", "mov-r6-N", "str-r0-sp", "mov-r3-r2", "mov-r1-N", "mov-r0-r6", "str-r6-sp-N", "bl-loc.imp.mmap", "ldr-r3-N", "cmn-r0-N", "mov-r8-r0", "str-r0-r4-r3", "beq-N", "ldr-r0-r5", "mov-r1-N", "mov-r2-N", "bl-loc.imp.fcntl", "mov-r0-r6", "b-N", "ldr-r0-r5", "bl-loc.imp.close", "str-r8-r5", "add-r0-r4-r7", "bl-loc.imp.perror", "bl-loc.imp.__errno_location", "ldr-r0-r0", "b-N"]}, "loc.imp.open": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.mmap": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.fcntl": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.close": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.perror": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.__errno_location": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.nvram_set_bitflag": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-lr}", "cmp-r1-N", "ldr-r4-N", "mov-r6-r0", "sub-sp-sp-N", "mov-r7-r1", "mov-r8-r2", "movhi-r0-N", "add-r4-pc-r4", "bls-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-pc}", "bl-rsym.nvram_get", "subs-r3-r0-N", "mov-r1-N", "add-r2-sp-N", "mov-r5-sp", "str-r1-r2-N", "str-r1-sp", "str-r1-sp-N", "str-r1-r2", "beq-N", "mov-r3-N", "mov-r2-N", "lsl-r7-r3-r7", "bl-loc.imp.strtoul", "cmp-r8-N", "orrne-r3-r0-r7", "biceq-r3-r0-r7", "ldr-r2-N", "mov-r0-sp", "mov-r1-N", "add-r2-r4-r2", "bl-loc.imp.snprintf", "mov-r0-r6", "mov-r1-sp", "bl-rsym.nvram_set", "b-N"]}, "rsym.nvram_get": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.strtoul": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.snprintf": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "rsym.nvram_set": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.nvram_getall": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-lr}", "mov-r7-r0", "ldr-r4-N", "mov-r5-r1", "ldr-r6-N", "add-r4-pc-r4", "ldr-r3-r4-r6", "cmp-r3-N", "blt-N", "cmp-r5-N", "moveq-r8-r5", "bne-N", "mov-r0-r8", "pop-{r4-r5-r6-r7-r8-pc}", "mov-r3-N", "mov-r1-r7", "strb-r3-r7", "mov-r2-r5", "ldr-r0-r4-r6", "bl-loc.imp.read", "subs-r8-r0-N", "blt-N", "cmp-r8-r5", "moveq-r8-N", "mov-r0-r8", "pop-{r4-r5-r6-r7-r8-pc}", "mov-r0-N", "bl-rsym.nvram_init", "subs-r8-r0-N", "beq-N", "b-N", "ldr-r0-N", "add-r0-r4-r0", "bl-loc.imp.perror", "b-N"]}, "loc.imp.read": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "rsym.nvram_init": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_readFile": {"function_address": "N", "instructions": ["cmp-r0-N", "cmpne-r1-N", "push-{r3-r4-r5-r6-r7-lr}", "mov-r4-r1", "mov-r5-r0", "movne-r6-N", "moveq-r6-N", "mov-r7-r2", "bne-N", "mov-r0-N", "pop-{r3-r4-r5-r6-r7-pc}", "mov-r0-r1", "mov-r1-r6", "bl-loc.imp.memset", "mov-r0-r5", "mov-r1-r4", "mov-r2-r7", "bl-rsym.nvram_get", "mov-r0-r6", "pop-{r3-r4-r5-r6-r7-pc}"]}, "loc.imp.memset": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_readAsInt": {"function_address": "N", "instructions": ["push-{r4-r5-lr}", "cmp-r0-N", "cmpne-r1-N", "ldr-r4-N", "sub-sp-sp-N", "sub-sp-sp-N", "mov-r5-r1", "moveq-r3-N", "add-r4-pc-r4", "bne-N", "mov-r0-r3", "add-sp-sp-N", "add-sp-sp-N", "pop-{r4-r5-pc}", "mov-r1-sp", "mov-r2-N", "bl-rsym.nvram_get", "cmp-r0-N", "beq-N", "bl-rsym.acos_atoi", "mov-r3-N", "str-r0-r5", "b-N", "ldr-r0-N", "add-r0-r4-r0", "b-N"]}, "rsym.acos_atoi": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_writeAsInt": {"function_address": "N", "instructions": ["cmp-r0-N", "push-{r4-r5-r6-r7-lr}", "moveq-r0-N", "sub-sp-sp-N", "beq-N", "add-r3-sp-N", "cmp-r1-N", "mov-ip-N", "add-lr-r3-N", "str-ip-lr-N", "str-ip-sp-N", "str-ip-lr-N", "str-ip-sp-N", "str-ip-lr-N", "str-ip-lr-N", "str-ip-lr-N", "strh-ip-lr", "blt-N", "movwne-r7-N", "movne-r6-sp", "movtne-r7-N", "bne-N", "b-N", "mov-ip-r5", "asr-lr-r1-N", "smull-r5-r4-r7-r1", "add-r5-ip-N", "rsb-r4-lr-r4-asr-N", "mov-lr-r4", "add-r4-r4-r4-lsl-N", "sub-r4-r1-r4-lsl-N", "subs-r1-lr-N", "add-r4-r4-N", "uxtb-r4-r4", "strb-r4-r6-ip", "bne-N", "mov-r1-ip", "sub-lr-r3-N", "b-N", "ldrb-r4-r6-ip", "sub-ip-ip-N", "strb-r4-lr-N-!", "cmn-ip-N", "bne-N", "add-r1-r1-N", "add-ip-sp-N", "add-r1-ip-r1", "mov-ip-N", "strb-ip-r1-N", "mov-r1-r3", "bl-rsym.acosNvramConfig_write", "add-sp-sp-N", "pop-{r4-r5-r6-r7-pc}"]}, "rsym.acosNvramConfig_write": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.copy_bssid_default_values": {"function_address": "N", "instructions": ["ldr-r3-N", "ldr-r2-N", "push-{r4-r5-r6-r7-r8-sb-sl-lr}", "sub-sp-sp-N", "add-r3-pc-r3", "ldr-r4-r3-r2", "ldr-sl-r4", "cmp-sl-N", "beq-N", "ldr-r6-N", "add-r4-r4-N", "ldr-r8-N", "sub-r7-r0-N", "ldr-sb-N", "mov-r5-sp", "add-r6-r3-r6", "add-r8-r3-r8", "add-sb-r3-sb", "b-N", "ldr-sl-r4-N", "cmp-sl-N", "beq-N", "mov-r0-sl", "mov-r1-r6", "mov-r2-N", "bl-loc.imp.strncmp", "cmp-r0-N", "bne-N", "add-r3-sl-N", "mov-r2-r7", "mov-r1-r8", "mov-r0-sp", "bl-loc.imp.sprintf", "ldr-r1-r4-N", "mov-r0-sp", "bl-rsym.nvram_set", "ldr-r3-r4-N", "mov-r1-sb", "mov-r2-r7", "mov-r0-sp", "add-r3-r3-N", "bl-loc.imp.sprintf", "ldr-r1-r4-N", "mov-r0-sp", "bl-rsym.nvram_set", "ldr-sl-r4-N", "cmp-sl-N", "bne-N", "mov-r0-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-sb-sl-pc}"]}, "loc.imp.strncmp": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.sprintf": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_set_encode": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-sb-sl-fp-lr}", "sub-sp-sp-N", "sub-sp-sp-N", "mov-r3-N", "add-lr-sp-N", "movw-ip-N", "str-r3-lr-N", "add-lr-sp-N", "movt-ip-N", "add-lr-lr-N", "add-r6-sp-N", "str-r0-sp-N", "mov-r4-r1", "movw-r2-N", "add-r0-r6-N", "mov-r1-r3", "str-r3-lr-ip", "bl-loc.imp.memset", "ldr-r2-sp-N", "ldr-r5-N", "cmp-r4-N", "cmpne-r2-N", "add-r5-pc-r5", "beq-N", "mov-r0-r4", "bl-loc.imp.strlen", "movw-r3-N", "add-fp-r0-N", "movt-r3-N", "umull-lr-fp-r3-fp", "lsr-fp-fp-N", "add-r2-sp-N", "lsl-fp-fp-N", "cmp-fp-N", "str-fp-r2-N", "bhi-N", "cmp-r0-N", "movls-sb-r6", "bls-N", "ldr-r2-N", "add-r3-sp-N", "add-r2-r5-r2", "ldrb-sl-r4", "sub-r0-r0-N", "ldrb-ip-r4-N", "cmp-r0-N", "ldrb-r1-r4-N", "mov-sb-r3", "ldrb-r7-r2-sl-lsr-N", "add-r4-r4-N", "lsl-sl-sl-N", "lsl-r8-ip-N", "and-lr-r1-N", "and-sl-sl-N", "ldrb-lr-r2-lr", "and-r8-r8-N", "orr-ip-sl-ip-lsr-N", "orr-r1-r8-r1-lsr-N", "strb-r7-r3-N", "ldrb-ip-r2-ip", "ldrb-r1-r2-r1", "strb-lr-r3-N", "strb-ip-r3-N", "strb-r1-r3-N", "add-r3-r3-N", "bhi-N", "cmp-r0-N", "beq-N", "ldr-r1-N", "cmp-r0-N", "ldrb-r2-r4", "mov-r3-sb", "add-r5-r5-r1", "ldrb-r1-r5-r2-lsr-N", "lsl-r2-r2-N", "strb-r1-r3-N", "and-r2-r2-N", "bne-N", "ldrb-r1-r4-N", "add-r3-r3-N", "orr-r2-r2-r1-lsr-N", "lsl-r1-r1-N", "ldrb-r2-r5-r2", "and-r1-r1-N", "strb-r2-sb-N", "ldrb-r2-r5-r1", "mov-sb-r3", "strb-r2-sb-N", "add-sb-sb-N", "mov-r2-N", "strb-r2-r3-N", "cmp-fp-N", "mov-r1-r6", "movne-r3-N", "strbne-r3-sb", "ldr-r0-sp-N", "bl-rsym.acosNvramConfig_set", "mov-r0-N", "add-sp-sp-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-sb-sl-fp-pc}", "ldr-r3-N", "mov-r1-N", "ldr-r0-N", "mov-r2-N", "ldr-r3-r5-r3", "add-r0-r5-r0", "ldr-r3-r3", "bl-loc.imp.fwrite", "mvn-r0-N", "b-N", "ldrb-r1-r5-r2", "add-r3-r3-N", "mov-r2-N", "strb-r1-sb-N", "b-N"]}, "loc.imp.strlen": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "rsym.acosNvramConfig_set": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.fwrite": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_read": {"function_address": "N", "instructions": ["push-{r3-r4-r5-r6-r7-lr}", "cmp-r0-N", "cmpne-r1-N", "ldr-r5-N", "mov-r4-r1", "mov-r6-r0", "mov-r7-r2", "movne-r1-N", "moveq-r1-N", "add-r5-pc-r5", "bne-N", "mov-r0-N", "pop-{r3-r4-r5-r6-r7-pc}", "mov-r0-r4", "bl-loc.imp.memset", "mov-r1-r4", "mov-r0-r6", "mov-r2-r7", "bl-rsym.nvram_get", "subs-r1-r0-N", "beq-N", "mov-r0-r4", "mov-r2-r7", "bl-loc.imp.strncpy", "mov-r0-N", "pop-{r3-r4-r5-r6-r7-pc}", "ldr-r1-N", "add-r1-r5-r1", "b-N"]}, "loc.imp.strncpy": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_read_decode": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-lr}", "sub-sp-sp-N", "sub-sp-sp-N", "mov-r4-N", "movw-r3-N", "add-r5-sp-N", "add-ip-sp-N", "movt-r3-N", "add-ip-ip-N", "mov-r8-r0", "mov-r6-r1", "mov-r7-r2", "mov-r1-r4", "movw-r2-N", "add-r0-r5-N", "str-r4-ip-r3", "bl-loc.imp.memset", "add-r3-sp-N", "mov-r0-r8", "str-r4-r3-N", "mov-r1-r6", "mov-r2-r7", "bl-rsym.acosNvramConfig_read", "subs-r4-r0-N", "movne-r0-N", "bne-N", "mov-r1-r6", "mov-r2-N", "mov-r0-r5", "bl-loc.imp.strncpy", "add-r1-sp-N", "mov-r0-r6", "add-r1-r1-N", "mov-r2-r5", "bl-fcn.N", "mov-r0-r4", "add-sp-sp-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-pc}"]}, "rsym.acosNvramConfig_read": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "fcn.00006400": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-sb-sl-fp-lr}", "mov-r5-N", "str-r5-r1", "mov-r7-r1", "sub-sp-sp-N", "mov-r8-r0", "ldrb-r3-r2", "ldr-r1-N", "str-r5-sp-N", "cmp-r3-r5", "add-r1-pc-r1", "beq-N", "mov-r4-r2", "ldr-r2-N", "ldr-sb-N", "mov-r6-r5", "ldr-fp-N", "mov-sl-r5", "add-r2-r1-r2", "add-sb-r1-sb", "str-r2-sp-N", "add-fp-r1-fp", "b-N", "sub-r2-r3-N", "uxtb-r2-r2", "cmp-r2-N", "subls-r3-r3-N", "uxtbls-r2-r3", "bls-N", "sub-r2-r3-N", "uxtb-r2-r2", "cmp-r2-N", "addls-r3-r3-N", "uxtbls-r2-r3", "bls-N", "cmp-r3-N", "beq-N", "cmp-r3-N", "beq-N", "cmp-r3-N", "beq-N", "cmp-r6-N", "bne-N", "ldrb-r3-r4-N-!", "cmp-r3-N", "beq-N", "sub-r2-r3-N", "uxtb-r2-r2", "cmp-r2-N", "bhi-N", "cmp-r6-N", "bne-N", "add-r3-r5-N", "add-r0-sp-N", "add-r1-r0-r5", "ands-r5-r3-N", "strb-r2-r1-N", "beq-N", "ldrb-r3-r4-N-!", "cmp-r3-N", "bne-N", "mov-r0-N", "strb-r0-r8", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-sb-sl-fp-pc}", "cmp-r6-N", "bne-N", "subs-r5-r5-N", "movmi-r5-N", "mov-r6-N", "ldrb-r3-sp-N", "cmp-r5-N", "ldrb-lr-sp-N", "ldrb-r1-sp-N", "ubfx-r2-r3-N-N", "ldrb-ip-sp-N", "ubfx-r0-r1-N-N", "orr-r2-r2-lr-lsl-N", "orr-r3-r0-r3-lsl-N", "uxtb-r2-r2", "uxtb-r3-r3", "beq-N", "cmp-r5-N", "beq-N", "and-ip-ip-N", "mov-r0-r8", "orr-r1-ip-r1-lsl-N", "add-r8-r8-N", "uxtb-r1-r1", "str-r1-sp", "mov-r1-fp", "bl-loc.imp.sprintf", "ldr-r3-r7", "add-r3-r3-N", "str-r3-r7", "str-sl-sp-N", "b-N", "mov-r0-r8", "ldr-r1-sp-N", "bl-loc.imp.sprintf", "ldr-r3-r7", "add-r8-r8-N", "add-r3-r3-N", "str-r3-r7", "str-sl-sp-N", "b-N", "mov-r0-r8", "mov-r1-sb", "bl-loc.imp.sprintf", "ldr-r3-r7", "add-r8-r8-N", "add-r3-r3-N", "str-r3-r7", "str-sl-sp-N", "b-N", "mov-r2-N", "b-N", "mov-r2-N", "b-N"]}, "sym.acosNvramConfig_exist": {"function_address": "N", "instructions": ["str-lr-sp-N-!", "sub-sp-sp-N", "sub-sp-sp-N", "mov-r2-N", "mov-r1-sp", "bl-rsym.nvram_get", "add-sp-sp-N", "add-sp-sp-N", "ldm-sp!-{pc}"]}, "sym.acosNvramConfig_get": {"function_address": "N", "instructions": ["push-{r4-lr}", "cmp-r0-N", "ldr-r4-N", "add-r4-pc-r4", "popeq-{r4-pc}", "ldr-r3-N", "ldr-ip-r4-r3", "add-r1-r4-r3", "add-r1-r1-N", "add-r2-ip-N", "cmp-r2-N", "add-r1-r1-ip-lsl-N", "str-r2-r4-r3", "moveq-r2-N", "streq-r2-r4-r3", "cmp-r1-N", "beq-N", "mov-r2-N", "bl-rsym.nvram_get", "cmp-r0-N", "ldreq-r0-N", "addeq-r0-r4-r0", "pop-{r4-pc}", "mov-r0-r1", "pop-{r4-pc}"]}, "sym.acosNvramConfig_invmatch": {"function_address": "N", "instructions": ["push-{r4-lr}", "sub-sp-sp-N", "mov-r4-r1", "mov-r2-N", "mov-r1-sp", "bl-rsym.nvram_get", "subs-r3-r0-N", "moveq-r0-r3", "beq-N", "mov-r1-r4", "bl-loc.imp.strcmp", "subs-r0-r0-N", "movne-r0-N", "add-sp-sp-N", "pop-{r4-pc}"]}, "loc.imp.strcmp": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.nvram_set": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-sl-lr}", "sub-sp-sp-N", "mov-r8-r1", "ldr-r4-N", "mov-sl-r0", "bl-loc.imp.strlen", "mov-r6-r0", "mov-r0-N", "bl-rsym.nvram_init", "cmp-r0-N", "add-r4-pc-r4", "bne-N", "cmp-r8-N", "add-r5-r6-N", "beq-N", "mov-r0-r8", "add-r5-r5-N", "bl-loc.imp.strlen", "add-r5-r5-r0", "cmp-r5-N", "addls-r7-sp-N", "movls-r6-r7", "bhi-N", "cmp-r8-N", "beq-N", "ldr-r1-N", "mov-r0-r6", "mov-r2-sl", "mov-r3-r8", "add-r1-r4-r1", "bl-loc.imp.sprintf", "ldr-r3-N", "mov-r1-r6", "mov-r2-r5", "ldr-r0-r4-r3", "bl-loc.imp.write", "subs-r8-r0-N", "blt-N", "cmp-r6-r7", "beq-N", "mov-r0-r6", "bl-loc.imp.free", "cmp-r8-r5", "movne-r0-r8", "moveq-r0-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-sl-pc}", "mov-r0-r6", "mov-r1-sl", "bl-loc.imp.strcpy", "b-N", "ldr-r0-N", "add-r0-r4-r0", "bl-loc.imp.perror", "b-N", "mov-r0-r5", "bl-loc.imp.malloc", "subs-r6-r0-N", "addne-r7-sp-N", "bne-N", "mvn-r0-N", "b-N", "b-N"]}, "loc.imp.write": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.free": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.strcpy": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.malloc": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_loadFactoryDefault": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-sb-sl-fp-lr}", "subs-r6-r0-N", "ldr-sl-N", "sub-sp-sp-N", "sub-sp-sp-N", "add-sl-pc-sl", "beq-N", "ldr-r2-N", "ldr-r4-sl-r2", "str-r2-sp-N", "ldr-r0-r4", "cmp-r0-N", "beq-N", "ldr-r7-N", "add-r4-r4-N", "mov-r5-N", "add-r8-sp-N", "add-r7-sl-r7", "b-N", "ldr-r0-r4-N", "add-r5-r5-N", "cmp-r0-N", "beq-N", "mov-r2-N", "mov-r1-r8", "bl-rsym.nvram_get", "ldr-sb-r4-N", "subs-r3-r0-N", "moveq-r3-r7", "str-r3-sp", "mov-r0-sb", "bl-loc.imp.strlen", "ldr-r3-sp", "mov-fp-r0", "mov-r1-r6", "mov-r0-r3", "bl-loc.imp.strcmp", "cmp-r0-N", "bne-N", "cmp-fp-N", "beq-N", "ldr-r2-sp-N", "add-r5-r5-r5-lsl-N", "mov-r1-sb", "ldr-r3-sl-r2", "ldr-r0-r3-r5-lsl-N", "bl-rsym.nvram_set", "cmp-r0-N", "bne-N", "mov-r0-N", "add-sp-sp-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-sb-sl-fp-pc}", "ldr-r2-sp-N", "add-r5-r5-r5-lsl-N", "ldr-r1-N", "ldr-r3-sl-r2", "add-r1-sl-r1", "ldr-r0-r3-r5-lsl-N", "bl-rsym.nvram_set", "bl-rsym.nvram_commit", "mov-r0-N", "b-N", "ldr-r0-N", "ldr-r1-N", "add-r0-sl-r0", "add-r1-sl-r1", "bl-rsym.nvram_set", "ldr-r0-N", "ldr-r1-N", "add-r0-sl-r0", "add-r1-sl-r1", "bl-rsym.nvram_set", "bl-rsym.nvram_commit", "mov-r0-N", "mov-r1-N", "bl-loc.imp.kill", "mov-r0-r6", "b-N"]}, "rsym.nvram_commit": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.kill": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_match": {"function_address": "N", "instructions": ["push-{r4-lr}", "sub-sp-sp-N", "mov-r4-r1", "mov-r2-N", "mov-r1-sp", "bl-rsym.nvram_get", "subs-r3-r0-N", "moveq-r0-r3", "beq-N", "mov-r1-r4", "bl-loc.imp.strcmp", "rsbs-r0-r0-N", "movlo-r0-N", "add-sp-sp-N", "pop-{r4-pc}"]}, "sym.nvram_get": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-lr}", "sub-sp-sp-N", "ldr-r4-N", "mov-r8-r0", "bl-loc.imp.strlen", "mov-r7-r0", "mov-r0-N", "bl-rsym.nvram_init", "cmp-r0-N", "add-r4-pc-r4", "movne-r7-N", "bne-N", "add-r7-r7-N", "add-r6-sp-N", "cmp-r7-N", "movls-r5-r6", "bhi-N", "mov-r1-r8", "mov-r0-r5", "bl-loc.imp.strcpy", "ldr-r3-N", "mov-r1-r5", "mov-r2-r7", "ldr-r0-r4-r3", "bl-loc.imp.read", "cmp-r0-N", "beq-N", "cmp-r0-N", "movge-r7-N", "blt-N", "cmp-r5-r6", "beq-N", "mov-r0-r5", "bl-loc.imp.free", "mov-r0-r7", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-pc}", "ldr-r2-N", "ldr-r3-r5", "ldr-r7-r4-r2", "add-r7-r7-r3", "b-N", "ldr-r0-N", "mov-r7-N", "add-r0-r4-r0", "bl-loc.imp.perror", "b-N", "mov-r0-r7", "bl-loc.imp.malloc", "cmp-r0-N", "mov-r5-r0", "bne-N", "mov-r7-r0", "b-N"]}, "sym.nvram_commit": {"function_address": "N", "instructions": ["push-{r4-r5-lr}", "sub-sp-sp-N", "ldr-r4-N", "ldr-r0-N", "ldr-r1-N", "add-r4-pc-r4", "add-r0-r4-r0", "add-r1-r4-r1", "bl-loc.imp.fopen", "subs-r5-r0-N", "beq-N", "bl-loc.imp.getpid", "ldr-r1-N", "mov-r2-r0", "mov-r0-r5", "add-r1-r4-r1", "bl-loc.imp.fprintf", "mov-r0-r5", "bl-loc.imp.fclose", "mov-r0-N", "bl-rsym.nvram_init", "subs-r2-r0-N", "beq-N", "mov-r0-r2", "add-sp-sp-N", "pop-{r4-r5-pc}", "ldr-r3-N", "movw-r1-N", "movt-r1-N", "ldr-r0-r4-r3", "bl-loc.imp.ioctl", "subs-r2-r0-N", "bge-N", "ldr-r0-N", "str-r2-sp-N", "add-r0-r4-r0", "bl-loc.imp.perror", "ldr-r2-sp-N", "b-N"]}, "loc.imp.fopen": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.getpid": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.fprintf": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.fclose": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.ioctl": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.WAN_ith_CONFIG_SET_AS_STR": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-lr}", "mov-r3-N", "sub-sp-sp-N", "mov-r6-r0", "mov-r7-r1", "mov-r5-r2", "mov-r1-r3", "mov-r2-N", "add-r0-sp-N", "str-r3-sp", "bl-loc.imp.memset", "mov-r1-r7", "mov-r0-sp", "mov-r2-r6", "mov-r4-sp", "bl-loc.imp.sprintf", "mov-r0-sp", "mov-r1-r5", "bl-rsym.acosNvramConfig_set", "add-sp-sp-N", "pop-{r4-r5-r6-r7-pc}"]}, "sym.acosNvramConfigInit": {"function_address": "N", "instructions": ["push-{r3-lr}", "bl-rsym.nvram_init", "subs-r0-r0-N", "movne-r0-N", "pop-{r3-pc}"]}, "sym.acosNvramConfig_setPAParam": {"function_address": "N", "instructions": ["push-{r4-r5-r6-lr}", "cmp-r0-N", "ldr-r4-N", "add-r4-pc-r4", "beq-N", "cmp-r0-N", "popne-{r4-r5-r6-pc}", "ldr-r5-N", "ldr-r0-N", "add-r5-r4-r5", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "ldr-r5-N", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "add-r5-r4-r5", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "ldr-r5-N", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "add-r5-r4-r5", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "pop-{r4-r5-r6-lr}", "b-rsym.acosNvramConfig_set", "ldr-r5-N", "ldr-r0-N", "add-r5-r4-r5", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "ldr-r5-N", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "add-r5-r4-r5", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "mov-r1-r5", "add-r0-r4-r0", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "bl-rsym.acosNvramConfig_set", "ldr-r0-N", "ldr-r1-N", "add-r0-r4-r0", "add-r1-r4-r1", "pop-{r4-r5-r6-lr}", "b-rsym.acosNvramConfig_set"]}, "sym.acosNvramConfig_save": {"function_address": "N", "instructions": ["push-{r3-lr}", "bl-rsym.nvram_commit", "cmp-r0-N", "movgt-r0-N", "movle-r0-N", "pop-{r3-pc}"]}, "sym.nvram_get_bitflag": {"function_address": "N", "instructions": ["push-{r3-r4-r5-lr}", "cmp-r1-N", "ldr-r4-N", "mov-r5-r1", "movhi-r0-N", "add-r4-pc-r4", "pophi-{r3-r4-r5-pc}", "bl-rsym.nvram_get", "subs-r3-r0-N", "moveq-r0-r3", "popeq-{r3-r4-r5-pc}", "mov-r1-N", "mov-r2-N", "bl-loc.imp.strtoul", "cmp-r0-N", "beq-N", "mov-r3-N", "ands-r3-r0-r3-lsl-r5", "beq-N", "ldr-r0-N", "add-r0-r4-r0", "pop-{r3-r4-r5-pc}", "ldr-r0-N", "add-r0-r4-r0", "pop-{r3-r4-r5-pc}", "ldr-r0-N", "add-r0-r4-r0", "pop-{r3-r4-r5-pc}"]}, "sym.sync_essential_values": {"function_address": "N", "instructions": ["push-{r4-r5-r6-r7-r8-sb-sl-fp-lr}", "sub-r6-r0-N", "ldr-r5-N", "sub-sp-sp-N", "mov-r2-r6", "mov-r0-sp", "ldr-r8-N", "mov-r4-sp", "ldr-sl-N", "add-r5-pc-r5", "ldr-r7-N", "ldr-sb-N", "add-r8-r5-r8", "add-sl-r5-sl", "ldr-fp-N", "add-r7-r5-r7", "mov-r3-sl", "mov-r1-r8", "add-sb-r5-sb", "bl-loc.imp.sprintf", "mov-r1-r7", "mov-r0-sp", "bl-rsym.nvram_set", "add-fp-r5-fp", "mov-r2-r6", "mov-r3-sb", "mov-r1-r8", "mov-r0-sp", "bl-loc.imp.sprintf", "mov-r1-fp", "mov-r0-sp", "bl-rsym.nvram_set", "mov-r1-r8", "ldr-r8-N", "mov-r2-r6", "mov-r0-sp", "add-r8-r5-r8", "mov-r3-r8", "bl-loc.imp.sprintf", "mov-r1-r7", "mov-r0-sp", "bl-rsym.nvram_set", "ldr-r1-N", "mov-r2-r6", "mov-r3-sl", "mov-r0-sp", "add-r5-r5-r1", "mov-r1-r5", "bl-loc.imp.sprintf", "mov-r1-r7", "mov-r0-sp", "bl-rsym.nvram_set", "mov-r2-r6", "mov-r3-sb", "mov-r1-r5", "mov-r0-sp", "bl-loc.imp.sprintf", "mov-r1-fp", "mov-r0-sp", "bl-rsym.nvram_set", "mov-r1-r5", "mov-r2-r6", "mov-r3-r8", "mov-r0-sp", "bl-loc.imp.sprintf", "mov-r0-sp", "mov-r1-r7", "bl-rsym.nvram_set", "mov-r0-N", "add-sp-sp-N", "pop-{r4-r5-r6-r7-r8-sb-sl-fp-pc}"]}, "sym.nvram_loaddefault": {"function_address": "N", "instructions": ["push-{r4-r5-lr}", "sub-sp-sp-N", "mov-r1-N", "mov-r2-N", "mov-r0-sp", "mov-r5-sp", "ldr-r4-N", "bl-loc.imp.memset", "ldr-r0-N", "add-r4-pc-r4", "add-r0-r4-r0", "bl-loc.imp.system", "ldr-r1-N", "mov-r0-sp", "ldr-r2-N", "add-r1-r4-r1", "add-r2-r4-r2", "bl-loc.imp.sprintf", "mov-r0-sp", "bl-loc.imp.system", "ldr-r0-N", "add-r0-r4-r0", "bl-loc.imp.puts", "mov-r0-N", "add-sp-sp-N", "pop-{r4-r5-pc}"]}, "loc.imp.system": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "loc.imp.puts": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_bget": {"function_address": "N", "instructions": ["push-{r4-lr}", "cmp-r0-N", "cmpne-r1-N", "ldr-r4-N", "moveq-r0-N", "add-r4-pc-r4", "popeq-{r4-pc}", "cmp-r2-N", "bne-N", "mov-r0-r2", "pop-{r4-pc}", "bl-rsym.nvram_get", "cmp-r0-N", "ldreq-r0-N", "addeq-r0-r4-r0", "pop-{r4-pc}"]}, "sym.acosNvramConfig_get_decode": {"function_address": "N", "instructions": ["push-{r4-lr}", "mov-r3-N", "sub-sp-sp-N", "ldr-r4-N", "str-r3-sp-N", "bl-rsym.acosNvramConfig_get", "subs-r2-r0-N", "add-r4-pc-r4", "moveq-r0-r2", "beq-N", "ldr-r3-N", "add-r1-sp-N", "add-r4-r4-r3", "mov-r0-r4", "bl-fcn.N", "mov-r0-r4", "add-sp-sp-N", "pop-{r4-pc}"]}, "rsym.acosNvramConfig_get": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}, "sym.acosNvramConfig_write": {"function_address": "N", "instructions": ["cmp-r0-N", "cmpne-r1-N", "push-{r4-lr}", "mov-r4-r2", "bne-N", "mov-r0-N", "pop-{r4-pc}", "bl-rsym.nvram_set", "subs-r3-r0-N", "movne-r3-N", "cmp-r4-N", "movne-r3-N", "cmp-r3-N", "bne-N", "cmp-r0-N", "movgt-r0-N", "movle-r0-N", "pop-{r4-pc}", "bl-rsym.nvram_commit", "cmp-r0-N", "movgt-r0-N", "movle-r0-N", "pop-{r4-pc}"]}, "sym.acosNvramConfig_readDefault": {"function_address": "N", "instructions": ["push-{r3-r4-r5-r6-r7-r8-sb-sl-fp-lr}", "cmp-r0-N", "cmpne-r1-N", "ldr-r6-N", "mov-r7-r1", "mov-r4-r0", "mov-fp-r2", "movne-r8-N", "moveq-r8-N", "add-r6-pc-r6", "beq-N", "ldr-sb-N", "ldr-sl-r6-sb", "ldr-r0-sl", "cmp-r0-N", "bne-N", "b-N", "ldr-r0-sl-N-!", "add-r8-r8-N", "cmp-r0-N", "beq-N", "mov-r1-r4", "bl-loc.imp.strcmp", "subs-r5-r0-N", "bne-N", "ldr-r3-r6-sb", "add-r8-r8-r8-lsl-N", "add-r8-r3-r8-lsl-N", "ldr-r4-r8-N", "mov-r0-r4", "bl-loc.imp.strlen", "mov-r1-r4", "cmp-r0-fp", "movlo-r2-r0", "movhs-r2-fp", "mov-r0-r7", "bl-loc.imp.memcpy", "mov-r0-r5", "pop-{r3-r4-r5-r6-r7-r8-sb-sl-fp-pc}", "mov-r0-N", "pop-{r3-r4-r5-r6-r7-r8-sb-sl-fp-pc}", "mov-r0-N", "pop-{r3-r4-r5-r6-r7-r8-sb-sl-fp-pc}"]}, "loc.imp.memcpy": {"function_address": "N", "instructions": ["add-ip-pc-N-N", "add-ip-ip-N-N", "ldr-pc-ip-N-!"]}}