{"vcs1":{"timestamp_begin":1729317656.363460086, "rt":1.29, "ut":0.29, "st":0.24}}
{"vcselab":{"timestamp_begin":1729317657.724896293, "rt":0.59, "ut":0.15, "st":0.05}}
{"link":{"timestamp_begin":1729317658.381841219, "rt":0.34, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729317655.844548297}
{"VCS_COMP_START_TIME": 1729317655.844548297}
{"VCS_COMP_END_TIME": 1729317660.128576552}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329616}}
{"stitch_vcselab": {"peak_mem": 215136}}
