0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/hdl/design_1.v,1499021626,verilog,,,,design_1,,,,,,,,
C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/ip/design_1_counter_0_0/sim/design_1_counter_0_0.v,1499021626,verilog,,,,design_1_counter_0_0,,,,,,,,
C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/ipshared/a277/hdl/counter_v1_0.v,1499021626,verilog,,,,counter_v1_0,,,,,,,,
C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/ipshared/a277/hdl/counter_v1_0_M00_AXIS.v,1499021626,verilog,,,,counter_v1_0_M00_AXIS,,,,,,,,
C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.srcs/sim_1/new/design_1_wrap_tb.v,1499017626,verilog,,,,design_1_wrap_tb,,,,,,,,
C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1499021626,verilog,,,,design_1_wrapper,,,,,,,,
