.text

.include "macros.inc"

.global __write_console
__write_console:
/* 80522C98 0051E1D8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80522C9C 0051E1DC  7C 08 02 A6 */	mflr r0
/* 80522CA0 0051E1E0  90 01 00 24 */	stw r0, 0x24(r1)
/* 80522CA4 0051E1E4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80522CA8 0051E1E8  7C DF 33 78 */	mr r31, r6
/* 80522CAC 0051E1EC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80522CB0 0051E1F0  7C BE 2B 78 */	mr r30, r5
/* 80522CB4 0051E1F4  93 A1 00 14 */	stw r29, 0x14(r1)
/* 80522CB8 0051E1F8  7C 9D 23 78 */	mr r29, r4
/* 80522CBC 0051E1FC  93 81 00 10 */	stw r28, 0x10(r1)
/* 80522CC0 0051E200  7C 7C 1B 78 */	mr r28, r3
/* 80522CC4 0051E204  4B F7 DF 6D */	bl OSGetConsoleType
/* 80522CC8 0051E208  54 60 00 85 */	rlwinm. r0, r3, 0, 2, 2
/* 80522CCC 0051E20C  40 82 00 64 */	bne lbl_80522D30
/* 80522CD0 0051E210  80 0D E5 88 */	lwz r0, lbl_806A3228-_SDA_BASE_(r13)
/* 80522CD4 0051E214  38 60 00 00 */	li r3, 0
/* 80522CD8 0051E218  2C 00 00 00 */	cmpwi r0, 0
/* 80522CDC 0051E21C  40 82 00 20 */	bne lbl_80522CFC
/* 80522CE0 0051E220  3C 60 00 01 */	lis r3, 0x0000E100@ha
/* 80522CE4 0051E224  38 63 E1 00 */	addi r3, r3, 0x0000E100@l
/* 80522CE8 0051E228  4B FC 08 49 */	bl InitializeUART
/* 80522CEC 0051E22C  2C 03 00 00 */	cmpwi r3, 0
/* 80522CF0 0051E230  40 82 00 0C */	bne lbl_80522CFC
/* 80522CF4 0051E234  38 00 00 01 */	li r0, 1
/* 80522CF8 0051E238  90 0D E5 88 */	stw r0, lbl_806A3228-_SDA_BASE_(r13)
lbl_80522CFC:
/* 80522CFC 0051E23C  2C 03 00 00 */	cmpwi r3, 0
/* 80522D00 0051E240  41 82 00 0C */	beq lbl_80522D0C
/* 80522D04 0051E244  38 60 00 01 */	li r3, 1
/* 80522D08 0051E248  48 00 00 40 */	b lbl_80522D48
lbl_80522D0C:
/* 80522D0C 0051E24C  80 9E 00 00 */	lwz r4, 0(r30)
/* 80522D10 0051E250  7F A3 EB 78 */	mr r3, r29
/* 80522D14 0051E254  4B FC 08 65 */	bl WriteUARTN
/* 80522D18 0051E258  2C 03 00 00 */	cmpwi r3, 0
/* 80522D1C 0051E25C  41 82 00 14 */	beq lbl_80522D30
/* 80522D20 0051E260  38 00 00 00 */	li r0, 0
/* 80522D24 0051E264  38 60 00 01 */	li r3, 1
/* 80522D28 0051E268  90 1E 00 00 */	stw r0, 0(r30)
/* 80522D2C 0051E26C  48 00 00 1C */	b lbl_80522D48
lbl_80522D30:
/* 80522D30 0051E270  7F 83 E3 78 */	mr r3, r28
/* 80522D34 0051E274  7F A4 EB 78 */	mr r4, r29
/* 80522D38 0051E278  7F C5 F3 78 */	mr r5, r30
/* 80522D3C 0051E27C  7F E6 FB 78 */	mr r6, r31
/* 80522D40 0051E280  48 00 8A C1 */	bl __TRK_write_console
/* 80522D44 0051E284  38 60 00 00 */	li r3, 0
lbl_80522D48:
/* 80522D48 0051E288  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80522D4C 0051E28C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80522D50 0051E290  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80522D54 0051E294  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 80522D58 0051E298  83 81 00 10 */	lwz r28, 0x10(r1)
/* 80522D5C 0051E29C  7C 08 03 A6 */	mtlr r0
/* 80522D60 0051E2A0  38 21 00 20 */	addi r1, r1, 0x20
/* 80522D64 0051E2A4  4E 80 00 20 */	blr

.global __close_console
__close_console:
/* 80522D68 0051E2A8  38 60 00 00 */	li r3, 0
/* 80522D6C 0051E2AC  4E 80 00 20 */	blr 
