{
  "module_name": "mtk_wed.c",
  "hash_id": "b4e67f69f774fb34ca4e889f805a9f86200e4333128db022d55be5a849ae834c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mediatek/mtk_wed.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n#include <linux/module.h>\n#include <linux/bitfield.h>\n#include <linux/dma-mapping.h>\n#include <linux/skbuff.h>\n#include <linux/of_platform.h>\n#include <linux/of_address.h>\n#include <linux/of_reserved_mem.h>\n#include <linux/mfd/syscon.h>\n#include <linux/debugfs.h>\n#include <linux/soc/mediatek/mtk_wed.h>\n#include <net/flow_offload.h>\n#include <net/pkt_cls.h>\n#include \"mtk_eth_soc.h\"\n#include \"mtk_wed_regs.h\"\n#include \"mtk_wed.h\"\n#include \"mtk_ppe.h\"\n#include \"mtk_wed_wo.h\"\n\n#define MTK_PCIE_BASE(n)\t\t(0x1a143000 + (n) * 0x2000)\n\n#define MTK_WED_PKT_SIZE\t\t1900\n#define MTK_WED_BUF_SIZE\t\t2048\n#define MTK_WED_BUF_PER_PAGE\t\t(PAGE_SIZE / 2048)\n#define MTK_WED_RX_RING_SIZE\t\t1536\n\n#define MTK_WED_TX_RING_SIZE\t\t2048\n#define MTK_WED_WDMA_RING_SIZE\t\t1024\n#define MTK_WED_MAX_GROUP_SIZE\t\t0x100\n#define MTK_WED_VLD_GROUP_SIZE\t\t0x40\n#define MTK_WED_PER_GROUP_PKT\t\t128\n\n#define MTK_WED_FBUF_SIZE\t\t128\n#define MTK_WED_MIOD_CNT\t\t16\n#define MTK_WED_FB_CMD_CNT\t\t1024\n#define MTK_WED_RRO_QUE_CNT\t\t8192\n#define MTK_WED_MIOD_ENTRY_CNT\t\t128\n\nstatic struct mtk_wed_hw *hw_list[2];\nstatic DEFINE_MUTEX(hw_lock);\n\nstruct mtk_wed_flow_block_priv {\n\tstruct mtk_wed_hw *hw;\n\tstruct net_device *dev;\n};\n\nstatic void\nwed_m32(struct mtk_wed_device *dev, u32 reg, u32 mask, u32 val)\n{\n\tregmap_update_bits(dev->hw->regs, reg, mask | val, val);\n}\n\nstatic void\nwed_set(struct mtk_wed_device *dev, u32 reg, u32 mask)\n{\n\treturn wed_m32(dev, reg, 0, mask);\n}\n\nstatic void\nwed_clr(struct mtk_wed_device *dev, u32 reg, u32 mask)\n{\n\treturn wed_m32(dev, reg, mask, 0);\n}\n\nstatic void\nwdma_m32(struct mtk_wed_device *dev, u32 reg, u32 mask, u32 val)\n{\n\twdma_w32(dev, reg, (wdma_r32(dev, reg) & ~mask) | val);\n}\n\nstatic void\nwdma_set(struct mtk_wed_device *dev, u32 reg, u32 mask)\n{\n\twdma_m32(dev, reg, 0, mask);\n}\n\nstatic void\nwdma_clr(struct mtk_wed_device *dev, u32 reg, u32 mask)\n{\n\twdma_m32(dev, reg, mask, 0);\n}\n\nstatic u32\nwifi_r32(struct mtk_wed_device *dev, u32 reg)\n{\n\treturn readl(dev->wlan.base + reg);\n}\n\nstatic void\nwifi_w32(struct mtk_wed_device *dev, u32 reg, u32 val)\n{\n\twritel(val, dev->wlan.base + reg);\n}\n\nstatic u32\nmtk_wed_read_reset(struct mtk_wed_device *dev)\n{\n\treturn wed_r32(dev, MTK_WED_RESET);\n}\n\nstatic u32\nmtk_wdma_read_reset(struct mtk_wed_device *dev)\n{\n\treturn wdma_r32(dev, MTK_WDMA_GLO_CFG);\n}\n\nstatic int\nmtk_wdma_rx_reset(struct mtk_wed_device *dev)\n{\n\tu32 status, mask = MTK_WDMA_GLO_CFG_RX_DMA_BUSY;\n\tint i, ret;\n\n\twdma_clr(dev, MTK_WDMA_GLO_CFG, MTK_WDMA_GLO_CFG_RX_DMA_EN);\n\tret = readx_poll_timeout(mtk_wdma_read_reset, dev, status,\n\t\t\t\t !(status & mask), 0, 10000);\n\tif (ret)\n\t\tdev_err(dev->hw->dev, \"rx reset failed\\n\");\n\n\twdma_w32(dev, MTK_WDMA_RESET_IDX, MTK_WDMA_RESET_IDX_RX);\n\twdma_w32(dev, MTK_WDMA_RESET_IDX, 0);\n\n\tfor (i = 0; i < ARRAY_SIZE(dev->rx_wdma); i++) {\n\t\tif (dev->rx_wdma[i].desc)\n\t\t\tcontinue;\n\n\t\twdma_w32(dev,\n\t\t\t MTK_WDMA_RING_RX(i) + MTK_WED_RING_OFS_CPU_IDX, 0);\n\t}\n\n\treturn ret;\n}\n\nstatic void\nmtk_wdma_tx_reset(struct mtk_wed_device *dev)\n{\n\tu32 status, mask = MTK_WDMA_GLO_CFG_TX_DMA_BUSY;\n\tint i;\n\n\twdma_clr(dev, MTK_WDMA_GLO_CFG, MTK_WDMA_GLO_CFG_TX_DMA_EN);\n\tif (readx_poll_timeout(mtk_wdma_read_reset, dev, status,\n\t\t\t       !(status & mask), 0, 10000))\n\t\tdev_err(dev->hw->dev, \"tx reset failed\\n\");\n\n\twdma_w32(dev, MTK_WDMA_RESET_IDX, MTK_WDMA_RESET_IDX_TX);\n\twdma_w32(dev, MTK_WDMA_RESET_IDX, 0);\n\n\tfor (i = 0; i < ARRAY_SIZE(dev->tx_wdma); i++)\n\t\twdma_w32(dev,\n\t\t\t MTK_WDMA_RING_TX(i) + MTK_WED_RING_OFS_CPU_IDX, 0);\n}\n\nstatic void\nmtk_wed_reset(struct mtk_wed_device *dev, u32 mask)\n{\n\tu32 status;\n\n\twed_w32(dev, MTK_WED_RESET, mask);\n\tif (readx_poll_timeout(mtk_wed_read_reset, dev, status,\n\t\t\t       !(status & mask), 0, 1000))\n\t\tWARN_ON_ONCE(1);\n}\n\nstatic u32\nmtk_wed_wo_read_status(struct mtk_wed_device *dev)\n{\n\treturn wed_r32(dev, MTK_WED_SCR0 + 4 * MTK_WED_DUMMY_CR_WO_STATUS);\n}\n\nstatic void\nmtk_wed_wo_reset(struct mtk_wed_device *dev)\n{\n\tstruct mtk_wed_wo *wo = dev->hw->wed_wo;\n\tu8 state = MTK_WED_WO_STATE_DISABLE;\n\tvoid __iomem *reg;\n\tu32 val;\n\n\tmtk_wdma_tx_reset(dev);\n\tmtk_wed_reset(dev, MTK_WED_RESET_WED);\n\n\tif (mtk_wed_mcu_send_msg(wo, MTK_WED_MODULE_ID_WO,\n\t\t\t\t MTK_WED_WO_CMD_CHANGE_STATE, &state,\n\t\t\t\t sizeof(state), false))\n\t\treturn;\n\n\tif (readx_poll_timeout(mtk_wed_wo_read_status, dev, val,\n\t\t\t       val == MTK_WED_WOIF_DISABLE_DONE,\n\t\t\t       100, MTK_WOCPU_TIMEOUT))\n\t\tdev_err(dev->hw->dev, \"failed to disable wed-wo\\n\");\n\n\treg = ioremap(MTK_WED_WO_CPU_MCUSYS_RESET_ADDR, 4);\n\n\tval = readl(reg);\n\tswitch (dev->hw->index) {\n\tcase 0:\n\t\tval |= MTK_WED_WO_CPU_WO0_MCUSYS_RESET_MASK;\n\t\twritel(val, reg);\n\t\tval &= ~MTK_WED_WO_CPU_WO0_MCUSYS_RESET_MASK;\n\t\twritel(val, reg);\n\t\tbreak;\n\tcase 1:\n\t\tval |= MTK_WED_WO_CPU_WO1_MCUSYS_RESET_MASK;\n\t\twritel(val, reg);\n\t\tval &= ~MTK_WED_WO_CPU_WO1_MCUSYS_RESET_MASK;\n\t\twritel(val, reg);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\tiounmap(reg);\n}\n\nvoid mtk_wed_fe_reset(void)\n{\n\tint i;\n\n\tmutex_lock(&hw_lock);\n\n\tfor (i = 0; i < ARRAY_SIZE(hw_list); i++) {\n\t\tstruct mtk_wed_hw *hw = hw_list[i];\n\t\tstruct mtk_wed_device *dev;\n\t\tint err;\n\n\t\tif (!hw)\n\t\t\tbreak;\n\n\t\tdev = hw->wed_dev;\n\t\tif (!dev || !dev->wlan.reset)\n\t\t\tcontinue;\n\n\t\t \n\t\terr = dev->wlan.reset(dev);\n\t\tif (err)\n\t\t\tdev_err(dev->dev, \"wlan reset failed: %d\\n\", err);\n\t}\n\n\tmutex_unlock(&hw_lock);\n}\n\nvoid mtk_wed_fe_reset_complete(void)\n{\n\tint i;\n\n\tmutex_lock(&hw_lock);\n\n\tfor (i = 0; i < ARRAY_SIZE(hw_list); i++) {\n\t\tstruct mtk_wed_hw *hw = hw_list[i];\n\t\tstruct mtk_wed_device *dev;\n\n\t\tif (!hw)\n\t\t\tbreak;\n\n\t\tdev = hw->wed_dev;\n\t\tif (!dev || !dev->wlan.reset_complete)\n\t\t\tcontinue;\n\n\t\tdev->wlan.reset_complete(dev);\n\t}\n\n\tmutex_unlock(&hw_lock);\n}\n\nstatic struct mtk_wed_hw *\nmtk_wed_assign(struct mtk_wed_device *dev)\n{\n\tstruct mtk_wed_hw *hw;\n\tint i;\n\n\tif (dev->wlan.bus_type == MTK_WED_BUS_PCIE) {\n\t\thw = hw_list[pci_domain_nr(dev->wlan.pci_dev->bus)];\n\t\tif (!hw)\n\t\t\treturn NULL;\n\n\t\tif (!hw->wed_dev)\n\t\t\tgoto out;\n\n\t\tif (hw->version == 1)\n\t\t\treturn NULL;\n\n\t\t \n\t}\n\t \n\tfor (i = 0; i < ARRAY_SIZE(hw_list); i++) {\n\t\thw = hw_list[i];\n\t\tif (hw && !hw->wed_dev)\n\t\t\tgoto out;\n\t}\n\n\treturn NULL;\n\nout:\n\thw->wed_dev = dev;\n\treturn hw;\n}\n\nstatic int\nmtk_wed_tx_buffer_alloc(struct mtk_wed_device *dev)\n{\n\tstruct mtk_wdma_desc *desc;\n\tdma_addr_t desc_phys;\n\tvoid **page_list;\n\tint token = dev->wlan.token_start;\n\tint ring_size;\n\tint n_pages;\n\tint i, page_idx;\n\n\tring_size = dev->wlan.nbuf & ~(MTK_WED_BUF_PER_PAGE - 1);\n\tn_pages = ring_size / MTK_WED_BUF_PER_PAGE;\n\n\tpage_list = kcalloc(n_pages, sizeof(*page_list), GFP_KERNEL);\n\tif (!page_list)\n\t\treturn -ENOMEM;\n\n\tdev->tx_buf_ring.size = ring_size;\n\tdev->tx_buf_ring.pages = page_list;\n\n\tdesc = dma_alloc_coherent(dev->hw->dev, ring_size * sizeof(*desc),\n\t\t\t\t  &desc_phys, GFP_KERNEL);\n\tif (!desc)\n\t\treturn -ENOMEM;\n\n\tdev->tx_buf_ring.desc = desc;\n\tdev->tx_buf_ring.desc_phys = desc_phys;\n\n\tfor (i = 0, page_idx = 0; i < ring_size; i += MTK_WED_BUF_PER_PAGE) {\n\t\tdma_addr_t page_phys, buf_phys;\n\t\tstruct page *page;\n\t\tvoid *buf;\n\t\tint s;\n\n\t\tpage = __dev_alloc_pages(GFP_KERNEL, 0);\n\t\tif (!page)\n\t\t\treturn -ENOMEM;\n\n\t\tpage_phys = dma_map_page(dev->hw->dev, page, 0, PAGE_SIZE,\n\t\t\t\t\t DMA_BIDIRECTIONAL);\n\t\tif (dma_mapping_error(dev->hw->dev, page_phys)) {\n\t\t\t__free_page(page);\n\t\t\treturn -ENOMEM;\n\t\t}\n\n\t\tpage_list[page_idx++] = page;\n\t\tdma_sync_single_for_cpu(dev->hw->dev, page_phys, PAGE_SIZE,\n\t\t\t\t\tDMA_BIDIRECTIONAL);\n\n\t\tbuf = page_to_virt(page);\n\t\tbuf_phys = page_phys;\n\n\t\tfor (s = 0; s < MTK_WED_BUF_PER_PAGE; s++) {\n\t\t\tu32 txd_size;\n\t\t\tu32 ctrl;\n\n\t\t\ttxd_size = dev->wlan.init_buf(buf, buf_phys, token++);\n\n\t\t\tdesc->buf0 = cpu_to_le32(buf_phys);\n\t\t\tdesc->buf1 = cpu_to_le32(buf_phys + txd_size);\n\n\t\t\tif (dev->hw->version == 1)\n\t\t\t\tctrl = FIELD_PREP(MTK_WDMA_DESC_CTRL_LEN0, txd_size) |\n\t\t\t\t       FIELD_PREP(MTK_WDMA_DESC_CTRL_LEN1,\n\t\t\t\t\t\t  MTK_WED_BUF_SIZE - txd_size) |\n\t\t\t\t       MTK_WDMA_DESC_CTRL_LAST_SEG1;\n\t\t\telse\n\t\t\t\tctrl = FIELD_PREP(MTK_WDMA_DESC_CTRL_LEN0, txd_size) |\n\t\t\t\t       FIELD_PREP(MTK_WDMA_DESC_CTRL_LEN1_V2,\n\t\t\t\t\t\t  MTK_WED_BUF_SIZE - txd_size) |\n\t\t\t\t       MTK_WDMA_DESC_CTRL_LAST_SEG0;\n\t\t\tdesc->ctrl = cpu_to_le32(ctrl);\n\t\t\tdesc->info = 0;\n\t\t\tdesc++;\n\n\t\t\tbuf += MTK_WED_BUF_SIZE;\n\t\t\tbuf_phys += MTK_WED_BUF_SIZE;\n\t\t}\n\n\t\tdma_sync_single_for_device(dev->hw->dev, page_phys, PAGE_SIZE,\n\t\t\t\t\t   DMA_BIDIRECTIONAL);\n\t}\n\n\treturn 0;\n}\n\nstatic void\nmtk_wed_free_tx_buffer(struct mtk_wed_device *dev)\n{\n\tstruct mtk_wdma_desc *desc = dev->tx_buf_ring.desc;\n\tvoid **page_list = dev->tx_buf_ring.pages;\n\tint page_idx;\n\tint i;\n\n\tif (!page_list)\n\t\treturn;\n\n\tif (!desc)\n\t\tgoto free_pagelist;\n\n\tfor (i = 0, page_idx = 0; i < dev->tx_buf_ring.size;\n\t     i += MTK_WED_BUF_PER_PAGE) {\n\t\tvoid *page = page_list[page_idx++];\n\t\tdma_addr_t buf_addr;\n\n\t\tif (!page)\n\t\t\tbreak;\n\n\t\tbuf_addr = le32_to_cpu(desc[i].buf0);\n\t\tdma_unmap_page(dev->hw->dev, buf_addr, PAGE_SIZE,\n\t\t\t       DMA_BIDIRECTIONAL);\n\t\t__free_page(page);\n\t}\n\n\tdma_free_coherent(dev->hw->dev, dev->tx_buf_ring.size * sizeof(*desc),\n\t\t\t  desc, dev->tx_buf_ring.desc_phys);\n\nfree_pagelist:\n\tkfree(page_list);\n}\n\nstatic int\nmtk_wed_rx_buffer_alloc(struct mtk_wed_device *dev)\n{\n\tstruct mtk_rxbm_desc *desc;\n\tdma_addr_t desc_phys;\n\n\tdev->rx_buf_ring.size = dev->wlan.rx_nbuf;\n\tdesc = dma_alloc_coherent(dev->hw->dev,\n\t\t\t\t  dev->wlan.rx_nbuf * sizeof(*desc),\n\t\t\t\t  &desc_phys, GFP_KERNEL);\n\tif (!desc)\n\t\treturn -ENOMEM;\n\n\tdev->rx_buf_ring.desc = desc;\n\tdev->rx_buf_ring.desc_phys = desc_phys;\n\tdev->wlan.init_rx_buf(dev, dev->wlan.rx_npkt);\n\n\treturn 0;\n}\n\nstatic void\nmtk_wed_free_rx_buffer(struct mtk_wed_device *dev)\n{\n\tstruct mtk_rxbm_desc *desc = dev->rx_buf_ring.desc;\n\n\tif (!desc)\n\t\treturn;\n\n\tdev->wlan.release_rx_buf(dev);\n\tdma_free_coherent(dev->hw->dev, dev->rx_buf_ring.size * sizeof(*desc),\n\t\t\t  desc, dev->rx_buf_ring.desc_phys);\n}\n\nstatic void\nmtk_wed_rx_buffer_hw_init(struct mtk_wed_device *dev)\n{\n\twed_w32(dev, MTK_WED_RX_BM_RX_DMAD,\n\t\tFIELD_PREP(MTK_WED_RX_BM_RX_DMAD_SDL0, dev->wlan.rx_size));\n\twed_w32(dev, MTK_WED_RX_BM_BASE, dev->rx_buf_ring.desc_phys);\n\twed_w32(dev, MTK_WED_RX_BM_INIT_PTR, MTK_WED_RX_BM_INIT_SW_TAIL |\n\t\tFIELD_PREP(MTK_WED_RX_BM_SW_TAIL, dev->wlan.rx_npkt));\n\twed_w32(dev, MTK_WED_RX_BM_DYN_ALLOC_TH,\n\t\tFIELD_PREP(MTK_WED_RX_BM_DYN_ALLOC_TH_H, 0xffff));\n\twed_set(dev, MTK_WED_CTRL, MTK_WED_CTRL_WED_RX_BM_EN);\n}\n\nstatic void\nmtk_wed_free_ring(struct mtk_wed_device *dev, struct mtk_wed_ring *ring)\n{\n\tif (!ring->desc)\n\t\treturn;\n\n\tdma_free_coherent(dev->hw->dev, ring->size * ring->desc_size,\n\t\t\t  ring->desc, ring->desc_phys);\n}\n\nstatic void\nmtk_wed_free_rx_rings(struct mtk_wed_device *dev)\n{\n\tmtk_wed_free_rx_buffer(dev);\n\tmtk_wed_free_ring(dev, &dev->rro.ring);\n}\n\nstatic void\nmtk_wed_free_tx_rings(struct mtk_wed_device *dev)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(dev->tx_ring); i++)\n\t\tmtk_wed_free_ring(dev, &dev->tx_ring[i]);\n\tfor (i = 0; i < ARRAY_SIZE(dev->rx_wdma); i++)\n\t\tmtk_wed_free_ring(dev, &dev->rx_wdma[i]);\n}\n\nstatic void\nmtk_wed_set_ext_int(struct mtk_wed_device *dev, bool en)\n{\n\tu32 mask = MTK_WED_EXT_INT_STATUS_ERROR_MASK;\n\n\tif (dev->hw->version == 1)\n\t\tmask |= MTK_WED_EXT_INT_STATUS_TX_DRV_R_RESP_ERR;\n\telse\n\t\tmask |= MTK_WED_EXT_INT_STATUS_RX_FBUF_LO_TH |\n\t\t\tMTK_WED_EXT_INT_STATUS_RX_FBUF_HI_TH |\n\t\t\tMTK_WED_EXT_INT_STATUS_RX_DRV_COHERENT |\n\t\t\tMTK_WED_EXT_INT_STATUS_TX_DMA_W_RESP_ERR;\n\n\tif (!dev->hw->num_flows)\n\t\tmask &= ~MTK_WED_EXT_INT_STATUS_TKID_WO_PYLD;\n\n\twed_w32(dev, MTK_WED_EXT_INT_MASK, en ? mask : 0);\n\twed_r32(dev, MTK_WED_EXT_INT_MASK);\n}\n\nstatic void\nmtk_wed_set_512_support(struct mtk_wed_device *dev, bool enable)\n{\n\tif (enable) {\n\t\twed_w32(dev, MTK_WED_TXDP_CTRL, MTK_WED_TXDP_DW9_OVERWR);\n\t\twed_w32(dev, MTK_WED_TXP_DW1,\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_WRITE_TXP, 0x0103));\n\t} else {\n\t\twed_w32(dev, MTK_WED_TXP_DW1,\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_WRITE_TXP, 0x0100));\n\t\twed_clr(dev, MTK_WED_TXDP_CTRL, MTK_WED_TXDP_DW9_OVERWR);\n\t}\n}\n\n#define MTK_WFMDA_RX_DMA_EN\tBIT(2)\nstatic void\nmtk_wed_check_wfdma_rx_fill(struct mtk_wed_device *dev, int idx)\n{\n\tu32 val;\n\tint i;\n\n\tif (!(dev->rx_ring[idx].flags & MTK_WED_RING_CONFIGURED))\n\t\treturn;  \n\n\tfor (i = 0; i < 3; i++) {\n\t\tu32 cur_idx;\n\n\t\tcur_idx = wed_r32(dev,\n\t\t\t\t  MTK_WED_WPDMA_RING_RX_DATA(idx) +\n\t\t\t\t  MTK_WED_RING_OFS_CPU_IDX);\n\t\tif (cur_idx == MTK_WED_RX_RING_SIZE - 1)\n\t\t\tbreak;\n\n\t\tusleep_range(100000, 200000);\n\t}\n\n\tif (i == 3) {\n\t\tdev_err(dev->hw->dev, \"rx dma enable failed\\n\");\n\t\treturn;\n\t}\n\n\tval = wifi_r32(dev, dev->wlan.wpdma_rx_glo - dev->wlan.phy_base) |\n\t      MTK_WFMDA_RX_DMA_EN;\n\twifi_w32(dev, dev->wlan.wpdma_rx_glo - dev->wlan.phy_base, val);\n}\n\nstatic void\nmtk_wed_dma_disable(struct mtk_wed_device *dev)\n{\n\twed_clr(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\tMTK_WED_WPDMA_GLO_CFG_TX_DRV_EN |\n\t\tMTK_WED_WPDMA_GLO_CFG_RX_DRV_EN);\n\n\twed_clr(dev, MTK_WED_WDMA_GLO_CFG, MTK_WED_WDMA_GLO_CFG_RX_DRV_EN);\n\n\twed_clr(dev, MTK_WED_GLO_CFG,\n\t\tMTK_WED_GLO_CFG_TX_DMA_EN |\n\t\tMTK_WED_GLO_CFG_RX_DMA_EN);\n\n\twdma_clr(dev, MTK_WDMA_GLO_CFG,\n\t\t MTK_WDMA_GLO_CFG_TX_DMA_EN |\n\t\t MTK_WDMA_GLO_CFG_RX_INFO1_PRERES |\n\t\t MTK_WDMA_GLO_CFG_RX_INFO2_PRERES);\n\n\tif (dev->hw->version == 1) {\n\t\tregmap_write(dev->hw->mirror, dev->hw->index * 4, 0);\n\t\twdma_clr(dev, MTK_WDMA_GLO_CFG,\n\t\t\t MTK_WDMA_GLO_CFG_RX_INFO3_PRERES);\n\t} else {\n\t\twed_clr(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\t\tMTK_WED_WPDMA_GLO_CFG_RX_DRV_R0_PKT_PROC |\n\t\t\tMTK_WED_WPDMA_GLO_CFG_RX_DRV_R0_CRX_SYNC);\n\n\t\twed_clr(dev, MTK_WED_WPDMA_RX_D_GLO_CFG,\n\t\t\tMTK_WED_WPDMA_RX_D_RX_DRV_EN);\n\t\twed_clr(dev, MTK_WED_WDMA_GLO_CFG,\n\t\t\tMTK_WED_WDMA_GLO_CFG_TX_DDONE_CHK);\n\t}\n\n\tmtk_wed_set_512_support(dev, false);\n}\n\nstatic void\nmtk_wed_stop(struct mtk_wed_device *dev)\n{\n\tmtk_wed_set_ext_int(dev, false);\n\n\twed_w32(dev, MTK_WED_WPDMA_INT_TRIGGER, 0);\n\twed_w32(dev, MTK_WED_WDMA_INT_TRIGGER, 0);\n\twdma_w32(dev, MTK_WDMA_INT_MASK, 0);\n\twdma_w32(dev, MTK_WDMA_INT_GRP2, 0);\n\twed_w32(dev, MTK_WED_WPDMA_INT_MASK, 0);\n\n\tif (dev->hw->version == 1)\n\t\treturn;\n\n\twed_w32(dev, MTK_WED_EXT_INT_MASK1, 0);\n\twed_w32(dev, MTK_WED_EXT_INT_MASK2, 0);\n}\n\nstatic void\nmtk_wed_deinit(struct mtk_wed_device *dev)\n{\n\tmtk_wed_stop(dev);\n\tmtk_wed_dma_disable(dev);\n\n\twed_clr(dev, MTK_WED_CTRL,\n\t\tMTK_WED_CTRL_WDMA_INT_AGENT_EN |\n\t\tMTK_WED_CTRL_WPDMA_INT_AGENT_EN |\n\t\tMTK_WED_CTRL_WED_TX_BM_EN |\n\t\tMTK_WED_CTRL_WED_TX_FREE_AGENT_EN);\n\n\tif (dev->hw->version == 1)\n\t\treturn;\n\n\twed_clr(dev, MTK_WED_CTRL,\n\t\tMTK_WED_CTRL_RX_ROUTE_QM_EN |\n\t\tMTK_WED_CTRL_WED_RX_BM_EN |\n\t\tMTK_WED_CTRL_RX_RRO_QM_EN);\n}\n\nstatic void\n__mtk_wed_detach(struct mtk_wed_device *dev)\n{\n\tstruct mtk_wed_hw *hw = dev->hw;\n\n\tmtk_wed_deinit(dev);\n\n\tmtk_wdma_rx_reset(dev);\n\tmtk_wed_reset(dev, MTK_WED_RESET_WED);\n\tmtk_wed_free_tx_buffer(dev);\n\tmtk_wed_free_tx_rings(dev);\n\n\tif (mtk_wed_get_rx_capa(dev)) {\n\t\tif (hw->wed_wo)\n\t\t\tmtk_wed_wo_reset(dev);\n\t\tmtk_wed_free_rx_rings(dev);\n\t\tif (hw->wed_wo)\n\t\t\tmtk_wed_wo_deinit(hw);\n\t}\n\n\tif (dev->wlan.bus_type == MTK_WED_BUS_PCIE) {\n\t\tstruct device_node *wlan_node;\n\n\t\twlan_node = dev->wlan.pci_dev->dev.of_node;\n\t\tif (of_dma_is_coherent(wlan_node) && hw->hifsys)\n\t\t\tregmap_update_bits(hw->hifsys, HIFSYS_DMA_AG_MAP,\n\t\t\t\t\t   BIT(hw->index), BIT(hw->index));\n\t}\n\n\tif ((!hw_list[!hw->index] || !hw_list[!hw->index]->wed_dev) &&\n\t    hw->eth->dma_dev != hw->eth->dev)\n\t\tmtk_eth_set_dma_device(hw->eth, hw->eth->dev);\n\n\tmemset(dev, 0, sizeof(*dev));\n\tmodule_put(THIS_MODULE);\n\n\thw->wed_dev = NULL;\n}\n\nstatic void\nmtk_wed_detach(struct mtk_wed_device *dev)\n{\n\tmutex_lock(&hw_lock);\n\t__mtk_wed_detach(dev);\n\tmutex_unlock(&hw_lock);\n}\n\n#define PCIE_BASE_ADDR0\t\t0x11280000\nstatic void\nmtk_wed_bus_init(struct mtk_wed_device *dev)\n{\n\tswitch (dev->wlan.bus_type) {\n\tcase MTK_WED_BUS_PCIE: {\n\t\tstruct device_node *np = dev->hw->eth->dev->of_node;\n\t\tstruct regmap *regs;\n\n\t\tregs = syscon_regmap_lookup_by_phandle(np,\n\t\t\t\t\t\t       \"mediatek,wed-pcie\");\n\t\tif (IS_ERR(regs))\n\t\t\tbreak;\n\n\t\tregmap_update_bits(regs, 0, BIT(0), BIT(0));\n\n\t\twed_w32(dev, MTK_WED_PCIE_INT_CTRL,\n\t\t\tFIELD_PREP(MTK_WED_PCIE_INT_CTRL_POLL_EN, 2));\n\n\t\t \n\t\twed_set(dev, MTK_WED_PCIE_INT_CTRL,\n\t\t\tMTK_WED_PCIE_INT_CTRL_MSK_EN_POLA |\n\t\t\tFIELD_PREP(MTK_WED_PCIE_INT_CTRL_SRC_SEL, 1));\n\t\twed_r32(dev, MTK_WED_PCIE_INT_CTRL);\n\n\t\twed_w32(dev, MTK_WED_PCIE_CFG_INTM, PCIE_BASE_ADDR0 | 0x180);\n\t\twed_w32(dev, MTK_WED_PCIE_CFG_BASE, PCIE_BASE_ADDR0 | 0x184);\n\n\t\t \n\t\twed_w32(dev, MTK_WED_PCIE_INT_TRIGGER, BIT(24));\n\t\twed_r32(dev, MTK_WED_PCIE_INT_TRIGGER);\n\n\t\t \n\t\twed_set(dev, MTK_WED_PCIE_INT_CTRL,\n\t\t\tMTK_WED_PCIE_INT_CTRL_MSK_EN_POLA);\n\t\tbreak;\n\t}\n\tcase MTK_WED_BUS_AXI:\n\t\twed_set(dev, MTK_WED_WPDMA_INT_CTRL,\n\t\t\tMTK_WED_WPDMA_INT_CTRL_SIG_SRC |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_INT_CTRL_SRC_SEL, 0));\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n\nstatic void\nmtk_wed_set_wpdma(struct mtk_wed_device *dev)\n{\n\tif (dev->hw->version == 1) {\n\t\twed_w32(dev, MTK_WED_WPDMA_CFG_BASE,  dev->wlan.wpdma_phys);\n\t} else {\n\t\tmtk_wed_bus_init(dev);\n\n\t\twed_w32(dev, MTK_WED_WPDMA_CFG_BASE, dev->wlan.wpdma_int);\n\t\twed_w32(dev, MTK_WED_WPDMA_CFG_INT_MASK, dev->wlan.wpdma_mask);\n\t\twed_w32(dev, MTK_WED_WPDMA_CFG_TX, dev->wlan.wpdma_tx);\n\t\twed_w32(dev, MTK_WED_WPDMA_CFG_TX_FREE, dev->wlan.wpdma_txfree);\n\t\twed_w32(dev, MTK_WED_WPDMA_RX_GLO_CFG, dev->wlan.wpdma_rx_glo);\n\t\twed_w32(dev, MTK_WED_WPDMA_RX_RING, dev->wlan.wpdma_rx);\n\t}\n}\n\nstatic void\nmtk_wed_hw_init_early(struct mtk_wed_device *dev)\n{\n\tu32 mask, set;\n\n\tmtk_wed_deinit(dev);\n\tmtk_wed_reset(dev, MTK_WED_RESET_WED);\n\tmtk_wed_set_wpdma(dev);\n\n\tmask = MTK_WED_WDMA_GLO_CFG_BT_SIZE |\n\t       MTK_WED_WDMA_GLO_CFG_DYNAMIC_DMAD_RECYCLE |\n\t       MTK_WED_WDMA_GLO_CFG_RX_DIS_FSM_AUTO_IDLE;\n\tset = FIELD_PREP(MTK_WED_WDMA_GLO_CFG_BT_SIZE, 2) |\n\t      MTK_WED_WDMA_GLO_CFG_DYNAMIC_SKIP_DMAD_PREP |\n\t      MTK_WED_WDMA_GLO_CFG_IDLE_DMAD_SUPPLY;\n\twed_m32(dev, MTK_WED_WDMA_GLO_CFG, mask, set);\n\n\tif (dev->hw->version == 1) {\n\t\tu32 offset = dev->hw->index ? 0x04000400 : 0;\n\n\t\twdma_set(dev, MTK_WDMA_GLO_CFG,\n\t\t\t MTK_WDMA_GLO_CFG_RX_INFO1_PRERES |\n\t\t\t MTK_WDMA_GLO_CFG_RX_INFO2_PRERES |\n\t\t\t MTK_WDMA_GLO_CFG_RX_INFO3_PRERES);\n\n\t\twed_w32(dev, MTK_WED_WDMA_OFFSET0, 0x2a042a20 + offset);\n\t\twed_w32(dev, MTK_WED_WDMA_OFFSET1, 0x29002800 + offset);\n\t\twed_w32(dev, MTK_WED_PCIE_CFG_BASE,\n\t\t\tMTK_PCIE_BASE(dev->hw->index));\n\t} else {\n\t\twed_w32(dev, MTK_WED_WDMA_CFG_BASE, dev->hw->wdma_phy);\n\t\twed_set(dev, MTK_WED_CTRL, MTK_WED_CTRL_ETH_DMAD_FMT);\n\t\twed_w32(dev, MTK_WED_WDMA_OFFSET0,\n\t\t\tFIELD_PREP(MTK_WED_WDMA_OFST0_GLO_INTS,\n\t\t\t\t   MTK_WDMA_INT_STATUS) |\n\t\t\tFIELD_PREP(MTK_WED_WDMA_OFST0_GLO_CFG,\n\t\t\t\t   MTK_WDMA_GLO_CFG));\n\n\t\twed_w32(dev, MTK_WED_WDMA_OFFSET1,\n\t\t\tFIELD_PREP(MTK_WED_WDMA_OFST1_TX_CTRL,\n\t\t\t\t   MTK_WDMA_RING_TX(0)) |\n\t\t\tFIELD_PREP(MTK_WED_WDMA_OFST1_RX_CTRL,\n\t\t\t\t   MTK_WDMA_RING_RX(0)));\n\t}\n}\n\nstatic int\nmtk_wed_rro_ring_alloc(struct mtk_wed_device *dev, struct mtk_wed_ring *ring,\n\t\t       int size)\n{\n\tring->desc = dma_alloc_coherent(dev->hw->dev,\n\t\t\t\t\tsize * sizeof(*ring->desc),\n\t\t\t\t\t&ring->desc_phys, GFP_KERNEL);\n\tif (!ring->desc)\n\t\treturn -ENOMEM;\n\n\tring->desc_size = sizeof(*ring->desc);\n\tring->size = size;\n\n\treturn 0;\n}\n\n#define MTK_WED_MIOD_COUNT\t(MTK_WED_MIOD_ENTRY_CNT * MTK_WED_MIOD_CNT)\nstatic int\nmtk_wed_rro_alloc(struct mtk_wed_device *dev)\n{\n\tstruct reserved_mem *rmem;\n\tstruct device_node *np;\n\tint index;\n\n\tindex = of_property_match_string(dev->hw->node, \"memory-region-names\",\n\t\t\t\t\t \"wo-dlm\");\n\tif (index < 0)\n\t\treturn index;\n\n\tnp = of_parse_phandle(dev->hw->node, \"memory-region\", index);\n\tif (!np)\n\t\treturn -ENODEV;\n\n\trmem = of_reserved_mem_lookup(np);\n\tof_node_put(np);\n\n\tif (!rmem)\n\t\treturn -ENODEV;\n\n\tdev->rro.miod_phys = rmem->base;\n\tdev->rro.fdbk_phys = MTK_WED_MIOD_COUNT + dev->rro.miod_phys;\n\n\treturn mtk_wed_rro_ring_alloc(dev, &dev->rro.ring,\n\t\t\t\t      MTK_WED_RRO_QUE_CNT);\n}\n\nstatic int\nmtk_wed_rro_cfg(struct mtk_wed_device *dev)\n{\n\tstruct mtk_wed_wo *wo = dev->hw->wed_wo;\n\tstruct {\n\t\tstruct {\n\t\t\t__le32 base;\n\t\t\t__le32 cnt;\n\t\t\t__le32 unit;\n\t\t} ring[2];\n\t\t__le32 wed;\n\t\tu8 version;\n\t} req = {\n\t\t.ring[0] = {\n\t\t\t.base = cpu_to_le32(MTK_WED_WOCPU_VIEW_MIOD_BASE),\n\t\t\t.cnt = cpu_to_le32(MTK_WED_MIOD_CNT),\n\t\t\t.unit = cpu_to_le32(MTK_WED_MIOD_ENTRY_CNT),\n\t\t},\n\t\t.ring[1] = {\n\t\t\t.base = cpu_to_le32(MTK_WED_WOCPU_VIEW_MIOD_BASE +\n\t\t\t\t\t    MTK_WED_MIOD_COUNT),\n\t\t\t.cnt = cpu_to_le32(MTK_WED_FB_CMD_CNT),\n\t\t\t.unit = cpu_to_le32(4),\n\t\t},\n\t};\n\n\treturn mtk_wed_mcu_send_msg(wo, MTK_WED_MODULE_ID_WO,\n\t\t\t\t    MTK_WED_WO_CMD_WED_CFG,\n\t\t\t\t    &req, sizeof(req), true);\n}\n\nstatic void\nmtk_wed_rro_hw_init(struct mtk_wed_device *dev)\n{\n\twed_w32(dev, MTK_WED_RROQM_MIOD_CFG,\n\t\tFIELD_PREP(MTK_WED_RROQM_MIOD_MID_DW, 0x70 >> 2) |\n\t\tFIELD_PREP(MTK_WED_RROQM_MIOD_MOD_DW, 0x10 >> 2) |\n\t\tFIELD_PREP(MTK_WED_RROQM_MIOD_ENTRY_DW,\n\t\t\t   MTK_WED_MIOD_ENTRY_CNT >> 2));\n\n\twed_w32(dev, MTK_WED_RROQM_MIOD_CTRL0, dev->rro.miod_phys);\n\twed_w32(dev, MTK_WED_RROQM_MIOD_CTRL1,\n\t\tFIELD_PREP(MTK_WED_RROQM_MIOD_CNT, MTK_WED_MIOD_CNT));\n\twed_w32(dev, MTK_WED_RROQM_FDBK_CTRL0, dev->rro.fdbk_phys);\n\twed_w32(dev, MTK_WED_RROQM_FDBK_CTRL1,\n\t\tFIELD_PREP(MTK_WED_RROQM_FDBK_CNT, MTK_WED_FB_CMD_CNT));\n\twed_w32(dev, MTK_WED_RROQM_FDBK_CTRL2, 0);\n\twed_w32(dev, MTK_WED_RROQ_BASE_L, dev->rro.ring.desc_phys);\n\n\twed_set(dev, MTK_WED_RROQM_RST_IDX,\n\t\tMTK_WED_RROQM_RST_IDX_MIOD |\n\t\tMTK_WED_RROQM_RST_IDX_FDBK);\n\n\twed_w32(dev, MTK_WED_RROQM_RST_IDX, 0);\n\twed_w32(dev, MTK_WED_RROQM_MIOD_CTRL2, MTK_WED_MIOD_CNT - 1);\n\twed_set(dev, MTK_WED_CTRL, MTK_WED_CTRL_RX_RRO_QM_EN);\n}\n\nstatic void\nmtk_wed_route_qm_hw_init(struct mtk_wed_device *dev)\n{\n\twed_w32(dev, MTK_WED_RESET, MTK_WED_RESET_RX_ROUTE_QM);\n\n\tfor (;;) {\n\t\tusleep_range(100, 200);\n\t\tif (!(wed_r32(dev, MTK_WED_RESET) & MTK_WED_RESET_RX_ROUTE_QM))\n\t\t\tbreak;\n\t}\n\n\t \n\twed_clr(dev, MTK_WED_RTQM_GLO_CFG, MTK_WED_RTQM_Q_RST);\n\twed_clr(dev, MTK_WED_RTQM_GLO_CFG, MTK_WED_RTQM_TXDMAD_FPORT);\n\twed_set(dev, MTK_WED_RTQM_GLO_CFG,\n\t\tFIELD_PREP(MTK_WED_RTQM_TXDMAD_FPORT, 0x3 + dev->hw->index));\n\twed_clr(dev, MTK_WED_RTQM_GLO_CFG, MTK_WED_RTQM_Q_RST);\n\t \n\twed_set(dev, MTK_WED_CTRL, MTK_WED_CTRL_RX_ROUTE_QM_EN);\n}\n\nstatic void\nmtk_wed_hw_init(struct mtk_wed_device *dev)\n{\n\tif (dev->init_done)\n\t\treturn;\n\n\tdev->init_done = true;\n\tmtk_wed_set_ext_int(dev, false);\n\twed_w32(dev, MTK_WED_TX_BM_CTRL,\n\t\tMTK_WED_TX_BM_CTRL_PAUSE |\n\t\tFIELD_PREP(MTK_WED_TX_BM_CTRL_VLD_GRP_NUM,\n\t\t\t   dev->tx_buf_ring.size / 128) |\n\t\tFIELD_PREP(MTK_WED_TX_BM_CTRL_RSV_GRP_NUM,\n\t\t\t   MTK_WED_TX_RING_SIZE / 256));\n\n\twed_w32(dev, MTK_WED_TX_BM_BASE, dev->tx_buf_ring.desc_phys);\n\n\twed_w32(dev, MTK_WED_TX_BM_BUF_LEN, MTK_WED_PKT_SIZE);\n\n\tif (dev->hw->version == 1) {\n\t\twed_w32(dev, MTK_WED_TX_BM_TKID,\n\t\t\tFIELD_PREP(MTK_WED_TX_BM_TKID_START,\n\t\t\t\t   dev->wlan.token_start) |\n\t\t\tFIELD_PREP(MTK_WED_TX_BM_TKID_END,\n\t\t\t\t   dev->wlan.token_start +\n\t\t\t\t   dev->wlan.nbuf - 1));\n\t\twed_w32(dev, MTK_WED_TX_BM_DYN_THR,\n\t\t\tFIELD_PREP(MTK_WED_TX_BM_DYN_THR_LO, 1) |\n\t\t\tMTK_WED_TX_BM_DYN_THR_HI);\n\t} else {\n\t\twed_w32(dev, MTK_WED_TX_BM_TKID_V2,\n\t\t\tFIELD_PREP(MTK_WED_TX_BM_TKID_START,\n\t\t\t\t   dev->wlan.token_start) |\n\t\t\tFIELD_PREP(MTK_WED_TX_BM_TKID_END,\n\t\t\t\t   dev->wlan.token_start +\n\t\t\t\t   dev->wlan.nbuf - 1));\n\t\twed_w32(dev, MTK_WED_TX_BM_DYN_THR,\n\t\t\tFIELD_PREP(MTK_WED_TX_BM_DYN_THR_LO_V2, 0) |\n\t\t\tMTK_WED_TX_BM_DYN_THR_HI_V2);\n\t\twed_w32(dev, MTK_WED_TX_TKID_CTRL,\n\t\t\tMTK_WED_TX_TKID_CTRL_PAUSE |\n\t\t\tFIELD_PREP(MTK_WED_TX_TKID_CTRL_VLD_GRP_NUM,\n\t\t\t\t   dev->tx_buf_ring.size / 128) |\n\t\t\tFIELD_PREP(MTK_WED_TX_TKID_CTRL_RSV_GRP_NUM,\n\t\t\t\t   dev->tx_buf_ring.size / 128));\n\t\twed_w32(dev, MTK_WED_TX_TKID_DYN_THR,\n\t\t\tFIELD_PREP(MTK_WED_TX_TKID_DYN_THR_LO, 0) |\n\t\t\tMTK_WED_TX_TKID_DYN_THR_HI);\n\t}\n\n\tmtk_wed_reset(dev, MTK_WED_RESET_TX_BM);\n\n\tif (dev->hw->version == 1) {\n\t\twed_set(dev, MTK_WED_CTRL,\n\t\t\tMTK_WED_CTRL_WED_TX_BM_EN |\n\t\t\tMTK_WED_CTRL_WED_TX_FREE_AGENT_EN);\n\t} else {\n\t\twed_clr(dev, MTK_WED_TX_TKID_CTRL, MTK_WED_TX_TKID_CTRL_PAUSE);\n\t\t \n\t\twed_w32(dev, MTK_WED_WPDMA_RX_D_RST_IDX,\n\t\t\tMTK_WED_WPDMA_RX_D_RST_CRX_IDX |\n\t\t\tMTK_WED_WPDMA_RX_D_RST_DRV_IDX);\n\t\twed_w32(dev, MTK_WED_WPDMA_RX_D_RST_IDX, 0);\n\n\t\tmtk_wed_rx_buffer_hw_init(dev);\n\t\tmtk_wed_rro_hw_init(dev);\n\t\tmtk_wed_route_qm_hw_init(dev);\n\t}\n\n\twed_clr(dev, MTK_WED_TX_BM_CTRL, MTK_WED_TX_BM_CTRL_PAUSE);\n}\n\nstatic void\nmtk_wed_ring_reset(struct mtk_wed_ring *ring, int size, bool tx)\n{\n\tvoid *head = (void *)ring->desc;\n\tint i;\n\n\tfor (i = 0; i < size; i++) {\n\t\tstruct mtk_wdma_desc *desc;\n\n\t\tdesc = (struct mtk_wdma_desc *)(head + i * ring->desc_size);\n\t\tdesc->buf0 = 0;\n\t\tif (tx)\n\t\t\tdesc->ctrl = cpu_to_le32(MTK_WDMA_DESC_CTRL_DMA_DONE);\n\t\telse\n\t\t\tdesc->ctrl = cpu_to_le32(MTK_WFDMA_DESC_CTRL_TO_HOST);\n\t\tdesc->buf1 = 0;\n\t\tdesc->info = 0;\n\t}\n}\n\nstatic u32\nmtk_wed_check_busy(struct mtk_wed_device *dev, u32 reg, u32 mask)\n{\n\treturn !!(wed_r32(dev, reg) & mask);\n}\n\nstatic int\nmtk_wed_poll_busy(struct mtk_wed_device *dev, u32 reg, u32 mask)\n{\n\tint sleep = 15000;\n\tint timeout = 100 * sleep;\n\tu32 val;\n\n\treturn read_poll_timeout(mtk_wed_check_busy, val, !val, sleep,\n\t\t\t\t timeout, false, dev, reg, mask);\n}\n\nstatic int\nmtk_wed_rx_reset(struct mtk_wed_device *dev)\n{\n\tstruct mtk_wed_wo *wo = dev->hw->wed_wo;\n\tu8 val = MTK_WED_WO_STATE_SER_RESET;\n\tint i, ret;\n\n\tret = mtk_wed_mcu_send_msg(wo, MTK_WED_MODULE_ID_WO,\n\t\t\t\t   MTK_WED_WO_CMD_CHANGE_STATE, &val,\n\t\t\t\t   sizeof(val), true);\n\tif (ret)\n\t\treturn ret;\n\n\twed_clr(dev, MTK_WED_WPDMA_RX_D_GLO_CFG, MTK_WED_WPDMA_RX_D_RX_DRV_EN);\n\tret = mtk_wed_poll_busy(dev, MTK_WED_WPDMA_RX_D_GLO_CFG,\n\t\t\t\tMTK_WED_WPDMA_RX_D_RX_DRV_BUSY);\n\tif (ret) {\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WPDMA_INT_AGENT);\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WPDMA_RX_D_DRV);\n\t} else {\n\t\twed_w32(dev, MTK_WED_WPDMA_RX_D_RST_IDX,\n\t\t\tMTK_WED_WPDMA_RX_D_RST_CRX_IDX |\n\t\t\tMTK_WED_WPDMA_RX_D_RST_DRV_IDX);\n\n\t\twed_set(dev, MTK_WED_WPDMA_RX_D_GLO_CFG,\n\t\t\tMTK_WED_WPDMA_RX_D_RST_INIT_COMPLETE |\n\t\t\tMTK_WED_WPDMA_RX_D_FSM_RETURN_IDLE);\n\t\twed_clr(dev, MTK_WED_WPDMA_RX_D_GLO_CFG,\n\t\t\tMTK_WED_WPDMA_RX_D_RST_INIT_COMPLETE |\n\t\t\tMTK_WED_WPDMA_RX_D_FSM_RETURN_IDLE);\n\n\t\twed_w32(dev, MTK_WED_WPDMA_RX_D_RST_IDX, 0);\n\t}\n\n\t \n\twed_clr(dev, MTK_WED_CTRL, MTK_WED_CTRL_RX_RRO_QM_EN);\n\tret = mtk_wed_poll_busy(dev, MTK_WED_CTRL,\n\t\t\t\tMTK_WED_CTRL_RX_RRO_QM_BUSY);\n\tif (ret) {\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_RX_RRO_QM);\n\t} else {\n\t\twed_set(dev, MTK_WED_RROQM_RST_IDX,\n\t\t\tMTK_WED_RROQM_RST_IDX_MIOD |\n\t\t\tMTK_WED_RROQM_RST_IDX_FDBK);\n\t\twed_w32(dev, MTK_WED_RROQM_RST_IDX, 0);\n\t}\n\n\t \n\twed_clr(dev, MTK_WED_CTRL, MTK_WED_CTRL_RX_ROUTE_QM_EN);\n\tret = mtk_wed_poll_busy(dev, MTK_WED_CTRL,\n\t\t\t\tMTK_WED_CTRL_RX_ROUTE_QM_BUSY);\n\tif (ret)\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_RX_ROUTE_QM);\n\telse\n\t\twed_set(dev, MTK_WED_RTQM_GLO_CFG,\n\t\t\tMTK_WED_RTQM_Q_RST);\n\n\t \n\tmtk_wdma_tx_reset(dev);\n\n\t \n\twed_clr(dev, MTK_WED_WDMA_GLO_CFG, MTK_WED_WDMA_GLO_CFG_TX_DRV_EN);\n\tmtk_wed_poll_busy(dev, MTK_WED_CTRL,\n\t\t\t  MTK_WED_CTRL_WDMA_INT_AGENT_BUSY);\n\tmtk_wed_reset(dev, MTK_WED_RESET_WDMA_TX_DRV);\n\n\t \n\tret = mtk_wed_poll_busy(dev, MTK_WED_GLO_CFG,\n\t\t\t\tMTK_WED_GLO_CFG_RX_DMA_BUSY);\n\twed_clr(dev, MTK_WED_GLO_CFG, MTK_WED_GLO_CFG_RX_DMA_EN);\n\tif (ret) {\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WED_RX_DMA);\n\t} else {\n\t\tstruct mtk_eth *eth = dev->hw->eth;\n\n\t\tif (mtk_is_netsys_v2_or_greater(eth))\n\t\t\twed_set(dev, MTK_WED_RESET_IDX,\n\t\t\t\tMTK_WED_RESET_IDX_RX_V2);\n\t\telse\n\t\t\twed_set(dev, MTK_WED_RESET_IDX, MTK_WED_RESET_IDX_RX);\n\t\twed_w32(dev, MTK_WED_RESET_IDX, 0);\n\t}\n\n\t \n\twed_clr(dev, MTK_WED_CTRL, MTK_WED_CTRL_WED_RX_BM_EN);\n\tmtk_wed_poll_busy(dev, MTK_WED_CTRL,\n\t\t\t  MTK_WED_CTRL_WED_RX_BM_BUSY);\n\tmtk_wed_reset(dev, MTK_WED_RESET_RX_BM);\n\n\t \n\tval = MTK_WED_WO_STATE_ENABLE;\n\tret = mtk_wed_mcu_send_msg(wo, MTK_WED_MODULE_ID_WO,\n\t\t\t\t   MTK_WED_WO_CMD_CHANGE_STATE, &val,\n\t\t\t\t   sizeof(val), true);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(dev->rx_ring); i++) {\n\t\tif (!dev->rx_ring[i].desc)\n\t\t\tcontinue;\n\n\t\tmtk_wed_ring_reset(&dev->rx_ring[i], MTK_WED_RX_RING_SIZE,\n\t\t\t\t   false);\n\t}\n\tmtk_wed_free_rx_buffer(dev);\n\n\treturn 0;\n}\n\nstatic void\nmtk_wed_reset_dma(struct mtk_wed_device *dev)\n{\n\tbool busy = false;\n\tu32 val;\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(dev->tx_ring); i++) {\n\t\tif (!dev->tx_ring[i].desc)\n\t\t\tcontinue;\n\n\t\tmtk_wed_ring_reset(&dev->tx_ring[i], MTK_WED_TX_RING_SIZE,\n\t\t\t\t   true);\n\t}\n\n\t \n\twed_clr(dev, MTK_WED_GLO_CFG, MTK_WED_GLO_CFG_TX_DMA_EN);\n\tbusy = mtk_wed_poll_busy(dev, MTK_WED_GLO_CFG,\n\t\t\t\t MTK_WED_GLO_CFG_TX_DMA_BUSY);\n\tif (busy) {\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WED_TX_DMA);\n\t} else {\n\t\twed_w32(dev, MTK_WED_RESET_IDX, MTK_WED_RESET_IDX_TX);\n\t\twed_w32(dev, MTK_WED_RESET_IDX, 0);\n\t}\n\n\t \n\tbusy = !!mtk_wdma_rx_reset(dev);\n\twed_clr(dev, MTK_WED_WDMA_GLO_CFG, MTK_WED_WDMA_GLO_CFG_RX_DRV_EN);\n\tif (!busy)\n\t\tbusy = mtk_wed_poll_busy(dev, MTK_WED_WDMA_GLO_CFG,\n\t\t\t\t\t MTK_WED_WDMA_GLO_CFG_RX_DRV_BUSY);\n\n\tif (busy) {\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WDMA_INT_AGENT);\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WDMA_RX_DRV);\n\t} else {\n\t\twed_w32(dev, MTK_WED_WDMA_RESET_IDX,\n\t\t\tMTK_WED_WDMA_RESET_IDX_RX | MTK_WED_WDMA_RESET_IDX_DRV);\n\t\twed_w32(dev, MTK_WED_WDMA_RESET_IDX, 0);\n\n\t\twed_set(dev, MTK_WED_WDMA_GLO_CFG,\n\t\t\tMTK_WED_WDMA_GLO_CFG_RST_INIT_COMPLETE);\n\n\t\twed_clr(dev, MTK_WED_WDMA_GLO_CFG,\n\t\t\tMTK_WED_WDMA_GLO_CFG_RST_INIT_COMPLETE);\n\t}\n\n\t \n\twed_clr(dev, MTK_WED_CTRL, MTK_WED_CTRL_WED_TX_FREE_AGENT_EN);\n\n\tfor (i = 0; i < 100; i++) {\n\t\tval = wed_r32(dev, MTK_WED_TX_BM_INTF);\n\t\tif (FIELD_GET(MTK_WED_TX_BM_INTF_TKFIFO_FDEP, val) == 0x40)\n\t\t\tbreak;\n\t}\n\n\tmtk_wed_reset(dev, MTK_WED_RESET_TX_FREE_AGENT);\n\twed_clr(dev, MTK_WED_CTRL, MTK_WED_CTRL_WED_TX_BM_EN);\n\tmtk_wed_reset(dev, MTK_WED_RESET_TX_BM);\n\n\t \n\tbusy = mtk_wed_poll_busy(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\t\t\t MTK_WED_WPDMA_GLO_CFG_TX_DRV_BUSY);\n\twed_clr(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\tMTK_WED_WPDMA_GLO_CFG_TX_DRV_EN |\n\t\tMTK_WED_WPDMA_GLO_CFG_RX_DRV_EN);\n\tif (!busy)\n\t\tbusy = mtk_wed_poll_busy(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\t\t\t\t MTK_WED_WPDMA_GLO_CFG_RX_DRV_BUSY);\n\n\tif (busy) {\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WPDMA_INT_AGENT);\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WPDMA_TX_DRV);\n\t\tmtk_wed_reset(dev, MTK_WED_RESET_WPDMA_RX_DRV);\n\t} else {\n\t\twed_w32(dev, MTK_WED_WPDMA_RESET_IDX,\n\t\t\tMTK_WED_WPDMA_RESET_IDX_TX |\n\t\t\tMTK_WED_WPDMA_RESET_IDX_RX);\n\t\twed_w32(dev, MTK_WED_WPDMA_RESET_IDX, 0);\n\t}\n\n\tdev->init_done = false;\n\tif (dev->hw->version == 1)\n\t\treturn;\n\n\tif (!busy) {\n\t\twed_w32(dev, MTK_WED_RESET_IDX, MTK_WED_RESET_WPDMA_IDX_RX);\n\t\twed_w32(dev, MTK_WED_RESET_IDX, 0);\n\t}\n\n\tmtk_wed_rx_reset(dev);\n}\n\nstatic int\nmtk_wed_ring_alloc(struct mtk_wed_device *dev, struct mtk_wed_ring *ring,\n\t\t   int size, u32 desc_size, bool tx)\n{\n\tring->desc = dma_alloc_coherent(dev->hw->dev, size * desc_size,\n\t\t\t\t\t&ring->desc_phys, GFP_KERNEL);\n\tif (!ring->desc)\n\t\treturn -ENOMEM;\n\n\tring->desc_size = desc_size;\n\tring->size = size;\n\tmtk_wed_ring_reset(ring, size, tx);\n\n\treturn 0;\n}\n\nstatic int\nmtk_wed_wdma_rx_ring_setup(struct mtk_wed_device *dev, int idx, int size,\n\t\t\t   bool reset)\n{\n\tu32 desc_size = sizeof(struct mtk_wdma_desc) * dev->hw->version;\n\tstruct mtk_wed_ring *wdma;\n\n\tif (idx >= ARRAY_SIZE(dev->rx_wdma))\n\t\treturn -EINVAL;\n\n\twdma = &dev->rx_wdma[idx];\n\tif (!reset && mtk_wed_ring_alloc(dev, wdma, MTK_WED_WDMA_RING_SIZE,\n\t\t\t\t\t desc_size, true))\n\t\treturn -ENOMEM;\n\n\twdma_w32(dev, MTK_WDMA_RING_RX(idx) + MTK_WED_RING_OFS_BASE,\n\t\t wdma->desc_phys);\n\twdma_w32(dev, MTK_WDMA_RING_RX(idx) + MTK_WED_RING_OFS_COUNT,\n\t\t size);\n\twdma_w32(dev, MTK_WDMA_RING_RX(idx) + MTK_WED_RING_OFS_CPU_IDX, 0);\n\n\twed_w32(dev, MTK_WED_WDMA_RING_RX(idx) + MTK_WED_RING_OFS_BASE,\n\t\twdma->desc_phys);\n\twed_w32(dev, MTK_WED_WDMA_RING_RX(idx) + MTK_WED_RING_OFS_COUNT,\n\t\tsize);\n\n\treturn 0;\n}\n\nstatic int\nmtk_wed_wdma_tx_ring_setup(struct mtk_wed_device *dev, int idx, int size,\n\t\t\t   bool reset)\n{\n\tu32 desc_size = sizeof(struct mtk_wdma_desc) * dev->hw->version;\n\tstruct mtk_wed_ring *wdma;\n\n\tif (idx >= ARRAY_SIZE(dev->tx_wdma))\n\t\treturn -EINVAL;\n\n\twdma = &dev->tx_wdma[idx];\n\tif (!reset && mtk_wed_ring_alloc(dev, wdma, MTK_WED_WDMA_RING_SIZE,\n\t\t\t\t\t desc_size, true))\n\t\treturn -ENOMEM;\n\n\twdma_w32(dev, MTK_WDMA_RING_TX(idx) + MTK_WED_RING_OFS_BASE,\n\t\t wdma->desc_phys);\n\twdma_w32(dev, MTK_WDMA_RING_TX(idx) + MTK_WED_RING_OFS_COUNT,\n\t\t size);\n\twdma_w32(dev, MTK_WDMA_RING_TX(idx) + MTK_WED_RING_OFS_CPU_IDX, 0);\n\twdma_w32(dev, MTK_WDMA_RING_TX(idx) + MTK_WED_RING_OFS_DMA_IDX, 0);\n\n\tif (reset)\n\t\tmtk_wed_ring_reset(wdma, MTK_WED_WDMA_RING_SIZE, true);\n\n\tif (!idx)  {\n\t\twed_w32(dev, MTK_WED_WDMA_RING_TX + MTK_WED_RING_OFS_BASE,\n\t\t\twdma->desc_phys);\n\t\twed_w32(dev, MTK_WED_WDMA_RING_TX + MTK_WED_RING_OFS_COUNT,\n\t\t\tsize);\n\t\twed_w32(dev, MTK_WED_WDMA_RING_TX + MTK_WED_RING_OFS_CPU_IDX,\n\t\t\t0);\n\t\twed_w32(dev, MTK_WED_WDMA_RING_TX + MTK_WED_RING_OFS_DMA_IDX,\n\t\t\t0);\n\t}\n\n\treturn 0;\n}\n\nstatic void\nmtk_wed_ppe_check(struct mtk_wed_device *dev, struct sk_buff *skb,\n\t\t  u32 reason, u32 hash)\n{\n\tstruct mtk_eth *eth = dev->hw->eth;\n\tstruct ethhdr *eh;\n\n\tif (!skb)\n\t\treturn;\n\n\tif (reason != MTK_PPE_CPU_REASON_HIT_UNBIND_RATE_REACHED)\n\t\treturn;\n\n\tskb_set_mac_header(skb, 0);\n\teh = eth_hdr(skb);\n\tskb->protocol = eh->h_proto;\n\tmtk_ppe_check_skb(eth->ppe[dev->hw->index], skb, hash);\n}\n\nstatic void\nmtk_wed_configure_irq(struct mtk_wed_device *dev, u32 irq_mask)\n{\n\tu32 wdma_mask = FIELD_PREP(MTK_WDMA_INT_MASK_RX_DONE, GENMASK(1, 0));\n\n\t \n\twed_set(dev, MTK_WED_CTRL,\n\t\tMTK_WED_CTRL_WDMA_INT_AGENT_EN |\n\t\tMTK_WED_CTRL_WPDMA_INT_AGENT_EN |\n\t\tMTK_WED_CTRL_WED_TX_BM_EN |\n\t\tMTK_WED_CTRL_WED_TX_FREE_AGENT_EN);\n\n\tif (dev->hw->version == 1) {\n\t\twed_w32(dev, MTK_WED_PCIE_INT_TRIGGER,\n\t\t\tMTK_WED_PCIE_INT_TRIGGER_STATUS);\n\n\t\twed_w32(dev, MTK_WED_WPDMA_INT_TRIGGER,\n\t\t\tMTK_WED_WPDMA_INT_TRIGGER_RX_DONE |\n\t\t\tMTK_WED_WPDMA_INT_TRIGGER_TX_DONE);\n\n\t\twed_clr(dev, MTK_WED_WDMA_INT_CTRL, wdma_mask);\n\t} else {\n\t\twdma_mask |= FIELD_PREP(MTK_WDMA_INT_MASK_TX_DONE,\n\t\t\t\t\tGENMASK(1, 0));\n\t\t \n\t\twed_w32(dev, MTK_WED_WPDMA_INT_CTRL_TX,\n\t\t\tMTK_WED_WPDMA_INT_CTRL_TX0_DONE_EN |\n\t\t\tMTK_WED_WPDMA_INT_CTRL_TX0_DONE_CLR |\n\t\t\tMTK_WED_WPDMA_INT_CTRL_TX1_DONE_EN |\n\t\t\tMTK_WED_WPDMA_INT_CTRL_TX1_DONE_CLR |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_INT_CTRL_TX0_DONE_TRIG,\n\t\t\t\t   dev->wlan.tx_tbit[0]) |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_INT_CTRL_TX1_DONE_TRIG,\n\t\t\t\t   dev->wlan.tx_tbit[1]));\n\n\t\t \n\t\twed_w32(dev, MTK_WED_WPDMA_INT_CTRL_TX_FREE,\n\t\t\tMTK_WED_WPDMA_INT_CTRL_TX_FREE_DONE_EN |\n\t\t\tMTK_WED_WPDMA_INT_CTRL_TX_FREE_DONE_CLR |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_INT_CTRL_TX_FREE_DONE_TRIG,\n\t\t\t\t   dev->wlan.txfree_tbit));\n\n\t\twed_w32(dev, MTK_WED_WPDMA_INT_CTRL_RX,\n\t\t\tMTK_WED_WPDMA_INT_CTRL_RX0_EN |\n\t\t\tMTK_WED_WPDMA_INT_CTRL_RX0_CLR |\n\t\t\tMTK_WED_WPDMA_INT_CTRL_RX1_EN |\n\t\t\tMTK_WED_WPDMA_INT_CTRL_RX1_CLR |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_INT_CTRL_RX0_DONE_TRIG,\n\t\t\t\t   dev->wlan.rx_tbit[0]) |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_INT_CTRL_RX1_DONE_TRIG,\n\t\t\t\t   dev->wlan.rx_tbit[1]));\n\n\t\twed_w32(dev, MTK_WED_WDMA_INT_CLR, wdma_mask);\n\t\twed_set(dev, MTK_WED_WDMA_INT_CTRL,\n\t\t\tFIELD_PREP(MTK_WED_WDMA_INT_CTRL_POLL_SRC_SEL,\n\t\t\t\t   dev->wdma_idx));\n\t}\n\n\twed_w32(dev, MTK_WED_WDMA_INT_TRIGGER, wdma_mask);\n\n\twdma_w32(dev, MTK_WDMA_INT_MASK, wdma_mask);\n\twdma_w32(dev, MTK_WDMA_INT_GRP2, wdma_mask);\n\twed_w32(dev, MTK_WED_WPDMA_INT_MASK, irq_mask);\n\twed_w32(dev, MTK_WED_INT_MASK, irq_mask);\n}\n\nstatic void\nmtk_wed_dma_enable(struct mtk_wed_device *dev)\n{\n\twed_set(dev, MTK_WED_WPDMA_INT_CTRL, MTK_WED_WPDMA_INT_CTRL_SUBRT_ADV);\n\n\twed_set(dev, MTK_WED_GLO_CFG,\n\t\tMTK_WED_GLO_CFG_TX_DMA_EN |\n\t\tMTK_WED_GLO_CFG_RX_DMA_EN);\n\twed_set(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\tMTK_WED_WPDMA_GLO_CFG_TX_DRV_EN |\n\t\tMTK_WED_WPDMA_GLO_CFG_RX_DRV_EN);\n\twed_set(dev, MTK_WED_WDMA_GLO_CFG,\n\t\tMTK_WED_WDMA_GLO_CFG_RX_DRV_EN);\n\n\twdma_set(dev, MTK_WDMA_GLO_CFG,\n\t\t MTK_WDMA_GLO_CFG_TX_DMA_EN |\n\t\t MTK_WDMA_GLO_CFG_RX_INFO1_PRERES |\n\t\t MTK_WDMA_GLO_CFG_RX_INFO2_PRERES);\n\n\tif (dev->hw->version == 1) {\n\t\twdma_set(dev, MTK_WDMA_GLO_CFG,\n\t\t\t MTK_WDMA_GLO_CFG_RX_INFO3_PRERES);\n\t} else {\n\t\tint i;\n\n\t\twed_set(dev, MTK_WED_WPDMA_CTRL,\n\t\t\tMTK_WED_WPDMA_CTRL_SDL1_FIXED);\n\n\t\twed_set(dev, MTK_WED_WDMA_GLO_CFG,\n\t\t\tMTK_WED_WDMA_GLO_CFG_TX_DRV_EN |\n\t\t\tMTK_WED_WDMA_GLO_CFG_TX_DDONE_CHK);\n\n\t\twed_set(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\t\tMTK_WED_WPDMA_GLO_CFG_RX_DRV_R0_PKT_PROC |\n\t\t\tMTK_WED_WPDMA_GLO_CFG_RX_DRV_R0_CRX_SYNC);\n\n\t\twed_clr(dev, MTK_WED_WPDMA_GLO_CFG,\n\t\t\tMTK_WED_WPDMA_GLO_CFG_TX_TKID_KEEP |\n\t\t\tMTK_WED_WPDMA_GLO_CFG_TX_DMAD_DW3_PREV);\n\n\t\twed_set(dev, MTK_WED_WPDMA_RX_D_GLO_CFG,\n\t\t\tMTK_WED_WPDMA_RX_D_RX_DRV_EN |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_RX_D_RXD_READ_LEN, 0x18) |\n\t\t\tFIELD_PREP(MTK_WED_WPDMA_RX_D_INIT_PHASE_RXEN_SEL,\n\t\t\t\t   0x2));\n\n\t\tfor (i = 0; i < MTK_WED_RX_QUEUES; i++)\n\t\t\tmtk_wed_check_wfdma_rx_fill(dev, i);\n\t}\n}\n\nstatic void\nmtk_wed_start(struct mtk_wed_device *dev, u32 irq_mask)\n{\n\tint i;\n\n\tif (mtk_wed_get_rx_capa(dev) && mtk_wed_rx_buffer_alloc(dev))\n\t\treturn;\n\n\tfor (i = 0; i < ARRAY_SIZE(dev->rx_wdma); i++)\n\t\tif (!dev->rx_wdma[i].desc)\n\t\t\tmtk_wed_wdma_rx_ring_setup(dev, i, 16, false);\n\n\tmtk_wed_hw_init(dev);\n\tmtk_wed_configure_irq(dev, irq_mask);\n\n\tmtk_wed_set_ext_int(dev, true);\n\n\tif (dev->hw->version == 1) {\n\t\tu32 val = dev->wlan.wpdma_phys | MTK_PCIE_MIRROR_MAP_EN |\n\t\t\t  FIELD_PREP(MTK_PCIE_MIRROR_MAP_WED_ID,\n\t\t\t\t     dev->hw->index);\n\n\t\tval |= BIT(0) | (BIT(1) * !!dev->hw->index);\n\t\tregmap_write(dev->hw->mirror, dev->hw->index * 4, val);\n\t} else {\n\t\t \n\t\twed_w32(dev, MTK_WED_EXT_INT_MASK1,\n\t\t\tMTK_WED_EXT_INT_STATUS_WPDMA_MID_RDY);\n\t\twed_w32(dev, MTK_WED_EXT_INT_MASK2,\n\t\t\tMTK_WED_EXT_INT_STATUS_WPDMA_MID_RDY);\n\n\t\twed_r32(dev, MTK_WED_EXT_INT_MASK1);\n\t\twed_r32(dev, MTK_WED_EXT_INT_MASK2);\n\n\t\tif (mtk_wed_rro_cfg(dev))\n\t\t\treturn;\n\n\t}\n\n\tmtk_wed_set_512_support(dev, dev->wlan.wcid_512);\n\n\tmtk_wed_dma_enable(dev);\n\tdev->running = true;\n}\n\nstatic int\nmtk_wed_attach(struct mtk_wed_device *dev)\n\t__releases(RCU)\n{\n\tstruct mtk_wed_hw *hw;\n\tstruct device *device;\n\tint ret = 0;\n\n\tRCU_LOCKDEP_WARN(!rcu_read_lock_held(),\n\t\t\t \"mtk_wed_attach without holding the RCU read lock\");\n\n\tif ((dev->wlan.bus_type == MTK_WED_BUS_PCIE &&\n\t     pci_domain_nr(dev->wlan.pci_dev->bus) > 1) ||\n\t    !try_module_get(THIS_MODULE))\n\t\tret = -ENODEV;\n\n\trcu_read_unlock();\n\n\tif (ret)\n\t\treturn ret;\n\n\tmutex_lock(&hw_lock);\n\n\thw = mtk_wed_assign(dev);\n\tif (!hw) {\n\t\tmodule_put(THIS_MODULE);\n\t\tret = -ENODEV;\n\t\tgoto unlock;\n\t}\n\n\tdevice = dev->wlan.bus_type == MTK_WED_BUS_PCIE\n\t\t? &dev->wlan.pci_dev->dev\n\t\t: &dev->wlan.platform_dev->dev;\n\tdev_info(device, \"attaching wed device %d version %d\\n\",\n\t\t hw->index, hw->version);\n\n\tdev->hw = hw;\n\tdev->dev = hw->dev;\n\tdev->irq = hw->irq;\n\tdev->wdma_idx = hw->index;\n\tdev->version = hw->version;\n\n\tif (hw->eth->dma_dev == hw->eth->dev &&\n\t    of_dma_is_coherent(hw->eth->dev->of_node))\n\t\tmtk_eth_set_dma_device(hw->eth, hw->dev);\n\n\tret = mtk_wed_tx_buffer_alloc(dev);\n\tif (ret)\n\t\tgoto out;\n\n\tif (mtk_wed_get_rx_capa(dev)) {\n\t\tret = mtk_wed_rro_alloc(dev);\n\t\tif (ret)\n\t\t\tgoto out;\n\t}\n\n\tmtk_wed_hw_init_early(dev);\n\tif (hw->version == 1) {\n\t\tregmap_update_bits(hw->hifsys, HIFSYS_DMA_AG_MAP,\n\t\t\t\t   BIT(hw->index), 0);\n\t} else {\n\t\tdev->rev_id = wed_r32(dev, MTK_WED_REV_ID);\n\t\tret = mtk_wed_wo_init(hw);\n\t}\nout:\n\tif (ret) {\n\t\tdev_err(dev->hw->dev, \"failed to attach wed device\\n\");\n\t\t__mtk_wed_detach(dev);\n\t}\nunlock:\n\tmutex_unlock(&hw_lock);\n\n\treturn ret;\n}\n\nstatic int\nmtk_wed_tx_ring_setup(struct mtk_wed_device *dev, int idx, void __iomem *regs,\n\t\t      bool reset)\n{\n\tstruct mtk_wed_ring *ring = &dev->tx_ring[idx];\n\n\t \n\n\tif (WARN_ON(idx >= ARRAY_SIZE(dev->tx_ring)))\n\t\treturn -EINVAL;\n\n\tif (!reset && mtk_wed_ring_alloc(dev, ring, MTK_WED_TX_RING_SIZE,\n\t\t\t\t\t sizeof(*ring->desc), true))\n\t\treturn -ENOMEM;\n\n\tif (mtk_wed_wdma_rx_ring_setup(dev, idx, MTK_WED_WDMA_RING_SIZE,\n\t\t\t\t       reset))\n\t\treturn -ENOMEM;\n\n\tring->reg_base = MTK_WED_RING_TX(idx);\n\tring->wpdma = regs;\n\n\t \n\twpdma_tx_w32(dev, idx, MTK_WED_RING_OFS_BASE, ring->desc_phys);\n\twpdma_tx_w32(dev, idx, MTK_WED_RING_OFS_COUNT, MTK_WED_TX_RING_SIZE);\n\twpdma_tx_w32(dev, idx, MTK_WED_RING_OFS_CPU_IDX, 0);\n\n\twed_w32(dev, MTK_WED_WPDMA_RING_TX(idx) + MTK_WED_RING_OFS_BASE,\n\t\tring->desc_phys);\n\twed_w32(dev, MTK_WED_WPDMA_RING_TX(idx) + MTK_WED_RING_OFS_COUNT,\n\t\tMTK_WED_TX_RING_SIZE);\n\twed_w32(dev, MTK_WED_WPDMA_RING_TX(idx) + MTK_WED_RING_OFS_CPU_IDX, 0);\n\n\treturn 0;\n}\n\nstatic int\nmtk_wed_txfree_ring_setup(struct mtk_wed_device *dev, void __iomem *regs)\n{\n\tstruct mtk_wed_ring *ring = &dev->txfree_ring;\n\tint i, index = dev->hw->version == 1;\n\n\t \n\tring->reg_base = MTK_WED_RING_RX(index);\n\tring->wpdma = regs;\n\n\tfor (i = 0; i < 12; i += 4) {\n\t\tu32 val = readl(regs + i);\n\n\t\twed_w32(dev, MTK_WED_RING_RX(index) + i, val);\n\t\twed_w32(dev, MTK_WED_WPDMA_RING_RX(index) + i, val);\n\t}\n\n\treturn 0;\n}\n\nstatic int\nmtk_wed_rx_ring_setup(struct mtk_wed_device *dev, int idx, void __iomem *regs,\n\t\t      bool reset)\n{\n\tstruct mtk_wed_ring *ring = &dev->rx_ring[idx];\n\n\tif (WARN_ON(idx >= ARRAY_SIZE(dev->rx_ring)))\n\t\treturn -EINVAL;\n\n\tif (!reset && mtk_wed_ring_alloc(dev, ring, MTK_WED_RX_RING_SIZE,\n\t\t\t\t\t sizeof(*ring->desc), false))\n\t\treturn -ENOMEM;\n\n\tif (mtk_wed_wdma_tx_ring_setup(dev, idx, MTK_WED_WDMA_RING_SIZE,\n\t\t\t\t       reset))\n\t\treturn -ENOMEM;\n\n\tring->reg_base = MTK_WED_RING_RX_DATA(idx);\n\tring->wpdma = regs;\n\tring->flags |= MTK_WED_RING_CONFIGURED;\n\n\t \n\twpdma_rx_w32(dev, idx, MTK_WED_RING_OFS_BASE, ring->desc_phys);\n\twpdma_rx_w32(dev, idx, MTK_WED_RING_OFS_COUNT, MTK_WED_RX_RING_SIZE);\n\n\twed_w32(dev, MTK_WED_WPDMA_RING_RX_DATA(idx) + MTK_WED_RING_OFS_BASE,\n\t\tring->desc_phys);\n\twed_w32(dev, MTK_WED_WPDMA_RING_RX_DATA(idx) + MTK_WED_RING_OFS_COUNT,\n\t\tMTK_WED_RX_RING_SIZE);\n\n\treturn 0;\n}\n\nstatic u32\nmtk_wed_irq_get(struct mtk_wed_device *dev, u32 mask)\n{\n\tu32 val, ext_mask = MTK_WED_EXT_INT_STATUS_ERROR_MASK;\n\n\tif (dev->hw->version == 1)\n\t\text_mask |= MTK_WED_EXT_INT_STATUS_TX_DRV_R_RESP_ERR;\n\telse\n\t\text_mask |= MTK_WED_EXT_INT_STATUS_RX_FBUF_LO_TH |\n\t\t\t    MTK_WED_EXT_INT_STATUS_RX_FBUF_HI_TH |\n\t\t\t    MTK_WED_EXT_INT_STATUS_RX_DRV_COHERENT |\n\t\t\t    MTK_WED_EXT_INT_STATUS_TX_DMA_W_RESP_ERR;\n\n\tval = wed_r32(dev, MTK_WED_EXT_INT_STATUS);\n\twed_w32(dev, MTK_WED_EXT_INT_STATUS, val);\n\tval &= ext_mask;\n\tif (!dev->hw->num_flows)\n\t\tval &= ~MTK_WED_EXT_INT_STATUS_TKID_WO_PYLD;\n\tif (val && net_ratelimit())\n\t\tpr_err(\"mtk_wed%d: error status=%08x\\n\", dev->hw->index, val);\n\n\tval = wed_r32(dev, MTK_WED_INT_STATUS);\n\tval &= mask;\n\twed_w32(dev, MTK_WED_INT_STATUS, val);  \n\n\treturn val;\n}\n\nstatic void\nmtk_wed_irq_set_mask(struct mtk_wed_device *dev, u32 mask)\n{\n\tif (!dev->running)\n\t\treturn;\n\n\tmtk_wed_set_ext_int(dev, !!mask);\n\twed_w32(dev, MTK_WED_INT_MASK, mask);\n}\n\nint mtk_wed_flow_add(int index)\n{\n\tstruct mtk_wed_hw *hw = hw_list[index];\n\tint ret;\n\n\tif (!hw || !hw->wed_dev)\n\t\treturn -ENODEV;\n\n\tif (hw->num_flows) {\n\t\thw->num_flows++;\n\t\treturn 0;\n\t}\n\n\tmutex_lock(&hw_lock);\n\tif (!hw->wed_dev) {\n\t\tret = -ENODEV;\n\t\tgoto out;\n\t}\n\n\tret = hw->wed_dev->wlan.offload_enable(hw->wed_dev);\n\tif (!ret)\n\t\thw->num_flows++;\n\tmtk_wed_set_ext_int(hw->wed_dev, true);\n\nout:\n\tmutex_unlock(&hw_lock);\n\n\treturn ret;\n}\n\nvoid mtk_wed_flow_remove(int index)\n{\n\tstruct mtk_wed_hw *hw = hw_list[index];\n\n\tif (!hw)\n\t\treturn;\n\n\tif (--hw->num_flows)\n\t\treturn;\n\n\tmutex_lock(&hw_lock);\n\tif (!hw->wed_dev)\n\t\tgoto out;\n\n\thw->wed_dev->wlan.offload_disable(hw->wed_dev);\n\tmtk_wed_set_ext_int(hw->wed_dev, true);\n\nout:\n\tmutex_unlock(&hw_lock);\n}\n\nstatic int\nmtk_wed_setup_tc_block_cb(enum tc_setup_type type, void *type_data, void *cb_priv)\n{\n\tstruct mtk_wed_flow_block_priv *priv = cb_priv;\n\tstruct flow_cls_offload *cls = type_data;\n\tstruct mtk_wed_hw *hw = priv->hw;\n\n\tif (!tc_can_offload(priv->dev))\n\t\treturn -EOPNOTSUPP;\n\n\tif (type != TC_SETUP_CLSFLOWER)\n\t\treturn -EOPNOTSUPP;\n\n\treturn mtk_flow_offload_cmd(hw->eth, cls, hw->index);\n}\n\nstatic int\nmtk_wed_setup_tc_block(struct mtk_wed_hw *hw, struct net_device *dev,\n\t\t       struct flow_block_offload *f)\n{\n\tstruct mtk_wed_flow_block_priv *priv;\n\tstatic LIST_HEAD(block_cb_list);\n\tstruct flow_block_cb *block_cb;\n\tstruct mtk_eth *eth = hw->eth;\n\tflow_setup_cb_t *cb;\n\n\tif (!eth->soc->offload_version)\n\t\treturn -EOPNOTSUPP;\n\n\tif (f->binder_type != FLOW_BLOCK_BINDER_TYPE_CLSACT_INGRESS)\n\t\treturn -EOPNOTSUPP;\n\n\tcb = mtk_wed_setup_tc_block_cb;\n\tf->driver_block_list = &block_cb_list;\n\n\tswitch (f->command) {\n\tcase FLOW_BLOCK_BIND:\n\t\tblock_cb = flow_block_cb_lookup(f->block, cb, dev);\n\t\tif (block_cb) {\n\t\t\tflow_block_cb_incref(block_cb);\n\t\t\treturn 0;\n\t\t}\n\n\t\tpriv = kzalloc(sizeof(*priv), GFP_KERNEL);\n\t\tif (!priv)\n\t\t\treturn -ENOMEM;\n\n\t\tpriv->hw = hw;\n\t\tpriv->dev = dev;\n\t\tblock_cb = flow_block_cb_alloc(cb, dev, priv, NULL);\n\t\tif (IS_ERR(block_cb)) {\n\t\t\tkfree(priv);\n\t\t\treturn PTR_ERR(block_cb);\n\t\t}\n\n\t\tflow_block_cb_incref(block_cb);\n\t\tflow_block_cb_add(block_cb, f);\n\t\tlist_add_tail(&block_cb->driver_list, &block_cb_list);\n\t\treturn 0;\n\tcase FLOW_BLOCK_UNBIND:\n\t\tblock_cb = flow_block_cb_lookup(f->block, cb, dev);\n\t\tif (!block_cb)\n\t\t\treturn -ENOENT;\n\n\t\tif (!flow_block_cb_decref(block_cb)) {\n\t\t\tflow_block_cb_remove(block_cb, f);\n\t\t\tlist_del(&block_cb->driver_list);\n\t\t\tkfree(block_cb->cb_priv);\n\t\t}\n\t\treturn 0;\n\tdefault:\n\t\treturn -EOPNOTSUPP;\n\t}\n}\n\nstatic int\nmtk_wed_setup_tc(struct mtk_wed_device *wed, struct net_device *dev,\n\t\t enum tc_setup_type type, void *type_data)\n{\n\tstruct mtk_wed_hw *hw = wed->hw;\n\n\tif (hw->version < 2)\n\t\treturn -EOPNOTSUPP;\n\n\tswitch (type) {\n\tcase TC_SETUP_BLOCK:\n\tcase TC_SETUP_FT:\n\t\treturn mtk_wed_setup_tc_block(hw, dev, type_data);\n\tdefault:\n\t\treturn -EOPNOTSUPP;\n\t}\n}\n\nvoid mtk_wed_add_hw(struct device_node *np, struct mtk_eth *eth,\n\t\t    void __iomem *wdma, phys_addr_t wdma_phy,\n\t\t    int index)\n{\n\tstatic const struct mtk_wed_ops wed_ops = {\n\t\t.attach = mtk_wed_attach,\n\t\t.tx_ring_setup = mtk_wed_tx_ring_setup,\n\t\t.rx_ring_setup = mtk_wed_rx_ring_setup,\n\t\t.txfree_ring_setup = mtk_wed_txfree_ring_setup,\n\t\t.msg_update = mtk_wed_mcu_msg_update,\n\t\t.start = mtk_wed_start,\n\t\t.stop = mtk_wed_stop,\n\t\t.reset_dma = mtk_wed_reset_dma,\n\t\t.reg_read = wed_r32,\n\t\t.reg_write = wed_w32,\n\t\t.irq_get = mtk_wed_irq_get,\n\t\t.irq_set_mask = mtk_wed_irq_set_mask,\n\t\t.detach = mtk_wed_detach,\n\t\t.ppe_check = mtk_wed_ppe_check,\n\t\t.setup_tc = mtk_wed_setup_tc,\n\t};\n\tstruct device_node *eth_np = eth->dev->of_node;\n\tstruct platform_device *pdev;\n\tstruct mtk_wed_hw *hw;\n\tstruct regmap *regs;\n\tint irq;\n\n\tif (!np)\n\t\treturn;\n\n\tpdev = of_find_device_by_node(np);\n\tif (!pdev)\n\t\tgoto err_of_node_put;\n\n\tget_device(&pdev->dev);\n\tirq = platform_get_irq(pdev, 0);\n\tif (irq < 0)\n\t\tgoto err_put_device;\n\n\tregs = syscon_regmap_lookup_by_phandle(np, NULL);\n\tif (IS_ERR(regs))\n\t\tgoto err_put_device;\n\n\trcu_assign_pointer(mtk_soc_wed_ops, &wed_ops);\n\n\tmutex_lock(&hw_lock);\n\n\tif (WARN_ON(hw_list[index]))\n\t\tgoto unlock;\n\n\thw = kzalloc(sizeof(*hw), GFP_KERNEL);\n\tif (!hw)\n\t\tgoto unlock;\n\n\thw->node = np;\n\thw->regs = regs;\n\thw->eth = eth;\n\thw->dev = &pdev->dev;\n\thw->wdma_phy = wdma_phy;\n\thw->wdma = wdma;\n\thw->index = index;\n\thw->irq = irq;\n\thw->version = mtk_is_netsys_v1(eth) ? 1 : 2;\n\n\tif (hw->version == 1) {\n\t\thw->mirror = syscon_regmap_lookup_by_phandle(eth_np,\n\t\t\t\t\"mediatek,pcie-mirror\");\n\t\thw->hifsys = syscon_regmap_lookup_by_phandle(eth_np,\n\t\t\t\t\"mediatek,hifsys\");\n\t\tif (IS_ERR(hw->mirror) || IS_ERR(hw->hifsys)) {\n\t\t\tkfree(hw);\n\t\t\tgoto unlock;\n\t\t}\n\n\t\tif (!index) {\n\t\t\tregmap_write(hw->mirror, 0, 0);\n\t\t\tregmap_write(hw->mirror, 4, 0);\n\t\t}\n\t}\n\n\tmtk_wed_hw_add_debugfs(hw);\n\n\thw_list[index] = hw;\n\n\tmutex_unlock(&hw_lock);\n\n\treturn;\n\nunlock:\n\tmutex_unlock(&hw_lock);\nerr_put_device:\n\tput_device(&pdev->dev);\nerr_of_node_put:\n\tof_node_put(np);\n}\n\nvoid mtk_wed_exit(void)\n{\n\tint i;\n\n\trcu_assign_pointer(mtk_soc_wed_ops, NULL);\n\n\tsynchronize_rcu();\n\n\tfor (i = 0; i < ARRAY_SIZE(hw_list); i++) {\n\t\tstruct mtk_wed_hw *hw;\n\n\t\thw = hw_list[i];\n\t\tif (!hw)\n\t\t\tcontinue;\n\n\t\thw_list[i] = NULL;\n\t\tdebugfs_remove(hw->debugfs_dir);\n\t\tput_device(hw->dev);\n\t\tof_node_put(hw->node);\n\t\tkfree(hw);\n\t}\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}