<stg><name>make_fg_step.1</name>


<trans_list>

<trans id="746" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_357" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_346" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_346" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_357" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="6" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="22" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="24" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="25" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="29" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2932" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="42" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2943" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2943" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="44" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="45" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="47" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="49" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="50" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2956" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2956" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="53" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="55" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="0"/>
<literal name="icmp_ln2961" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="55" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="1"/>
<literal name="icmp_ln2961" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="57" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="60" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %depth_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %depth

]]></Node>
<StgValue><ssdm name="depth_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
entry:11 %zext_ln2849 = zext i4 %depth_read

]]></Node>
<StgValue><ssdm name="zext_ln2849"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %MAX_BL_SMALL_addr = getelementptr i8 %MAX_BL_SMALL, i64 0, i64 %zext_ln2849

]]></Node>
<StgValue><ssdm name="MAX_BL_SMALL_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:13 %u_204 = load i4 %MAX_BL_SMALL_addr

]]></Node>
<StgValue><ssdm name="u_204"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:16 %add_ln2850 = add i4 %depth_read, i4 1

]]></Node>
<StgValue><ssdm name="add_ln2850"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
entry:17 %zext_ln2850 = zext i4 %add_ln2850

]]></Node>
<StgValue><ssdm name="zext_ln2850"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %MAX_BL_SMALL_addr_2 = getelementptr i8 %MAX_BL_SMALL, i64 0, i64 %zext_ln2850

]]></Node>
<StgValue><ssdm name="MAX_BL_SMALL_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
entry:19 %tlen = load i4 %MAX_BL_SMALL_addr_2

]]></Node>
<StgValue><ssdm name="tlen"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %out_ntt_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_ntt

]]></Node>
<StgValue><ssdm name="out_ntt_read"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %in_ntt_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_ntt

]]></Node>
<StgValue><ssdm name="in_ntt_read"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="64">
<![CDATA[
entry:5 %empty = trunc i64 %data_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %zext_ln2847 = zext i32 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln2847"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %n = shl i64 1, i64 %zext_ln2847

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln2839_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %n, i32 1, i32 61

]]></Node>
<StgValue><ssdm name="trunc_ln2839_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:13 %u_204 = load i4 %MAX_BL_SMALL_addr

]]></Node>
<StgValue><ssdm name="u_204"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
entry:14 %zext_ln1510 = zext i8 %u_204

]]></Node>
<StgValue><ssdm name="zext_ln1510"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
entry:15 %zext_ln1510_1 = zext i8 %u_204

]]></Node>
<StgValue><ssdm name="zext_ln1510_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
entry:19 %tlen = load i4 %MAX_BL_SMALL_addr_2

]]></Node>
<StgValue><ssdm name="tlen"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
entry:20 %zext_ln2840 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln2840"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
entry:21 %zext_ln2840_1 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln2840_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="61" op_0_bw="8">
<![CDATA[
entry:22 %zext_ln2840_2 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln2840_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry:23 %mul_ln2858 = mul i61 %zext_ln2840_2, i61 %trunc_ln2839_1

]]></Node>
<StgValue><ssdm name="mul_ln2858"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="61">
<![CDATA[
entry:24 %trunc_ln2858 = trunc i61 %mul_ln2858

]]></Node>
<StgValue><ssdm name="trunc_ln2858"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
entry:25 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %mul_ln2858, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="61">
<![CDATA[
entry:26 %trunc_ln2858_2 = trunc i61 %mul_ln2858

]]></Node>
<StgValue><ssdm name="trunc_ln2858_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
entry:27 %trunc_ln2858_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln2858_2, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln2858_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %fs = add i64 %shl_ln, i64 %data_read

]]></Node>
<StgValue><ssdm name="fs"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:29 %add_ln2841 = add i15 %trunc_ln2858_1, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2841"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %shl_ln2859 = shl i64 %zext_ln1510, i64 %zext_ln2847

]]></Node>
<StgValue><ssdm name="shl_ln2859"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="62" op_1_bw="61" op_2_bw="1">
<![CDATA[
entry:31 %shl_ln2859_2 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %mul_ln2858, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2859_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry:32 %trunc_ln2859_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln2858_2, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln2859_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="64">
<![CDATA[
entry:33 %trunc_ln2859 = trunc i64 %shl_ln2859

]]></Node>
<StgValue><ssdm name="trunc_ln2859"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="64">
<![CDATA[
entry:34 %trunc_ln2859_2 = trunc i64 %shl_ln2859

]]></Node>
<StgValue><ssdm name="trunc_ln2859_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:35 %add_ln2859 = add i62 %shl_ln2859_2, i62 %trunc_ln2859

]]></Node>
<StgValue><ssdm name="add_ln2859"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:36 %add_ln2859_1 = add i13 %trunc_ln2859_1, i13 %trunc_ln2859_2

]]></Node>
<StgValue><ssdm name="add_ln2859_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:37 %shl_ln2859_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2859_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2859_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:38 %x_61 = add i15 %shl_ln2859_1, i15 %empty

]]></Node>
<StgValue><ssdm name="x_61"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:39 %add_ln2860 = add i13 %add_ln2859_1, i13 %trunc_ln2859_2

]]></Node>
<StgValue><ssdm name="add_ln2860"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:40 %shl_ln69 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2860, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:41 %gm = add i15 %shl_ln69, i15 %empty

]]></Node>
<StgValue><ssdm name="gm"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="64">
<![CDATA[
entry:42 %trunc_ln2861 = trunc i64 %n

]]></Node>
<StgValue><ssdm name="trunc_ln2861"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:43 %add_ln2861 = add i13 %add_ln2860, i13 %trunc_ln2861

]]></Node>
<StgValue><ssdm name="add_ln2861"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:44 %shl_ln70 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2861, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln70"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:45 %igm = add i15 %shl_ln70, i15 %empty

]]></Node>
<StgValue><ssdm name="igm"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:46 %add_ln2862 = add i13 %add_ln2861, i13 %trunc_ln2861

]]></Node>
<StgValue><ssdm name="add_ln2862"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:47 %shl_ln71 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2862, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln71"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:48 %t1 = add i15 %shl_ln71, i15 %empty

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="61" op_0_bw="64">
<![CDATA[
entry:49 %trunc_ln2863 = trunc i64 %shl_ln2859

]]></Node>
<StgValue><ssdm name="trunc_ln2863"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %shl_ln2863 = shl i64 %shl_ln2859, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln2863"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:51 %compare_src_dst = icmp_ugt  i64 %fs, i64 %data_read

]]></Node>
<StgValue><ssdm name="compare_src_dst"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
entry:52 %compare_n_to_0 = icmp_eq  i61 %trunc_ln2863, i61 0

]]></Node>
<StgValue><ssdm name="compare_n_to_0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:53 %br_ln2863 = br i1 %compare_src_dst, void %copy_forward, void %copy_backwards

]]></Node>
<StgValue><ssdm name="br_ln2863"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward:0 %br_ln2863 = br i1 %compare_n_to_0, void %copy_forward_loop.preheader, void %make_fg_step_loop1

]]></Node>
<StgValue><ssdm name="br_ln2863"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
copy_forward_loop.preheader:0 %index_ptr53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index_ptr53"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="64">
<![CDATA[
copy_forward_loop.preheader:1 %empty_347 = trunc i64 %data_read

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop.preheader:2 %store_ln0 = store i64 0, i64 %index_ptr53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop.preheader:3 %br_ln0 = br void %copy_forward_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards:0 %br_ln2863 = br i1 %compare_n_to_0, void %copy_backwards_loop.preheader, void %make_fg_step_loop1

]]></Node>
<StgValue><ssdm name="br_ln2863"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
copy_backwards_loop.preheader:0 %empty_335 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="64">
<![CDATA[
copy_backwards_loop.preheader:1 %empty_336 = trunc i64 %data_read

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
copy_backwards_loop.preheader:2 %tmp1 = add i2 %empty_336, i2 3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop.preheader:3 %store_ln2863 = store i64 %shl_ln2863, i64 %empty_335

]]></Node>
<StgValue><ssdm name="store_ln2863"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop.preheader:4 %br_ln0 = br void %copy_backwards_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
copy_forward_loop:0 %index_ptr53_load = load i64 %index_ptr53

]]></Node>
<StgValue><ssdm name="index_ptr53_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="64">
<![CDATA[
copy_forward_loop:1 %empty_348 = trunc i64 %index_ptr53_load

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="64">
<![CDATA[
copy_forward_loop:2 %empty_349 = trunc i64 %index_ptr53_load

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop:3 %empty_350 = add i15 %empty_348, i15 %empty

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop:4 %tmp_167 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_350, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop:5 %p_cast9_cast = zext i13 %tmp_167

]]></Node>
<StgValue><ssdm name="p_cast9_cast"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop:6 %vla18_addr_321 = getelementptr i32 %vla18, i64 0, i64 %p_cast9_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_321"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop:7 %vla18_load_213 = load i13 %vla18_addr_321

]]></Node>
<StgValue><ssdm name="vla18_load_213"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
copy_forward_loop:8 %empty_351 = add i2 %empty_349, i2 %empty_347

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_forward_loop:13 %empty_354 = add i15 %empty_348, i15 %add_ln2841

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_forward_loop:18 %tmp_169 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_354, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop:22 %index_increment = add i64 %index_ptr53_load, i64 1

]]></Node>
<StgValue><ssdm name="index_increment"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_forward_loop:23 %empty_357 = icmp_eq  i64 %index_increment, i64 %shl_ln2863

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
copy_forward_loop:7 %vla18_load_213 = load i13 %vla18_addr_321

]]></Node>
<StgValue><ssdm name="vla18_load_213"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_forward_loop:9 %tmp_168 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_351, i3 0

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
copy_forward_loop:10 %p_cast24 = zext i5 %tmp_168

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop:11 %empty_352 = lshr i32 %vla18_load_213, i32 %p_cast24

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
copy_forward_loop:12 %empty_353 = trunc i32 %empty_352

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
copy_forward_loop:14 %p_cast11_cast = zext i8 %empty_353

]]></Node>
<StgValue><ssdm name="p_cast11_cast"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="2">
<![CDATA[
copy_forward_loop:15 %p_cast25 = zext i2 %empty_351

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_forward_loop:16 %empty_355 = shl i4 1, i4 %p_cast25

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_forward_loop:17 %empty_356 = shl i32 %p_cast11_cast, i32 %p_cast24

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="13">
<![CDATA[
copy_forward_loop:19 %p_cast12_cast = zext i13 %tmp_169

]]></Node>
<StgValue><ssdm name="p_cast12_cast"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_forward_loop:20 %vla18_addr_322 = getelementptr i32 %vla18, i64 0, i64 %p_cast12_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_322"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_forward_loop:21 %store_ln2841 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_322, i32 %empty_356, i4 %empty_355

]]></Node>
<StgValue><ssdm name="store_ln2841"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_forward_loop:24 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_forward_loop:25 %br_ln2863 = br i1 %empty_357, void %copy_forward_loop.copy_forward_loop_crit_edge, void %make_fg_step_loop1.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2863"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_forward_loop.copy_forward_loop_crit_edge:0 %store_ln0 = store i64 %index_increment, i64 %index_ptr53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
copy_forward_loop.copy_forward_loop_crit_edge:1 %br_ln0 = br void %copy_forward_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
make_fg_step_loop1.loopexit:0 %br_ln0 = br void %make_fg_step_loop1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop:3 %index_ptr = add i64 %p_load, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="index_ptr"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop:9 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
copy_backwards_loop:11 %tmp_165 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_340, i3 0

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5">
<![CDATA[
copy_backwards_loop:12 %p_cast22 = zext i5 %tmp_165

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop:13 %empty_341 = lshr i32 %vla18_load, i32 %p_cast22

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
copy_backwards_loop:14 %empty_342 = trunc i32 %empty_341

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
copy_backwards_loop:16 %p_cast6_cast = zext i8 %empty_342

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="2">
<![CDATA[
copy_backwards_loop:17 %p_cast23 = zext i2 %empty_340

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
copy_backwards_loop:18 %empty_344 = shl i4 1, i4 %p_cast23

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_backwards_loop:19 %empty_345 = shl i32 %p_cast6_cast, i32 %p_cast22

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop:21 %p_cast7_cast = zext i13 %tmp_166

]]></Node>
<StgValue><ssdm name="p_cast7_cast"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop:22 %vla18_addr_320 = getelementptr i32 %vla18, i64 0, i64 %p_cast7_cast

]]></Node>
<StgValue><ssdm name="vla18_addr_320"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
copy_backwards_loop:23 %store_ln2841 = store void @_ssdm_op_Write.bram.p0i32, i13 %vla18_addr_320, i32 %empty_345, i4 %empty_344

]]></Node>
<StgValue><ssdm name="store_ln2841"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
copy_backwards_loop:24 %empty_346 = icmp_eq  i64 %index_ptr, i64 0

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
copy_backwards_loop:25 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_backwards_loop:26 %br_ln0 = br i1 %empty_346, void %copy_backwards_loop.copy_backwards_loop_crit_edge, void %make_fg_step_loop1.loopexit21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
copy_backwards_loop.copy_backwards_loop_crit_edge:0 %store_ln0 = store i64 %index_ptr, i64 %empty_335

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_346" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
copy_backwards_loop.copy_backwards_loop_crit_edge:1 %br_ln0 = br void %copy_backwards_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="compare_n_to_0" val="0"/>
<literal name="empty_346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
make_fg_step_loop1.loopexit21:0 %br_ln0 = br void %make_fg_step_loop1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_346" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32">
<![CDATA[
make_fg_step_loop1:0 %u_134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_134"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_346" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
make_fg_step_loop1:1 %sub = add i32 %logn_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_346" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
make_fg_step_loop1:2 %store_ln2869 = store i8 0, i8 %u_134

]]></Node>
<StgValue><ssdm name="store_ln2869"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compare_n_to_0" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="1"/>
<literal name="empty_346" val="1"/>
</and_exp><and_exp><literal name="compare_src_dst" val="0"/>
<literal name="empty_357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
make_fg_step_loop1:3 %br_ln2869 = br void %VITIS_LOOP_2880_1

]]></Node>
<StgValue><ssdm name="br_ln2869"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
copy_backwards_loop:0 %p_load = load i64 %empty_335

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="64">
<![CDATA[
copy_backwards_loop:1 %empty_337 = trunc i64 %p_load

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="64">
<![CDATA[
copy_backwards_loop:2 %empty_338 = trunc i64 %p_load

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop:4 %index_ptr_cast = add i15 %empty_338, i15 32767

]]></Node>
<StgValue><ssdm name="index_ptr_cast"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop:5 %empty_339 = add i15 %index_ptr_cast, i15 %empty

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop:6 %tmp_164 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_339, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="13">
<![CDATA[
copy_backwards_loop:7 %p_cast4_cast = zext i13 %tmp_164

]]></Node>
<StgValue><ssdm name="p_cast4_cast"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_backwards_loop:8 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %p_cast4_cast

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="13">
<![CDATA[
copy_backwards_loop:9 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
copy_backwards_loop:10 %empty_340 = add i2 %tmp1, i2 %empty_337

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
copy_backwards_loop:15 %empty_343 = add i15 %index_ptr_cast, i15 %add_ln2841

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
copy_backwards_loop:20 %tmp_166 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty_343, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2880_1:0 %u_205 = load i8 %u_134

]]></Node>
<StgValue><ssdm name="u_205"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2880_1:1 %zext_ln2869 = zext i8 %u_205

]]></Node>
<StgValue><ssdm name="zext_ln2869"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2880_1:2 %zext_ln2869_1 = zext i8 %u_205

]]></Node>
<StgValue><ssdm name="zext_ln2869_1"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2880_1:3 %icmp_ln2869 = icmp_eq  i8 %u_205, i8 %u_204

]]></Node>
<StgValue><ssdm name="icmp_ln2869"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_2880_1:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 209, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2880_1:5 %u_211 = add i8 %u_205, i8 1

]]></Node>
<StgValue><ssdm name="u_211"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2880_1:6 %br_ln2869 = br i1 %icmp_ln2869, void %VITIS_LOOP_2880_1.split, void %for.end86.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2869"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2880_1.split:1 %PRIMES_p_addr = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln2869

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2880_1.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2880_1.split:35 %PRIMES_g_addr = getelementptr i31 %PRIMES_g, i64 0, i64 %zext_ln2869

]]></Node>
<StgValue><ssdm name="PRIMES_g_addr"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="31" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2880_1.split:36 %PRIMES_g_load = load i10 %PRIMES_g_addr

]]></Node>
<StgValue><ssdm name="PRIMES_g_load"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="32">
<![CDATA[
for.end86.loopexit:0 %u_135 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_135"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31">
<![CDATA[
for.end86.loopexit:1 %call_ln2926 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %add_ln2841, i9 %zext_ln1510_1, i9 %zext_ln1510_1, i64 %n, i1 1, i15 %gm, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln2926"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2869" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end86.loopexit:8 %store_ln2932 = store i8 %u_204, i8 %u_135

]]></Node>
<StgValue><ssdm name="store_ln2932"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2880_1.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2880_1.split:3 %trunc_ln2871 = trunc i25 %p

]]></Node>
<StgValue><ssdm name="trunc_ln2871"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2880_1.split:4 %sext_ln2871 = sext i25 %p

]]></Node>
<StgValue><ssdm name="sext_ln2871"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_2880_1.split:6 %y = sub i24 2, i24 %trunc_ln2871

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="24">
<![CDATA[
VITIS_LOOP_2880_1.split:7 %zext_ln656 = zext i24 %y

]]></Node>
<StgValue><ssdm name="zext_ln656"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:8 %mul_ln656 = mul i31 %sext_ln2871, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="mul_ln656"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:9 %sub_ln656 = sub i31 2, i31 %mul_ln656

]]></Node>
<StgValue><ssdm name="sub_ln656"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:10 %y_61 = mul i31 %sub_ln656, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="y_61"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="31" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2880_1.split:36 %PRIMES_g_load = load i10 %PRIMES_g_addr

]]></Node>
<StgValue><ssdm name="PRIMES_g_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="216" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:11 %mul_ln657 = mul i31 %sext_ln2871, i31 %y_61

]]></Node>
<StgValue><ssdm name="mul_ln657"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:12 %sub_ln657 = sub i31 2, i31 %mul_ln657

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:13 %y_64 = mul i31 %sub_ln657, i31 %y_61

]]></Node>
<StgValue><ssdm name="y_64"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:14 %mul_ln658 = mul i31 %sext_ln2871, i31 %y_64

]]></Node>
<StgValue><ssdm name="mul_ln658"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:15 %sub_ln658 = sub i31 2, i31 %mul_ln658

]]></Node>
<StgValue><ssdm name="sub_ln658"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:16 %y_65 = mul i31 %sub_ln658, i31 %y_64

]]></Node>
<StgValue><ssdm name="y_65"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:17 %mul_ln659 = mul i31 %sext_ln2871, i31 %y_65

]]></Node>
<StgValue><ssdm name="mul_ln659"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:18 %sub_ln659 = sub i31 2, i31 %mul_ln659

]]></Node>
<StgValue><ssdm name="sub_ln659"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:19 %y_70 = sub i31 0, i31 %y_65

]]></Node>
<StgValue><ssdm name="y_70"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:20 %p0i = mul i31 %sub_ln659, i31 %y_70

]]></Node>
<StgValue><ssdm name="p0i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:5 %zext_ln2871 = zext i31 %sext_ln2871

]]></Node>
<StgValue><ssdm name="zext_ln2871"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:21 %zext_ln2871_1 = zext i31 %p0i

]]></Node>
<StgValue><ssdm name="zext_ln2871_1"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_2880_1.split:22 %sub_ln685_6 = sub i24 0, i24 %trunc_ln2871

]]></Node>
<StgValue><ssdm name="sub_ln685_6"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="25" op_0_bw="25" op_1_bw="24" op_2_bw="1">
<![CDATA[
VITIS_LOOP_2880_1.split:23 %shl_ln72 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %sub_ln685_6, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2880_1.split:24 %zext_ln685 = zext i25 %shl_ln72

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2880_1.split:25 %sub_ln685 = sub i32 %zext_ln685, i32 %zext_ln2871

]]></Node>
<StgValue><ssdm name="sub_ln685"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_2880_1.split:26 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685, i32 31

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_2880_1.split:27 %select_ln685 = select i1 %tmp_195, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_2880_1.split:28 %and_ln685 = and i25 %p, i25 %select_ln685

]]></Node>
<StgValue><ssdm name="and_ln685"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2880_1.split:29 %sext_ln685 = sext i25 %and_ln685

]]></Node>
<StgValue><ssdm name="sext_ln685"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2880_1.split:30 %zext_ln685_9 = zext i31 %sext_ln685

]]></Node>
<StgValue><ssdm name="zext_ln685_9"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2880_1.split:31 %z = add i32 %zext_ln685_9, i32 %sub_ln685

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2880_1.split:32 %z_103 = call i32 @modp_montymul, i32 %z, i32 %z, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="z_103"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10">
<![CDATA[
VITIS_LOOP_2880_1.split:37 %call_ln2878 = call void @modp_mkgm2.1, i32 %vla18, i15 %gm, i15 %igm, i32 %logn_read, i31 %PRIMES_g_load, i25 %p, i31 %p0i, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln2878"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2880_1.split:0 %specloopname_ln2839 = specloopname void @_ssdm_op_SpecLoopName, void @empty_141

]]></Node>
<StgValue><ssdm name="specloopname_ln2839"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2880_1.split:33 %z_104 = call i32 @modp_montymul, i32 %z_103, i32 %z_103, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="z_104"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2880_1.split:34 %z_106 = call i32 @modp_montymul, i32 %z_104, i32 %z_104, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="z_106"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10">
<![CDATA[
VITIS_LOOP_2880_1.split:37 %call_ln2878 = call void @modp_mkgm2.1, i32 %vla18, i15 %gm, i15 %igm, i32 %logn_read, i31 %PRIMES_g_load, i25 %p, i31 %p0i, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln2878"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_2880_1.split:38 %add_ln2872 = add i13 %zext_ln2869_1, i13 %trunc_ln2859_1

]]></Node>
<StgValue><ssdm name="add_ln2872"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2880_1.split:39 %br_ln2880 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2880"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:0 %v = phi i64 0, void %VITIS_LOOP_2880_1.split, i64 %v_39, void %for.inc.split

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:1 %idx = phi i64 0, void %VITIS_LOOP_2880_1.split, i64 %add_ln2880_2, void %for.inc.split

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %icmp_ln2880 = icmp_eq  i64 %v, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2880"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:3 %v_39 = add i64 %v, i64 1

]]></Node>
<StgValue><ssdm name="v_39"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln2880 = br i1 %icmp_ln2880, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln2880"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="64">
<![CDATA[
for.inc.split:1 %trunc_ln2872 = trunc i64 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln2872"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:2 %add_ln2872_1 = add i13 %trunc_ln2872, i13 %add_ln2872

]]></Node>
<StgValue><ssdm name="add_ln2872_1"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.split:3 %shl_ln74 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2872_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln74"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:4 %x = add i15 %shl_ln74, i15 %empty

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:6 %zext_ln2881 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln2881"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %vla18_addr_323 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2881

]]></Node>
<StgValue><ssdm name="vla18_addr_323"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:8 %vla18_load_214 = load i13 %vla18_addr_323

]]></Node>
<StgValue><ssdm name="vla18_load_214"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="64">
<![CDATA[
for.inc.split:9 %trunc_ln2881 = trunc i64 %v

]]></Node>
<StgValue><ssdm name="trunc_ln2881"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %add_ln2880_2 = add i64 %zext_ln1510, i64 %idx

]]></Node>
<StgValue><ssdm name="add_ln2880_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln2872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_137

]]></Node>
<StgValue><ssdm name="specloopname_ln2872"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:8 %vla18_load_214 = load i13 %vla18_addr_323

]]></Node>
<StgValue><ssdm name="vla18_load_214"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:10 %add_ln2881 = add i13 %trunc_ln2881, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2881"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.split:11 %shl_ln75 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2881, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln75"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:12 %add_ln2881_1 = add i15 %shl_ln75, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2881_1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:13 %lshr_ln2881_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2881_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2881_1"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:14 %zext_ln2881_1 = zext i13 %lshr_ln2881_1

]]></Node>
<StgValue><ssdm name="zext_ln2881_1"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %vla18_addr_324 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2881_1

]]></Node>
<StgValue><ssdm name="vla18_addr_324"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:16 %store_ln2881 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_324, i32 %vla18_load_214, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2881"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln2880 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2880"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="271" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.end:0 %z_124 = call i32 @modp_montymul, i32 %z_106, i32 %z_106, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="z_124"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.end:1 %z_2 = call i32 @modp_montymul, i32 %z_124, i32 %z_124, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32">
<![CDATA[
for.end:2 %trunc_ln757 = trunc i32 %z_2

]]></Node>
<StgValue><ssdm name="trunc_ln757"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.end:3 %select_ln757_4 = select i1 %trunc_ln757, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757_4"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.end:4 %and_ln757_4 = and i25 %p, i25 %select_ln757_4

]]></Node>
<StgValue><ssdm name="and_ln757_4"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="25">
<![CDATA[
for.end:5 %sext_ln2880 = sext i25 %and_ln757_4

]]></Node>
<StgValue><ssdm name="sext_ln2880"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="31">
<![CDATA[
for.end:6 %zext_ln2880 = zext i31 %sext_ln2880

]]></Node>
<StgValue><ssdm name="zext_ln2880"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.end:7 %shl_ln73 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2872, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end:8 %x_62 = add i15 %shl_ln73, i15 %empty

]]></Node>
<StgValue><ssdm name="x_62"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:9 %add_ln757_4 = add i32 %zext_ln2880, i32 %z_2

]]></Node>
<StgValue><ssdm name="add_ln757_4"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:10 %z_125 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="z_125"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="31">
<![CDATA[
for.end:11 %zext_ln757_12 = zext i31 %z_125

]]></Node>
<StgValue><ssdm name="zext_ln757_12"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:12 %br_ln2883 = br i1 %in_ntt_read, void %if.then, void %VITIS_LOOP_2886_2

]]></Node>
<StgValue><ssdm name="br_ln2883"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
if.then:0 %call_ln2884 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2884"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="285" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
if.then:0 %call_ln2884 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2884"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln2885 = br void %VITIS_LOOP_2886_2

]]></Node>
<StgValue><ssdm name="br_ln2885"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2886_2:0 %shl_ln76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_205, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln76"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2886_2:1 %zext_ln2886 = zext i10 %shl_ln76

]]></Node>
<StgValue><ssdm name="zext_ln2886"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2886_2:2 %x_45 = add i15 %zext_ln2886, i15 %empty

]]></Node>
<StgValue><ssdm name="x_45"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2886_2:3 %br_ln2886 = br void %for.inc36

]]></Node>
<StgValue><ssdm name="br_ln2886"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc36:0 %v_38 = phi i63 0, void %VITIS_LOOP_2886_2, i63 %v_41, void %for.inc36.split

]]></Node>
<StgValue><ssdm name="v_38"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc36:1 %idx177 = phi i64 0, void %VITIS_LOOP_2886_2, i64 %add_ln2886_1, void %for.inc36.split

]]></Node>
<StgValue><ssdm name="idx177"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc36:2 %icmp_ln2886 = icmp_eq  i63 %v_38, i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln2886"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc36:3 %v_41 = add i63 %v_38, i63 1

]]></Node>
<StgValue><ssdm name="v_41"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc36:4 %br_ln2886 = br i1 %icmp_ln2886, void %for.inc36.split, void %for.end39.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2886"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="64">
<![CDATA[
for.inc36.split:1 %trunc_ln2872_1 = trunc i64 %idx177

]]></Node>
<StgValue><ssdm name="trunc_ln2872_1"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="63">
<![CDATA[
for.inc36.split:5 %trunc_ln2889 = trunc i63 %v_38

]]></Node>
<StgValue><ssdm name="trunc_ln2889"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
for.inc36.split:6 %shl_ln78 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln2889, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln78"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc36.split:7 %add_ln2889 = add i13 %shl_ln78, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2889"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc36.split:8 %shl_ln2889_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2889, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2889_1"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc36.split:9 %add_ln2889_1 = add i15 %shl_ln2889_1, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2889_1"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36.split:10 %lshr_ln68 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2889_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln68"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="13">
<![CDATA[
for.inc36.split:11 %zext_ln2889 = zext i13 %lshr_ln68

]]></Node>
<StgValue><ssdm name="zext_ln2889"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.split:12 %vla18_addr_325 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2889

]]></Node>
<StgValue><ssdm name="vla18_addr_325"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.split:13 %w0 = load i13 %vla18_addr_325

]]></Node>
<StgValue><ssdm name="w0"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc36.split:14 %or_ln2890 = or i13 %shl_ln78, i13 1

]]></Node>
<StgValue><ssdm name="or_ln2890"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc36.split:15 %add_ln2890 = add i13 %or_ln2890, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2890"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc36.split:16 %shl_ln79 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2890, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln79"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc36.split:17 %add_ln2890_1 = add i15 %shl_ln79, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2890_1"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36.split:18 %lshr_ln69 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2890_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln69"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="13">
<![CDATA[
for.inc36.split:19 %zext_ln2890 = zext i13 %lshr_ln69

]]></Node>
<StgValue><ssdm name="zext_ln2890"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.split:20 %vla18_addr_326 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2890

]]></Node>
<StgValue><ssdm name="vla18_addr_326"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.split:21 %w1 = load i13 %vla18_addr_326

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc36.split:28 %add_ln2886_1 = add i64 %zext_ln2840, i64 %idx177

]]></Node>
<StgValue><ssdm name="add_ln2886_1"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end39.loopexit:0 %br_ln2894 = br i1 %in_ntt_read, void %VITIS_LOOP_2898_3, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln2894"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="1"/>
<literal name="icmp_ln2886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then41:0 %call_ln2895 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_62, i9 %zext_ln1510_1, i15 %igm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2895"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="317" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.split:13 %w0 = load i13 %vla18_addr_325

]]></Node>
<StgValue><ssdm name="w0"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="13">
<![CDATA[
for.inc36.split:21 %w1 = load i13 %vla18_addr_326

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc36.split:22 %tmp = call i32 @modp_montymul, i32 %w0, i32 %w1, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc36.split:0 %specloopname_ln2872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_138

]]></Node>
<StgValue><ssdm name="specloopname_ln2872"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc36.split:2 %add_ln2872_3 = add i13 %trunc_ln2872_1, i13 %zext_ln2869_1

]]></Node>
<StgValue><ssdm name="add_ln2872_3"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc36.split:3 %shl_ln2872_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2872_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2872_1"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc36.split:4 %x_50 = add i15 %shl_ln2872_1, i15 %empty

]]></Node>
<StgValue><ssdm name="x_50"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc36.split:23 %tmp_s = call i32 @modp_montymul, i32 %tmp, i32 %zext_ln757_12, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36.split:24 %lshr_ln70 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_50, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln70"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="13">
<![CDATA[
for.inc36.split:25 %zext_ln2891 = zext i13 %lshr_ln70

]]></Node>
<StgValue><ssdm name="zext_ln2891"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36.split:26 %vla18_addr_327 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2891

]]></Node>
<StgValue><ssdm name="vla18_addr_327"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc36.split:27 %store_ln2891 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_327, i32 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2891"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
for.inc36.split:29 %br_ln2886 = br void %for.inc36

]]></Node>
<StgValue><ssdm name="br_ln2886"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="330" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then41:0 %call_ln2895 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_62, i9 %zext_ln1510_1, i15 %igm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2895"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
if.then41:1 %br_ln2896 = br void %VITIS_LOOP_2898_3

]]></Node>
<StgValue><ssdm name="br_ln2896"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_2898_3:0 %add_ln2872_5 = add i13 %zext_ln2869_1, i13 %add_ln2859_1

]]></Node>
<StgValue><ssdm name="add_ln2872_5"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2898_3:1 %br_ln2898 = br void %for.inc49

]]></Node>
<StgValue><ssdm name="br_ln2898"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc49:0 %v_42 = phi i64 0, void %VITIS_LOOP_2898_3, i64 %v_47, void %for.inc49.split

]]></Node>
<StgValue><ssdm name="v_42"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc49:1 %idx179 = phi i64 0, void %VITIS_LOOP_2898_3, i64 %add_ln2898_2, void %for.inc49.split

]]></Node>
<StgValue><ssdm name="idx179"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49:2 %icmp_ln2898 = icmp_eq  i64 %v_42, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2898"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49:3 %v_47 = add i64 %v_42, i64 1

]]></Node>
<StgValue><ssdm name="v_47"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc49:4 %br_ln2898 = br i1 %icmp_ln2898, void %for.inc49.split, void %for.end52

]]></Node>
<StgValue><ssdm name="br_ln2898"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="64">
<![CDATA[
for.inc49.split:1 %trunc_ln2872_2 = trunc i64 %idx179

]]></Node>
<StgValue><ssdm name="trunc_ln2872_2"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc49.split:2 %add_ln2872_6 = add i13 %trunc_ln2872_2, i13 %add_ln2872_5

]]></Node>
<StgValue><ssdm name="add_ln2872_6"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc49.split:3 %shl_ln2872_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2872_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2872_2"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc49.split:4 %x_54 = add i15 %shl_ln2872_2, i15 %empty

]]></Node>
<StgValue><ssdm name="x_54"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49.split:5 %lshr_ln76 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_54, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln76"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="13">
<![CDATA[
for.inc49.split:6 %zext_ln2899 = zext i13 %lshr_ln76

]]></Node>
<StgValue><ssdm name="zext_ln2899"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49.split:7 %vla18_addr_334 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2899

]]></Node>
<StgValue><ssdm name="vla18_addr_334"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="13">
<![CDATA[
for.inc49.split:8 %vla18_load_221 = load i13 %vla18_addr_334

]]></Node>
<StgValue><ssdm name="vla18_load_221"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="64">
<![CDATA[
for.inc49.split:9 %trunc_ln2899 = trunc i64 %v_42

]]></Node>
<StgValue><ssdm name="trunc_ln2899"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49.split:17 %add_ln2898_2 = add i64 %zext_ln1510, i64 %idx179

]]></Node>
<StgValue><ssdm name="add_ln2898_2"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.end52:0 %shl_ln86 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2872_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln86"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.end52:1 %x_63 = add i15 %shl_ln86, i15 %empty

]]></Node>
<StgValue><ssdm name="x_63"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end52:2 %br_ln2901 = br i1 %in_ntt_read, void %if.then54, void %VITIS_LOOP_2904_4

]]></Node>
<StgValue><ssdm name="br_ln2901"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="0"/>
<literal name="icmp_ln2898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then54:0 %call_ln2902 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2902"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc49.split:0 %specloopname_ln2872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_139

]]></Node>
<StgValue><ssdm name="specloopname_ln2872"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="13">
<![CDATA[
for.inc49.split:8 %vla18_load_221 = load i13 %vla18_addr_334

]]></Node>
<StgValue><ssdm name="vla18_load_221"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc49.split:10 %add_ln2899 = add i13 %trunc_ln2899, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2899"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc49.split:11 %shl_ln87 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2899, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln87"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc49.split:12 %add_ln2899_1 = add i15 %shl_ln87, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2899_1"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49.split:13 %lshr_ln2899_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2899_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2899_1"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="13">
<![CDATA[
for.inc49.split:14 %zext_ln2899_1 = zext i13 %lshr_ln2899_1

]]></Node>
<StgValue><ssdm name="zext_ln2899_1"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49.split:15 %vla18_addr_335 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2899_1

]]></Node>
<StgValue><ssdm name="vla18_addr_335"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc49.split:16 %store_ln2899 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_335, i32 %vla18_load_221, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2899"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
for.inc49.split:18 %br_ln2898 = br void %for.inc49

]]></Node>
<StgValue><ssdm name="br_ln2898"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="363" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then54:0 %call_ln2902 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2902"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
if.then54:1 %br_ln2903 = br void %VITIS_LOOP_2904_4

]]></Node>
<StgValue><ssdm name="br_ln2903"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_2904_4:0 %add_ln2872_9 = add i13 %zext_ln2869_1, i13 %trunc_ln2858

]]></Node>
<StgValue><ssdm name="add_ln2872_9"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2904_4:1 %shl_ln89 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2872_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln89"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2904_4:2 %x_58 = add i15 %shl_ln89, i15 %empty

]]></Node>
<StgValue><ssdm name="x_58"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2904_4:3 %br_ln2904 = br void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln2904"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc70:0 %v_48 = phi i63 0, void %VITIS_LOOP_2904_4, i63 %v_51, void %for.inc70.split

]]></Node>
<StgValue><ssdm name="v_48"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc70:1 %idx181 = phi i64 0, void %VITIS_LOOP_2904_4, i64 %add_ln2904_1, void %for.inc70.split

]]></Node>
<StgValue><ssdm name="idx181"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc70:2 %icmp_ln2904 = icmp_eq  i63 %v_48, i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln2904"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc70:3 %v_51 = add i63 %v_48, i63 1

]]></Node>
<StgValue><ssdm name="v_51"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc70:4 %br_ln2904 = br i1 %icmp_ln2904, void %for.inc70.split, void %for.end73.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2904"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="64">
<![CDATA[
for.inc70.split:1 %trunc_ln2872_3 = trunc i64 %idx181

]]></Node>
<StgValue><ssdm name="trunc_ln2872_3"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc70.split:2 %add_ln2872_8 = add i13 %trunc_ln2872_3, i13 %add_ln2872_9

]]></Node>
<StgValue><ssdm name="add_ln2872_8"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="63">
<![CDATA[
for.inc70.split:5 %trunc_ln2907 = trunc i63 %v_48

]]></Node>
<StgValue><ssdm name="trunc_ln2907"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
for.inc70.split:6 %shl_ln93 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln2907, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln93"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc70.split:7 %add_ln2907 = add i13 %shl_ln93, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2907"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc70.split:8 %shl_ln2907_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2907, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2907_1"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc70.split:9 %add_ln2907_1 = add i15 %shl_ln2907_1, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2907_1"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.split:10 %lshr_ln81 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2907_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln81"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="13">
<![CDATA[
for.inc70.split:11 %zext_ln2907 = zext i13 %lshr_ln81

]]></Node>
<StgValue><ssdm name="zext_ln2907"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.split:12 %vla18_addr_342 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2907

]]></Node>
<StgValue><ssdm name="vla18_addr_342"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="13">
<![CDATA[
for.inc70.split:13 %w0_4 = load i13 %vla18_addr_342

]]></Node>
<StgValue><ssdm name="w0_4"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc70.split:14 %or_ln2908 = or i13 %shl_ln93, i13 1

]]></Node>
<StgValue><ssdm name="or_ln2908"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc70.split:15 %add_ln2908 = add i13 %or_ln2908, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2908"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc70.split:16 %shl_ln94 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2908, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln94"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc70.split:17 %add_ln2908_1 = add i15 %shl_ln94, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2908_1"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.split:18 %lshr_ln82 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2908_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="13">
<![CDATA[
for.inc70.split:19 %zext_ln2908 = zext i13 %lshr_ln82

]]></Node>
<StgValue><ssdm name="zext_ln2908"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.split:20 %vla18_addr_343 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2908

]]></Node>
<StgValue><ssdm name="vla18_addr_343"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="13">
<![CDATA[
for.inc70.split:21 %w1_4 = load i13 %vla18_addr_343

]]></Node>
<StgValue><ssdm name="w1_4"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc70.split:28 %add_ln2904_1 = add i64 %zext_ln2840, i64 %idx181

]]></Node>
<StgValue><ssdm name="add_ln2904_1"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2904" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end73.loopexit:0 %br_ln2912 = br i1 %in_ntt_read, void %if.end77, void %if.then75

]]></Node>
<StgValue><ssdm name="br_ln2912"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="1"/>
<literal name="icmp_ln2904" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then75:0 %call_ln2913 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_63, i9 %zext_ln1510_1, i15 %igm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2913"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="396" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="13">
<![CDATA[
for.inc70.split:13 %w0_4 = load i13 %vla18_addr_342

]]></Node>
<StgValue><ssdm name="w0_4"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="13">
<![CDATA[
for.inc70.split:21 %w1_4 = load i13 %vla18_addr_343

]]></Node>
<StgValue><ssdm name="w1_4"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc70.split:22 %tmp_82 = call i32 @modp_montymul, i32 %w0_4, i32 %w1_4, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc70.split:23 %tmp_83 = call i32 @modp_montymul, i32 %tmp_82, i32 %zext_ln757_12, i32 %zext_ln2871, i32 %zext_ln2871_1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc70.split:0 %specloopname_ln2872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_140

]]></Node>
<StgValue><ssdm name="specloopname_ln2872"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc70.split:3 %shl_ln2872_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2872_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2872_3"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc70.split:4 %x_60 = add i15 %shl_ln2872_3, i15 %empty

]]></Node>
<StgValue><ssdm name="x_60"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.split:24 %lshr_ln83 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_60, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln83"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="13">
<![CDATA[
for.inc70.split:25 %zext_ln2909 = zext i13 %lshr_ln83

]]></Node>
<StgValue><ssdm name="zext_ln2909"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.split:26 %vla18_addr_344 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2909

]]></Node>
<StgValue><ssdm name="vla18_addr_344"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc70.split:27 %store_ln2909 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_344, i32 %tmp_83, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2909"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
for.inc70.split:29 %br_ln2904 = br void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln2904"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="408" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then75:0 %call_ln2913 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_63, i9 %zext_ln1510_1, i15 %igm, i32 %logn_read, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2913"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_ntt_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
if.then75:1 %br_ln2914 = br void %if.end77

]]></Node>
<StgValue><ssdm name="br_ln2914"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end77:0 %br_ln2916 = br i1 %out_ntt_read, void %if.then79, void %for.inc84

]]></Node>
<StgValue><ssdm name="br_ln2916"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="411" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then79:0 %call_ln2917 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_45, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2917"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="412" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then79:0 %call_ln2917 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_45, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2917"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="413" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then79:1 %call_ln2918 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_58, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2918"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="414" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then79:1 %call_ln2918 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_58, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2918"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
if.then79:2 %br_ln2919 = br void %for.inc84

]]></Node>
<StgValue><ssdm name="br_ln2919"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84:0 %store_ln2869 = store i8 %u_211, i8 %u_134

]]></Node>
<StgValue><ssdm name="store_ln2869"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
for.inc84:1 %br_ln2869 = br void %VITIS_LOOP_2880_1

]]></Node>
<StgValue><ssdm name="br_ln2869"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="418" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31">
<![CDATA[
for.end86.loopexit:1 %call_ln2926 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %add_ln2841, i9 %zext_ln1510_1, i9 %zext_ln1510_1, i64 %n, i1 1, i15 %gm, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln2926"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="419" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end86.loopexit:2 %call_ln2927 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %x_61, i9 %zext_ln1510_1, i9 %zext_ln1510_1, i64 %n, i1 1, i15 %gm, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln2927"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="420" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end86.loopexit:2 %call_ln2927 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %x_61, i9 %zext_ln1510_1, i9 %zext_ln1510_1, i64 %n, i1 1, i15 %gm, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln2927"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end86.loopexit:3 %u_133 = add i8 %u_204, i8 255

]]></Node>
<StgValue><ssdm name="u_133"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="8">
<![CDATA[
for.end86.loopexit:4 %x_assign_95_cast = zext i8 %u_133

]]></Node>
<StgValue><ssdm name="x_assign_95_cast"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="62" op_0_bw="8">
<![CDATA[
for.end86.loopexit:5 %x_assign_cast26 = zext i8 %u_204

]]></Node>
<StgValue><ssdm name="x_assign_cast26"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="8">
<![CDATA[
for.end86.loopexit:6 %zext_ln1510_2 = zext i8 %u_133

]]></Node>
<StgValue><ssdm name="zext_ln1510_2"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="8">
<![CDATA[
for.end86.loopexit:7 %zext_ln2932 = zext i8 %u_133

]]></Node>
<StgValue><ssdm name="zext_ln2932"/></StgValue>
</operation>

<operation id="426" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
for.end86.loopexit:9 %br_ln2932 = br void %VITIS_LOOP_2943_5

]]></Node>
<StgValue><ssdm name="br_ln2932"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="427" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2943_5:0 %u_206 = load i8 %u_135

]]></Node>
<StgValue><ssdm name="u_206"/></StgValue>
</operation>

<operation id="428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2943_5:1 %zext_ln2932_1 = zext i8 %u_206

]]></Node>
<StgValue><ssdm name="zext_ln2932_1"/></StgValue>
</operation>

<operation id="429" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2943_5:2 %zext_ln2932_2 = zext i8 %u_206

]]></Node>
<StgValue><ssdm name="zext_ln2932_2"/></StgValue>
</operation>

<operation id="430" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2943_5:3 %icmp_ln2932 = icmp_ult  i8 %u_206, i8 %tlen

]]></Node>
<StgValue><ssdm name="icmp_ln2932"/></StgValue>
</operation>

<operation id="431" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2943_5:4 %br_ln2932 = br i1 %icmp_ln2932, void %for.end165.loopexit, void %VITIS_LOOP_2943_5.split

]]></Node>
<StgValue><ssdm name="br_ln2932"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2932" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2943_5.split:1 %PRIMES_p_addr_4 = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln2932_1

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr_4"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2932" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2943_5.split:2 %p_4 = load i10 %PRIMES_p_addr_4

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0">
<![CDATA[
for.end165.loopexit:0 %ret_ln2976 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2976"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="435" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2943_5.split:2 %p_4 = load i10 %PRIMES_p_addr_4

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:3 %trunc_ln1507 = trunc i25 %p_4

]]></Node>
<StgValue><ssdm name="trunc_ln1507"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:4 %sext_ln1507 = sext i25 %p_4

]]></Node>
<StgValue><ssdm name="sext_ln1507"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_2943_5.split:6 %y_66 = sub i24 2, i24 %trunc_ln1507

]]></Node>
<StgValue><ssdm name="y_66"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="31" op_0_bw="24">
<![CDATA[
VITIS_LOOP_2943_5.split:7 %zext_ln656_4 = zext i24 %y_66

]]></Node>
<StgValue><ssdm name="zext_ln656_4"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:8 %mul_ln656_14 = mul i31 %sext_ln1507, i31 %zext_ln656_4

]]></Node>
<StgValue><ssdm name="mul_ln656_14"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:9 %sub_ln656_5 = sub i31 2, i31 %mul_ln656_14

]]></Node>
<StgValue><ssdm name="sub_ln656_5"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:10 %y_67 = mul i31 %sub_ln656_5, i31 %zext_ln656_4

]]></Node>
<StgValue><ssdm name="y_67"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:11 %mul_ln657_14 = mul i31 %sext_ln1507, i31 %y_67

]]></Node>
<StgValue><ssdm name="mul_ln657_14"/></StgValue>
</operation>

<operation id="444" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:12 %sub_ln657_5 = sub i31 2, i31 %mul_ln657_14

]]></Node>
<StgValue><ssdm name="sub_ln657_5"/></StgValue>
</operation>

<operation id="445" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:13 %y_68 = mul i31 %sub_ln657_5, i31 %y_67

]]></Node>
<StgValue><ssdm name="y_68"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="446" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:5 %zext_ln1507 = zext i31 %sext_ln1507

]]></Node>
<StgValue><ssdm name="zext_ln1507"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:14 %mul_ln658_14 = mul i31 %sext_ln1507, i31 %y_68

]]></Node>
<StgValue><ssdm name="mul_ln658_14"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:15 %sub_ln658_5 = sub i31 2, i31 %mul_ln658_14

]]></Node>
<StgValue><ssdm name="sub_ln658_5"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:16 %y_69 = mul i31 %sub_ln658_5, i31 %y_68

]]></Node>
<StgValue><ssdm name="y_69"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:17 %mul_ln659_5 = mul i31 %sext_ln1507, i31 %y_69

]]></Node>
<StgValue><ssdm name="mul_ln659_5"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:18 %sub_ln659_5 = sub i31 2, i31 %mul_ln659_5

]]></Node>
<StgValue><ssdm name="sub_ln659_5"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:19 %y_71 = sub i31 0, i31 %y_69

]]></Node>
<StgValue><ssdm name="y_71"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:20 %p0i_4 = mul i31 %sub_ln659_5, i31 %y_71

]]></Node>
<StgValue><ssdm name="p0i_4"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:21 %zext_ln1507_1 = zext i31 %p0i_4

]]></Node>
<StgValue><ssdm name="zext_ln1507_1"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:22 %z_110 = sub i32 2147483648, i32 %zext_ln1507

]]></Node>
<StgValue><ssdm name="z_110"/></StgValue>
</operation>

<operation id="456" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:23 %shl_ln685 = shl i32 %z_110, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln685"/></StgValue>
</operation>

<operation id="457" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:24 %sub_ln685_5 = sub i32 %shl_ln685, i32 %zext_ln1507

]]></Node>
<StgValue><ssdm name="sub_ln685_5"/></StgValue>
</operation>

<operation id="458" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:25 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:26 %select_ln685_9 = select i1 %tmp_196, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_9"/></StgValue>
</operation>

<operation id="460" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:27 %and_ln685_7 = and i25 %p_4, i25 %select_ln685_9

]]></Node>
<StgValue><ssdm name="and_ln685_7"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:28 %sext_ln685_7 = sext i25 %and_ln685_7

]]></Node>
<StgValue><ssdm name="sext_ln685_7"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:29 %zext_ln685_10 = zext i31 %sext_ln685_7

]]></Node>
<StgValue><ssdm name="zext_ln685_10"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:30 %z_113 = add i32 %zext_ln685_10, i32 %sub_ln685_5

]]></Node>
<StgValue><ssdm name="z_113"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:31 %z_114 = call i32 @modp_montymul, i32 %z_113, i32 %z_113, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="z_114"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="465" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:32 %z_115 = call i32 @modp_montymul, i32 %z_114, i32 %z_114, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="z_115"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:33 %z_116 = call i32 @modp_montymul, i32 %z_115, i32 %z_115, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="z_116"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2943_5.split:0 %specloopname_ln2839 = specloopname void @_ssdm_op_SpecLoopName, void @empty_136

]]></Node>
<StgValue><ssdm name="specloopname_ln2839"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:34 %z_117 = call i32 @modp_montymul, i32 %z_116, i32 %z_116, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="z_117"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:35 %z_118 = call i32 @modp_montymul, i32 %z_117, i32 %z_117, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="z_118"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:36 %trunc_ln735 = trunc i32 %z_118

]]></Node>
<StgValue><ssdm name="trunc_ln735"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:37 %select_ln757 = select i1 %trunc_ln735, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:38 %and_ln757 = and i25 %p_4, i25 %select_ln757

]]></Node>
<StgValue><ssdm name="and_ln757"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2943_5.split:39 %sext_ln757 = sext i25 %and_ln757

]]></Node>
<StgValue><ssdm name="sext_ln757"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:40 %zext_ln757 = zext i31 %sext_ln757

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:41 %add_ln757 = add i32 %zext_ln757, i32 %z_118

]]></Node>
<StgValue><ssdm name="add_ln757"/></StgValue>
</operation>

<operation id="476" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2943_5.split:42 %r_17 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_17"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2943_5.split:43 %zext_ln757_11 = zext i31 %r_17

]]></Node>
<StgValue><ssdm name="zext_ln757_11"/></StgValue>
</operation>

<operation id="478" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2943_5.split:44 %br_ln779 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:0 %i = phi i32 0, void %VITIS_LOOP_2943_5.split, i32 %i_15, void %for.inc.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:1 %r_16 = phi i32 %zext_ln757_11, void %VITIS_LOOP_2943_5.split, i32 %r, void %for.inc.i

]]></Node>
<StgValue><ssdm name="r_16"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:2 %z_126 = phi i32 %z_110, void %VITIS_LOOP_2943_5.split, i32 %z_105, void %for.inc.i

]]></Node>
<StgValue><ssdm name="z_126"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i:3 %shl_ln779 = shl i32 1, i32 %i

]]></Node>
<StgValue><ssdm name="shl_ln779"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="32">
<![CDATA[
for.cond.i:4 %trunc_ln779 = trunc i32 %shl_ln779

]]></Node>
<StgValue><ssdm name="trunc_ln779"/></StgValue>
</operation>

<operation id="484" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i:5 %icmp_ln779 = icmp_ugt  i32 %shl_ln779, i32 %x_assign_95_cast

]]></Node>
<StgValue><ssdm name="icmp_ln779"/></StgValue>
</operation>

<operation id="485" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i:6 %i_15 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.i:7 %br_ln779 = br i1 %icmp_ln779, void %for.body.i, void %modp_Rx.exit

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i:0 %specloopname_ln781 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln781"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:1 %and_ln781 = and i8 %trunc_ln779, i8 %u_133

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:2 %icmp_ln781 = icmp_eq  i8 %and_ln781, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln781"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln781 = br i1 %icmp_ln781, void %if.then.i, void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln781"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
<literal name="icmp_ln781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:0 %z_14 = call i32 @modp_montymul, i32 %z_126, i32 %r_16, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="z_14"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
<literal name="icmp_ln781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln783 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i:1 %r = call i32 @modp_montymul, i32 %r_16, i32 %r_16, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
modp_Rx.exit:0 %PRIMES_g_addr_2 = getelementptr i31 %PRIMES_g, i64 0, i64 %zext_ln2932_1

]]></Node>
<StgValue><ssdm name="PRIMES_g_addr_2"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="31" op_0_bw="10">
<![CDATA[
modp_Rx.exit:1 %PRIMES_g_load_2 = load i10 %PRIMES_g_addr_2

]]></Node>
<StgValue><ssdm name="PRIMES_g_load_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="496" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:0 %z_105 = phi i32 %z_14, void %if.then.i, i32 %z_126, void %for.body.i

]]></Node>
<StgValue><ssdm name="z_105"/></StgValue>
</operation>

<operation id="497" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:2 %br_ln779 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="498" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="31" op_0_bw="10">
<![CDATA[
modp_Rx.exit:1 %PRIMES_g_load_2 = load i10 %PRIMES_g_addr_2

]]></Node>
<StgValue><ssdm name="PRIMES_g_load_2"/></StgValue>
</operation>

<operation id="499" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0">
<![CDATA[
modp_Rx.exit:2 %call_ln2942 = call void @modp_mkgm2.1, i32 %vla18, i15 %gm, i15 %igm, i32 %logn_read, i31 %PRIMES_g_load_2, i25 %p_4, i31 %p0i_4, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln2942"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="500" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="32" op_5_bw="31" op_6_bw="25" op_7_bw="31" op_8_bw="10" op_9_bw="0" op_10_bw="0">
<![CDATA[
modp_Rx.exit:2 %call_ln2942 = call void @modp_mkgm2.1, i32 %vla18, i15 %gm, i15 %igm, i32 %logn_read, i31 %PRIMES_g_load_2, i25 %p_4, i31 %p0i_4, i10 %REV10

]]></Node>
<StgValue><ssdm name="call_ln2942"/></StgValue>
</operation>

<operation id="501" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
modp_Rx.exit:3 %br_ln2943 = br void %for.inc107

]]></Node>
<StgValue><ssdm name="br_ln2943"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="502" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
for.inc107:0 %indvars_iv62 = phi i62 %add_ln2943, void %zint_mod_small_unsigned.exit.i, i62 %shl_ln2859_2, void %modp_Rx.exit

]]></Node>
<StgValue><ssdm name="indvars_iv62"/></StgValue>
</operation>

<operation id="503" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc107:1 %v_37 = phi i64 %v_45, void %zint_mod_small_unsigned.exit.i, i64 0, void %modp_Rx.exit

]]></Node>
<StgValue><ssdm name="v_37"/></StgValue>
</operation>

<operation id="504" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc107:2 %idx183 = phi i64 %add_ln2943_1, void %zint_mod_small_unsigned.exit.i, i64 0, void %modp_Rx.exit

]]></Node>
<StgValue><ssdm name="idx183"/></StgValue>
</operation>

<operation id="505" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc107:3 %icmp_ln2943 = icmp_eq  i64 %v_37, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2943"/></StgValue>
</operation>

<operation id="506" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc107:4 %v_45 = add i64 %v_37, i64 1

]]></Node>
<StgValue><ssdm name="v_45"/></StgValue>
</operation>

<operation id="507" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc107:5 %br_ln2943 = br i1 %icmp_ln2943, void %for.inc107.split, void %VITIS_LOOP_2947_6

]]></Node>
<StgValue><ssdm name="br_ln2943"/></StgValue>
</operation>

<operation id="508" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2943" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc107.split:0 %specloopname_ln2935 = specloopname void @_ssdm_op_SpecLoopName, void @empty_133

]]></Node>
<StgValue><ssdm name="specloopname_ln2935"/></StgValue>
</operation>

<operation id="509" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2943" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="64">
<![CDATA[
for.inc107.split:1 %trunc_ln2935 = trunc i64 %idx183

]]></Node>
<StgValue><ssdm name="trunc_ln2935"/></StgValue>
</operation>

<operation id="510" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2943" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
for.inc107.split:2 %br_ln1509 = br void %while.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln1509"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2943" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_2947_6:0 %call_ln2946 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2946"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="512" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body.i.i:0 %u = phi i9 %u_207, void %while.body.i.i, i9 %zext_ln1510_2, void %for.inc107.split

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="13" op_0_bw="9">
<![CDATA[
while.body.i.i:4 %sext_ln1524_1 = sext i9 %u

]]></Node>
<StgValue><ssdm name="sext_ln1524_1"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i.i:5 %add_ln1524 = add i13 %trunc_ln2859_1, i13 %sext_ln1524_1

]]></Node>
<StgValue><ssdm name="add_ln1524"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i.i:6 %add_ln152431 = add i13 %add_ln1524, i13 %trunc_ln2935

]]></Node>
<StgValue><ssdm name="add_ln152431"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
while.body.i.i:7 %shl_ln80 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln152431, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln80"/></StgValue>
</operation>

<operation id="517" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.i.i:8 %add_ln1524_3 = add i15 %shl_ln80, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln1524_3"/></StgValue>
</operation>

<operation id="518" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i.i:9 %lshr_ln71 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1524_3, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln71"/></StgValue>
</operation>

<operation id="519" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="13">
<![CDATA[
while.body.i.i:10 %zext_ln1524 = zext i13 %lshr_ln71

]]></Node>
<StgValue><ssdm name="zext_ln1524"/></StgValue>
</operation>

<operation id="520" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i:11 %vla18_addr_328 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1524

]]></Node>
<StgValue><ssdm name="vla18_addr_328"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="13">
<![CDATA[
while.body.i.i:12 %vla18_load_217 = load i13 %vla18_addr_328

]]></Node>
<StgValue><ssdm name="vla18_load_217"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i.i:28 %u_207 = add i9 %u, i9 511

]]></Node>
<StgValue><ssdm name="u_207"/></StgValue>
</operation>

<operation id="523" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i.i:29 %icmp_ln1520 = icmp_eq  i9 %u, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln1520"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="524" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i.i:1 %x_32 = phi i32 %x_64, void %while.body.i.i, i32 0, void %for.inc107.split

]]></Node>
<StgValue><ssdm name="x_32"/></StgValue>
</operation>

<operation id="525" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i:2 %specloopname_ln1509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83

]]></Node>
<StgValue><ssdm name="specloopname_ln1509"/></StgValue>
</operation>

<operation id="526" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
while.body.i.i:3 %x_51 = call i32 @modp_montymul, i32 %x_32, i32 %zext_ln757_11, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="x_51"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="13">
<![CDATA[
while.body.i.i:12 %vla18_load_217 = load i13 %vla18_addr_328

]]></Node>
<StgValue><ssdm name="vla18_load_217"/></StgValue>
</operation>

<operation id="528" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:13 %w = sub i32 %vla18_load_217, i32 %zext_ln1507

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="529" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i.i:14 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 31

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="530" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i.i:15 %select_ln1525 = select i1 %tmp_197, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln1525"/></StgValue>
</operation>

<operation id="531" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i.i:16 %and_ln1525 = and i25 %p_4, i25 %select_ln1525

]]></Node>
<StgValue><ssdm name="and_ln1525"/></StgValue>
</operation>

<operation id="532" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="31" op_0_bw="25">
<![CDATA[
while.body.i.i:17 %sext_ln1521 = sext i25 %and_ln1525

]]></Node>
<StgValue><ssdm name="sext_ln1521"/></StgValue>
</operation>

<operation id="533" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="31">
<![CDATA[
while.body.i.i:18 %zext_ln1521 = zext i31 %sext_ln1521

]]></Node>
<StgValue><ssdm name="zext_ln1521"/></StgValue>
</operation>

<operation id="534" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:19 %w_64 = sub i32 %x_51, i32 %zext_ln1507

]]></Node>
<StgValue><ssdm name="w_64"/></StgValue>
</operation>

<operation id="535" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:20 %add_ln685 = add i32 %w, i32 %zext_ln1521

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="536" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:21 %add_ln685_16 = add i32 %add_ln685, i32 %w_64

]]></Node>
<StgValue><ssdm name="add_ln685_16"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i.i:22 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="538" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i.i:23 %select_ln685_10 = select i1 %tmp_198, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_10"/></StgValue>
</operation>

<operation id="539" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i.i:24 %and_ln685_8 = and i25 %p_4, i25 %select_ln685_10

]]></Node>
<StgValue><ssdm name="and_ln685_8"/></StgValue>
</operation>

<operation id="540" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="31" op_0_bw="25">
<![CDATA[
while.body.i.i:25 %sext_ln685_8 = sext i25 %and_ln685_8

]]></Node>
<StgValue><ssdm name="sext_ln685_8"/></StgValue>
</operation>

<operation id="541" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="31">
<![CDATA[
while.body.i.i:26 %zext_ln685_11 = zext i31 %sext_ln685_8

]]></Node>
<StgValue><ssdm name="zext_ln685_11"/></StgValue>
</operation>

<operation id="542" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:27 %x_64 = add i32 %zext_ln685_11, i32 %add_ln685_16

]]></Node>
<StgValue><ssdm name="x_64"/></StgValue>
</operation>

<operation id="543" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.i:30 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 209, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="544" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i:31 %br_ln1520 = br i1 %icmp_ln1520, void %while.body.i.i, void %zint_mod_small_unsigned.exit.i

]]></Node>
<StgValue><ssdm name="br_ln1520"/></StgValue>
</operation>

<operation id="545" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="62">
<![CDATA[
zint_mod_small_unsigned.exit.i:0 %trunc_ln2943 = trunc i62 %indvars_iv62

]]></Node>
<StgValue><ssdm name="trunc_ln2943"/></StgValue>
</operation>

<operation id="546" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:1 %add_ln1544 = add i13 %trunc_ln2943, i13 %zext_ln2932

]]></Node>
<StgValue><ssdm name="add_ln1544"/></StgValue>
</operation>

<operation id="547" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i:2 %shl_ln84 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1544, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln84"/></StgValue>
</operation>

<operation id="548" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mod_small_unsigned.exit.i:3 %add_ln1544_3 = add i15 %shl_ln84, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln1544_3"/></StgValue>
</operation>

<operation id="549" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:4 %lshr_ln1544_3 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1544_3, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1544_3"/></StgValue>
</operation>

<operation id="550" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:5 %zext_ln1544 = zext i13 %lshr_ln1544_3

]]></Node>
<StgValue><ssdm name="zext_ln1544"/></StgValue>
</operation>

<operation id="551" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i:6 %vla18_addr_332 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1544

]]></Node>
<StgValue><ssdm name="vla18_addr_332"/></StgValue>
</operation>

<operation id="552" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:7 %vla18_load_220 = load i13 %vla18_addr_332

]]></Node>
<StgValue><ssdm name="vla18_load_220"/></StgValue>
</operation>

<operation id="553" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i:20 %trunc_ln2944 = trunc i64 %v_37

]]></Node>
<StgValue><ssdm name="trunc_ln2944"/></StgValue>
</operation>

<operation id="554" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i:28 %add_ln2943_1 = add i64 %zext_ln1510, i64 %idx183

]]></Node>
<StgValue><ssdm name="add_ln2943_1"/></StgValue>
</operation>

<operation id="555" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
zint_mod_small_unsigned.exit.i:29 %add_ln2943 = add i62 %x_assign_cast26, i62 %indvars_iv62

]]></Node>
<StgValue><ssdm name="add_ln2943"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="556" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:7 %vla18_load_220 = load i13 %vla18_addr_332

]]></Node>
<StgValue><ssdm name="vla18_load_220"/></StgValue>
</operation>

<operation id="557" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:8 %trunc_ln16 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_220, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="558" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i:9 %zext_ln1544_4 = zext i2 %trunc_ln16

]]></Node>
<StgValue><ssdm name="zext_ln1544_4"/></StgValue>
</operation>

<operation id="559" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit.i:10 %sub_ln1544 = sub i3 0, i3 %zext_ln1544_4

]]></Node>
<StgValue><ssdm name="sub_ln1544"/></StgValue>
</operation>

<operation id="560" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit.i:11 %sext_ln1544 = sext i3 %sub_ln1544

]]></Node>
<StgValue><ssdm name="sext_ln1544"/></StgValue>
</operation>

<operation id="561" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:12 %and_ln1544 = and i32 %z_126, i32 %sext_ln1544

]]></Node>
<StgValue><ssdm name="and_ln1544"/></StgValue>
</operation>

<operation id="562" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:13 %sub_ln697 = sub i32 %x_64, i32 %and_ln1544

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="563" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:14 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="564" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i:15 %select_ln697 = select i1 %tmp_199, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="565" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i:16 %and_ln697 = and i25 %p_4, i25 %select_ln697

]]></Node>
<StgValue><ssdm name="and_ln697"/></StgValue>
</operation>

<operation id="566" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="31" op_0_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i:17 %sext_ln697 = sext i25 %and_ln697

]]></Node>
<StgValue><ssdm name="sext_ln697"/></StgValue>
</operation>

<operation id="567" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="31">
<![CDATA[
zint_mod_small_unsigned.exit.i:18 %zext_ln697 = zext i31 %sext_ln697

]]></Node>
<StgValue><ssdm name="zext_ln697"/></StgValue>
</operation>

<operation id="568" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:19 %z_121 = add i32 %zext_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="z_121"/></StgValue>
</operation>

<operation id="569" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:21 %add_ln2944 = add i13 %trunc_ln2944, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2944"/></StgValue>
</operation>

<operation id="570" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i:22 %shl_ln85 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2944, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln85"/></StgValue>
</operation>

<operation id="571" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mod_small_unsigned.exit.i:23 %add_ln2944_1 = add i15 %shl_ln85, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2944_1"/></StgValue>
</operation>

<operation id="572" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:24 %lshr_ln75 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2944_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln75"/></StgValue>
</operation>

<operation id="573" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:25 %zext_ln2944 = zext i13 %lshr_ln75

]]></Node>
<StgValue><ssdm name="zext_ln2944"/></StgValue>
</operation>

<operation id="574" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i:26 %vla18_addr_333 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2944

]]></Node>
<StgValue><ssdm name="vla18_addr_333"/></StgValue>
</operation>

<operation id="575" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
zint_mod_small_unsigned.exit.i:27 %store_ln2944 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_333, i32 %z_121, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2944"/></StgValue>
</operation>

<operation id="576" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
zint_mod_small_unsigned.exit.i:30 %br_ln2943 = br void %for.inc107

]]></Node>
<StgValue><ssdm name="br_ln2943"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="577" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_2947_6:0 %call_ln2946 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2946"/></StgValue>
</operation>

<operation id="578" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2947_6:1 %shl_ln77 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_206, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln77"/></StgValue>
</operation>

<operation id="579" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="15" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2947_6:2 %zext_ln2947 = zext i10 %shl_ln77

]]></Node>
<StgValue><ssdm name="zext_ln2947"/></StgValue>
</operation>

<operation id="580" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2947_6:3 %x_46 = add i15 %zext_ln2947, i15 %empty

]]></Node>
<StgValue><ssdm name="x_46"/></StgValue>
</operation>

<operation id="581" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2947_6:4 %br_ln2947 = br void %for.inc125

]]></Node>
<StgValue><ssdm name="br_ln2947"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="582" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc125:0 %v_40 = phi i63 0, void %VITIS_LOOP_2947_6, i63 %v_43, void %for.inc125.split

]]></Node>
<StgValue><ssdm name="v_40"/></StgValue>
</operation>

<operation id="583" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc125:1 %idx185 = phi i64 0, void %VITIS_LOOP_2947_6, i64 %add_ln2947_1, void %for.inc125.split

]]></Node>
<StgValue><ssdm name="idx185"/></StgValue>
</operation>

<operation id="584" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc125:2 %icmp_ln2947 = icmp_eq  i63 %v_40, i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln2947"/></StgValue>
</operation>

<operation id="585" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc125:3 %v_43 = add i63 %v_40, i63 1

]]></Node>
<StgValue><ssdm name="v_43"/></StgValue>
</operation>

<operation id="586" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc125:4 %br_ln2947 = br i1 %icmp_ln2947, void %for.inc125.split, void %for.inc134.preheader

]]></Node>
<StgValue><ssdm name="br_ln2947"/></StgValue>
</operation>

<operation id="587" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="64">
<![CDATA[
for.inc125.split:1 %trunc_ln2935_1 = trunc i64 %idx185

]]></Node>
<StgValue><ssdm name="trunc_ln2935_1"/></StgValue>
</operation>

<operation id="588" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="63">
<![CDATA[
for.inc125.split:5 %trunc_ln2951 = trunc i63 %v_40

]]></Node>
<StgValue><ssdm name="trunc_ln2951"/></StgValue>
</operation>

<operation id="589" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
for.inc125.split:6 %shl_ln82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln2951, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln82"/></StgValue>
</operation>

<operation id="590" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc125.split:7 %add_ln2951 = add i13 %shl_ln82, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2951"/></StgValue>
</operation>

<operation id="591" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc125.split:8 %shl_ln2951_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2951, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2951_1"/></StgValue>
</operation>

<operation id="592" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc125.split:9 %add_ln2951_1 = add i15 %shl_ln2951_1, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2951_1"/></StgValue>
</operation>

<operation id="593" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc125.split:10 %lshr_ln72 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2951_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln72"/></StgValue>
</operation>

<operation id="594" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="13">
<![CDATA[
for.inc125.split:11 %zext_ln2951 = zext i13 %lshr_ln72

]]></Node>
<StgValue><ssdm name="zext_ln2951"/></StgValue>
</operation>

<operation id="595" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc125.split:12 %vla18_addr_329 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2951

]]></Node>
<StgValue><ssdm name="vla18_addr_329"/></StgValue>
</operation>

<operation id="596" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="13">
<![CDATA[
for.inc125.split:13 %w0_2 = load i13 %vla18_addr_329

]]></Node>
<StgValue><ssdm name="w0_2"/></StgValue>
</operation>

<operation id="597" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc125.split:14 %or_ln2952 = or i13 %shl_ln82, i13 1

]]></Node>
<StgValue><ssdm name="or_ln2952"/></StgValue>
</operation>

<operation id="598" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc125.split:15 %add_ln2952 = add i13 %or_ln2952, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2952"/></StgValue>
</operation>

<operation id="599" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc125.split:16 %shl_ln83 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2952, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln83"/></StgValue>
</operation>

<operation id="600" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc125.split:17 %add_ln2952_1 = add i15 %shl_ln83, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2952_1"/></StgValue>
</operation>

<operation id="601" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc125.split:18 %lshr_ln73 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2952_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln73"/></StgValue>
</operation>

<operation id="602" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="13">
<![CDATA[
for.inc125.split:19 %zext_ln2952 = zext i13 %lshr_ln73

]]></Node>
<StgValue><ssdm name="zext_ln2952"/></StgValue>
</operation>

<operation id="603" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc125.split:20 %vla18_addr_330 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2952

]]></Node>
<StgValue><ssdm name="vla18_addr_330"/></StgValue>
</operation>

<operation id="604" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="13">
<![CDATA[
for.inc125.split:21 %w1_2 = load i13 %vla18_addr_330

]]></Node>
<StgValue><ssdm name="w1_2"/></StgValue>
</operation>

<operation id="605" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc125.split:28 %add_ln2947_1 = add i64 %zext_ln2840, i64 %idx185

]]></Node>
<StgValue><ssdm name="add_ln2947_1"/></StgValue>
</operation>

<operation id="606" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2947" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
for.inc134.preheader:0 %br_ln2956 = br void %for.inc134

]]></Node>
<StgValue><ssdm name="br_ln2956"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="607" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc125.split:2 %add_ln2935 = add i13 %trunc_ln2935_1, i13 %zext_ln2932_2

]]></Node>
<StgValue><ssdm name="add_ln2935"/></StgValue>
</operation>

<operation id="608" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="13">
<![CDATA[
for.inc125.split:13 %w0_2 = load i13 %vla18_addr_329

]]></Node>
<StgValue><ssdm name="w0_2"/></StgValue>
</operation>

<operation id="609" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="13">
<![CDATA[
for.inc125.split:21 %w1_2 = load i13 %vla18_addr_330

]]></Node>
<StgValue><ssdm name="w1_2"/></StgValue>
</operation>

<operation id="610" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc125.split:22 %tmp_78 = call i32 @modp_montymul, i32 %w0_2, i32 %w1_2, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="611" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc125.split:0 %specloopname_ln2935 = specloopname void @_ssdm_op_SpecLoopName, void @empty_113

]]></Node>
<StgValue><ssdm name="specloopname_ln2935"/></StgValue>
</operation>

<operation id="612" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc125.split:3 %shl_ln81 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2935, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln81"/></StgValue>
</operation>

<operation id="613" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc125.split:4 %x_53 = add i15 %shl_ln81, i15 %empty

]]></Node>
<StgValue><ssdm name="x_53"/></StgValue>
</operation>

<operation id="614" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc125.split:23 %tmp_79 = call i32 @modp_montymul, i32 %tmp_78, i32 %zext_ln757_11, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="615" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc125.split:24 %lshr_ln74 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_53, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln74"/></StgValue>
</operation>

<operation id="616" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="13">
<![CDATA[
for.inc125.split:25 %zext_ln2953 = zext i13 %lshr_ln74

]]></Node>
<StgValue><ssdm name="zext_ln2953"/></StgValue>
</operation>

<operation id="617" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc125.split:26 %vla18_addr_331 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2953

]]></Node>
<StgValue><ssdm name="vla18_addr_331"/></StgValue>
</operation>

<operation id="618" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc125.split:27 %store_ln2953 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_331, i32 %tmp_79, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2953"/></StgValue>
</operation>

<operation id="619" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
for.inc125.split:29 %br_ln2947 = br void %for.inc125

]]></Node>
<StgValue><ssdm name="br_ln2947"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="620" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
for.inc134:0 %indvars_iv = phi i62 %add_ln2956, void %zint_mod_small_unsigned.exit.i165, i62 %add_ln2859, void %for.inc134.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="621" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc134:1 %v_44 = phi i64 %v_50, void %zint_mod_small_unsigned.exit.i165, i64 0, void %for.inc134.preheader

]]></Node>
<StgValue><ssdm name="v_44"/></StgValue>
</operation>

<operation id="622" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc134:2 %idx187 = phi i64 %add_ln2956_1, void %zint_mod_small_unsigned.exit.i165, i64 0, void %for.inc134.preheader

]]></Node>
<StgValue><ssdm name="idx187"/></StgValue>
</operation>

<operation id="623" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc134:3 %icmp_ln2956 = icmp_eq  i64 %v_44, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2956"/></StgValue>
</operation>

<operation id="624" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc134:4 %v_50 = add i64 %v_44, i64 1

]]></Node>
<StgValue><ssdm name="v_50"/></StgValue>
</operation>

<operation id="625" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc134:5 %br_ln2956 = br i1 %icmp_ln2956, void %for.inc134.split, void %VITIS_LOOP_2961_8

]]></Node>
<StgValue><ssdm name="br_ln2956"/></StgValue>
</operation>

<operation id="626" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2956" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc134.split:0 %specloopname_ln2935 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln2935"/></StgValue>
</operation>

<operation id="627" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2956" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="64">
<![CDATA[
for.inc134.split:1 %trunc_ln2935_2 = trunc i64 %idx187

]]></Node>
<StgValue><ssdm name="trunc_ln2935_2"/></StgValue>
</operation>

<operation id="628" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2956" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
for.inc134.split:2 %br_ln1509 = br void %while.body.i.i152

]]></Node>
<StgValue><ssdm name="br_ln1509"/></StgValue>
</operation>

<operation id="629" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2956" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_2961_8:0 %call_ln2960 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2960"/></StgValue>
</operation>

<operation id="630" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2956" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_2961_8:1 %add_ln2935_3 = add i13 %zext_ln2932_2, i13 %trunc_ln2858

]]></Node>
<StgValue><ssdm name="add_ln2935_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="631" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body.i.i152:0 %u_208 = phi i9 %u_209, void %while.body.i.i152, i9 %zext_ln1510_2, void %for.inc134.split

]]></Node>
<StgValue><ssdm name="u_208"/></StgValue>
</operation>

<operation id="632" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="13" op_0_bw="9">
<![CDATA[
while.body.i.i152:4 %sext_ln1524 = sext i9 %u_208

]]></Node>
<StgValue><ssdm name="sext_ln1524"/></StgValue>
</operation>

<operation id="633" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i.i152:5 %add_ln1524_4 = add i13 %add_ln2859_1, i13 %sext_ln1524

]]></Node>
<StgValue><ssdm name="add_ln1524_4"/></StgValue>
</operation>

<operation id="634" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i.i152:6 %add_ln1524_6 = add i13 %add_ln1524_4, i13 %trunc_ln2935_2

]]></Node>
<StgValue><ssdm name="add_ln1524_6"/></StgValue>
</operation>

<operation id="635" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
while.body.i.i152:7 %shl_ln1524_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1524_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1524_1"/></StgValue>
</operation>

<operation id="636" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.i.i152:8 %add_ln1524_5 = add i15 %shl_ln1524_1, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln1524_5"/></StgValue>
</operation>

<operation id="637" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i.i152:9 %lshr_ln1524_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1524_5, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1524_1"/></StgValue>
</operation>

<operation id="638" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="13">
<![CDATA[
while.body.i.i152:10 %zext_ln1524_1 = zext i13 %lshr_ln1524_1

]]></Node>
<StgValue><ssdm name="zext_ln1524_1"/></StgValue>
</operation>

<operation id="639" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i152:11 %vla18_addr_336 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1524_1

]]></Node>
<StgValue><ssdm name="vla18_addr_336"/></StgValue>
</operation>

<operation id="640" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="13">
<![CDATA[
while.body.i.i152:12 %vla18_load_222 = load i13 %vla18_addr_336

]]></Node>
<StgValue><ssdm name="vla18_load_222"/></StgValue>
</operation>

<operation id="641" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i.i152:28 %u_209 = add i9 %u_208, i9 511

]]></Node>
<StgValue><ssdm name="u_209"/></StgValue>
</operation>

<operation id="642" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i.i152:29 %icmp_ln1520_1 = icmp_eq  i9 %u_208, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln1520_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="643" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i.i152:1 %x_39 = phi i32 %x_65, void %while.body.i.i152, i32 0, void %for.inc134.split

]]></Node>
<StgValue><ssdm name="x_39"/></StgValue>
</operation>

<operation id="644" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i152:2 %specloopname_ln1509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83

]]></Node>
<StgValue><ssdm name="specloopname_ln1509"/></StgValue>
</operation>

<operation id="645" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
while.body.i.i152:3 %x_56 = call i32 @modp_montymul, i32 %x_39, i32 %zext_ln757_11, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="x_56"/></StgValue>
</operation>

<operation id="646" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="13">
<![CDATA[
while.body.i.i152:12 %vla18_load_222 = load i13 %vla18_addr_336

]]></Node>
<StgValue><ssdm name="vla18_load_222"/></StgValue>
</operation>

<operation id="647" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i152:13 %w_62 = sub i32 %vla18_load_222, i32 %zext_ln1507

]]></Node>
<StgValue><ssdm name="w_62"/></StgValue>
</operation>

<operation id="648" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i.i152:14 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_62, i32 31

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="649" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i.i152:15 %select_ln1525_1 = select i1 %tmp_200, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln1525_1"/></StgValue>
</operation>

<operation id="650" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i.i152:16 %and_ln1525_1 = and i25 %p_4, i25 %select_ln1525_1

]]></Node>
<StgValue><ssdm name="and_ln1525_1"/></StgValue>
</operation>

<operation id="651" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="31" op_0_bw="25">
<![CDATA[
while.body.i.i152:17 %sext_ln1521_1 = sext i25 %and_ln1525_1

]]></Node>
<StgValue><ssdm name="sext_ln1521_1"/></StgValue>
</operation>

<operation id="652" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="31">
<![CDATA[
while.body.i.i152:18 %zext_ln1521_1 = zext i31 %sext_ln1521_1

]]></Node>
<StgValue><ssdm name="zext_ln1521_1"/></StgValue>
</operation>

<operation id="653" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i152:19 %w_65 = sub i32 %x_56, i32 %zext_ln1507

]]></Node>
<StgValue><ssdm name="w_65"/></StgValue>
</operation>

<operation id="654" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i152:20 %add_ln685_18 = add i32 %w_62, i32 %zext_ln1521_1

]]></Node>
<StgValue><ssdm name="add_ln685_18"/></StgValue>
</operation>

<operation id="655" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i152:21 %add_ln685_19 = add i32 %add_ln685_18, i32 %w_65

]]></Node>
<StgValue><ssdm name="add_ln685_19"/></StgValue>
</operation>

<operation id="656" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i.i152:22 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_19, i32 31

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="657" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i.i152:23 %select_ln685_11 = select i1 %tmp_201, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_11"/></StgValue>
</operation>

<operation id="658" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i.i152:24 %and_ln685_9 = and i25 %p_4, i25 %select_ln685_11

]]></Node>
<StgValue><ssdm name="and_ln685_9"/></StgValue>
</operation>

<operation id="659" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="31" op_0_bw="25">
<![CDATA[
while.body.i.i152:25 %sext_ln685_9 = sext i25 %and_ln685_9

]]></Node>
<StgValue><ssdm name="sext_ln685_9"/></StgValue>
</operation>

<operation id="660" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="31">
<![CDATA[
while.body.i.i152:26 %zext_ln685_12 = zext i31 %sext_ln685_9

]]></Node>
<StgValue><ssdm name="zext_ln685_12"/></StgValue>
</operation>

<operation id="661" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i152:27 %x_65 = add i32 %zext_ln685_12, i32 %add_ln685_19

]]></Node>
<StgValue><ssdm name="x_65"/></StgValue>
</operation>

<operation id="662" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.i152:30 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 209, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="663" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i152:31 %br_ln1520 = br i1 %icmp_ln1520_1, void %while.body.i.i152, void %zint_mod_small_unsigned.exit.i165

]]></Node>
<StgValue><ssdm name="br_ln1520"/></StgValue>
</operation>

<operation id="664" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="13" op_0_bw="62">
<![CDATA[
zint_mod_small_unsigned.exit.i165:0 %trunc_ln2956 = trunc i62 %indvars_iv

]]></Node>
<StgValue><ssdm name="trunc_ln2956"/></StgValue>
</operation>

<operation id="665" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i165:1 %add_ln1544_4 = add i13 %trunc_ln2956, i13 %zext_ln2932

]]></Node>
<StgValue><ssdm name="add_ln1544_4"/></StgValue>
</operation>

<operation id="666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i165:2 %shl_ln1544_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1544_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1544_1"/></StgValue>
</operation>

<operation id="667" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mod_small_unsigned.exit.i165:3 %add_ln1544_5 = add i15 %shl_ln1544_1, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln1544_5"/></StgValue>
</operation>

<operation id="668" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i165:4 %lshr_ln1544_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1544_5, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1544_4"/></StgValue>
</operation>

<operation id="669" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i165:5 %zext_ln1544_5 = zext i13 %lshr_ln1544_4

]]></Node>
<StgValue><ssdm name="zext_ln1544_5"/></StgValue>
</operation>

<operation id="670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i165:6 %vla18_addr_340 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1544_5

]]></Node>
<StgValue><ssdm name="vla18_addr_340"/></StgValue>
</operation>

<operation id="671" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i165:7 %vla18_load_225 = load i13 %vla18_addr_340

]]></Node>
<StgValue><ssdm name="vla18_load_225"/></StgValue>
</operation>

<operation id="672" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="13" op_0_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i165:20 %trunc_ln2958 = trunc i64 %v_44

]]></Node>
<StgValue><ssdm name="trunc_ln2958"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i165:21 %add_ln2958 = add i13 %trunc_ln2958, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2958"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i165:22 %shl_ln92 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2958, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln92"/></StgValue>
</operation>

<operation id="675" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mod_small_unsigned.exit.i165:23 %add_ln2958_1 = add i15 %shl_ln92, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2958_1"/></StgValue>
</operation>

<operation id="676" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i165:24 %lshr_ln80 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2958_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln80"/></StgValue>
</operation>

<operation id="677" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i165:28 %add_ln2956_1 = add i64 %zext_ln1510, i64 %idx187

]]></Node>
<StgValue><ssdm name="add_ln2956_1"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
zint_mod_small_unsigned.exit.i165:29 %add_ln2956 = add i62 %x_assign_cast26, i62 %indvars_iv

]]></Node>
<StgValue><ssdm name="add_ln2956"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="679" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i165:7 %vla18_load_225 = load i13 %vla18_addr_340

]]></Node>
<StgValue><ssdm name="vla18_load_225"/></StgValue>
</operation>

<operation id="680" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i165:8 %trunc_ln1544_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_225, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1544_1"/></StgValue>
</operation>

<operation id="681" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="3" op_0_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i165:9 %zext_ln1544_6 = zext i2 %trunc_ln1544_1

]]></Node>
<StgValue><ssdm name="zext_ln1544_6"/></StgValue>
</operation>

<operation id="682" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit.i165:10 %sub_ln1544_1 = sub i3 0, i3 %zext_ln1544_6

]]></Node>
<StgValue><ssdm name="sub_ln1544_1"/></StgValue>
</operation>

<operation id="683" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit.i165:11 %sext_ln1544_1 = sext i3 %sub_ln1544_1

]]></Node>
<StgValue><ssdm name="sext_ln1544_1"/></StgValue>
</operation>

<operation id="684" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i165:12 %and_ln1544_1 = and i32 %z_126, i32 %sext_ln1544_1

]]></Node>
<StgValue><ssdm name="and_ln1544_1"/></StgValue>
</operation>

<operation id="685" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i165:13 %sub_ln697_3 = sub i32 %x_65, i32 %and_ln1544_1

]]></Node>
<StgValue><ssdm name="sub_ln697_3"/></StgValue>
</operation>

<operation id="686" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i165:14 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="687" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i165:15 %select_ln697_3 = select i1 %tmp_202, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697_3"/></StgValue>
</operation>

<operation id="688" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i165:16 %and_ln697_2 = and i25 %p_4, i25 %select_ln697_3

]]></Node>
<StgValue><ssdm name="and_ln697_2"/></StgValue>
</operation>

<operation id="689" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="31" op_0_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i165:17 %sext_ln697_2 = sext i25 %and_ln697_2

]]></Node>
<StgValue><ssdm name="sext_ln697_2"/></StgValue>
</operation>

<operation id="690" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="31">
<![CDATA[
zint_mod_small_unsigned.exit.i165:18 %zext_ln697_2 = zext i31 %sext_ln697_2

]]></Node>
<StgValue><ssdm name="zext_ln697_2"/></StgValue>
</operation>

<operation id="691" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i165:19 %z_123 = add i32 %zext_ln697_2, i32 %sub_ln697_3

]]></Node>
<StgValue><ssdm name="z_123"/></StgValue>
</operation>

<operation id="692" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i165:25 %zext_ln2958 = zext i13 %lshr_ln80

]]></Node>
<StgValue><ssdm name="zext_ln2958"/></StgValue>
</operation>

<operation id="693" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i165:26 %vla18_addr_341 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2958

]]></Node>
<StgValue><ssdm name="vla18_addr_341"/></StgValue>
</operation>

<operation id="694" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
zint_mod_small_unsigned.exit.i165:27 %store_ln2958 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_341, i32 %z_123, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2958"/></StgValue>
</operation>

<operation id="695" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
zint_mod_small_unsigned.exit.i165:30 %br_ln2956 = br void %for.inc134

]]></Node>
<StgValue><ssdm name="br_ln2956"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="696" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_2961_8:0 %call_ln2960 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %gm, i32 %logn_read, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2960"/></StgValue>
</operation>

<operation id="697" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2961_8:2 %shl_ln88 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2935_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln88"/></StgValue>
</operation>

<operation id="698" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2961_8:3 %x_55 = add i15 %shl_ln88, i15 %empty

]]></Node>
<StgValue><ssdm name="x_55"/></StgValue>
</operation>

<operation id="699" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2961_8:4 %br_ln2961 = br void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln2961"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="700" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc152:0 %v_46 = phi i63 0, void %VITIS_LOOP_2961_8, i63 %v_49, void %for.inc152.split

]]></Node>
<StgValue><ssdm name="v_46"/></StgValue>
</operation>

<operation id="701" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc152:1 %idx189 = phi i64 0, void %VITIS_LOOP_2961_8, i64 %add_ln2961_1, void %for.inc152.split

]]></Node>
<StgValue><ssdm name="idx189"/></StgValue>
</operation>

<operation id="702" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc152:2 %icmp_ln2961 = icmp_eq  i63 %v_46, i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln2961"/></StgValue>
</operation>

<operation id="703" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc152:3 %v_49 = add i63 %v_46, i63 1

]]></Node>
<StgValue><ssdm name="v_49"/></StgValue>
</operation>

<operation id="704" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc152:4 %br_ln2961 = br i1 %icmp_ln2961, void %for.inc152.split, void %for.end155.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2961"/></StgValue>
</operation>

<operation id="705" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="13" op_0_bw="64">
<![CDATA[
for.inc152.split:1 %trunc_ln2935_3 = trunc i64 %idx189

]]></Node>
<StgValue><ssdm name="trunc_ln2935_3"/></StgValue>
</operation>

<operation id="706" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc152.split:2 %add_ln2935_2 = add i13 %trunc_ln2935_3, i13 %add_ln2935_3

]]></Node>
<StgValue><ssdm name="add_ln2935_2"/></StgValue>
</operation>

<operation id="707" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc152.split:3 %shl_ln2935_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2935_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2935_1"/></StgValue>
</operation>

<operation id="708" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc152.split:4 %x_59 = add i15 %shl_ln2935_1, i15 %empty

]]></Node>
<StgValue><ssdm name="x_59"/></StgValue>
</operation>

<operation id="709" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="63">
<![CDATA[
for.inc152.split:5 %trunc_ln2965 = trunc i63 %v_46

]]></Node>
<StgValue><ssdm name="trunc_ln2965"/></StgValue>
</operation>

<operation id="710" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
for.inc152.split:6 %shl_ln90 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln2965, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln90"/></StgValue>
</operation>

<operation id="711" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc152.split:7 %add_ln2965 = add i13 %shl_ln90, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2965"/></StgValue>
</operation>

<operation id="712" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc152.split:8 %shl_ln2965_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2965, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2965_1"/></StgValue>
</operation>

<operation id="713" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc152.split:9 %add_ln2965_1 = add i15 %shl_ln2965_1, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2965_1"/></StgValue>
</operation>

<operation id="714" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.split:10 %lshr_ln77 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2965_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln77"/></StgValue>
</operation>

<operation id="715" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="13">
<![CDATA[
for.inc152.split:11 %zext_ln2965 = zext i13 %lshr_ln77

]]></Node>
<StgValue><ssdm name="zext_ln2965"/></StgValue>
</operation>

<operation id="716" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:12 %vla18_addr_337 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2965

]]></Node>
<StgValue><ssdm name="vla18_addr_337"/></StgValue>
</operation>

<operation id="717" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="13">
<![CDATA[
for.inc152.split:13 %w0_3 = load i13 %vla18_addr_337

]]></Node>
<StgValue><ssdm name="w0_3"/></StgValue>
</operation>

<operation id="718" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc152.split:14 %or_ln2966 = or i13 %shl_ln90, i13 1

]]></Node>
<StgValue><ssdm name="or_ln2966"/></StgValue>
</operation>

<operation id="719" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc152.split:15 %add_ln2966 = add i13 %or_ln2966, i13 %add_ln2862

]]></Node>
<StgValue><ssdm name="add_ln2966"/></StgValue>
</operation>

<operation id="720" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc152.split:16 %shl_ln91 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2966, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln91"/></StgValue>
</operation>

<operation id="721" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc152.split:17 %add_ln2966_1 = add i15 %shl_ln91, i15 %empty

]]></Node>
<StgValue><ssdm name="add_ln2966_1"/></StgValue>
</operation>

<operation id="722" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.split:18 %lshr_ln78 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2966_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln78"/></StgValue>
</operation>

<operation id="723" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="13">
<![CDATA[
for.inc152.split:19 %zext_ln2966 = zext i13 %lshr_ln78

]]></Node>
<StgValue><ssdm name="zext_ln2966"/></StgValue>
</operation>

<operation id="724" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:20 %vla18_addr_338 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2966

]]></Node>
<StgValue><ssdm name="vla18_addr_338"/></StgValue>
</operation>

<operation id="725" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="13">
<![CDATA[
for.inc152.split:21 %w1_3 = load i13 %vla18_addr_338

]]></Node>
<StgValue><ssdm name="w1_3"/></StgValue>
</operation>

<operation id="726" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.split:24 %lshr_ln79 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_59, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln79"/></StgValue>
</operation>

<operation id="727" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc152.split:28 %add_ln2961_1 = add i64 %zext_ln2840, i64 %idx189

]]></Node>
<StgValue><ssdm name="add_ln2961_1"/></StgValue>
</operation>

<operation id="728" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2961" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end155.loopexit:0 %br_ln2971 = br i1 %out_ntt_read, void %if.then157, void %for.inc163

]]></Node>
<StgValue><ssdm name="br_ln2971"/></StgValue>
</operation>

<operation id="729" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="0"/>
<literal name="icmp_ln2961" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then157:0 %call_ln2972 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_46, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2972"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="730" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="13">
<![CDATA[
for.inc152.split:13 %w0_3 = load i13 %vla18_addr_337

]]></Node>
<StgValue><ssdm name="w0_3"/></StgValue>
</operation>

<operation id="731" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="13">
<![CDATA[
for.inc152.split:21 %w1_3 = load i13 %vla18_addr_338

]]></Node>
<StgValue><ssdm name="w1_3"/></StgValue>
</operation>

<operation id="732" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc152.split:22 %tmp_80 = call i32 @modp_montymul, i32 %w0_3, i32 %w1_3, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="733" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc152.split:23 %tmp_81 = call i32 @modp_montymul, i32 %tmp_80, i32 %zext_ln757_11, i32 %zext_ln1507, i32 %zext_ln1507_1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="734" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc152.split:0 %specloopname_ln2935 = specloopname void @_ssdm_op_SpecLoopName, void @empty_125

]]></Node>
<StgValue><ssdm name="specloopname_ln2935"/></StgValue>
</operation>

<operation id="735" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="13">
<![CDATA[
for.inc152.split:25 %zext_ln2967 = zext i13 %lshr_ln79

]]></Node>
<StgValue><ssdm name="zext_ln2967"/></StgValue>
</operation>

<operation id="736" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:26 %vla18_addr_339 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2967

]]></Node>
<StgValue><ssdm name="vla18_addr_339"/></StgValue>
</operation>

<operation id="737" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc152.split:27 %store_ln2967 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_339, i32 %tmp_81, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2967"/></StgValue>
</operation>

<operation id="738" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
for.inc152.split:29 %br_ln2961 = br void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln2961"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="739" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then157:0 %call_ln2972 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_46, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2972"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="740" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then157:1 %call_ln2973 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_55, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2973"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="741" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then157:1 %call_ln2973 = call void @modp_iNTT2_ext.1, i32 %vla18, i15 %x_55, i9 %zext_ln2840_1, i15 %igm, i32 %sub, i25 %p_4, i31 %p0i_4

]]></Node>
<StgValue><ssdm name="call_ln2973"/></StgValue>
</operation>

<operation id="742" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_ntt_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
if.then157:2 %br_ln2974 = br void %for.inc163

]]></Node>
<StgValue><ssdm name="br_ln2974"/></StgValue>
</operation>

<operation id="743" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc163:0 %u_210 = add i8 %u_206, i8 1

]]></Node>
<StgValue><ssdm name="u_210"/></StgValue>
</operation>

<operation id="744" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc163:1 %store_ln2932 = store i8 %u_210, i8 %u_135

]]></Node>
<StgValue><ssdm name="store_ln2932"/></StgValue>
</operation>

<operation id="745" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
for.inc163:2 %br_ln2932 = br void %VITIS_LOOP_2943_5

]]></Node>
<StgValue><ssdm name="br_ln2932"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
