// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLDebugModuleOuterAsync(
  output [2:0]  auto_asource_out_a_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_asource_out_a_mem_0_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_asource_out_a_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_a_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_a_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_a_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_a_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_asource_out_a_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_a_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_asource_out_d_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_asource_out_d_mem_0_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_d_mem_0_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_asource_out_d_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_d_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_d_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_d_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_d_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_asource_out_d_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_d_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_intsource_out_3_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_intsource_out_2_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_intsource_out_1_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_intsource_out_0_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_dmi_clock,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_dmi_reset,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_dmi_req_ready,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_dmi_req_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
  input  [6:0]  io_dmi_req_bits_addr,	// src/main/scala/devices/debug/Debug.scala:707:16
  input  [31:0] io_dmi_req_bits_data,	// src/main/scala/devices/debug/Debug.scala:707:16
  input  [1:0]  io_dmi_req_bits_op,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_dmi_resp_ready,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_dmi_resp_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
  output [31:0] io_dmi_resp_bits_data,	// src/main/scala/devices/debug/Debug.scala:707:16
  output [1:0]  io_dmi_resp_bits_resp,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_ctrl_ndreset,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_ctrl_dmactive,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_ctrl_dmactiveAck,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_mem_0_resumereq,	// src/main/scala/devices/debug/Debug.scala:707:16
  output [9:0]  io_innerCtrl_mem_0_hartsel,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_mem_0_ackhavereset,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hasel,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hamask_0,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hamask_1,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hamask_2,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hamask_3,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hrmask_0,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hrmask_1,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hrmask_2,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_0_hrmask_3,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_innerCtrl_ridx,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_widx,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_innerCtrl_safe_ridx_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_safe_widx_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_safe_source_reset_n,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_innerCtrl_safe_sink_reset_n,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_hgDebugInt_0,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_hgDebugInt_1,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_hgDebugInt_2,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_hgDebugInt_3	// src/main/scala/devices/debug/Debug.scala:707:16
);

  wire        io_innerCtrl_safe_source_reset_n_0;
  wire        io_innerCtrl_safe_widx_valid_0;
  wire        io_innerCtrl_widx_0;
  wire        io_innerCtrl_mem_0_hrmask_3_0;
  wire        io_innerCtrl_mem_0_hrmask_2_0;
  wire        io_innerCtrl_mem_0_hrmask_1_0;
  wire        io_innerCtrl_mem_0_hrmask_0_0;
  wire        io_innerCtrl_mem_0_hamask_3_0;
  wire        io_innerCtrl_mem_0_hamask_2_0;
  wire        io_innerCtrl_mem_0_hamask_1_0;
  wire        io_innerCtrl_mem_0_hamask_0_0;
  wire        io_innerCtrl_mem_0_hasel_0;
  wire        io_innerCtrl_mem_0_ackhavereset_0;
  wire [9:0]  io_innerCtrl_mem_0_hartsel_0;
  wire        io_innerCtrl_mem_0_resumereq_0;
  wire        auto_asource_out_d_safe_sink_reset_n_0;
  wire        auto_asource_out_d_safe_ridx_valid_0;
  wire        auto_asource_out_d_ridx_0;
  wire        auto_asource_out_a_safe_source_reset_n_0;
  wire        auto_asource_out_a_safe_widx_valid_0;
  wire        auto_asource_out_a_widx_0;
  wire [31:0] auto_asource_out_a_mem_0_data_0;
  wire [8:0]  auto_asource_out_a_mem_0_address_0;
  wire [2:0]  auto_asource_out_a_mem_0_opcode_0;
  wire        auto_intsource_out_0_sync_0_0;
  wire        auto_intsource_out_1_sync_0_0;
  wire        auto_intsource_out_2_sync_0_0;
  wire        auto_intsource_out_3_sync_0_0;
  wire        io_ctrl_ndreset_0;
  wire [1:0]  io_dmi_resp_bits_resp_0;
  wire [31:0] io_dmi_resp_bits_data_0;
  wire        io_dmi_resp_valid_0;
  wire        io_dmi_req_ready_0;
  wire        _io_innerCtrl_source_io_enq_ready;	// src/main/scala/util/AsyncQueue.scala:216:24
  wire        _asource_auto_in_a_ready;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_valid;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [2:0]  _asource_auto_in_d_bits_opcode;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [1:0]  _asource_auto_in_d_bits_param;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [1:0]  _asource_auto_in_d_bits_size;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_source;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_sink;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_denied;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [31:0] _asource_auto_in_d_bits_data;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _dmiBypass_auto_node_out_out_a_valid;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [2:0]  _dmiBypass_auto_node_out_out_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [8:0]  _dmiBypass_auto_node_out_out_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [31:0] _dmiBypass_auto_node_out_out_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_out_out_d_ready;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_a_ready;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_valid;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [2:0]  _dmiBypass_auto_node_in_in_d_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [1:0]  _dmiBypass_auto_node_in_in_d_bits_param;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [1:0]  _dmiBypass_auto_node_in_in_d_bits_size;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_bits_source;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_bits_sink;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_bits_denied;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [31:0] _dmiBypass_auto_node_in_in_d_bits_data;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_bits_corrupt;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmOuter_auto_dmi_in_a_ready;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_auto_dmi_in_d_valid;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire [2:0]  _dmOuter_auto_dmi_in_d_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire [31:0] _dmOuter_auto_dmi_in_d_bits_data;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_auto_int_out_3_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_auto_int_out_2_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_auto_int_out_1_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_auto_int_out_0_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_valid;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_resumereq;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire [9:0]  _dmOuter_io_innerCtrl_bits_hartsel;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_ackhavereset;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hasel;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hamask_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hamask_1;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hamask_2;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hamask_3;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hrmask_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hrmask_1;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hrmask_2;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hrmask_3;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmi2tl_auto_out_a_valid;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire [2:0]  _dmi2tl_auto_out_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire [8:0]  _dmi2tl_auto_out_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire [31:0] _dmi2tl_auto_out_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire        _dmi2tl_auto_out_d_ready;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire        _dmiXbar_auto_in_a_ready;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_in_d_valid;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [2:0]  _dmiXbar_auto_in_d_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [1:0]  _dmiXbar_auto_in_d_bits_param;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [1:0]  _dmiXbar_auto_in_d_bits_size;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_in_d_bits_sink;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_in_d_bits_denied;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [31:0] _dmiXbar_auto_in_d_bits_data;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_in_d_bits_corrupt;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_1_a_valid;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [2:0]  _dmiXbar_auto_out_1_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [6:0]  _dmiXbar_auto_out_1_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [31:0] _dmiXbar_auto_out_1_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_1_d_ready;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_0_a_valid;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [2:0]  _dmiXbar_auto_out_0_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [8:0]  _dmiXbar_auto_out_0_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [31:0] _dmiXbar_auto_out_0_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_0_d_ready;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        auto_asource_out_a_ridx_0 = auto_asource_out_a_ridx;
  wire        auto_asource_out_a_safe_ridx_valid_0 = auto_asource_out_a_safe_ridx_valid;
  wire        auto_asource_out_a_safe_sink_reset_n_0 =
    auto_asource_out_a_safe_sink_reset_n;
  wire [2:0]  auto_asource_out_d_mem_0_opcode_0 = auto_asource_out_d_mem_0_opcode;
  wire [1:0]  auto_asource_out_d_mem_0_size_0 = auto_asource_out_d_mem_0_size;
  wire        auto_asource_out_d_mem_0_source_0 = auto_asource_out_d_mem_0_source;
  wire [31:0] auto_asource_out_d_mem_0_data_0 = auto_asource_out_d_mem_0_data;
  wire        auto_asource_out_d_widx_0 = auto_asource_out_d_widx;
  wire        auto_asource_out_d_safe_widx_valid_0 = auto_asource_out_d_safe_widx_valid;
  wire        auto_asource_out_d_safe_source_reset_n_0 =
    auto_asource_out_d_safe_source_reset_n;
  wire        io_dmi_clock_0 = io_dmi_clock;
  wire        io_dmi_reset_0 = io_dmi_reset;
  wire        io_dmi_req_valid_0 = io_dmi_req_valid;
  wire [6:0]  io_dmi_req_bits_addr_0 = io_dmi_req_bits_addr;
  wire [31:0] io_dmi_req_bits_data_0 = io_dmi_req_bits_data;
  wire [1:0]  io_dmi_req_bits_op_0 = io_dmi_req_bits_op;
  wire        io_dmi_resp_ready_0 = io_dmi_resp_ready;
  wire        io_ctrl_dmactiveAck_0 = io_ctrl_dmactiveAck;
  wire        io_innerCtrl_ridx_0 = io_innerCtrl_ridx;
  wire        io_innerCtrl_safe_ridx_valid_0 = io_innerCtrl_safe_ridx_valid;
  wire        io_innerCtrl_safe_sink_reset_n_0 = io_innerCtrl_safe_sink_reset_n;
  wire        io_hgDebugInt_0_0 = io_hgDebugInt_0;
  wire        io_hgDebugInt_1_0 = io_hgDebugInt_1;
  wire        io_hgDebugInt_2_0 = io_hgDebugInt_2;
  wire        io_hgDebugInt_3_0 = io_hgDebugInt_3;
  wire [31:0] auto_asource_out_b_mem_0_data = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [31:0] auto_asource_out_c_mem_0_data = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [3:0]  auto_asource_out_b_mem_0_mask = 4'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [8:0]  auto_asource_out_b_mem_0_address = 9'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [8:0]  auto_asource_out_c_mem_0_address = 9'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [1:0]  auto_asource_out_b_mem_0_param = 2'h0;
  wire [1:0]  auto_asource_out_b_mem_0_size = 2'h0;
  wire [1:0]  auto_asource_out_c_mem_0_size = 2'h0;
  wire [1:0]  auto_asource_out_d_mem_0_param = 2'h0;
  wire [3:0]  auto_asource_out_a_mem_0_mask = 4'hF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        auto_asource_out_a_mem_0_source = 1'h0;
  wire        auto_asource_out_a_mem_0_corrupt = 1'h0;
  wire        auto_asource_out_b_mem_0_source = 1'h0;
  wire        auto_asource_out_b_mem_0_corrupt = 1'h0;
  wire        auto_asource_out_b_ridx = 1'h0;
  wire        auto_asource_out_b_widx = 1'h0;
  wire        auto_asource_out_b_safe_ridx_valid = 1'h0;
  wire        auto_asource_out_b_safe_widx_valid = 1'h0;
  wire        auto_asource_out_b_safe_source_reset_n = 1'h0;
  wire        auto_asource_out_b_safe_sink_reset_n = 1'h0;
  wire        auto_asource_out_c_mem_0_source = 1'h0;
  wire        auto_asource_out_c_mem_0_corrupt = 1'h0;
  wire        auto_asource_out_c_ridx = 1'h0;
  wire        auto_asource_out_c_widx = 1'h0;
  wire        auto_asource_out_c_safe_ridx_valid = 1'h0;
  wire        auto_asource_out_c_safe_widx_valid = 1'h0;
  wire        auto_asource_out_c_safe_source_reset_n = 1'h0;
  wire        auto_asource_out_c_safe_sink_reset_n = 1'h0;
  wire        auto_asource_out_d_mem_0_sink = 1'h0;
  wire        auto_asource_out_d_mem_0_denied = 1'h0;
  wire        auto_asource_out_d_mem_0_corrupt = 1'h0;
  wire        auto_asource_out_e_mem_0_sink = 1'h0;
  wire        auto_asource_out_e_ridx = 1'h0;
  wire        auto_asource_out_e_widx = 1'h0;
  wire        auto_asource_out_e_safe_ridx_valid = 1'h0;
  wire        auto_asource_out_e_safe_widx_valid = 1'h0;
  wire        auto_asource_out_e_safe_source_reset_n = 1'h0;
  wire        auto_asource_out_e_safe_sink_reset_n = 1'h0;
  wire        io_ctrl_debugUnavail_0 = 1'h0;
  wire        io_ctrl_debugUnavail_1 = 1'h0;
  wire        io_ctrl_debugUnavail_2 = 1'h0;
  wire        io_ctrl_debugUnavail_3 = 1'h0;
  wire [1:0]  auto_asource_out_a_mem_0_size = 2'h2;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [2:0]  auto_asource_out_a_mem_0_param = 3'h0;
  wire [2:0]  auto_asource_out_b_mem_0_opcode = 3'h0;
  wire [2:0]  auto_asource_out_c_mem_0_opcode = 3'h0;
  wire [2:0]  auto_asource_out_c_mem_0_param = 3'h0;
  wire        childClock = io_dmi_clock_0;	// src/main/scala/diplomacy/LazyModule.scala:419:31
  wire        childReset = io_dmi_reset_0;	// src/main/scala/diplomacy/LazyModule.scala:421:31
  wire        io_ctrl_dmactive_0;
  wire        dmactiveAck;	// src/main/scala/util/ShiftReg.scala:48:24
  TLXbar_16 dmiXbar (	// src/main/scala/devices/debug/Debug.scala:670:28
    .clock                     (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                     (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_a_ready           (_dmiXbar_auto_in_a_ready),
    .auto_in_a_valid           (_dmi2tl_auto_out_a_valid),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_a_bits_opcode     (_dmi2tl_auto_out_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_a_bits_address    (_dmi2tl_auto_out_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_a_bits_data       (_dmi2tl_auto_out_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_d_ready           (_dmi2tl_auto_out_d_ready),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_d_valid           (_dmiXbar_auto_in_d_valid),
    .auto_in_d_bits_opcode     (_dmiXbar_auto_in_d_bits_opcode),
    .auto_in_d_bits_param      (_dmiXbar_auto_in_d_bits_param),
    .auto_in_d_bits_size       (_dmiXbar_auto_in_d_bits_size),
    .auto_in_d_bits_sink       (_dmiXbar_auto_in_d_bits_sink),
    .auto_in_d_bits_denied     (_dmiXbar_auto_in_d_bits_denied),
    .auto_in_d_bits_data       (_dmiXbar_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt    (_dmiXbar_auto_in_d_bits_corrupt),
    .auto_out_1_a_ready        (_dmOuter_auto_dmi_in_a_ready),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_1_a_valid        (_dmiXbar_auto_out_1_a_valid),
    .auto_out_1_a_bits_opcode  (_dmiXbar_auto_out_1_a_bits_opcode),
    .auto_out_1_a_bits_address (_dmiXbar_auto_out_1_a_bits_address),
    .auto_out_1_a_bits_data    (_dmiXbar_auto_out_1_a_bits_data),
    .auto_out_1_d_ready        (_dmiXbar_auto_out_1_d_ready),
    .auto_out_1_d_valid        (_dmOuter_auto_dmi_in_d_valid),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_1_d_bits_opcode  (_dmOuter_auto_dmi_in_d_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_1_d_bits_data    (_dmOuter_auto_dmi_in_d_bits_data),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_0_a_ready        (_dmiBypass_auto_node_in_in_a_ready),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_a_valid        (_dmiXbar_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_dmiXbar_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_address (_dmiXbar_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_data    (_dmiXbar_auto_out_0_a_bits_data),
    .auto_out_0_d_ready        (_dmiXbar_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_dmiBypass_auto_node_in_in_d_valid),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_opcode  (_dmiBypass_auto_node_in_in_d_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_param   (_dmiBypass_auto_node_in_in_d_bits_param),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_size    (_dmiBypass_auto_node_in_in_d_bits_size),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_source  (_dmiBypass_auto_node_in_in_d_bits_source),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_sink    (_dmiBypass_auto_node_in_in_d_bits_sink),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_denied  (_dmiBypass_auto_node_in_in_d_bits_denied),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_data    (_dmiBypass_auto_node_in_in_d_bits_data),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_corrupt (_dmiBypass_auto_node_in_in_d_bits_corrupt)	// src/main/scala/devices/debug/Debug.scala:698:29
  );	// src/main/scala/devices/debug/Debug.scala:670:28
  DMIToTL dmi2tl (	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_out_a_ready        (_dmiXbar_auto_in_a_ready),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_a_valid        (_dmi2tl_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_dmi2tl_auto_out_a_bits_opcode),
    .auto_out_a_bits_address (_dmi2tl_auto_out_a_bits_address),
    .auto_out_a_bits_data    (_dmi2tl_auto_out_a_bits_data),
    .auto_out_d_ready        (_dmi2tl_auto_out_d_ready),
    .auto_out_d_valid        (_dmiXbar_auto_in_d_valid),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_opcode  (_dmiXbar_auto_in_d_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_param   (_dmiXbar_auto_in_d_bits_param),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_size    (_dmiXbar_auto_in_d_bits_size),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_sink    (_dmiXbar_auto_in_d_bits_sink),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_denied  (_dmiXbar_auto_in_d_bits_denied),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_data    (_dmiXbar_auto_in_d_bits_data),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_corrupt (_dmiXbar_auto_in_d_bits_corrupt),	// src/main/scala/devices/debug/Debug.scala:670:28
    .io_dmi_req_ready        (io_dmi_req_ready_0),
    .io_dmi_req_valid        (io_dmi_req_valid_0),
    .io_dmi_req_bits_addr    (io_dmi_req_bits_addr_0),
    .io_dmi_req_bits_data    (io_dmi_req_bits_data_0),
    .io_dmi_req_bits_op      (io_dmi_req_bits_op_0),
    .io_dmi_resp_ready       (io_dmi_resp_ready_0),
    .io_dmi_resp_valid       (io_dmi_resp_valid_0),
    .io_dmi_resp_bits_data   (io_dmi_resp_bits_data_0),
    .io_dmi_resp_bits_resp   (io_dmi_resp_bits_resp_0)
  );	// src/main/scala/devices/debug/Debug.scala:673:28
  TLDebugModuleOuter dmOuter (	// src/main/scala/devices/debug/Debug.scala:695:27
    .clock                          (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                          (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_dmi_in_a_ready            (_dmOuter_auto_dmi_in_a_ready),
    .auto_dmi_in_a_valid            (_dmiXbar_auto_out_1_a_valid),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_a_bits_opcode      (_dmiXbar_auto_out_1_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_a_bits_address     (_dmiXbar_auto_out_1_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_a_bits_data        (_dmiXbar_auto_out_1_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_d_ready            (_dmiXbar_auto_out_1_d_ready),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_d_valid            (_dmOuter_auto_dmi_in_d_valid),
    .auto_dmi_in_d_bits_opcode      (_dmOuter_auto_dmi_in_d_bits_opcode),
    .auto_dmi_in_d_bits_data        (_dmOuter_auto_dmi_in_d_bits_data),
    .auto_int_out_3_0               (_dmOuter_auto_int_out_3_0),
    .auto_int_out_2_0               (_dmOuter_auto_int_out_2_0),
    .auto_int_out_1_0               (_dmOuter_auto_int_out_1_0),
    .auto_int_out_0_0               (_dmOuter_auto_int_out_0_0),
    .io_ctrl_ndreset                (io_ctrl_ndreset_0),
    .io_ctrl_dmactive               (io_ctrl_dmactive_0),
    .io_ctrl_dmactiveAck            (dmactiveAck),	// src/main/scala/util/ShiftReg.scala:48:24
    .io_innerCtrl_ready             (_io_innerCtrl_source_io_enq_ready),	// src/main/scala/util/AsyncQueue.scala:216:24
    .io_innerCtrl_valid             (_dmOuter_io_innerCtrl_valid),
    .io_innerCtrl_bits_resumereq    (_dmOuter_io_innerCtrl_bits_resumereq),
    .io_innerCtrl_bits_hartsel      (_dmOuter_io_innerCtrl_bits_hartsel),
    .io_innerCtrl_bits_ackhavereset (_dmOuter_io_innerCtrl_bits_ackhavereset),
    .io_innerCtrl_bits_hasel        (_dmOuter_io_innerCtrl_bits_hasel),
    .io_innerCtrl_bits_hamask_0     (_dmOuter_io_innerCtrl_bits_hamask_0),
    .io_innerCtrl_bits_hamask_1     (_dmOuter_io_innerCtrl_bits_hamask_1),
    .io_innerCtrl_bits_hamask_2     (_dmOuter_io_innerCtrl_bits_hamask_2),
    .io_innerCtrl_bits_hamask_3     (_dmOuter_io_innerCtrl_bits_hamask_3),
    .io_innerCtrl_bits_hrmask_0     (_dmOuter_io_innerCtrl_bits_hrmask_0),
    .io_innerCtrl_bits_hrmask_1     (_dmOuter_io_innerCtrl_bits_hrmask_1),
    .io_innerCtrl_bits_hrmask_2     (_dmOuter_io_innerCtrl_bits_hrmask_2),
    .io_innerCtrl_bits_hrmask_3     (_dmOuter_io_innerCtrl_bits_hrmask_3),
    .io_hgDebugInt_0                (io_hgDebugInt_0_0),
    .io_hgDebugInt_1                (io_hgDebugInt_1_0),
    .io_hgDebugInt_2                (io_hgDebugInt_2_0),
    .io_hgDebugInt_3                (io_hgDebugInt_3_0)
  );	// src/main/scala/devices/debug/Debug.scala:695:27
  IntSyncCrossingSource_16 intsource (	// src/main/scala/interrupts/Crossing.scala:28:31
    .auto_in_3_0       (_dmOuter_auto_int_out_3_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_in_2_0       (_dmOuter_auto_int_out_2_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_in_1_0       (_dmOuter_auto_int_out_1_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_in_0_0       (_dmOuter_auto_int_out_0_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_3_sync_0 (auto_intsource_out_3_sync_0_0),
    .auto_out_2_sync_0 (auto_intsource_out_2_sync_0_0),
    .auto_out_1_sync_0 (auto_intsource_out_1_sync_0_0),
    .auto_out_0_sync_0 (auto_intsource_out_0_sync_0_0)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  TLBusBypass dmiBypass (	// src/main/scala/devices/debug/Debug.scala:698:29
    .clock                            (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                            (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_node_out_out_a_ready        (_asource_auto_in_a_ready),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_a_valid        (_dmiBypass_auto_node_out_out_a_valid),
    .auto_node_out_out_a_bits_opcode  (_dmiBypass_auto_node_out_out_a_bits_opcode),
    .auto_node_out_out_a_bits_address (_dmiBypass_auto_node_out_out_a_bits_address),
    .auto_node_out_out_a_bits_data    (_dmiBypass_auto_node_out_out_a_bits_data),
    .auto_node_out_out_d_ready        (_dmiBypass_auto_node_out_out_d_ready),
    .auto_node_out_out_d_valid        (_asource_auto_in_d_valid),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_opcode  (_asource_auto_in_d_bits_opcode),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_param   (_asource_auto_in_d_bits_param),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_size    (_asource_auto_in_d_bits_size),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_source  (_asource_auto_in_d_bits_source),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_sink    (_asource_auto_in_d_bits_sink),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_denied  (_asource_auto_in_d_bits_denied),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_data    (_asource_auto_in_d_bits_data),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_corrupt (_asource_auto_in_d_bits_corrupt),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_in_in_a_ready          (_dmiBypass_auto_node_in_in_a_ready),
    .auto_node_in_in_a_valid          (_dmiXbar_auto_out_0_a_valid),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_a_bits_opcode    (_dmiXbar_auto_out_0_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_a_bits_address   (_dmiXbar_auto_out_0_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_a_bits_data      (_dmiXbar_auto_out_0_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_d_ready          (_dmiXbar_auto_out_0_d_ready),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_d_valid          (_dmiBypass_auto_node_in_in_d_valid),
    .auto_node_in_in_d_bits_opcode    (_dmiBypass_auto_node_in_in_d_bits_opcode),
    .auto_node_in_in_d_bits_param     (_dmiBypass_auto_node_in_in_d_bits_param),
    .auto_node_in_in_d_bits_size      (_dmiBypass_auto_node_in_in_d_bits_size),
    .auto_node_in_in_d_bits_source    (_dmiBypass_auto_node_in_in_d_bits_source),
    .auto_node_in_in_d_bits_sink      (_dmiBypass_auto_node_in_in_d_bits_sink),
    .auto_node_in_in_d_bits_denied    (_dmiBypass_auto_node_in_in_d_bits_denied),
    .auto_node_in_in_d_bits_data      (_dmiBypass_auto_node_in_in_d_bits_data),
    .auto_node_in_in_d_bits_corrupt   (_dmiBypass_auto_node_in_in_d_bits_corrupt),
    .io_bypass                        (~io_ctrl_dmactive_0 | ~dmactiveAck)	// src/main/scala/devices/debug/Debug.scala:735:{37,55,57}, src/main/scala/util/ShiftReg.scala:48:24
  );	// src/main/scala/devices/debug/Debug.scala:698:29
  TLAsyncCrossingSource asource (	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .clock                          (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                          (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_a_ready                (_asource_auto_in_a_ready),
    .auto_in_a_valid                (_dmiBypass_auto_node_out_out_a_valid),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_a_bits_opcode          (_dmiBypass_auto_node_out_out_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_a_bits_address         (_dmiBypass_auto_node_out_out_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_a_bits_data            (_dmiBypass_auto_node_out_out_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_d_ready                (_dmiBypass_auto_node_out_out_d_ready),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_d_valid                (_asource_auto_in_d_valid),
    .auto_in_d_bits_opcode          (_asource_auto_in_d_bits_opcode),
    .auto_in_d_bits_param           (_asource_auto_in_d_bits_param),
    .auto_in_d_bits_size            (_asource_auto_in_d_bits_size),
    .auto_in_d_bits_source          (_asource_auto_in_d_bits_source),
    .auto_in_d_bits_sink            (_asource_auto_in_d_bits_sink),
    .auto_in_d_bits_denied          (_asource_auto_in_d_bits_denied),
    .auto_in_d_bits_data            (_asource_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt         (_asource_auto_in_d_bits_corrupt),
    .auto_out_a_mem_0_opcode        (auto_asource_out_a_mem_0_opcode_0),
    .auto_out_a_mem_0_address       (auto_asource_out_a_mem_0_address_0),
    .auto_out_a_mem_0_data          (auto_asource_out_a_mem_0_data_0),
    .auto_out_a_ridx                (auto_asource_out_a_ridx_0),
    .auto_out_a_widx                (auto_asource_out_a_widx_0),
    .auto_out_a_safe_ridx_valid     (auto_asource_out_a_safe_ridx_valid_0),
    .auto_out_a_safe_widx_valid     (auto_asource_out_a_safe_widx_valid_0),
    .auto_out_a_safe_source_reset_n (auto_asource_out_a_safe_source_reset_n_0),
    .auto_out_a_safe_sink_reset_n   (auto_asource_out_a_safe_sink_reset_n_0),
    .auto_out_d_mem_0_opcode        (auto_asource_out_d_mem_0_opcode_0),
    .auto_out_d_mem_0_size          (auto_asource_out_d_mem_0_size_0),
    .auto_out_d_mem_0_source        (auto_asource_out_d_mem_0_source_0),
    .auto_out_d_mem_0_data          (auto_asource_out_d_mem_0_data_0),
    .auto_out_d_ridx                (auto_asource_out_d_ridx_0),
    .auto_out_d_widx                (auto_asource_out_d_widx_0),
    .auto_out_d_safe_ridx_valid     (auto_asource_out_d_safe_ridx_valid_0),
    .auto_out_d_safe_widx_valid     (auto_asource_out_d_safe_widx_valid_0),
    .auto_out_d_safe_source_reset_n (auto_asource_out_d_safe_source_reset_n_0),
    .auto_out_d_safe_sink_reset_n   (auto_asource_out_d_safe_sink_reset_n_0)
  );	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactiveAck_dmactiveAckSync (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .io_d  (io_ctrl_dmactiveAck_0),
    .io_q  (dmactiveAck)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  AsyncQueueSource_1 io_innerCtrl_source (	// src/main/scala/util/AsyncQueue.scala:216:24
    .clock                        (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                        (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .io_enq_ready                 (_io_innerCtrl_source_io_enq_ready),
    .io_enq_valid                 (_dmOuter_io_innerCtrl_valid),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_resumereq        (_dmOuter_io_innerCtrl_bits_resumereq),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hartsel          (_dmOuter_io_innerCtrl_bits_hartsel),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_ackhavereset     (_dmOuter_io_innerCtrl_bits_ackhavereset),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hasel            (_dmOuter_io_innerCtrl_bits_hasel),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hamask_0         (_dmOuter_io_innerCtrl_bits_hamask_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hamask_1         (_dmOuter_io_innerCtrl_bits_hamask_1),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hamask_2         (_dmOuter_io_innerCtrl_bits_hamask_2),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hamask_3         (_dmOuter_io_innerCtrl_bits_hamask_3),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hrmask_0         (_dmOuter_io_innerCtrl_bits_hrmask_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hrmask_1         (_dmOuter_io_innerCtrl_bits_hrmask_1),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hrmask_2         (_dmOuter_io_innerCtrl_bits_hrmask_2),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hrmask_3         (_dmOuter_io_innerCtrl_bits_hrmask_3),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_async_mem_0_resumereq     (io_innerCtrl_mem_0_resumereq_0),
    .io_async_mem_0_hartsel       (io_innerCtrl_mem_0_hartsel_0),
    .io_async_mem_0_ackhavereset  (io_innerCtrl_mem_0_ackhavereset_0),
    .io_async_mem_0_hasel         (io_innerCtrl_mem_0_hasel_0),
    .io_async_mem_0_hamask_0      (io_innerCtrl_mem_0_hamask_0_0),
    .io_async_mem_0_hamask_1      (io_innerCtrl_mem_0_hamask_1_0),
    .io_async_mem_0_hamask_2      (io_innerCtrl_mem_0_hamask_2_0),
    .io_async_mem_0_hamask_3      (io_innerCtrl_mem_0_hamask_3_0),
    .io_async_mem_0_hrmask_0      (io_innerCtrl_mem_0_hrmask_0_0),
    .io_async_mem_0_hrmask_1      (io_innerCtrl_mem_0_hrmask_1_0),
    .io_async_mem_0_hrmask_2      (io_innerCtrl_mem_0_hrmask_2_0),
    .io_async_mem_0_hrmask_3      (io_innerCtrl_mem_0_hrmask_3_0),
    .io_async_ridx                (io_innerCtrl_ridx_0),
    .io_async_widx                (io_innerCtrl_widx_0),
    .io_async_safe_ridx_valid     (io_innerCtrl_safe_ridx_valid_0),
    .io_async_safe_widx_valid     (io_innerCtrl_safe_widx_valid_0),
    .io_async_safe_source_reset_n (io_innerCtrl_safe_source_reset_n_0),
    .io_async_safe_sink_reset_n   (io_innerCtrl_safe_sink_reset_n_0)
  );	// src/main/scala/util/AsyncQueue.scala:216:24
  assign auto_asource_out_a_mem_0_opcode = auto_asource_out_a_mem_0_opcode_0;
  assign auto_asource_out_a_mem_0_address = auto_asource_out_a_mem_0_address_0;
  assign auto_asource_out_a_mem_0_data = auto_asource_out_a_mem_0_data_0;
  assign auto_asource_out_a_widx = auto_asource_out_a_widx_0;
  assign auto_asource_out_a_safe_widx_valid = auto_asource_out_a_safe_widx_valid_0;
  assign auto_asource_out_a_safe_source_reset_n =
    auto_asource_out_a_safe_source_reset_n_0;
  assign auto_asource_out_d_ridx = auto_asource_out_d_ridx_0;
  assign auto_asource_out_d_safe_ridx_valid = auto_asource_out_d_safe_ridx_valid_0;
  assign auto_asource_out_d_safe_sink_reset_n = auto_asource_out_d_safe_sink_reset_n_0;
  assign auto_intsource_out_3_sync_0 = auto_intsource_out_3_sync_0_0;
  assign auto_intsource_out_2_sync_0 = auto_intsource_out_2_sync_0_0;
  assign auto_intsource_out_1_sync_0 = auto_intsource_out_1_sync_0_0;
  assign auto_intsource_out_0_sync_0 = auto_intsource_out_0_sync_0_0;
  assign io_dmi_req_ready = io_dmi_req_ready_0;
  assign io_dmi_resp_valid = io_dmi_resp_valid_0;
  assign io_dmi_resp_bits_data = io_dmi_resp_bits_data_0;
  assign io_dmi_resp_bits_resp = io_dmi_resp_bits_resp_0;
  assign io_ctrl_ndreset = io_ctrl_ndreset_0;
  assign io_ctrl_dmactive = io_ctrl_dmactive_0;
  assign io_innerCtrl_mem_0_resumereq = io_innerCtrl_mem_0_resumereq_0;
  assign io_innerCtrl_mem_0_hartsel = io_innerCtrl_mem_0_hartsel_0;
  assign io_innerCtrl_mem_0_ackhavereset = io_innerCtrl_mem_0_ackhavereset_0;
  assign io_innerCtrl_mem_0_hasel = io_innerCtrl_mem_0_hasel_0;
  assign io_innerCtrl_mem_0_hamask_0 = io_innerCtrl_mem_0_hamask_0_0;
  assign io_innerCtrl_mem_0_hamask_1 = io_innerCtrl_mem_0_hamask_1_0;
  assign io_innerCtrl_mem_0_hamask_2 = io_innerCtrl_mem_0_hamask_2_0;
  assign io_innerCtrl_mem_0_hamask_3 = io_innerCtrl_mem_0_hamask_3_0;
  assign io_innerCtrl_mem_0_hrmask_0 = io_innerCtrl_mem_0_hrmask_0_0;
  assign io_innerCtrl_mem_0_hrmask_1 = io_innerCtrl_mem_0_hrmask_1_0;
  assign io_innerCtrl_mem_0_hrmask_2 = io_innerCtrl_mem_0_hrmask_2_0;
  assign io_innerCtrl_mem_0_hrmask_3 = io_innerCtrl_mem_0_hrmask_3_0;
  assign io_innerCtrl_widx = io_innerCtrl_widx_0;
  assign io_innerCtrl_safe_widx_valid = io_innerCtrl_safe_widx_valid_0;
  assign io_innerCtrl_safe_source_reset_n = io_innerCtrl_safe_source_reset_n_0;
endmodule

