Flow report for CPLD
Mon Nov  6 15:59:02 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-----------------------+------------------------------------------------+
; Flow Status           ; Successful - Mon Nov  6 15:59:02 2023          ;
; Quartus Prime Version ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name         ; CPLD                                           ;
; Top-level Entity Name ; CPLD                                           ;
; Family                ; MAX II                                         ;
; Device                ; EPM240T100C5                                   ;
; Timing Models         ; Final                                          ;
; Total logic elements  ; 6 / 240 ( 3 % )                                ;
; Total pins            ; 8 / 80 ( 10 % )                                ;
; Total virtual pins    ; 0                                              ;
; UFM blocks            ; 0 / 1 ( 0 % )                                  ;
+-----------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/06/2023 15:58:34 ;
; Main task         ; Compilation         ;
; Revision Name     ; CPLD                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                          ;
+---------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                       ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
+---------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                 ; 167417729205504.169928631449435 ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                ; Vhdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                   ; Questa Intel FPGA (VHDL)        ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                        ; 1 ps                            ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP                ; 85                              ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                ; 0                               ; --            ; --          ; --                                ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                            ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                    ; --            ; --          ; --                                ;
+---------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:05     ; 1.0                     ; 342 MB              ; 00:00:13                           ;
; Fitter               ; 00:00:00     ; 1.0                     ; 784 MB              ; 00:00:00                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 326 MB              ; 00:00:00                           ;
; Timing Analyzer      ; 00:00:00     ; 1.0                     ; 343 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 583 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 571 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 583 MB              ; 00:00:00                           ;
; Total                ; 00:00:06     ; --                      ; --                  ; 00:00:13                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+----------------------+-----------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname      ; OS Name    ; OS Version ; Processor type ;
+----------------------+-----------------------+------------+------------+----------------+
; Analysis & Synthesis ; joel-Inspiron-14-5410 ; Linux Mint ; 21         ; x86_64         ;
; Fitter               ; joel-Inspiron-14-5410 ; Linux Mint ; 21         ; x86_64         ;
; Assembler            ; joel-Inspiron-14-5410 ; Linux Mint ; 21         ; x86_64         ;
; Timing Analyzer      ; joel-Inspiron-14-5410 ; Linux Mint ; 21         ; x86_64         ;
; EDA Netlist Writer   ; joel-Inspiron-14-5410 ; Linux Mint ; 21         ; x86_64         ;
; EDA Netlist Writer   ; joel-Inspiron-14-5410 ; Linux Mint ; 21         ; x86_64         ;
; EDA Netlist Writer   ; joel-Inspiron-14-5410 ; Linux Mint ; 21         ; x86_64         ;
+----------------------+-----------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off CPLD -c CPLD
quartus_fit --read_settings_files=off --write_settings_files=off CPLD -c CPLD
quartus_asm --read_settings_files=off --write_settings_files=off CPLD -c CPLD
quartus_sta CPLD -c CPLD
quartus_eda --read_settings_files=off --write_settings_files=off CPLD -c CPLD
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CPLD -c CPLD --vector_source=/home/joel/Documents/Quartus/CPLD/Waveform1.vwf --testbench_file=/home/joel/Documents/Quartus/CPLD/simulation/qsim/Waveform1.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/joel/Documents/Quartus/CPLD/simulation/qsim/ CPLD -c CPLD



