
---------- Begin Simulation Statistics ----------
final_tick                               1930024966743                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 450981                       # Simulator instruction rate (inst/s)
host_mem_usage                               10949144                       # Number of bytes of host memory used
host_op_rate                                   879985                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3919.18                       # Real time elapsed on the host
host_tick_rate                              492455868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1767477754                       # Number of instructions simulated
sim_ops                                    3448821921                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.930025                       # Number of seconds simulated
sim_ticks                                1930024966743                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5795870771                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5795870771                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        161936405                       # Number of branches fetched
system.cpu1.committedInsts                  767477753                       # Number of instructions committed
system.cpu1.committedOps                   1548818869                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  220427570                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      1940228                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  125113627                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       184008                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  998314022                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      2093101                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5795870771                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5795870771                       # Number of busy cycles
system.cpu1.num_cc_register_reads           710724132                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          399852293                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    113972764                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              13070215                       # Number of float alu accesses
system.cpu1.num_fp_insts                     13070215                       # number of float instructions
system.cpu1.num_fp_register_reads            13806078                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            6669861                       # number of times the floating registers were written
system.cpu1.num_func_calls                   31938177                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1529147480                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1529147480                       # number of integer instructions
system.cpu1.num_int_register_reads         3115694284                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1242877020                       # number of times the integer registers were written
system.cpu1.num_load_insts                  220406661                       # Number of load instructions
system.cpu1.num_mem_refs                    345513701                       # number of memory refs
system.cpu1.num_store_insts                 125107040                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             15649219      1.01%      1.01% # Class of executed instruction
system.cpu1.op_class::IntAlu               1180922793     76.25%     77.26% # Class of executed instruction
system.cpu1.op_class::IntMult                 1954965      0.13%     77.38% # Class of executed instruction
system.cpu1.op_class::IntDiv                   585483      0.04%     77.42% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 560452      0.04%     77.46% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   20406      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1321592      0.09%     77.54% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      96      0.00%     77.54% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  201340      0.01%     77.56% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2085294      0.13%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdShift                  3377      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 95      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                48      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.69% # Class of executed instruction
system.cpu1.op_class::MemRead               218165446     14.09%     91.78% # Class of executed instruction
system.cpu1.op_class::MemWrite              118893724      7.68%     99.45% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2241215      0.14%     99.60% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           6213316      0.40%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1548818869                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  186                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7387324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15037213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    106858778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    213718497                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15517                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7215702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       480234                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6907090                       # Transaction distribution
system.membus.trans_dist::ReadExReq            434187                       # Transaction distribution
system.membus.trans_dist::ReadExResp           434187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7215702                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22687102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22687102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22687102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    520327872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    520327872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               520327872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7649889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7649889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7649889                       # Request fanout histogram
system.membus.reqLayer4.occupancy         27036787304                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40926943803                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38165130                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38165130                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38165130                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38165130                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84249.735099                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84249.735099                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84249.735099                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84249.735099                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37863432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37863432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37863432                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37863432                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83583.735099                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83583.735099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83583.735099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83583.735099                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38165130                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38165130                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84249.735099                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84249.735099                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37863432                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37863432                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83583.735099                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83583.735099                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.497195                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.497195                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801752                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801752                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 672919585155                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 672919585155                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 672919585155                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 672919585155                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53820.559460                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53820.559460                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53820.559460                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53820.559460                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2113                       # number of writebacks
system.cpu0.dcache.writebacks::total             2113                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 664592573169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 664592573169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 664592573169                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 664592573169                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 53154.559460                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53154.559460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 53154.559460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53154.559460                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 672878101680                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 672878101680                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53821.886366                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53821.886366                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 664551808308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 664551808308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 53155.886366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53155.886366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     41483475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     41483475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38446.223355                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38446.223355                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     40764861                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40764861                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37780.223355                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37780.223355                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    982382568                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       982382568                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    982382568                       # number of overall hits
system.cpu1.icache.overall_hits::total      982382568                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     15931454                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      15931454                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     15931454                       # number of overall misses
system.cpu1.icache.overall_misses::total     15931454                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 181541997612                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 181541997612                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 181541997612                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 181541997612                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    998314022                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    998314022                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    998314022                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    998314022                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015958                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015958                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015958                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015958                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11395.193283                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11395.193283                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11395.193283                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11395.193283                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     15930942                       # number of writebacks
system.cpu1.icache.writebacks::total         15930942                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     15931454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     15931454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     15931454                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     15931454                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 170931649248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 170931649248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 170931649248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 170931649248                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015958                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015958                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015958                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015958                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10729.193283                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10729.193283                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10729.193283                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10729.193283                       # average overall mshr miss latency
system.cpu1.icache.replacements              15930942                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    982382568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      982382568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     15931454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     15931454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 181541997612                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 181541997612                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    998314022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    998314022                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015958                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015958                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11395.193283                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11395.193283                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     15931454                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     15931454                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 170931649248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 170931649248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015958                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015958                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10729.193283                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10729.193283                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.974756                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          998314022                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         15931454                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            62.663083                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle           125208                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.974756                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999951                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8002443630                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8002443630                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    267116406                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       267116406                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    267116406                       # number of overall hits
system.cpu1.dcache.overall_hits::total      267116406                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     78424791                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      78424791                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     78424791                       # number of overall misses
system.cpu1.dcache.overall_misses::total     78424791                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 916374655386                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 916374655386                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 916374655386                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 916374655386                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    345541197                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    345541197                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    345541197                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    345541197                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226962                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226962                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226962                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226962                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11684.757380                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11684.757380                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11684.757380                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11684.757380                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     44931896                       # number of writebacks
system.cpu1.dcache.writebacks::total         44931896                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     78424791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     78424791                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     78424791                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     78424791                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 864143744580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 864143744580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 864143744580                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 864143744580                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.226962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.226962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.226962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.226962                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11018.757380                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11018.757380                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11018.757380                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11018.757380                       # average overall mshr miss latency
system.cpu1.dcache.replacements              78424783                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    158055503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      158055503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     62372067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     62372067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 703305549774                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 703305549774                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    220427570                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    220427570                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.282959                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.282959                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11275.969895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11275.969895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62372067                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62372067                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 661765753152                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 661765753152                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.282959                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.282959                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10609.969895                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10609.969895                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    109060903                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     109060903                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     16052724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     16052724                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 213069105612                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 213069105612                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    125113627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    125113627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.128305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.128305                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13273.080981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13273.080981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     16052724                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     16052724                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 202377991428                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 202377991428                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.128305                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.128305                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12607.080981                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12607.080981                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          345541197                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         78424791                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.406020                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           208125                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2842754367                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2842754367                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5504746                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            15850416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            77854667                       # number of demand (read+write) hits
system.l2.demand_hits::total                 99209830                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5504746                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           15850416                       # number of overall hits
system.l2.overall_hits::.cpu1.data           77854667                       # number of overall hits
system.l2.overall_hits::total                99209830                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6998275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             81038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            570124                       # number of demand (read+write) misses
system.l2.demand_misses::total                7649889                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6998275                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            81038                       # number of overall misses
system.l2.overall_misses::.cpu1.data           570124                       # number of overall misses
system.l2.overall_misses::total               7649889                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37391238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 600568403094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   6944726322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48799685133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     656350205787                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37391238                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 600568403094                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   6944726322                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48799685133                       # number of overall miss cycles
system.l2.overall_miss_latency::total    656350205787                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        15931454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        78424791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            106859719                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       15931454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       78424791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           106859719                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.559727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.005087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.007270                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071588                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.559727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.005087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.007270                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071588                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82723.977876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85816.633827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85697.158395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85594.862053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85798.657443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82723.977876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85816.633827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85697.158395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85594.862053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85798.657443                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              480234                       # number of writebacks
system.l2.writebacks::total                    480234                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6998275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        81038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       570124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7649889                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6998275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        81038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       570124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7649889                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34305297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 552796814980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   6391549735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44907955989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 604130626001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34305297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 552796814980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   6391549735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44907955989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 604130626001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.559727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.005087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.007270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.559727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.005087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.007270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071588                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75896.674779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78990.439070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78871.020200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78768.752042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78972.469535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75896.674779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78990.439070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78871.020200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78768.752042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78972.469535                       # average overall mshr miss latency
system.l2.replacements                        7402455                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     44934009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         44934009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     44934009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     44934009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     15930982                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         15930982                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     15930982                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     15930982                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          386                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           386                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         15618923                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              15619616                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         433801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              434187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     32644656                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37358629641                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37391274297                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     16052724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16053803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.357739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.027024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.027046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84571.647668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86119.279672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86117.903800                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       433801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         434187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     30010915                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34397509813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34427520728                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.357739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.027024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.027046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77748.484456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79293.293038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79291.919675                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst      15850416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15850417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        81038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            81490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37391238                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   6944726322                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6982117560                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     15931454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15931907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.005087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82723.977876                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85697.158395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85680.667076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        81038                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34305297                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   6391549735                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6425855032                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.005087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75896.674779                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78871.020200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78854.522420                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5504053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     62235744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          67739797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6997889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       136323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7134212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 600535758438                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  11441055492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 611976813930                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62372067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      74874009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.559744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.002186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85816.702500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83926.083581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85780.575897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6997889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       136323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7134212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 552766804065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10510446176                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 563277250241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.559744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.002186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78990.507575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77099.580966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78954.375093                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259481.644661                       # Cycle average of tags in use
system.l2.tags.total_refs                   213718111                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7664599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.883795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     490.451336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       22.626250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    236142.295477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2782.646197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    20043.625400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.900811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.010615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.076460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989844                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       227051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3427160551                       # Number of tag accesses
system.l2.tags.data_accesses               3427160551                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     447889600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       5186432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      36487936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          489592896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      5186432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5215360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30734976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30734976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6998275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          81038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         570124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7649889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       480234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             480234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        232064148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2687236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         18905422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             253671794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2687236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2702224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15924652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15924652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15924652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       232064148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2687236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        18905422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            269596446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    480225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6998273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     81038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    561803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014331240098                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        26801                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        26801                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16257000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             453694                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7649889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     480234                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7649889                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   480234                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            238910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            239436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            238840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            238827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            237988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            238961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            238760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            238653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            238690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            238058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           238936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           238504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           239029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           239787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           239046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           238290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           238895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           238703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           238198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           238863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           238599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           238969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           239520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           238283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           238705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           238381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           239994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           239670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           237970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           238818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           237718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            15006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            14975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            15037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            14891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            15321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            14867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            15093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            15007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            14926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            15158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            14852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            15058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            15125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            14829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            15044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            14110                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 162894078579                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25461697912                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            296560351051                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21316.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38808.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7649889                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               480234                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7467442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  174119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  25696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  26803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  26807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  26802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  26816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8121737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      8121737    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8121737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        26801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     285.120928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    267.320700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1163.065005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        26800    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-192511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26801                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.916160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.911277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.404020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1108      4.13%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      0.30%      4.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25562     95.38%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26801                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              489060224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  532672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30730944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               489592896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30734976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       253.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    253.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1930024723986                       # Total gap between requests
system.mem_ctrls.avgGap                     237391.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    447889472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      5186432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     35955392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30730944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14988.407144192151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 232064081.925236791372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2687235.703873990104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 18629495.793868545443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15922562.935473205522                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6998275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        81038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       570124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       480234                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16142313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 271342194400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   3132653756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  22069360582                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 105794964393831                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35713.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38772.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38656.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38709.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 220298780.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6329312261.998508                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         11173670493.287714                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        10476724177.398726                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       564519741.744094                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     167537156334.945435                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     98096853067.019775                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     562238463836.246338                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       856416699912.564453                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        443.733483                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1665479389888                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86761150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 177784426855                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6335529494.110457                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11184646299.208567                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10483345543.792339                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       568230536.832080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     167537156334.945435                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     98139464057.801132                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     562209047111.663330                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       856457419378.265503                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        443.754580                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1665360334327                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86761150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 177903482416                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1930024966743                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90805916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     45414243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     15930982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        52916008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16053803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16053803                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15931907                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     74874009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     47793850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    235274365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             320578216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   2039193344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   7894827968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10734381440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7402455                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30734976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        114262174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000136                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              114246657     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15517      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          114262174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111704343507                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       78346459833                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       15915535162                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12528317175                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
