{
  "module_name": "exynos-regs-pmu.h",
  "hash_id": "db4e1fc475ce844957b574550b5402001c6ac6d39b6d7755c0f1d3c3026cea04",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/soc/samsung/exynos-regs-pmu.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_SOC_EXYNOS_REGS_PMU_H\n#define __LINUX_SOC_EXYNOS_REGS_PMU_H __FILE__\n\n#define S5P_CENTRAL_SEQ_CONFIGURATION\t\t0x0200\n\n#define S5P_CENTRAL_LOWPWR_CFG\t\t\t(1 << 16)\n\n#define S5P_CENTRAL_SEQ_OPTION\t\t\t0x0208\n\n#define S5P_USE_STANDBY_WFI0\t\t\t(1 << 16)\n#define S5P_USE_STANDBY_WFI1\t\t\t(1 << 17)\n#define S5P_USE_STANDBY_WFI2\t\t\t(1 << 19)\n#define S5P_USE_STANDBY_WFI3\t\t\t(1 << 20)\n#define S5P_USE_STANDBY_WFE0\t\t\t(1 << 24)\n#define S5P_USE_STANDBY_WFE1\t\t\t(1 << 25)\n#define S5P_USE_STANDBY_WFE2\t\t\t(1 << 27)\n#define S5P_USE_STANDBY_WFE3\t\t\t(1 << 28)\n\n#define S5P_USE_STANDBY_WFI_ALL \\\n\t(S5P_USE_STANDBY_WFI0 | S5P_USE_STANDBY_WFI1 | \\\n\t S5P_USE_STANDBY_WFI2 | S5P_USE_STANDBY_WFI3 | \\\n\t S5P_USE_STANDBY_WFE0 | S5P_USE_STANDBY_WFE1 | \\\n\t S5P_USE_STANDBY_WFE2 | S5P_USE_STANDBY_WFE3)\n\n#define S5P_USE_DELAYED_RESET_ASSERTION\t\tBIT(12)\n\n#define EXYNOS_CORE_PO_RESET(n)\t\t\t((1 << 4) << n)\n#define EXYNOS_WAKEUP_FROM_LOWPWR\t\t(1 << 28)\n#define EXYNOS_SWRESET\t\t\t\t0x0400\n\n#define S5P_WAKEUP_STAT\t\t\t\t0x0600\n \n#define EXYNOS_EINT_WAKEUP_MASK_DISABLED\t0xffffffff\n#define EXYNOS_EINT_WAKEUP_MASK\t\t\t0x0604\n#define S5P_WAKEUP_MASK\t\t\t\t0x0608\n#define S5P_WAKEUP_MASK2\t\t\t\t0x0614\n\n \n#define EXYNOS4_MIPI_PHY_CONTROL(n)\t\t(0x0710 + (n) * 4)\n \n#define EXYNOS4_PHY_ENABLE\t\t\t(1 << 0)\n#define EXYNOS4_MIPI_PHY_SRESETN\t\t(1 << 1)\n#define EXYNOS4_MIPI_PHY_MRESETN\t\t(1 << 2)\n#define EXYNOS4_MIPI_PHY_RESET_MASK\t\t(3 << 1)\n\n#define S5P_INFORM0\t\t\t\t0x0800\n#define S5P_INFORM1\t\t\t\t0x0804\n#define S5P_INFORM5\t\t\t\t0x0814\n#define S5P_INFORM6\t\t\t\t0x0818\n#define S5P_INFORM7\t\t\t\t0x081C\n#define S5P_PMU_SPARE2\t\t\t\t0x0908\n#define S5P_PMU_SPARE3\t\t\t\t0x090C\n\n#define EXYNOS_IROM_DATA2\t\t\t0x0988\n#define S5P_ARM_CORE0_LOWPWR\t\t\t0x1000\n#define S5P_DIS_IRQ_CORE0\t\t\t0x1004\n#define S5P_DIS_IRQ_CENTRAL0\t\t\t0x1008\n#define S5P_ARM_CORE1_LOWPWR\t\t\t0x1010\n#define S5P_DIS_IRQ_CORE1\t\t\t0x1014\n#define S5P_DIS_IRQ_CENTRAL1\t\t\t0x1018\n#define S5P_ARM_COMMON_LOWPWR\t\t\t0x1080\n#define S5P_L2_0_LOWPWR\t\t\t\t0x10C0\n#define S5P_L2_1_LOWPWR\t\t\t\t0x10C4\n#define S5P_CMU_ACLKSTOP_LOWPWR\t\t\t0x1100\n#define S5P_CMU_SCLKSTOP_LOWPWR\t\t\t0x1104\n#define S5P_CMU_RESET_LOWPWR\t\t\t0x110C\n#define S5P_APLL_SYSCLK_LOWPWR\t\t\t0x1120\n#define S5P_MPLL_SYSCLK_LOWPWR\t\t\t0x1124\n#define S5P_VPLL_SYSCLK_LOWPWR\t\t\t0x1128\n#define S5P_EPLL_SYSCLK_LOWPWR\t\t\t0x112C\n#define S5P_CMU_CLKSTOP_GPS_ALIVE_LOWPWR\t0x1138\n#define S5P_CMU_RESET_GPSALIVE_LOWPWR\t\t0x113C\n#define S5P_CMU_CLKSTOP_CAM_LOWPWR\t\t0x1140\n#define S5P_CMU_CLKSTOP_TV_LOWPWR\t\t0x1144\n#define S5P_CMU_CLKSTOP_MFC_LOWPWR\t\t0x1148\n#define S5P_CMU_CLKSTOP_G3D_LOWPWR\t\t0x114C\n#define S5P_CMU_CLKSTOP_LCD0_LOWPWR\t\t0x1150\n#define S5P_CMU_CLKSTOP_MAUDIO_LOWPWR\t\t0x1158\n#define S5P_CMU_CLKSTOP_GPS_LOWPWR\t\t0x115C\n#define S5P_CMU_RESET_CAM_LOWPWR\t\t0x1160\n#define S5P_CMU_RESET_TV_LOWPWR\t\t\t0x1164\n#define S5P_CMU_RESET_MFC_LOWPWR\t\t0x1168\n#define S5P_CMU_RESET_G3D_LOWPWR\t\t0x116C\n#define S5P_CMU_RESET_LCD0_LOWPWR\t\t0x1170\n#define S5P_CMU_RESET_MAUDIO_LOWPWR\t\t0x1178\n#define S5P_CMU_RESET_GPS_LOWPWR\t\t0x117C\n#define S5P_TOP_BUS_LOWPWR\t\t\t0x1180\n#define S5P_TOP_RETENTION_LOWPWR\t\t0x1184\n#define S5P_TOP_PWR_LOWPWR\t\t\t0x1188\n#define S5P_LOGIC_RESET_LOWPWR\t\t\t0x11A0\n#define S5P_ONENAND_MEM_LOWPWR\t\t\t0x11C0\n#define S5P_G2D_ACP_MEM_LOWPWR\t\t\t0x11C8\n#define S5P_USBOTG_MEM_LOWPWR\t\t\t0x11CC\n#define S5P_HSMMC_MEM_LOWPWR\t\t\t0x11D0\n#define S5P_CSSYS_MEM_LOWPWR\t\t\t0x11D4\n#define S5P_SECSS_MEM_LOWPWR\t\t\t0x11D8\n#define S5P_PAD_RETENTION_DRAM_LOWPWR\t\t0x1200\n#define S5P_PAD_RETENTION_MAUDIO_LOWPWR\t\t0x1204\n#define S5P_PAD_RETENTION_GPIO_LOWPWR\t\t0x1220\n#define S5P_PAD_RETENTION_UART_LOWPWR\t\t0x1224\n#define S5P_PAD_RETENTION_MMCA_LOWPWR\t\t0x1228\n#define S5P_PAD_RETENTION_MMCB_LOWPWR\t\t0x122C\n#define S5P_PAD_RETENTION_EBIA_LOWPWR\t\t0x1230\n#define S5P_PAD_RETENTION_EBIB_LOWPWR\t\t0x1234\n#define S5P_PAD_RETENTION_ISOLATION_LOWPWR\t0x1240\n#define S5P_PAD_RETENTION_ALV_SEL_LOWPWR\t0x1260\n#define S5P_XUSBXTI_LOWPWR\t\t\t0x1280\n#define S5P_XXTI_LOWPWR\t\t\t\t0x1284\n#define S5P_EXT_REGULATOR_LOWPWR\t\t0x12C0\n#define S5P_GPIO_MODE_LOWPWR\t\t\t0x1300\n#define S5P_GPIO_MODE_MAUDIO_LOWPWR\t\t0x1340\n#define S5P_CAM_LOWPWR\t\t\t\t0x1380\n#define S5P_TV_LOWPWR\t\t\t\t0x1384\n#define S5P_MFC_LOWPWR\t\t\t\t0x1388\n#define S5P_G3D_LOWPWR\t\t\t\t0x138C\n#define S5P_LCD0_LOWPWR\t\t\t\t0x1390\n#define S5P_MAUDIO_LOWPWR\t\t\t0x1398\n#define S5P_GPS_LOWPWR\t\t\t\t0x139C\n#define S5P_GPS_ALIVE_LOWPWR\t\t\t0x13A0\n\n#define EXYNOS_ARM_CORE0_CONFIGURATION\t\t0x2000\n#define EXYNOS_ARM_CORE_CONFIGURATION(_nr)\t\\\n\t\t\t(EXYNOS_ARM_CORE0_CONFIGURATION + (0x80 * (_nr)))\n#define EXYNOS_ARM_CORE_STATUS(_nr)\t\t\\\n\t\t\t(EXYNOS_ARM_CORE_CONFIGURATION(_nr) + 0x4)\n#define EXYNOS_ARM_CORE_OPTION(_nr)\t\t\\\n\t\t\t(EXYNOS_ARM_CORE_CONFIGURATION(_nr) + 0x8)\n\n#define EXYNOS_ARM_COMMON_CONFIGURATION\t\t0x2500\n#define EXYNOS_COMMON_CONFIGURATION(_nr)\t\\\n\t\t\t(EXYNOS_ARM_COMMON_CONFIGURATION + (0x80 * (_nr)))\n#define EXYNOS_COMMON_STATUS(_nr)\t\t\\\n\t\t\t(EXYNOS_COMMON_CONFIGURATION(_nr) + 0x4)\n#define EXYNOS_COMMON_OPTION(_nr)\t\t\\\n\t\t\t(EXYNOS_COMMON_CONFIGURATION(_nr) + 0x8)\n\n#define EXYNOS_ARM_L2_CONFIGURATION\t\t0x2600\n#define EXYNOS_L2_CONFIGURATION(_nr)\t\t\\\n\t\t\t(EXYNOS_ARM_L2_CONFIGURATION + ((_nr) * 0x80))\n#define EXYNOS_L2_STATUS(_nr)\t\t\t\\\n\t\t\t(EXYNOS_L2_CONFIGURATION(_nr) + 0x4)\n#define EXYNOS_L2_OPTION(_nr)\t\t\t\\\n\t\t\t(EXYNOS_L2_CONFIGURATION(_nr) + 0x8)\n\n#define EXYNOS_L2_USE_RETENTION\t\t\tBIT(4)\n\n#define S5P_PAD_RET_MAUDIO_OPTION\t\t0x3028\n#define S5P_PAD_RET_MMC2_OPTION\t\t\t0x30c8\n#define S5P_PAD_RET_GPIO_OPTION\t\t\t0x3108\n#define S5P_PAD_RET_UART_OPTION\t\t\t0x3128\n#define S5P_PAD_RET_MMCA_OPTION\t\t\t0x3148\n#define S5P_PAD_RET_MMCB_OPTION\t\t\t0x3168\n#define S5P_PAD_RET_EBIA_OPTION\t\t\t0x3188\n#define S5P_PAD_RET_EBIB_OPTION\t\t\t0x31A8\n#define S5P_PAD_RET_SPI_OPTION\t\t\t0x31c8\n\n#define S5P_PS_HOLD_CONTROL\t\t\t0x330C\n#define S5P_PS_HOLD_EN\t\t\t\t(1 << 31)\n#define S5P_PS_HOLD_OUTPUT_HIGH\t\t\t(3 << 8)\n\n#define S5P_CAM_OPTION\t\t\t\t0x3C08\n#define S5P_MFC_OPTION\t\t\t\t0x3C48\n#define S5P_G3D_OPTION\t\t\t\t0x3C68\n#define S5P_LCD0_OPTION\t\t\t\t0x3C88\n#define S5P_LCD1_OPTION\t\t\t\t0x3CA8\n#define S5P_ISP_OPTION\t\t\t\tS5P_LCD1_OPTION\n\n#define S5P_CORE_LOCAL_PWR_EN\t\t\t0x3\n#define S5P_CORE_WAKEUP_FROM_LOCAL_CFG\t\t(0x3 << 8)\n#define S5P_CORE_AUTOWAKEUP_EN\t\t\t(1 << 31)\n\n \n#define S5PV210_EINT_WAKEUP_MASK\t0xC004\n\n \n#define S5P_CMU_CLKSTOP_LCD1_LOWPWR\t0x1154\n#define S5P_CMU_RESET_LCD1_LOWPWR\t0x1174\n#define S5P_MODIMIF_MEM_LOWPWR\t\t0x11C4\n#define S5P_PCIE_MEM_LOWPWR\t\t0x11E0\n#define S5P_SATA_MEM_LOWPWR\t\t0x11E4\n#define S5P_LCD1_LOWPWR\t\t\t0x1394\n\n \n#define S5P_ISP_ARM_LOWPWR\t\t\t0x1050\n#define S5P_DIS_IRQ_ISP_ARM_LOCAL_LOWPWR\t0x1054\n#define S5P_DIS_IRQ_ISP_ARM_CENTRAL_LOWPWR\t0x1058\n#define S5P_CMU_ACLKSTOP_COREBLK_LOWPWR\t\t0x1110\n#define S5P_CMU_SCLKSTOP_COREBLK_LOWPWR\t\t0x1114\n#define S5P_CMU_RESET_COREBLK_LOWPWR\t\t0x111C\n#define S5P_MPLLUSER_SYSCLK_LOWPWR\t\t0x1130\n#define S5P_CMU_CLKSTOP_ISP_LOWPWR\t\t0x1154\n#define S5P_CMU_RESET_ISP_LOWPWR\t\t0x1174\n#define S5P_TOP_BUS_COREBLK_LOWPWR\t\t0x1190\n#define S5P_TOP_RETENTION_COREBLK_LOWPWR\t0x1194\n#define S5P_TOP_PWR_COREBLK_LOWPWR\t\t0x1198\n#define S5P_OSCCLK_GATE_LOWPWR\t\t\t0x11A4\n#define S5P_LOGIC_RESET_COREBLK_LOWPWR\t\t0x11B0\n#define S5P_OSCCLK_GATE_COREBLK_LOWPWR\t\t0x11B4\n#define S5P_HSI_MEM_LOWPWR\t\t\t0x11C4\n#define S5P_ROTATOR_MEM_LOWPWR\t\t\t0x11DC\n#define S5P_PAD_RETENTION_GPIO_COREBLK_LOWPWR\t0x123C\n#define S5P_PAD_ISOLATION_COREBLK_LOWPWR\t0x1250\n#define S5P_GPIO_MODE_COREBLK_LOWPWR\t\t0x1320\n#define S5P_TOP_ASB_RESET_LOWPWR\t\t0x1344\n#define S5P_TOP_ASB_ISOLATION_LOWPWR\t\t0x1348\n#define S5P_ISP_LOWPWR\t\t\t\t0x1394\n#define S5P_DRAM_FREQ_DOWN_LOWPWR\t\t0x13B0\n#define S5P_DDRPHY_DLLOFF_LOWPWR\t\t0x13B4\n#define S5P_CMU_SYSCLK_ISP_LOWPWR\t\t0x13B8\n#define S5P_CMU_SYSCLK_GPS_LOWPWR\t\t0x13BC\n#define S5P_LPDDR_PHY_DLL_LOCK_LOWPWR\t\t0x13C0\n\n#define S5P_ARM_L2_0_OPTION\t\t\t0x2608\n#define S5P_ARM_L2_1_OPTION\t\t\t0x2628\n#define S5P_ONENAND_MEM_OPTION\t\t\t0x2E08\n#define S5P_HSI_MEM_OPTION\t\t\t0x2E28\n#define S5P_G2D_ACP_MEM_OPTION\t\t\t0x2E48\n#define S5P_USBOTG_MEM_OPTION\t\t\t0x2E68\n#define S5P_HSMMC_MEM_OPTION\t\t\t0x2E88\n#define S5P_CSSYS_MEM_OPTION\t\t\t0x2EA8\n#define S5P_SECSS_MEM_OPTION\t\t\t0x2EC8\n#define S5P_ROTATOR_MEM_OPTION\t\t\t0x2F48\n\n \n#define S5P_ARM_CORE2_LOWPWR\t\t\t0x1020\n#define S5P_DIS_IRQ_CORE2\t\t\t0x1024\n#define S5P_DIS_IRQ_CENTRAL2\t\t\t0x1028\n#define S5P_ARM_CORE3_LOWPWR\t\t\t0x1030\n#define S5P_DIS_IRQ_CORE3\t\t\t0x1034\n#define S5P_DIS_IRQ_CENTRAL3\t\t\t0x1038\n\n \n#define EXYNOS3_ARM_CORE0_SYS_PWR_REG\t\t\t0x1000\n#define EXYNOS3_DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG\t0x1004\n#define EXYNOS3_DIS_IRQ_ARM_CORE0_CENTRAL_SYS_PWR_REG\t0x1008\n#define EXYNOS3_ARM_CORE1_SYS_PWR_REG\t\t\t0x1010\n#define EXYNOS3_DIS_IRQ_ARM_CORE1_LOCAL_SYS_PWR_REG\t0x1014\n#define EXYNOS3_DIS_IRQ_ARM_CORE1_CENTRAL_SYS_PWR_REG\t0x1018\n#define EXYNOS3_ISP_ARM_SYS_PWR_REG\t\t\t0x1050\n#define EXYNOS3_DIS_IRQ_ISP_ARM_LOCAL_SYS_PWR_REG\t0x1054\n#define EXYNOS3_DIS_IRQ_ISP_ARM_CENTRAL_SYS_PWR_REG\t0x1058\n#define EXYNOS3_ARM_COMMON_SYS_PWR_REG\t\t\t0x1080\n#define EXYNOS3_ARM_L2_SYS_PWR_REG\t\t\t0x10C0\n#define EXYNOS3_CMU_ACLKSTOP_SYS_PWR_REG\t\t0x1100\n#define EXYNOS3_CMU_SCLKSTOP_SYS_PWR_REG\t\t0x1104\n#define EXYNOS3_CMU_RESET_SYS_PWR_REG\t\t\t0x110C\n#define EXYNOS3_CMU_ACLKSTOP_COREBLK_SYS_PWR_REG\t0x1110\n#define EXYNOS3_CMU_SCLKSTOP_COREBLK_SYS_PWR_REG\t0x1114\n#define EXYNOS3_CMU_RESET_COREBLK_SYS_PWR_REG\t\t0x111C\n#define EXYNOS3_APLL_SYSCLK_SYS_PWR_REG\t\t\t0x1120\n#define EXYNOS3_MPLL_SYSCLK_SYS_PWR_REG\t\t\t0x1124\n#define EXYNOS3_VPLL_SYSCLK_SYS_PWR_REG\t\t\t0x1128\n#define EXYNOS3_EPLL_SYSCLK_SYS_PWR_REG\t\t\t0x112C\n#define EXYNOS3_MPLLUSER_SYSCLK_SYS_PWR_REG\t\t0x1130\n#define EXYNOS3_BPLLUSER_SYSCLK_SYS_PWR_REG\t\t0x1134\n#define EXYNOS3_EPLLUSER_SYSCLK_SYS_PWR_REG\t\t0x1138\n#define EXYNOS3_CMU_CLKSTOP_CAM_SYS_PWR_REG\t\t0x1140\n#define EXYNOS3_CMU_CLKSTOP_MFC_SYS_PWR_REG\t\t0x1148\n#define EXYNOS3_CMU_CLKSTOP_G3D_SYS_PWR_REG\t\t0x114C\n#define EXYNOS3_CMU_CLKSTOP_LCD0_SYS_PWR_REG\t\t0x1150\n#define EXYNOS3_CMU_CLKSTOP_ISP_SYS_PWR_REG\t\t0x1154\n#define EXYNOS3_CMU_CLKSTOP_MAUDIO_SYS_PWR_REG\t\t0x1158\n#define EXYNOS3_CMU_RESET_CAM_SYS_PWR_REG\t\t0x1160\n#define EXYNOS3_CMU_RESET_MFC_SYS_PWR_REG\t\t0x1168\n#define EXYNOS3_CMU_RESET_G3D_SYS_PWR_REG\t\t0x116C\n#define EXYNOS3_CMU_RESET_LCD0_SYS_PWR_REG\t\t0x1170\n#define EXYNOS3_CMU_RESET_ISP_SYS_PWR_REG\t\t0x1174\n#define EXYNOS3_CMU_RESET_MAUDIO_SYS_PWR_REG\t\t0x1178\n#define EXYNOS3_TOP_BUS_SYS_PWR_REG\t\t\t0x1180\n#define EXYNOS3_TOP_RETENTION_SYS_PWR_REG\t\t0x1184\n#define EXYNOS3_TOP_PWR_SYS_PWR_REG\t\t\t0x1188\n#define EXYNOS3_TOP_BUS_COREBLK_SYS_PWR_REG\t\t0x1190\n#define EXYNOS3_TOP_RETENTION_COREBLK_SYS_PWR_REG\t0x1194\n#define EXYNOS3_TOP_PWR_COREBLK_SYS_PWR_REG\t\t0x1198\n#define EXYNOS3_LOGIC_RESET_SYS_PWR_REG\t\t\t0x11A0\n#define EXYNOS3_OSCCLK_GATE_SYS_PWR_REG\t\t\t0x11A4\n#define EXYNOS3_LOGIC_RESET_COREBLK_SYS_PWR_REG\t\t0x11B0\n#define EXYNOS3_OSCCLK_GATE_COREBLK_SYS_PWR_REG\t\t0x11B4\n#define EXYNOS3_PAD_RETENTION_DRAM_SYS_PWR_REG\t\t0x1200\n#define EXYNOS3_PAD_RETENTION_MAUDIO_SYS_PWR_REG\t0x1204\n#define EXYNOS3_PAD_RETENTION_SPI_SYS_PWR_REG\t\t0x1208\n#define EXYNOS3_PAD_RETENTION_MMC2_SYS_PWR_REG\t\t0x1218\n#define EXYNOS3_PAD_RETENTION_GPIO_SYS_PWR_REG\t\t0x1220\n#define EXYNOS3_PAD_RETENTION_UART_SYS_PWR_REG\t\t0x1224\n#define EXYNOS3_PAD_RETENTION_MMC0_SYS_PWR_REG\t\t0x1228\n#define EXYNOS3_PAD_RETENTION_MMC1_SYS_PWR_REG\t\t0x122C\n#define EXYNOS3_PAD_RETENTION_EBIA_SYS_PWR_REG\t\t0x1230\n#define EXYNOS3_PAD_RETENTION_EBIB_SYS_PWR_REG\t\t0x1234\n#define EXYNOS3_PAD_RETENTION_JTAG_SYS_PWR_REG\t\t0x1238\n#define EXYNOS3_PAD_ISOLATION_SYS_PWR_REG\t\t0x1240\n#define EXYNOS3_PAD_ALV_SEL_SYS_PWR_REG\t\t\t0x1260\n#define EXYNOS3_XUSBXTI_SYS_PWR_REG\t\t\t0x1280\n#define EXYNOS3_XXTI_SYS_PWR_REG\t\t\t0x1284\n#define EXYNOS3_EXT_REGULATOR_SYS_PWR_REG\t\t0x12C0\n#define EXYNOS3_EXT_REGULATOR_COREBLK_SYS_PWR_REG\t0x12C4\n#define EXYNOS3_GPIO_MODE_SYS_PWR_REG\t\t\t0x1300\n#define EXYNOS3_GPIO_MODE_MAUDIO_SYS_PWR_REG\t\t0x1340\n#define EXYNOS3_TOP_ASB_RESET_SYS_PWR_REG\t\t0x1344\n#define EXYNOS3_TOP_ASB_ISOLATION_SYS_PWR_REG\t\t0x1348\n#define EXYNOS3_TOP_ASB_RESET_COREBLK_SYS_PWR_REG\t0x1350\n#define EXYNOS3_TOP_ASB_ISOLATION_COREBLK_SYS_PWR_REG\t0x1354\n#define EXYNOS3_CAM_SYS_PWR_REG\t\t\t\t0x1380\n#define EXYNOS3_MFC_SYS_PWR_REG\t\t\t\t0x1388\n#define EXYNOS3_G3D_SYS_PWR_REG\t\t\t\t0x138C\n#define EXYNOS3_LCD0_SYS_PWR_REG\t\t\t0x1390\n#define EXYNOS3_ISP_SYS_PWR_REG\t\t\t\t0x1394\n#define EXYNOS3_MAUDIO_SYS_PWR_REG\t\t\t0x1398\n#define EXYNOS3_DRAM_FREQ_DOWN_SYS_PWR_REG\t\t0x13B0\n#define EXYNOS3_DDRPHY_DLLOFF_SYS_PWR_REG\t\t0x13B4\n#define EXYNOS3_CMU_SYSCLK_ISP_SYS_PWR_REG\t\t0x13B8\n#define EXYNOS3_LPDDR_PHY_DLL_LOCK_SYS_PWR_REG\t\t0x13C0\n#define EXYNOS3_BPLL_SYSCLK_SYS_PWR_REG\t\t\t0x13C4\n#define EXYNOS3_UPLL_SYSCLK_SYS_PWR_REG\t\t\t0x13C8\n\n#define EXYNOS3_ARM_CORE0_OPTION\t\t\t0x2008\n#define EXYNOS3_ARM_CORE_OPTION(_nr)\t\\\n\t\t\t(EXYNOS3_ARM_CORE0_OPTION + ((_nr) * 0x80))\n\n#define EXYNOS3_ARM_COMMON_OPTION\t\t\t0x2408\n#define EXYNOS3_ARM_L2_OPTION\t\t\t\t0x2608\n#define EXYNOS3_TOP_PWR_OPTION\t\t\t\t0x2C48\n#define EXYNOS3_CORE_TOP_PWR_OPTION\t\t\t0x2CA8\n#define EXYNOS3_XUSBXTI_DURATION\t\t\t0x341C\n#define EXYNOS3_XXTI_DURATION\t\t\t\t0x343C\n#define EXYNOS3_EXT_REGULATOR_DURATION\t\t\t0x361C\n#define EXYNOS3_EXT_REGULATOR_COREBLK_DURATION\t\t0x363C\n#define XUSBXTI_DURATION\t\t\t\t0x00000BB8\n#define XXTI_DURATION\t\t\t\t\tXUSBXTI_DURATION\n#define EXT_REGULATOR_DURATION\t\t\t\t0x00001D4C\n#define EXT_REGULATOR_COREBLK_DURATION\t\t\tEXT_REGULATOR_DURATION\n\n \n#define EXYNOS3_OPTION_USE_SC_COUNTER\t\t\t(1 << 0)\n#define EXYNOS3_OPTION_USE_SC_FEEDBACK\t\t\t(1 << 1)\n#define EXYNOS3_OPTION_SKIP_DEACTIVATE_ACEACP_IN_PWDN\t(1 << 7)\n\n \n\n#define EXYNOS5_AUTO_WDTRESET_DISABLE\t\t\t\t0x0408\n#define EXYNOS5_MASK_WDTRESET_REQUEST\t\t\t\t0x040C\n#define EXYNOS5_USBDRD_PHY_CONTROL\t\t\t\t0x0704\n#define EXYNOS5_DPTX_PHY_CONTROL\t\t\t\t0x0720\n\n#define EXYNOS5_USE_RETENTION\t\t\tBIT(4)\n#define EXYNOS5_SYS_WDTRESET\t\t\t\t\t(1 << 20)\n\n#define EXYNOS5_ARM_CORE0_SYS_PWR_REG\t\t\t\t0x1000\n#define EXYNOS5_DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG\t\t0x1004\n#define EXYNOS5_DIS_IRQ_ARM_CORE0_CENTRAL_SYS_PWR_REG\t\t0x1008\n#define EXYNOS5_ARM_CORE1_SYS_PWR_REG\t\t\t\t0x1010\n#define EXYNOS5_DIS_IRQ_ARM_CORE1_LOCAL_SYS_PWR_REG\t\t0x1014\n#define EXYNOS5_DIS_IRQ_ARM_CORE1_CENTRAL_SYS_PWR_REG\t\t0x1018\n#define EXYNOS5_FSYS_ARM_SYS_PWR_REG\t\t\t\t0x1040\n#define EXYNOS5_DIS_IRQ_FSYS_ARM_CENTRAL_SYS_PWR_REG\t\t0x1048\n#define EXYNOS5_ISP_ARM_SYS_PWR_REG\t\t\t\t0x1050\n#define EXYNOS5_DIS_IRQ_ISP_ARM_LOCAL_SYS_PWR_REG\t\t0x1054\n#define EXYNOS5_DIS_IRQ_ISP_ARM_CENTRAL_SYS_PWR_REG\t\t0x1058\n#define EXYNOS5_ARM_COMMON_SYS_PWR_REG\t\t\t\t0x1080\n#define EXYNOS5_ARM_L2_SYS_PWR_REG\t\t\t\t0x10C0\n#define EXYNOS5_CMU_ACLKSTOP_SYS_PWR_REG\t\t\t0x1100\n#define EXYNOS5_CMU_SCLKSTOP_SYS_PWR_REG\t\t\t0x1104\n#define EXYNOS5_CMU_RESET_SYS_PWR_REG\t\t\t\t0x110C\n#define EXYNOS5_CMU_ACLKSTOP_SYSMEM_SYS_PWR_REG\t\t\t0x1120\n#define EXYNOS5_CMU_SCLKSTOP_SYSMEM_SYS_PWR_REG\t\t\t0x1124\n#define EXYNOS5_CMU_RESET_SYSMEM_SYS_PWR_REG\t\t\t0x112C\n#define EXYNOS5_DRAM_FREQ_DOWN_SYS_PWR_REG\t\t\t0x1130\n#define EXYNOS5_DDRPHY_DLLOFF_SYS_PWR_REG\t\t\t0x1134\n#define EXYNOS5_DDRPHY_DLLLOCK_SYS_PWR_REG\t\t\t0x1138\n#define EXYNOS5_APLL_SYSCLK_SYS_PWR_REG\t\t\t\t0x1140\n#define EXYNOS5_MPLL_SYSCLK_SYS_PWR_REG\t\t\t\t0x1144\n#define EXYNOS5_VPLL_SYSCLK_SYS_PWR_REG\t\t\t\t0x1148\n#define EXYNOS5_EPLL_SYSCLK_SYS_PWR_REG\t\t\t\t0x114C\n#define EXYNOS5_BPLL_SYSCLK_SYS_PWR_REG\t\t\t\t0x1150\n#define EXYNOS5_CPLL_SYSCLK_SYS_PWR_REG\t\t\t\t0x1154\n#define EXYNOS5_MPLLUSER_SYSCLK_SYS_PWR_REG\t\t\t0x1164\n#define EXYNOS5_BPLLUSER_SYSCLK_SYS_PWR_REG\t\t\t0x1170\n#define EXYNOS5_TOP_BUS_SYS_PWR_REG\t\t\t\t0x1180\n#define EXYNOS5_TOP_RETENTION_SYS_PWR_REG\t\t\t0x1184\n#define EXYNOS5_TOP_PWR_SYS_PWR_REG\t\t\t\t0x1188\n#define EXYNOS5_TOP_BUS_SYSMEM_SYS_PWR_REG\t\t\t0x1190\n#define EXYNOS5_TOP_RETENTION_SYSMEM_SYS_PWR_REG\t\t0x1194\n#define EXYNOS5_TOP_PWR_SYSMEM_SYS_PWR_REG\t\t\t0x1198\n#define EXYNOS5_LOGIC_RESET_SYS_PWR_REG\t\t\t\t0x11A0\n#define EXYNOS5_OSCCLK_GATE_SYS_PWR_REG\t\t\t\t0x11A4\n#define EXYNOS5_LOGIC_RESET_SYSMEM_SYS_PWR_REG\t\t\t0x11B0\n#define EXYNOS5_OSCCLK_GATE_SYSMEM_SYS_PWR_REG\t\t\t0x11B4\n#define EXYNOS5_USBOTG_MEM_SYS_PWR_REG\t\t\t\t0x11C0\n#define EXYNOS5_G2D_MEM_SYS_PWR_REG\t\t\t\t0x11C8\n#define EXYNOS5_USBDRD_MEM_SYS_PWR_REG\t\t\t\t0x11CC\n#define EXYNOS5_SDMMC_MEM_SYS_PWR_REG\t\t\t\t0x11D0\n#define EXYNOS5_CSSYS_MEM_SYS_PWR_REG\t\t\t\t0x11D4\n#define EXYNOS5_SECSS_MEM_SYS_PWR_REG\t\t\t\t0x11D8\n#define EXYNOS5_ROTATOR_MEM_SYS_PWR_REG\t\t\t\t0x11DC\n#define EXYNOS5_INTRAM_MEM_SYS_PWR_REG\t\t\t\t0x11E0\n#define EXYNOS5_INTROM_MEM_SYS_PWR_REG\t\t\t\t0x11E4\n#define EXYNOS5_JPEG_MEM_SYS_PWR_REG\t\t\t\t0x11E8\n#define EXYNOS5_HSI_MEM_SYS_PWR_REG\t\t\t\t0x11EC\n#define EXYNOS5_MCUIOP_MEM_SYS_PWR_REG\t\t\t\t0x11F4\n#define EXYNOS5_SATA_MEM_SYS_PWR_REG\t\t\t\t0x11FC\n#define EXYNOS5_PAD_RETENTION_DRAM_SYS_PWR_REG\t\t\t0x1200\n#define EXYNOS5_PAD_RETENTION_MAU_SYS_PWR_REG\t\t\t0x1204\n#define EXYNOS5_PAD_RETENTION_GPIO_SYS_PWR_REG\t\t\t0x1220\n#define EXYNOS5_PAD_RETENTION_UART_SYS_PWR_REG\t\t\t0x1224\n#define EXYNOS5_PAD_RETENTION_MMCA_SYS_PWR_REG\t\t\t0x1228\n#define EXYNOS5_PAD_RETENTION_MMCB_SYS_PWR_REG\t\t\t0x122C\n#define EXYNOS5_PAD_RETENTION_EBIA_SYS_PWR_REG\t\t\t0x1230\n#define EXYNOS5_PAD_RETENTION_EBIB_SYS_PWR_REG\t\t\t0x1234\n#define EXYNOS5_PAD_RETENTION_SPI_SYS_PWR_REG\t\t\t0x1238\n#define EXYNOS5_PAD_RETENTION_GPIO_SYSMEM_SYS_PWR_REG\t\t0x123C\n#define EXYNOS5_PAD_ISOLATION_SYS_PWR_REG\t\t\t0x1240\n#define EXYNOS5_PAD_ISOLATION_SYSMEM_SYS_PWR_REG\t\t0x1250\n#define EXYNOS5_PAD_ALV_SEL_SYS_PWR_REG\t\t\t\t0x1260\n#define EXYNOS5_XUSBXTI_SYS_PWR_REG\t\t\t\t0x1280\n#define EXYNOS5_XXTI_SYS_PWR_REG\t\t\t\t0x1284\n#define EXYNOS5_EXT_REGULATOR_SYS_PWR_REG\t\t\t0x12C0\n#define EXYNOS5_GPIO_MODE_SYS_PWR_REG\t\t\t\t0x1300\n#define EXYNOS5_GPIO_MODE_SYSMEM_SYS_PWR_REG\t\t\t0x1320\n#define EXYNOS5_GPIO_MODE_MAU_SYS_PWR_REG\t\t\t0x1340\n#define EXYNOS5_TOP_ASB_RESET_SYS_PWR_REG\t\t\t0x1344\n#define EXYNOS5_TOP_ASB_ISOLATION_SYS_PWR_REG\t\t\t0x1348\n#define EXYNOS5_GSCL_SYS_PWR_REG\t\t\t\t0x1400\n#define EXYNOS5_ISP_SYS_PWR_REG\t\t\t\t\t0x1404\n#define EXYNOS5_MFC_SYS_PWR_REG\t\t\t\t\t0x1408\n#define EXYNOS5_G3D_SYS_PWR_REG\t\t\t\t\t0x140C\n#define EXYNOS5_DISP1_SYS_PWR_REG\t\t\t\t0x1414\n#define EXYNOS5_MAU_SYS_PWR_REG\t\t\t\t\t0x1418\n#define EXYNOS5_CMU_CLKSTOP_GSCL_SYS_PWR_REG\t\t\t0x1480\n#define EXYNOS5_CMU_CLKSTOP_ISP_SYS_PWR_REG\t\t\t0x1484\n#define EXYNOS5_CMU_CLKSTOP_MFC_SYS_PWR_REG\t\t\t0x1488\n#define EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG\t\t\t0x148C\n#define EXYNOS5_CMU_CLKSTOP_DISP1_SYS_PWR_REG\t\t\t0x1494\n#define EXYNOS5_CMU_CLKSTOP_MAU_SYS_PWR_REG\t\t\t0x1498\n#define EXYNOS5_CMU_SYSCLK_GSCL_SYS_PWR_REG\t\t\t0x14C0\n#define EXYNOS5_CMU_SYSCLK_ISP_SYS_PWR_REG\t\t\t0x14C4\n#define EXYNOS5_CMU_SYSCLK_MFC_SYS_PWR_REG\t\t\t0x14C8\n#define EXYNOS5_CMU_SYSCLK_G3D_SYS_PWR_REG\t\t\t0x14CC\n#define EXYNOS5_CMU_SYSCLK_DISP1_SYS_PWR_REG\t\t\t0x14D4\n#define EXYNOS5_CMU_SYSCLK_MAU_SYS_PWR_REG\t\t\t0x14D8\n#define EXYNOS5_CMU_RESET_GSCL_SYS_PWR_REG\t\t\t0x1580\n#define EXYNOS5_CMU_RESET_ISP_SYS_PWR_REG\t\t\t0x1584\n#define EXYNOS5_CMU_RESET_MFC_SYS_PWR_REG\t\t\t0x1588\n#define EXYNOS5_CMU_RESET_G3D_SYS_PWR_REG\t\t\t0x158C\n#define EXYNOS5_CMU_RESET_DISP1_SYS_PWR_REG\t\t\t0x1594\n#define EXYNOS5_CMU_RESET_MAU_SYS_PWR_REG\t\t\t0x1598\n\n#define EXYNOS5_ARM_CORE0_OPTION\t\t\t\t0x2008\n#define EXYNOS5_ARM_CORE1_OPTION\t\t\t\t0x2088\n#define EXYNOS5_FSYS_ARM_OPTION\t\t\t\t\t0x2208\n#define EXYNOS5_ISP_ARM_OPTION\t\t\t\t\t0x2288\n#define EXYNOS5_ARM_COMMON_OPTION\t\t\t\t0x2408\n#define EXYNOS5_ARM_L2_OPTION\t\t\t\t\t0x2608\n#define EXYNOS5_TOP_PWR_OPTION\t\t\t\t\t0x2C48\n#define EXYNOS5_TOP_PWR_SYSMEM_OPTION\t\t\t\t0x2CC8\n#define EXYNOS5_JPEG_MEM_OPTION\t\t\t\t\t0x2F48\n#define EXYNOS5_GSCL_OPTION\t\t\t\t\t0x4008\n#define EXYNOS5_ISP_OPTION\t\t\t\t\t0x4028\n#define EXYNOS5_MFC_OPTION\t\t\t\t\t0x4048\n#define EXYNOS5_G3D_OPTION\t\t\t\t\t0x4068\n#define EXYNOS5_DISP1_OPTION\t\t\t\t\t0x40A8\n#define EXYNOS5_MAU_OPTION\t\t\t\t\t0x40C8\n\n#define EXYNOS5_USE_SC_FEEDBACK\t\t\t\t\t(1 << 1)\n#define EXYNOS5_USE_SC_COUNTER\t\t\t\t\t(1 << 0)\n\n#define EXYNOS5_SKIP_DEACTIVATE_ACEACP_IN_PWDN\t\t\t(1 << 7)\n\n#define EXYNOS5_OPTION_USE_STANDBYWFE\t\t\t\t(1 << 24)\n#define EXYNOS5_OPTION_USE_STANDBYWFI\t\t\t\t(1 << 16)\n\n#define EXYNOS5_OPTION_USE_RETENTION\t\t\t\t(1 << 4)\n\n#define EXYNOS5420_SWRESET_KFC_SEL\t\t\t\t0x3\n\n \n#define EXYNOS5420_L2RSTDISABLE_VALUE\t\t\t\tBIT(3)\n\n#define EXYNOS5420_LPI_MASK\t\t\t\t\t0x0004\n#define EXYNOS5420_LPI_MASK1\t\t\t\t\t0x0008\n#define EXYNOS5420_UFS\t\t\t\t\t\tBIT(8)\n#define EXYNOS5420_ATB_KFC\t\t\t\t\tBIT(13)\n#define EXYNOS5420_ATB_ISP_ARM\t\t\t\t\tBIT(19)\n#define EXYNOS5420_EMULATION\t\t\t\t\tBIT(31)\n\n#define EXYNOS5420_ARM_INTR_SPREAD_ENABLE\t\t\t0x0100\n#define EXYNOS5420_ARM_INTR_SPREAD_USE_STANDBYWFI\t\t0x0104\n#define EXYNOS5420_UP_SCHEDULER\t\t\t\t\t0x0120\n#define SPREAD_ENABLE\t\t\t\t\t\t0xF\n#define SPREAD_USE_STANDWFI\t\t\t\t\t0xF\n\n#define EXYNOS5420_KFC_CORE_RESET0\t\t\t\tBIT(8)\n#define EXYNOS5420_KFC_ETM_RESET0\t\t\t\tBIT(20)\n\n#define EXYNOS5420_KFC_CORE_RESET(_nr)\t\t\t\t\\\n\t((EXYNOS5420_KFC_CORE_RESET0 | EXYNOS5420_KFC_ETM_RESET0) << (_nr))\n\n#define EXYNOS5420_USBDRD1_PHY_CONTROL\t\t\t\t0x0708\n#define EXYNOS5420_MIPI_PHY_CONTROL(n)\t\t\t\t(0x0714 + (n) * 4)\n#define EXYNOS5420_DPTX_PHY_CONTROL\t\t\t\t0x0728\n#define EXYNOS5420_ARM_CORE2_SYS_PWR_REG\t\t\t0x1020\n#define EXYNOS5420_DIS_IRQ_ARM_CORE2_LOCAL_SYS_PWR_REG\t\t0x1024\n#define EXYNOS5420_DIS_IRQ_ARM_CORE2_CENTRAL_SYS_PWR_REG\t0x1028\n#define EXYNOS5420_ARM_CORE3_SYS_PWR_REG\t\t\t0x1030\n#define EXYNOS5420_DIS_IRQ_ARM_CORE3_LOCAL_SYS_PWR_REG\t\t0x1034\n#define EXYNOS5420_DIS_IRQ_ARM_CORE3_CENTRAL_SYS_PWR_REG\t0x1038\n#define EXYNOS5420_KFC_CORE0_SYS_PWR_REG\t\t\t0x1040\n#define EXYNOS5420_DIS_IRQ_KFC_CORE0_LOCAL_SYS_PWR_REG\t\t0x1044\n#define EXYNOS5420_DIS_IRQ_KFC_CORE0_CENTRAL_SYS_PWR_REG\t0x1048\n#define EXYNOS5420_KFC_CORE1_SYS_PWR_REG\t\t\t0x1050\n#define EXYNOS5420_DIS_IRQ_KFC_CORE1_LOCAL_SYS_PWR_REG\t\t0x1054\n#define EXYNOS5420_DIS_IRQ_KFC_CORE1_CENTRAL_SYS_PWR_REG\t0x1058\n#define EXYNOS5420_KFC_CORE2_SYS_PWR_REG\t\t\t0x1060\n#define EXYNOS5420_DIS_IRQ_KFC_CORE2_LOCAL_SYS_PWR_REG\t\t0x1064\n#define EXYNOS5420_DIS_IRQ_KFC_CORE2_CENTRAL_SYS_PWR_REG\t0x1068\n#define EXYNOS5420_KFC_CORE3_SYS_PWR_REG\t\t\t0x1070\n#define EXYNOS5420_DIS_IRQ_KFC_CORE3_LOCAL_SYS_PWR_REG\t\t0x1074\n#define EXYNOS5420_DIS_IRQ_KFC_CORE3_CENTRAL_SYS_PWR_REG\t0x1078\n#define EXYNOS5420_ISP_ARM_SYS_PWR_REG\t\t\t\t0x1090\n#define EXYNOS5420_DIS_IRQ_ISP_ARM_LOCAL_SYS_PWR_REG\t\t0x1094\n#define EXYNOS5420_DIS_IRQ_ISP_ARM_CENTRAL_SYS_PWR_REG\t\t0x1098\n#define EXYNOS5420_ARM_COMMON_SYS_PWR_REG\t\t\t0x10A0\n#define EXYNOS5420_KFC_COMMON_SYS_PWR_REG\t\t\t0x10B0\n#define EXYNOS5420_KFC_L2_SYS_PWR_REG\t\t\t\t0x10D0\n#define EXYNOS5420_DPLL_SYSCLK_SYS_PWR_REG\t\t\t0x1158\n#define EXYNOS5420_IPLL_SYSCLK_SYS_PWR_REG\t\t\t0x115C\n#define EXYNOS5420_KPLL_SYSCLK_SYS_PWR_REG\t\t\t0x1160\n#define EXYNOS5420_RPLL_SYSCLK_SYS_PWR_REG                      0x1174\n#define EXYNOS5420_SPLL_SYSCLK_SYS_PWR_REG                      0x1178\n#define EXYNOS5420_INTRAM_MEM_SYS_PWR_REG                       0x11B8\n#define EXYNOS5420_INTROM_MEM_SYS_PWR_REG                       0x11BC\n#define EXYNOS5420_PAD_RETENTION_JTAG_SYS_PWR_REG\t\t0x1208\n#define EXYNOS5420_PAD_RETENTION_DRAM_SYS_PWR_REG\t\t0x1210\n#define EXYNOS5420_PAD_RETENTION_UART_SYS_PWR_REG\t\t0x1214\n#define EXYNOS5420_PAD_RETENTION_MMC0_SYS_PWR_REG\t\t0x1218\n#define EXYNOS5420_PAD_RETENTION_MMC1_SYS_PWR_REG\t\t0x121C\n#define EXYNOS5420_PAD_RETENTION_MMC2_SYS_PWR_REG\t\t0x1220\n#define EXYNOS5420_PAD_RETENTION_HSI_SYS_PWR_REG\t\t0x1224\n#define EXYNOS5420_PAD_RETENTION_EBIA_SYS_PWR_REG\t\t0x1228\n#define EXYNOS5420_PAD_RETENTION_EBIB_SYS_PWR_REG\t\t0x122C\n#define EXYNOS5420_PAD_RETENTION_SPI_SYS_PWR_REG\t\t0x1230\n#define EXYNOS5420_PAD_RETENTION_DRAM_COREBLK_SYS_PWR_REG\t0x1234\n#define EXYNOS5420_DISP1_SYS_PWR_REG\t\t\t\t0x1410\n#define EXYNOS5420_MAU_SYS_PWR_REG\t\t\t\t0x1414\n#define EXYNOS5420_G2D_SYS_PWR_REG\t\t\t\t0x1418\n#define EXYNOS5420_MSC_SYS_PWR_REG\t\t\t\t0x141C\n#define EXYNOS5420_FSYS_SYS_PWR_REG\t\t\t\t0x1420\n#define EXYNOS5420_FSYS2_SYS_PWR_REG\t\t\t\t0x1424\n#define EXYNOS5420_PSGEN_SYS_PWR_REG\t\t\t\t0x1428\n#define EXYNOS5420_PERIC_SYS_PWR_REG\t\t\t\t0x142C\n#define EXYNOS5420_WCORE_SYS_PWR_REG\t\t\t\t0x1430\n#define EXYNOS5420_CMU_CLKSTOP_DISP1_SYS_PWR_REG\t\t0x1490\n#define EXYNOS5420_CMU_CLKSTOP_MAU_SYS_PWR_REG\t\t\t0x1494\n#define EXYNOS5420_CMU_CLKSTOP_G2D_SYS_PWR_REG\t\t\t0x1498\n#define EXYNOS5420_CMU_CLKSTOP_MSC_SYS_PWR_REG\t\t\t0x149C\n#define EXYNOS5420_CMU_CLKSTOP_FSYS_SYS_PWR_REG\t\t\t0x14A0\n#define EXYNOS5420_CMU_CLKSTOP_FSYS2_SYS_PWR_REG\t\t0x14A4\n#define EXYNOS5420_CMU_CLKSTOP_PSGEN_SYS_PWR_REG\t\t0x14A8\n#define EXYNOS5420_CMU_CLKSTOP_PERIC_SYS_PWR_REG\t\t0x14AC\n#define EXYNOS5420_CMU_CLKSTOP_WCORE_SYS_PWR_REG\t\t0x14B0\n#define EXYNOS5420_CMU_SYSCLK_TOPPWR_SYS_PWR_REG\t\t0x14BC\n#define EXYNOS5420_CMU_SYSCLK_DISP1_SYS_PWR_REG\t\t\t0x14D0\n#define EXYNOS5420_CMU_SYSCLK_MAU_SYS_PWR_REG\t\t\t0x14D4\n#define EXYNOS5420_CMU_SYSCLK_G2D_SYS_PWR_REG\t\t\t0x14D8\n#define EXYNOS5420_CMU_SYSCLK_MSC_SYS_PWR_REG\t\t\t0x14DC\n#define EXYNOS5420_CMU_SYSCLK_FSYS_SYS_PWR_REG\t\t\t0x14E0\n#define EXYNOS5420_CMU_SYSCLK_FSYS2_SYS_PWR_REG\t\t\t0x14E4\n#define EXYNOS5420_CMU_SYSCLK_PSGEN_SYS_PWR_REG\t\t\t0x14E8\n#define EXYNOS5420_CMU_SYSCLK_PERIC_SYS_PWR_REG\t\t\t0x14EC\n#define EXYNOS5420_CMU_SYSCLK_WCORE_SYS_PWR_REG\t\t\t0x14F0\n#define EXYNOS5420_CMU_SYSCLK_SYSMEM_TOPPWR_SYS_PWR_REG\t\t0x14F4\n#define EXYNOS5420_CMU_RESET_FSYS2_SYS_PWR_REG\t\t\t0x1570\n#define EXYNOS5420_CMU_RESET_PSGEN_SYS_PWR_REG\t\t\t0x1574\n#define EXYNOS5420_CMU_RESET_PERIC_SYS_PWR_REG\t\t\t0x1578\n#define EXYNOS5420_CMU_RESET_WCORE_SYS_PWR_REG\t\t\t0x157C\n#define EXYNOS5420_CMU_RESET_DISP1_SYS_PWR_REG\t\t\t0x1590\n#define EXYNOS5420_CMU_RESET_MAU_SYS_PWR_REG\t\t\t0x1594\n#define EXYNOS5420_CMU_RESET_G2D_SYS_PWR_REG\t\t\t0x1598\n#define EXYNOS5420_CMU_RESET_MSC_SYS_PWR_REG\t\t\t0x159C\n#define EXYNOS5420_CMU_RESET_FSYS_SYS_PWR_REG\t\t\t0x15A0\n#define EXYNOS5420_SFR_AXI_CGDIS1\t\t\t\t0x15E4\n#define EXYNOS5420_ARM_COMMON_OPTION\t\t\t\t0x2508\n#define EXYNOS5420_KFC_COMMON_OPTION\t\t\t\t0x2588\n#define EXYNOS5420_LOGIC_RESET_DURATION3\t\t\t0x2D1C\n\n#define EXYNOS5420_PAD_RET_GPIO_OPTION\t\t\t\t0x30C8\n#define EXYNOS5420_PAD_RET_UART_OPTION\t\t\t\t0x30E8\n#define EXYNOS5420_PAD_RET_MMCA_OPTION\t\t\t\t0x3108\n#define EXYNOS5420_PAD_RET_MMCB_OPTION\t\t\t\t0x3128\n#define EXYNOS5420_PAD_RET_MMCC_OPTION\t\t\t\t0x3148\n#define EXYNOS5420_PAD_RET_HSI_OPTION\t\t\t\t0x3168\n#define EXYNOS5420_PAD_RET_SPI_OPTION\t\t\t\t0x31C8\n#define EXYNOS5420_PAD_RET_DRAM_COREBLK_OPTION\t\t\t0x31E8\n#define EXYNOS_PAD_RET_DRAM_OPTION\t\t\t\t0x3008\n#define EXYNOS_PAD_RET_MAUDIO_OPTION\t\t\t\t0x3028\n#define EXYNOS_PAD_RET_JTAG_OPTION\t\t\t\t0x3048\n#define EXYNOS_PAD_RET_EBIA_OPTION\t\t\t\t0x3188\n#define EXYNOS_PAD_RET_EBIB_OPTION\t\t\t\t0x31A8\n\n#define EXYNOS5420_FSYS2_OPTION\t\t\t\t\t0x4168\n#define EXYNOS5420_PSGEN_OPTION\t\t\t\t\t0x4188\n\n#define EXYNOS5420_ARM_USE_STANDBY_WFI0\t\t\t\tBIT(4)\n#define EXYNOS5420_ARM_USE_STANDBY_WFI1\t\t\t\tBIT(5)\n#define EXYNOS5420_ARM_USE_STANDBY_WFI2\t\t\t\tBIT(6)\n#define EXYNOS5420_ARM_USE_STANDBY_WFI3\t\t\t\tBIT(7)\n#define EXYNOS5420_KFC_USE_STANDBY_WFI0\t\t\t\tBIT(8)\n#define EXYNOS5420_KFC_USE_STANDBY_WFI1\t\t\t\tBIT(9)\n#define EXYNOS5420_KFC_USE_STANDBY_WFI2\t\t\t\tBIT(10)\n#define EXYNOS5420_KFC_USE_STANDBY_WFI3\t\t\t\tBIT(11)\n#define EXYNOS5420_ARM_USE_STANDBY_WFE0\t\t\t\tBIT(16)\n#define EXYNOS5420_ARM_USE_STANDBY_WFE1\t\t\t\tBIT(17)\n#define EXYNOS5420_ARM_USE_STANDBY_WFE2\t\t\t\tBIT(18)\n#define EXYNOS5420_ARM_USE_STANDBY_WFE3\t\t\t\tBIT(19)\n#define EXYNOS5420_KFC_USE_STANDBY_WFE0\t\t\t\tBIT(20)\n#define EXYNOS5420_KFC_USE_STANDBY_WFE1\t\t\t\tBIT(21)\n#define EXYNOS5420_KFC_USE_STANDBY_WFE2\t\t\t\tBIT(22)\n#define EXYNOS5420_KFC_USE_STANDBY_WFE3\t\t\t\tBIT(23)\n\n#define DUR_WAIT_RESET\t\t\t\t0xF\n\n#define EXYNOS5420_USE_STANDBY_WFI_ALL\t(EXYNOS5420_ARM_USE_STANDBY_WFI0    \\\n\t\t\t\t\t | EXYNOS5420_ARM_USE_STANDBY_WFI1  \\\n\t\t\t\t\t | EXYNOS5420_ARM_USE_STANDBY_WFI2  \\\n\t\t\t\t\t | EXYNOS5420_ARM_USE_STANDBY_WFI3  \\\n\t\t\t\t\t | EXYNOS5420_KFC_USE_STANDBY_WFI0  \\\n\t\t\t\t\t | EXYNOS5420_KFC_USE_STANDBY_WFI1  \\\n\t\t\t\t\t | EXYNOS5420_KFC_USE_STANDBY_WFI2  \\\n\t\t\t\t\t | EXYNOS5420_KFC_USE_STANDBY_WFI3)\n\n \n#define EXYNOS5433_EINT_WAKEUP_MASK\t\t\t\t(0x060C)\n#define EXYNOS5433_USBHOST30_PHY_CONTROL\t\t\t(0x0728)\n#define EXYNOS5433_PAD_RETENTION_AUD_OPTION\t\t\t(0x3028)\n#define EXYNOS5433_PAD_RETENTION_MMC2_OPTION\t\t\t(0x30C8)\n#define EXYNOS5433_PAD_RETENTION_TOP_OPTION\t\t\t(0x3108)\n#define EXYNOS5433_PAD_RETENTION_UART_OPTION\t\t\t(0x3128)\n#define EXYNOS5433_PAD_RETENTION_MMC0_OPTION\t\t\t(0x3148)\n#define EXYNOS5433_PAD_RETENTION_MMC1_OPTION\t\t\t(0x3168)\n#define EXYNOS5433_PAD_RETENTION_EBIA_OPTION\t\t\t(0x3188)\n#define EXYNOS5433_PAD_RETENTION_EBIB_OPTION\t\t\t(0x31A8)\n#define EXYNOS5433_PAD_RETENTION_SPI_OPTION\t\t\t(0x31C8)\n#define EXYNOS5433_PAD_RETENTION_MIF_OPTION\t\t\t(0x31E8)\n#define EXYNOS5433_PAD_RETENTION_USBXTI_OPTION\t\t\t(0x3228)\n#define EXYNOS5433_PAD_RETENTION_BOOTLDO_OPTION\t\t\t(0x3248)\n#define EXYNOS5433_PAD_RETENTION_UFS_OPTION\t\t\t(0x3268)\n#define EXYNOS5433_PAD_RETENTION_FSYSGENIO_OPTION\t\t(0x32A8)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}