0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sim_1/new/autocount_tb.v,1622643279,verilog,,,,autocount_tb,,,,,,,,
C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/FSM.v,1622633155,verilog,,C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/auto_count.v,,FSM,,,,,,,,
C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/auto_count.v,1622641752,verilog,,C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/data_path.v,,autocount,,,,,,,,
C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/data_path.v,1622634633,verilog,,C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/others.v,,adder;comparator;datapath;mux_21;ram;register,,,,,,,,
C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/others.v,1622642499,verilog,,C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sim_1/new/autocount_tb.v,,decoder_4to16;divider;show_numbers,,,,,,,,
