module wideexpr_00402(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed($signed(((3'sb111)-(^(s5)))<<((($signed(5'b01001))^~($signed(3'b000)))<<(($signed(4'sb1010))!=((s2)>>(2'b11))))));
  assign y1 = $signed($signed($signed(~&(s2))));
  assign y2 = ^(6'sb100111);
  assign y3 = s6;
  assign y4 = -((((-(((2'sb00)+(s7))<<((s2)^(3'sb011))))>>((s7)>=(-(u5))))&((ctrl[0]?(($signed(s1))^~((ctrl[7]?3'sb100:s4)))<<<(((u1)>>(1'sb0))>>>((s1)>>>(1'sb0))):$signed(1'sb0))))+((($signed(3'b101))&(s7))^~(s4)));
  assign y5 = u0;
  assign y6 = s5;
  assign y7 = -(1'sb1);
endmodule
