

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14'
================================================================
* Date:           Sun Sep  7 15:35:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.845 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    441|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     118|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     118|    486|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_121_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln118_fu_131_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln120_3_fu_155_p2  |         +|   0|  0|  17|          17|          17|
    |add_ln120_fu_149_p2    |         +|   0|  0|  17|          17|          17|
    |add_ln123_fu_213_p2    |         +|   0|  0|  39|          32|           1|
    |sub_ln123_fu_197_p2    |         -|   0|  0|  40|           1|          33|
    |icmp_ln116_fu_115_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln119_fu_178_p2   |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln121_fu_184_p2   |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln122_fu_189_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln123_fu_207_p2   |      icmp|   0|  0|  40|          33|          33|
    |or_ln121_1_fu_233_p2   |        or|   0|  0|   2|           1|           1|
    |or_ln121_fu_227_p2     |        or|   0|  0|   2|           1|           1|
    |n_6_fu_219_p3          |    select|   0|  0|  32|           1|          32|
    |n_7_fu_239_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 441|         281|         253|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_7     |   9|          2|   31|         62|
    |c_fu_44                  |   9|          2|   31|         62|
    |n_fu_40                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   96|        192|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln118_reg_275                 |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_44                           |  31|   0|   31|          0|
    |e2_reg_290                        |  32|   0|   32|          0|
    |icmp_ln116_reg_271                |   1|   0|    1|          0|
    |n_fu_40                           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14|  return value|
|cols_non_t      |   in|   32|     ap_none|                                                     cols_non_t|        scalar|
|mul_ln118       |   in|   17|     ap_none|                                                      mul_ln118|        scalar|
|M_e_address0    |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce0         |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_q0          |   in|   32|   ap_memory|                                                            M_e|         array|
|M_e_address1    |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce1         |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_q1          |   in|   32|   ap_memory|                                                            M_e|         array|
|j_1             |   in|   17|     ap_none|                                                            j_1|        scalar|
|n_6_out         |  out|   32|      ap_vld|                                                        n_6_out|       pointer|
|n_6_out_ap_vld  |  out|    1|      ap_vld|                                                        n_6_out|       pointer|
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fmm_hls_greedy_potential.cpp:206->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %j_1"   --->   Operation 8 'read' 'j_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln118_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln118"   --->   Operation 9 'read' 'mul_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t"   --->   Operation 10 'read' 'cols_non_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.14ns)   --->   "%store_ln116 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 11 'store' 'store_ln116' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 12 [1/1] (1.14ns)   --->   "%store_ln206 = store i32 0, i32 %n" [fmm_hls_greedy_potential.cpp:206->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 12 'store' 'store_ln206' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_7 = load i31 %c" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'load' 'c_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %c_7" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 15 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%icmp_ln116 = icmp_slt  i32 %zext_ln116, i32 %cols_non_t_read" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 16 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.89ns)   --->   "%add_ln116 = add i31 %c_7, i31 1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'add' 'add_ln116' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i.i.exitStub, void %for.body.i.i.i.split.i_ifconv" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i31 %c_7" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'trunc' 'trunc_ln118' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.65ns)   --->   "%add_ln118 = add i17 %mul_ln118_read, i17 %trunc_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'add' 'add_ln118' <Predicate = (icmp_ln116)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln120 = shl i17 %j_1_read, i17 8" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'shl' 'shl_ln120' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln120_1 = shl i17 %j_1_read, i17 6" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'shl' 'shl_ln120_1' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120 = add i17 %shl_ln120, i17 %shl_ln120_1" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'add' 'add_ln120' <Predicate = (icmp_ln116)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (2.86ns) (root node of TernaryAdder)   --->   "%add_ln120_3 = add i17 %add_ln120, i17 %trunc_ln118" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'add' 'add_ln120_3' <Predicate = (icmp_ln116)> <Delay = 2.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i17 %add_ln120_3" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'zext' 'zext_ln120' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%M_e_addr_11 = getelementptr i32 %M_e, i64 0, i64 %zext_ln120" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'getelementptr' 'M_e_addr_11' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.41ns)   --->   "%e2 = load i17 %M_e_addr_11" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'load' 'e2' <Predicate = (icmp_ln116)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%store_ln116 = store i31 %add_ln116, i31 %c" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'store' 'store_ln116' <Predicate = (icmp_ln116)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i17 %add_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'getelementptr' 'M_e_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.41ns)   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'load' 'e1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 32 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e2 = load i17 %M_e_addr_11" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'load' 'e2' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%n_load_1 = load i32 %n"   --->   Operation 51 'load' 'n_load_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_6_out, i32 %n_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!icmp_ln116)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 6.84>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%n_load = load i32 %n" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'load' 'e1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%icmp_ln119 = icmp_eq  i32 %e1, i32 0" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.91ns)   --->   "%icmp_ln121 = icmp_eq  i32 %e2, i32 0" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln122 = icmp_eq  i32 %e1, i32 %e2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i32 %e2" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.91ns)   --->   "%sub_ln123 = sub i33 0, i33 %sext_ln123" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'sub' 'sub_ln123' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln123_3 = sext i32 %e1" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'sext' 'sext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.95ns)   --->   "%icmp_ln123 = icmp_eq  i33 %sext_ln123_3, i33 %sub_ln123" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.91ns)   --->   "%add_ln123 = add i32 %n_load, i32 1" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'add' 'add_ln123' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node n_7)   --->   "%n_6 = select i1 %icmp_ln123, i32 %add_ln123, i32 %n_load" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 45 'select' 'n_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln121_1)   --->   "%or_ln121 = or i1 %icmp_ln122, i1 %icmp_ln119" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 46 'or' 'or_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln121_1 = or i1 %or_ln121, i1 %icmp_ln121" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 47 'or' 'or_ln121_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.65ns) (out node of the LUT)   --->   "%n_7 = select i1 %or_ln121_1, i32 %n_load, i32 %n_6" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 48 'select' 'n_7' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.14ns)   --->   "%store_ln206 = store i32 %n_7, i32 %n" [fmm_hls_greedy_potential.cpp:206->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 49 'store' 'store_ln206' <Predicate = true> <Delay = 1.14>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body.i.i.i.i" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 50 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_non_t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ j_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                  (alloca       ) [ 0111]
c                  (alloca       ) [ 0100]
j_1_read           (read         ) [ 0000]
mul_ln118_read     (read         ) [ 0000]
cols_non_t_read    (read         ) [ 0000]
store_ln116        (store        ) [ 0000]
store_ln206        (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
c_7                (load         ) [ 0000]
zext_ln116         (zext         ) [ 0000]
icmp_ln116         (icmp         ) [ 0110]
add_ln116          (add          ) [ 0000]
br_ln116           (br           ) [ 0000]
trunc_ln118        (trunc        ) [ 0000]
add_ln118          (add          ) [ 0110]
shl_ln120          (shl          ) [ 0000]
shl_ln120_1        (shl          ) [ 0000]
add_ln120          (add          ) [ 0000]
add_ln120_3        (add          ) [ 0000]
zext_ln120         (zext         ) [ 0000]
M_e_addr_11        (getelementptr) [ 0110]
store_ln116        (store        ) [ 0000]
zext_ln118         (zext         ) [ 0000]
M_e_addr           (getelementptr) [ 0101]
e2                 (load         ) [ 0101]
n_load             (load         ) [ 0000]
specpipeline_ln117 (specpipeline ) [ 0000]
specloopname_ln116 (specloopname ) [ 0000]
e1                 (load         ) [ 0000]
icmp_ln119         (icmp         ) [ 0000]
icmp_ln121         (icmp         ) [ 0000]
icmp_ln122         (icmp         ) [ 0000]
sext_ln123         (sext         ) [ 0000]
sub_ln123          (sub          ) [ 0000]
sext_ln123_3       (sext         ) [ 0000]
icmp_ln123         (icmp         ) [ 0000]
add_ln123          (add          ) [ 0000]
n_6                (select       ) [ 0000]
or_ln121           (or           ) [ 0000]
or_ln121_1         (or           ) [ 0000]
n_7                (select       ) [ 0000]
store_ln206        (store        ) [ 0000]
br_ln116           (br           ) [ 0000]
n_load_1           (load         ) [ 0000]
write_ln0          (write        ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_non_t">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_non_t"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_6_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_6_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="n_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="c_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="j_1_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="17" slack="0"/>
<pin id="50" dir="0" index="1" bw="17" slack="0"/>
<pin id="51" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_1_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mul_ln118_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="17" slack="0"/>
<pin id="56" dir="0" index="1" bw="17" slack="0"/>
<pin id="57" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln118_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="cols_non_t_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_non_t_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="M_e_addr_11_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="17" slack="0"/>
<pin id="77" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="17" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
<pin id="88" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e2/1 e1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="M_e_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="17" slack="0"/>
<pin id="94" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln116_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="31" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln206_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="c_7_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_7/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln116_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln116_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln116_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln118_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln118_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="17" slack="0"/>
<pin id="133" dir="0" index="1" bw="17" slack="0"/>
<pin id="134" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln120_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="17" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln120/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln120_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln120_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln120_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="17" slack="0"/>
<pin id="151" dir="0" index="1" bw="17" slack="0"/>
<pin id="152" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln120_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="17" slack="0"/>
<pin id="157" dir="0" index="1" bw="17" slack="0"/>
<pin id="158" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_3/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln120_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="17" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln116_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="31" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln118_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="17" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="n_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln119_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln121_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln122_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln123_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln123_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln123/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln123_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123_3/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln123_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="33" slack="0"/>
<pin id="209" dir="0" index="1" bw="33" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln123_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="n_6_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_6/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln121_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln121_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="n_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_7/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln206_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="n_load_1_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load_1/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="n_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="264" class="1005" name="c_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln116_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln118_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="1"/>
<pin id="277" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="280" class="1005" name="M_e_addr_11_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="1"/>
<pin id="282" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_11 "/>
</bind>
</comp>

<comp id="285" class="1005" name="M_e_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="17" slack="1"/>
<pin id="287" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="e2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="60" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="108" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="108" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="54" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="48" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="48" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="127" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="170"><net_src comp="121" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="182"><net_src comp="80" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="80" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="80" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="197" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="175" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="207" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="175" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="189" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="178" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="184" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="175" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="219" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="259"><net_src comp="40" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="44" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="274"><net_src comp="115" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="131" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="283"><net_src comp="73" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="288"><net_src comp="90" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="293"><net_src comp="80" pin="7"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {}
	Port: n_6_out | {2 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 : cols_non_t | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 : mul_ln118 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 : M_e | {1 2 3 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 : j_1 | {1 }
  - Chain level:
	State 1
		store_ln116 : 1
		store_ln206 : 1
		c_7 : 1
		zext_ln116 : 2
		icmp_ln116 : 3
		add_ln116 : 2
		br_ln116 : 4
		trunc_ln118 : 2
		add_ln118 : 3
		add_ln120_3 : 1
		zext_ln120 : 2
		M_e_addr_11 : 3
		e2 : 4
		store_ln116 : 3
	State 2
		M_e_addr : 1
		e1 : 2
		write_ln0 : 1
	State 3
		icmp_ln119 : 1
		icmp_ln122 : 1
		sub_ln123 : 1
		sext_ln123_3 : 1
		icmp_ln123 : 2
		add_ln123 : 1
		n_6 : 3
		or_ln121 : 2
		or_ln121_1 : 2
		n_7 : 4
		store_ln206 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln116_fu_115     |    0    |    39   |
|          |      icmp_ln119_fu_178     |    0    |    39   |
|   icmp   |      icmp_ln121_fu_184     |    0    |    39   |
|          |      icmp_ln122_fu_189     |    0    |    39   |
|          |      icmp_ln123_fu_207     |    0    |    40   |
|----------|----------------------------|---------|---------|
|          |      add_ln116_fu_121      |    0    |    38   |
|          |      add_ln118_fu_131      |    0    |    24   |
|    add   |      add_ln120_fu_149      |    0    |    17   |
|          |     add_ln120_3_fu_155     |    0    |    17   |
|          |      add_ln123_fu_213      |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |         n_6_fu_219         |    0    |    32   |
|          |         n_7_fu_239         |    0    |    32   |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln123_fu_197      |    0    |    39   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln121_fu_227      |    0    |    2    |
|          |      or_ln121_1_fu_233     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     j_1_read_read_fu_48    |    0    |    0    |
|   read   |  mul_ln118_read_read_fu_54 |    0    |    0    |
|          | cols_non_t_read_read_fu_60 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_66   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln116_fu_111     |    0    |    0    |
|   zext   |      zext_ln120_fu_161     |    0    |    0    |
|          |      zext_ln118_fu_171     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln118_fu_127     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln120_fu_137      |    0    |    0    |
|          |     shl_ln120_1_fu_143     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln123_fu_194     |    0    |    0    |
|          |     sext_ln123_3_fu_203    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   438   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|M_e_addr_11_reg_280|   17   |
|  M_e_addr_reg_285 |   17   |
| add_ln118_reg_275 |   17   |
|     c_reg_264     |   31   |
|     e2_reg_290    |   32   |
| icmp_ln116_reg_271|    1   |
|     n_reg_256     |   32   |
+-------------------+--------+
|       Total       |   147  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   34   ||  2.292  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   438  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   147  |   456  |
+-----------+--------+--------+--------+
