	component nios_qsys is
		port (
			calc_data_export       : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			calc_finish_export     : in    std_logic                     := 'X';             -- export
			calc_fps_export        : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			calc_unit_total_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			calc_unit_used_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			clk_clk                : in    std_logic                     := 'X';             -- clk
			data_addr_export       : out   std_logic_vector(31 downto 0);                    -- export
			power_temp_scl_export  : out   std_logic;                                        -- export
			power_temp_sda_export  : inout std_logic                     := 'X';             -- export
			reset_reset            : in    std_logic                     := 'X';             -- reset
			unused_ddrvld_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			used_ddrvld_export     : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			wr_ddrvld_export       : in    std_logic_vector(31 downto 0) := (others => 'X')  -- export
		);
	end component nios_qsys;

