

================================================================
== Vivado HLS Report for 'shuffle_24_r_p'
================================================================
* Date:           Sun Dec 16 05:17:19 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       add_adding_engine
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32929|  48481|  32929|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+
        |                 |    Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+
        |- Loop 1         |  32928|  48480| 686 ~ 1010 |          -|          -|    48|    no    |
        | + Loop 1.1      |    684|   1008|   38 ~ 56  |          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     36|     54|    2 ~ 3   |          -|          -|    18|    no    |
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     367|    166|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     67|
|Register         |        -|      -|     105|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     622|    278|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U129  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_31_fu_223_p2      |     +    |      0|  23|  11|           1|           6|
    |h_27_fu_315_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_485_fu_253_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_489_fu_303_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_490_fu_329_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_491_fu_354_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_492_fu_360_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_493_fu_385_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_494_fu_411_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_495_fu_416_p2    |     +    |      0|  38|  16|          11|          11|
    |w_31_fu_397_p2       |     +    |      0|  20|  10|           5|           1|
    |exitcond2_fu_309_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond3_fu_217_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_391_p2   |   icmp   |      0|   0|   2|           5|           5|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 367| 166|         115|         112|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  40|          7|    1|          7|
    |co_reg_180  |   9|          2|    6|         12|
    |h_reg_191   |   9|          2|    5|         10|
    |w_reg_202   |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  67|         13|   17|         39|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   6|   0|    6|          0|
    |arrayNo_reg_475  |   3|   0|    3|          0|
    |co_31_reg_465    |   6|   0|    6|          0|
    |co_reg_180       |   6|   0|    6|          0|
    |h_27_reg_488     |   5|   0|    5|          0|
    |h_reg_191        |   5|   0|    5|          0|
    |tmp_485_reg_470  |  10|   0|   11|          1|
    |tmp_489_reg_480  |   6|   0|    7|          1|
    |tmp_491_reg_493  |  14|   0|   15|          1|
    |tmp_493_reg_498  |  10|   0|   11|          1|
    |tmp_494_reg_511  |  15|   0|   15|          0|
    |tmp_535_reg_458  |   1|   0|    1|          0|
    |tmp_reg_556      |   8|   0|    8|          0|
    |w_31_reg_506     |   5|   0|    5|          0|
    |w_reg_202        |   5|   0|    5|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 105|   0|  109|          4|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |     shuffle_24_r_p     | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |     shuffle_24_r_p     | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |     shuffle_24_r_p     | return value |
|ap_done                          | out |    1| ap_ctrl_hs |     shuffle_24_r_p     | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |     shuffle_24_r_p     | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |     shuffle_24_r_p     | return value |
|output_V_address0                | out |   14|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|buffer1_1_24_16x16_p_7_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_6_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_5_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_4_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_3_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_2_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_1_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_address0    | out |   10|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_ce0         | out |    1|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_q0          |  in |    8|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond & tmp_535)
	6  / (!exitcond & !tmp_535)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (10)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:396
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (12)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_31, %.loopexit.loopexit ]

ST_2: tmp_535 (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.loopexit:1  %tmp_535 = trunc i6 %co to i1

ST_2: exitcond3 (14)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:396
.loopexit:2  %exitcond3 = icmp eq i6 %co, -16

ST_2: empty (15)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_31 (16)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:396
.loopexit:4  %co_31 = add i6 1, %co

ST_2: StgValue_13 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.loopexit:5  br i1 %exitcond3, label %3, label %.preheader4.preheader

ST_2: tmp_s (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl2_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:1  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_484 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:2  %tmp_484 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl3_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader4.preheader:3  %p_shl3_cast = zext i7 %tmp_484 to i11

ST_2: tmp_485 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader4.preheader:4  %tmp_485 = add i11 %p_shl3_cast, %p_shl2_cast

ST_2: arrayNo (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:5  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %co, i32 1, i32 3)

ST_2: tmp_486 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:6  %tmp_486 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %co, i32 4, i32 5)

ST_2: tmp_487 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:7  %tmp_487 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_486, i4 0)

ST_2: p_shl_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:8  %p_shl_cast = zext i6 %tmp_487 to i7

ST_2: tmp_488 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:9  %tmp_488 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_486, i1 false)

ST_2: p_shl1_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:10  %p_shl1_cast = zext i3 %tmp_488 to i7

ST_2: tmp_489 (30)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:396
.preheader4.preheader:11  %tmp_489 = add i7 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_26 (31)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:397
.preheader4.preheader:12  br label %.preheader4

ST_2: StgValue_27 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:404
:0  ret void


 <State 3>: 4.68ns
ST_3: h (33)  [1/1] 0.00ns
.preheader4:0  %h = phi i5 [ 0, %.preheader4.preheader ], [ %h_27, %.preheader4.loopexit ]

ST_3: exitcond2 (34)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:397
.preheader4:1  %exitcond2 = icmp eq i5 %h, -14

ST_3: empty_163 (35)  [1/1] 0.00ns
.preheader4:2  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_27 (36)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:397
.preheader4:3  %h_27 = add i5 %h, 1

ST_3: StgValue_32 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:397
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_235_cast9 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:0  %tmp_235_cast9 = zext i5 %h to i7

ST_3: tmp_235_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:1  %tmp_235_cast = zext i5 %h to i11

ST_3: tmp_490 (41)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:2  %tmp_490 = add i11 %tmp_235_cast, %tmp_485

ST_3: p_shl6_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:3  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_490, i4 0)

ST_3: tmp_536 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:4  %tmp_536 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_490, i1 false)

ST_3: p_shl7_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:5  %p_shl7_cast = zext i12 %tmp_536 to i15

ST_3: tmp_491 (45)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:6  %tmp_491 = add i15 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_492 (46)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:7  %tmp_492 = add i7 %tmp_235_cast9, %tmp_489

ST_3: p_shl4_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:8  %p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_492, i4 0)

ST_3: tmp_537 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:9  %tmp_537 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_492, i1 false)

ST_3: p_shl5_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:10  %p_shl5_cast = zext i8 %tmp_537 to i11

ST_3: tmp_493 (50)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:400
.preheader.preheader:11  %tmp_493 = add i11 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_45 (51)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:398
.preheader.preheader:12  br label %.preheader

ST_3: StgValue_46 (92)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.58ns
ST_4: w (53)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_31, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_4: exitcond (54)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:398
.preheader:1  %exitcond = icmp eq i5 %w, -14

ST_4: empty_164 (55)  [1/1] 0.00ns
.preheader:2  %empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_31 (56)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:398
.preheader:3  %w_31 = add i5 %w, 1

ST_4: StgValue_51 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:398
.preheader:4  br i1 %exitcond, label %.preheader4.loopexit, label %1

ST_4: StgValue_52 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:0  br i1 %tmp_535, label %2, label %._crit_edge

ST_4: tmp_236_cast8 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:0  %tmp_236_cast8 = zext i5 %w to i11

ST_4: tmp_236_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:1  %tmp_236_cast = zext i5 %w to i15

ST_4: tmp_494 (63)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:400
:2  %tmp_494 = add i15 %tmp_491, %tmp_236_cast

ST_4: tmp_495 (66)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:400
:5  %tmp_495 = add i11 %tmp_493, %tmp_236_cast8

ST_4: tmp_605_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:6  %tmp_605_cast = zext i11 %tmp_495 to i64

ST_4: buffer1_1_24_16x16_p (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:7  %buffer1_1_24_16x16_p = getelementptr [972 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_63 (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:8  %buffer1_1_24_16x16_p_63 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_3, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_64 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:9  %buffer1_1_24_16x16_p_64 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_7, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_65 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:10  %buffer1_1_24_16x16_p_65 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_4, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_66 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:11  %buffer1_1_24_16x16_p_66 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_1, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_67 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:12  %buffer1_1_24_16x16_p_67 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_6, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_68 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:13  %buffer1_1_24_16x16_p_68 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_5, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_69 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:14  %buffer1_1_24_16x16_p_69 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_2, i64 0, i64 %tmp_605_cast

ST_4: buffer1_1_24_16x16_p_70 (76)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:15  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p_64, align 1

ST_4: buffer1_1_24_16x16_p_71 (77)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:16  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_67, align 1

ST_4: buffer1_1_24_16x16_p_72 (78)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:17  %buffer1_1_24_16x16_p_72 = load i8* %buffer1_1_24_16x16_p_68, align 1

ST_4: buffer1_1_24_16x16_p_73 (79)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:18  %buffer1_1_24_16x16_p_73 = load i8* %buffer1_1_24_16x16_p_65, align 1

ST_4: buffer1_1_24_16x16_p_74 (80)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:19  %buffer1_1_24_16x16_p_74 = load i8* %buffer1_1_24_16x16_p_63, align 1

ST_4: buffer1_1_24_16x16_p_75 (81)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:20  %buffer1_1_24_16x16_p_75 = load i8* %buffer1_1_24_16x16_p_69, align 1

ST_4: buffer1_1_24_16x16_p_76 (82)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:21  %buffer1_1_24_16x16_p_76 = load i8* %buffer1_1_24_16x16_p_66, align 1

ST_4: buffer1_1_24_16x16_p_77 (83)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:22  %buffer1_1_24_16x16_p_77 = load i8* %buffer1_1_24_16x16_p, align 1

ST_4: StgValue_74 (90)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 5>: 5.73ns
ST_5: buffer1_1_24_16x16_p_70 (76)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:15  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p_64, align 1

ST_5: buffer1_1_24_16x16_p_71 (77)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:16  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_67, align 1

ST_5: buffer1_1_24_16x16_p_72 (78)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:17  %buffer1_1_24_16x16_p_72 = load i8* %buffer1_1_24_16x16_p_68, align 1

ST_5: buffer1_1_24_16x16_p_73 (79)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:18  %buffer1_1_24_16x16_p_73 = load i8* %buffer1_1_24_16x16_p_65, align 1

ST_5: buffer1_1_24_16x16_p_74 (80)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:19  %buffer1_1_24_16x16_p_74 = load i8* %buffer1_1_24_16x16_p_63, align 1

ST_5: buffer1_1_24_16x16_p_75 (81)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:20  %buffer1_1_24_16x16_p_75 = load i8* %buffer1_1_24_16x16_p_69, align 1

ST_5: buffer1_1_24_16x16_p_76 (82)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:21  %buffer1_1_24_16x16_p_76 = load i8* %buffer1_1_24_16x16_p_66, align 1

ST_5: buffer1_1_24_16x16_p_77 (83)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:22  %buffer1_1_24_16x16_p_77 = load i8* %buffer1_1_24_16x16_p, align 1

ST_5: tmp (84)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:400
:23  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_24_16x16_p_70, i8 %buffer1_1_24_16x16_p_71, i8 %buffer1_1_24_16x16_p_72, i8 %buffer1_1_24_16x16_p_73, i8 %buffer1_1_24_16x16_p_74, i8 %buffer1_1_24_16x16_p_75, i8 %buffer1_1_24_16x16_p_76, i8 %buffer1_1_24_16x16_p_77, i3 %arrayNo)


 <State 6>: 3.25ns
ST_6: tmp_604_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:3  %tmp_604_cast = zext i15 %tmp_494 to i64

ST_6: output_V_addr (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:4  %output_V_addr = getelementptr [15552 x i8]* %output_V, i64 0, i64 %tmp_604_cast

ST_6: StgValue_86 (85)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:400
:24  store i8 %tmp, i8* %output_V_addr, align 1

ST_6: StgValue_87 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:400
:25  br label %._crit_edge

ST_6: StgValue_88 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:398
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7              (br               ) [ 0111111]
co                      (phi              ) [ 0010000]
tmp_535                 (trunc            ) [ 0001111]
exitcond3               (icmp             ) [ 0011111]
empty                   (speclooptripcount) [ 0000000]
co_31                   (add              ) [ 0111111]
StgValue_13             (br               ) [ 0000000]
tmp_s                   (bitconcatenate   ) [ 0000000]
p_shl2_cast             (zext             ) [ 0000000]
tmp_484                 (bitconcatenate   ) [ 0000000]
p_shl3_cast             (zext             ) [ 0000000]
tmp_485                 (add              ) [ 0001111]
arrayNo                 (partselect       ) [ 0001111]
tmp_486                 (partselect       ) [ 0000000]
tmp_487                 (bitconcatenate   ) [ 0000000]
p_shl_cast              (zext             ) [ 0000000]
tmp_488                 (bitconcatenate   ) [ 0000000]
p_shl1_cast             (zext             ) [ 0000000]
tmp_489                 (add              ) [ 0001111]
StgValue_26             (br               ) [ 0011111]
StgValue_27             (ret              ) [ 0000000]
h                       (phi              ) [ 0001000]
exitcond2               (icmp             ) [ 0011111]
empty_163               (speclooptripcount) [ 0000000]
h_27                    (add              ) [ 0011111]
StgValue_32             (br               ) [ 0000000]
tmp_235_cast9           (zext             ) [ 0000000]
tmp_235_cast            (zext             ) [ 0000000]
tmp_490                 (add              ) [ 0000000]
p_shl6_cast             (bitconcatenate   ) [ 0000000]
tmp_536                 (bitconcatenate   ) [ 0000000]
p_shl7_cast             (zext             ) [ 0000000]
tmp_491                 (add              ) [ 0000111]
tmp_492                 (add              ) [ 0000000]
p_shl4_cast             (bitconcatenate   ) [ 0000000]
tmp_537                 (bitconcatenate   ) [ 0000000]
p_shl5_cast             (zext             ) [ 0000000]
tmp_493                 (add              ) [ 0000111]
StgValue_45             (br               ) [ 0011111]
StgValue_46             (br               ) [ 0111111]
w                       (phi              ) [ 0000100]
exitcond                (icmp             ) [ 0011111]
empty_164               (speclooptripcount) [ 0000000]
w_31                    (add              ) [ 0011111]
StgValue_51             (br               ) [ 0000000]
StgValue_52             (br               ) [ 0000000]
tmp_236_cast8           (zext             ) [ 0000000]
tmp_236_cast            (zext             ) [ 0000000]
tmp_494                 (add              ) [ 0000011]
tmp_495                 (add              ) [ 0000000]
tmp_605_cast            (zext             ) [ 0000000]
buffer1_1_24_16x16_p    (getelementptr    ) [ 0000010]
buffer1_1_24_16x16_p_63 (getelementptr    ) [ 0000010]
buffer1_1_24_16x16_p_64 (getelementptr    ) [ 0000010]
buffer1_1_24_16x16_p_65 (getelementptr    ) [ 0000010]
buffer1_1_24_16x16_p_66 (getelementptr    ) [ 0000010]
buffer1_1_24_16x16_p_67 (getelementptr    ) [ 0000010]
buffer1_1_24_16x16_p_68 (getelementptr    ) [ 0000010]
buffer1_1_24_16x16_p_69 (getelementptr    ) [ 0000010]
StgValue_74             (br               ) [ 0011111]
buffer1_1_24_16x16_p_70 (load             ) [ 0000000]
buffer1_1_24_16x16_p_71 (load             ) [ 0000000]
buffer1_1_24_16x16_p_72 (load             ) [ 0000000]
buffer1_1_24_16x16_p_73 (load             ) [ 0000000]
buffer1_1_24_16x16_p_74 (load             ) [ 0000000]
buffer1_1_24_16x16_p_75 (load             ) [ 0000000]
buffer1_1_24_16x16_p_76 (load             ) [ 0000000]
buffer1_1_24_16x16_p_77 (load             ) [ 0000000]
tmp                     (mux              ) [ 0011101]
tmp_604_cast            (zext             ) [ 0000000]
output_V_addr           (getelementptr    ) [ 0000000]
StgValue_86             (store            ) [ 0000000]
StgValue_87             (br               ) [ 0000000]
StgValue_88             (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer1_1_24_16x16_p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_24_16x16_p_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_24_16x16_p_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_24_16x16_p_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_24_16x16_p_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_24_16x16_p_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_24_16x16_p_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_24_16x16_p">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="buffer1_1_24_16x16_p_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="buffer1_1_24_16x16_p_63_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_63/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buffer1_1_24_16x16_p_64_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_64/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="buffer1_1_24_16x16_p_65_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_65/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buffer1_1_24_16x16_p_66_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_66/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="buffer1_1_24_16x16_p_67_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_67/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buffer1_1_24_16x16_p_68_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_68/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buffer1_1_24_16x16_p_69_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_69/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_70/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_71/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_72/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_73/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_74/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_75/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_76/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_77/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="output_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="15" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="StgValue_86_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="1"/>
<pin id="178" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/6 "/>
</bind>
</comp>

<comp id="180" class="1005" name="co_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="co_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="h_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="h_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="w_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="w_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_535_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_535/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="exitcond3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="co_31_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_31/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_shl2_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_484_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_484/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl3_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_485_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_485/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="arrayNo_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="0" index="3" bw="3" slack="0"/>
<pin id="264" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_486_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="4" slack="0"/>
<pin id="274" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_486/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_487_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_487/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_shl_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_488_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_488/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_shl1_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_489_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_489/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="h_27_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_27/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_235_cast9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_235_cast9/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_235_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_235_cast/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_490_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="11" slack="1"/>
<pin id="332" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_490/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_shl6_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="15" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_536_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="11" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_536/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_shl7_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_491_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="15" slack="0"/>
<pin id="356" dir="0" index="1" bw="12" slack="0"/>
<pin id="357" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_491/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_492_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="1"/>
<pin id="363" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_492/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_shl4_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_537_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_537/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_shl5_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_493_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_493/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="exitcond_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="w_31_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_31/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_236_cast8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_236_cast8/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_236_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_236_cast/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_494_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="15" slack="1"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_494/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_495_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="1"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_495/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_605_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_605_cast/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="8" slack="0"/>
<pin id="437" dir="0" index="3" bw="8" slack="0"/>
<pin id="438" dir="0" index="4" bw="8" slack="0"/>
<pin id="439" dir="0" index="5" bw="8" slack="0"/>
<pin id="440" dir="0" index="6" bw="8" slack="0"/>
<pin id="441" dir="0" index="7" bw="8" slack="0"/>
<pin id="442" dir="0" index="8" bw="8" slack="0"/>
<pin id="443" dir="0" index="9" bw="3" slack="3"/>
<pin id="444" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_604_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="15" slack="2"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_604_cast/6 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_535_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="2"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_535 "/>
</bind>
</comp>

<comp id="465" class="1005" name="co_31_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_31 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_485_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="1"/>
<pin id="472" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_485 "/>
</bind>
</comp>

<comp id="475" class="1005" name="arrayNo_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="3"/>
<pin id="477" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_489_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="1"/>
<pin id="482" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_489 "/>
</bind>
</comp>

<comp id="488" class="1005" name="h_27_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_27 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_491_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="15" slack="1"/>
<pin id="495" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_491 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_493_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="1"/>
<pin id="500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_493 "/>
</bind>
</comp>

<comp id="506" class="1005" name="w_31_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_31 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_494_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="15" slack="2"/>
<pin id="513" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_494 "/>
</bind>
</comp>

<comp id="516" class="1005" name="buffer1_1_24_16x16_p_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p "/>
</bind>
</comp>

<comp id="521" class="1005" name="buffer1_1_24_16x16_p_63_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="1"/>
<pin id="523" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_63 "/>
</bind>
</comp>

<comp id="526" class="1005" name="buffer1_1_24_16x16_p_64_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="1"/>
<pin id="528" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_64 "/>
</bind>
</comp>

<comp id="531" class="1005" name="buffer1_1_24_16x16_p_65_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="1"/>
<pin id="533" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_65 "/>
</bind>
</comp>

<comp id="536" class="1005" name="buffer1_1_24_16x16_p_66_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="1"/>
<pin id="538" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_66 "/>
</bind>
</comp>

<comp id="541" class="1005" name="buffer1_1_24_16x16_p_67_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="1"/>
<pin id="543" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_67 "/>
</bind>
</comp>

<comp id="546" class="1005" name="buffer1_1_24_16x16_p_68_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_68 "/>
</bind>
</comp>

<comp id="551" class="1005" name="buffer1_1_24_16x16_p_69_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="1"/>
<pin id="553" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_69 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="68" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="68" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="68" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="68" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="68" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="86" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="107" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="114" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="93" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="79" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="121" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="100" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="72" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="184" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="184" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="184" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="184" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="184" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="237" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="184" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="184" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="269" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="269" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="287" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="195" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="195" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="195" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="195" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="329" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="334" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="321" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="360" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="365" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="206" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="206" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="206" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="206" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="403" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="428"><net_src comp="421" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="432"><net_src comp="421" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="446"><net_src comp="128" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="447"><net_src comp="133" pin="2"/><net_sink comp="433" pin=2"/></net>

<net id="448"><net_src comp="138" pin="2"/><net_sink comp="433" pin=3"/></net>

<net id="449"><net_src comp="143" pin="2"/><net_sink comp="433" pin=4"/></net>

<net id="450"><net_src comp="148" pin="2"/><net_sink comp="433" pin=5"/></net>

<net id="451"><net_src comp="153" pin="2"/><net_sink comp="433" pin=6"/></net>

<net id="452"><net_src comp="158" pin="2"/><net_sink comp="433" pin=7"/></net>

<net id="453"><net_src comp="163" pin="2"/><net_sink comp="433" pin=8"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="461"><net_src comp="213" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="223" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="473"><net_src comp="253" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="478"><net_src comp="259" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="433" pin=9"/></net>

<net id="483"><net_src comp="303" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="491"><net_src comp="315" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="496"><net_src comp="354" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="501"><net_src comp="385" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="509"><net_src comp="397" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="514"><net_src comp="411" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="519"><net_src comp="72" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="524"><net_src comp="79" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="529"><net_src comp="86" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="534"><net_src comp="93" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="539"><net_src comp="100" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="544"><net_src comp="107" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="549"><net_src comp="114" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="554"><net_src comp="121" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="559"><net_src comp="433" pin="10"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="175" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {6 }
	Port: buffer1_1_24_16x16_p_7 | {}
	Port: buffer1_1_24_16x16_p_6 | {}
	Port: buffer1_1_24_16x16_p_5 | {}
	Port: buffer1_1_24_16x16_p_4 | {}
	Port: buffer1_1_24_16x16_p_3 | {}
	Port: buffer1_1_24_16x16_p_2 | {}
	Port: buffer1_1_24_16x16_p_1 | {}
	Port: buffer1_1_24_16x16_p | {}
 - Input state : 
	Port: shuffle_24_r_p : output_V | {}
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p_7 | {4 5 }
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p_6 | {4 5 }
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p_5 | {4 5 }
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p_4 | {4 5 }
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p_3 | {4 5 }
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p_2 | {4 5 }
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p_1 | {4 5 }
	Port: shuffle_24_r_p : buffer1_1_24_16x16_p | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_535 : 1
		exitcond3 : 1
		co_31 : 1
		StgValue_13 : 2
		tmp_s : 1
		p_shl2_cast : 2
		tmp_484 : 1
		p_shl3_cast : 2
		tmp_485 : 3
		arrayNo : 1
		tmp_486 : 1
		tmp_487 : 2
		p_shl_cast : 3
		tmp_488 : 2
		p_shl1_cast : 3
		tmp_489 : 4
	State 3
		exitcond2 : 1
		h_27 : 1
		StgValue_32 : 2
		tmp_235_cast9 : 1
		tmp_235_cast : 1
		tmp_490 : 2
		p_shl6_cast : 3
		tmp_536 : 3
		p_shl7_cast : 4
		tmp_491 : 5
		tmp_492 : 2
		p_shl4_cast : 3
		tmp_537 : 3
		p_shl5_cast : 4
		tmp_493 : 5
	State 4
		exitcond : 1
		w_31 : 1
		StgValue_51 : 2
		tmp_236_cast8 : 1
		tmp_236_cast : 1
		tmp_494 : 2
		tmp_495 : 2
		tmp_605_cast : 3
		buffer1_1_24_16x16_p : 4
		buffer1_1_24_16x16_p_63 : 4
		buffer1_1_24_16x16_p_64 : 4
		buffer1_1_24_16x16_p_65 : 4
		buffer1_1_24_16x16_p_66 : 4
		buffer1_1_24_16x16_p_67 : 4
		buffer1_1_24_16x16_p_68 : 4
		buffer1_1_24_16x16_p_69 : 4
		buffer1_1_24_16x16_p_70 : 5
		buffer1_1_24_16x16_p_71 : 5
		buffer1_1_24_16x16_p_72 : 5
		buffer1_1_24_16x16_p_73 : 5
		buffer1_1_24_16x16_p_74 : 5
		buffer1_1_24_16x16_p_75 : 5
		buffer1_1_24_16x16_p_76 : 5
		buffer1_1_24_16x16_p_77 : 5
	State 5
		tmp : 1
	State 6
		output_V_addr : 1
		StgValue_86 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     co_31_fu_223     |    23   |    11   |
|          |    tmp_485_fu_253    |    35   |    15   |
|          |    tmp_489_fu_303    |    23   |    11   |
|          |      h_27_fu_315     |    20   |    10   |
|          |    tmp_490_fu_329    |    38   |    16   |
|    add   |    tmp_491_fu_354    |    50   |    20   |
|          |    tmp_492_fu_360    |    26   |    12   |
|          |    tmp_493_fu_385    |    38   |    16   |
|          |      w_31_fu_397     |    20   |    10   |
|          |    tmp_494_fu_411    |    50   |    20   |
|          |    tmp_495_fu_416    |    38   |    16   |
|----------|----------------------|---------|---------|
|    mux   |      tmp_fu_433      |   150   |    45   |
|----------|----------------------|---------|---------|
|          |   exitcond3_fu_217   |    0    |    3    |
|   icmp   |   exitcond2_fu_309   |    0    |    2    |
|          |    exitcond_fu_391   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |    tmp_535_fu_213    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_229     |    0    |    0    |
|          |    tmp_484_fu_241    |    0    |    0    |
|          |    tmp_487_fu_279    |    0    |    0    |
|bitconcatenate|    tmp_488_fu_291    |    0    |    0    |
|          |  p_shl6_cast_fu_334  |    0    |    0    |
|          |    tmp_536_fu_342    |    0    |    0    |
|          |  p_shl4_cast_fu_365  |    0    |    0    |
|          |    tmp_537_fu_373    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl2_cast_fu_237  |    0    |    0    |
|          |  p_shl3_cast_fu_249  |    0    |    0    |
|          |   p_shl_cast_fu_287  |    0    |    0    |
|          |  p_shl1_cast_fu_299  |    0    |    0    |
|          | tmp_235_cast9_fu_321 |    0    |    0    |
|   zext   |  tmp_235_cast_fu_325 |    0    |    0    |
|          |  p_shl7_cast_fu_350  |    0    |    0    |
|          |  p_shl5_cast_fu_381  |    0    |    0    |
|          | tmp_236_cast8_fu_403 |    0    |    0    |
|          |  tmp_236_cast_fu_407 |    0    |    0    |
|          |  tmp_605_cast_fu_421 |    0    |    0    |
|          |  tmp_604_cast_fu_454 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    arrayNo_fu_259    |    0    |    0    |
|          |    tmp_486_fu_269    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   511   |   209   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        arrayNo_reg_475        |    3   |
|buffer1_1_24_16x16_p_63_reg_521|   10   |
|buffer1_1_24_16x16_p_64_reg_526|   10   |
|buffer1_1_24_16x16_p_65_reg_531|   10   |
|buffer1_1_24_16x16_p_66_reg_536|   10   |
|buffer1_1_24_16x16_p_67_reg_541|   10   |
|buffer1_1_24_16x16_p_68_reg_546|   10   |
|buffer1_1_24_16x16_p_69_reg_551|   10   |
|  buffer1_1_24_16x16_p_reg_516 |   10   |
|         co_31_reg_465         |    6   |
|           co_reg_180          |    6   |
|          h_27_reg_488         |    5   |
|           h_reg_191           |    5   |
|        tmp_485_reg_470        |   11   |
|        tmp_489_reg_480        |    7   |
|        tmp_491_reg_493        |   15   |
|        tmp_493_reg_498        |   11   |
|        tmp_494_reg_511        |   15   |
|        tmp_535_reg_458        |    1   |
|          tmp_reg_556          |    8   |
|          w_31_reg_506         |    5   |
|           w_reg_202           |    5   |
+-------------------------------+--------+
|             Total             |   183  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_148 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_158 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_163 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   511  |   209  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   183  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   694  |   281  |
+-----------+--------+--------+--------+
