Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jan 17 22:00:32 2021
| Host         : cloud-Vostro-3471 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |              31 |           11 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                              Enable Signal                              |                                              Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                         |                                                                                                            |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | u_uart/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud              |                                                                                                            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_uart/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr |                                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_uart_src/data[6]_i_1_n_0                                              | u_uart_src/index[2]_i_2_n_0                                                                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_uart/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2            | u_uart/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                         | u_uart/uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                                         | u_uart/uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                                                         | u_uart/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | u_uart/uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud              | u_uart/uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                                                         | u_uart_src/index[2]_i_2_n_0                                                                                |                7 |             28 |         4.00 |
+----------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


