INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
