-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24]
--register power-up is low

cntr[24] = DFFEAS(A1L2, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L2 is Add0~1
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--QC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

QC1_W_alu_result[5] = DFFEAS(QC1L315, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

QC1_W_alu_result[4] = DFFEAS(QC1L314, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

QC1_W_alu_result[12] = DFFEAS(QC1L322, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

QC1_W_alu_result[11] = DFFEAS(QC1L321, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

QC1_W_alu_result[10] = DFFEAS(QC1L320, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

QC1_W_alu_result[9] = DFFEAS(QC1L319, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

QC1_W_alu_result[8] = DFFEAS(QC1L318, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

QC1_W_alu_result[7] = DFFEAS(QC1L317, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

QC1_W_alu_result[6] = DFFEAS(QC1L316, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

QC1_W_alu_result[15] = DFFEAS(QC1L325, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

QC1_W_alu_result[14] = DFFEAS(QC1L324, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

QC1_W_alu_result[13] = DFFEAS(QC1L323, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

QC1_W_alu_result[16] = DFFEAS(QC1L326, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

QC1_W_alu_result[3] = DFFEAS(QC1L313, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

QC1_W_alu_result[2] = DFFEAS(QC1L312, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--BB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

BB1_td_shift[0] = AMPP_FUNCTION(A1L144, BB1L69, !A1L136, !A1L142, BB1L57);


--MD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

MD1_sr[1] = DFFEAS(MD1L57, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--A1L6 is Add0~5
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--WC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[0]_PORT_A_data_in = QC1L798;
WC2_q_b[0]_PORT_A_data_in_reg = DFFE(WC2_q_b[0]_PORT_A_data_in, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[0]_PORT_A_address_reg = DFFE(WC2_q_b[0]_PORT_A_address, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[0]_PORT_B_address_reg = DFFE(WC2_q_b[0]_PORT_B_address, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[0]_PORT_A_write_enable_reg = DFFE(WC2_q_b[0]_PORT_A_write_enable, WC2_q_b[0]_clock_0, , , );
WC2_q_b[0]_PORT_B_read_enable = VCC;
WC2_q_b[0]_PORT_B_read_enable_reg = DFFE(WC2_q_b[0]_PORT_B_read_enable, WC2_q_b[0]_clock_1, , , );
WC2_q_b[0]_clock_0 = CLOCK_50;
WC2_q_b[0]_clock_1 = CLOCK_50;
WC2_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[0]_PORT_B_data_out = MEMORY(WC2_q_b[0]_PORT_A_data_in_reg, , WC2_q_b[0]_PORT_A_address_reg, WC2_q_b[0]_PORT_B_address_reg, WC2_q_b[0]_PORT_A_write_enable_reg, , , WC2_q_b[0]_PORT_B_read_enable_reg, , , WC2_q_b[0]_clock_0, WC2_q_b[0]_clock_1, WC2_q_b[0]_clock_enable_0, , , , , );
WC2_q_b[0] = WC2_q_b[0]_PORT_B_data_out[0];


--QC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

QC1_E_shift_rot_result[5] = DFFEAS(QC1L436, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[5],  ,  , QC1_E_new_inst);


--QC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

QC1_E_src2[5] = DFFEAS(QC1_D_iw[11], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[5],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
QC1L62_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[5]) ) + ( QC1_E_src1[5] ) + ( QC1L67 );
QC1L62 = SUM(QC1L62_adder_eqn);

--QC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
QC1L63_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[5]) ) + ( QC1_E_src1[5] ) + ( QC1L67 );
QC1L63 = CARRY(QC1L63_adder_eqn);


--QC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

QC1_E_shift_rot_result[4] = DFFEAS(QC1L435, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[4],  ,  , QC1_E_new_inst);


--QC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
QC1L66_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[4]) ) + ( QC1_E_src1[4] ) + ( QC1L115 );
QC1L66 = SUM(QC1L66_adder_eqn);

--QC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
QC1L67_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[4]) ) + ( QC1_E_src1[4] ) + ( QC1L115 );
QC1L67 = CARRY(QC1L67_adder_eqn);


--QC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

QC1_E_shift_rot_result[12] = DFFEAS(QC1L443, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[12],  ,  , QC1_E_new_inst);


--QC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

QC1_E_src2[12] = DFFEAS(QC1_D_iw[18], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[12],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
QC1L70_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[12]) ) + ( QC1_E_src1[12] ) + ( QC1L75 );
QC1L70 = SUM(QC1L70_adder_eqn);

--QC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
QC1L71_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[12]) ) + ( QC1_E_src1[12] ) + ( QC1L75 );
QC1L71 = CARRY(QC1L71_adder_eqn);


--QC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

QC1_E_shift_rot_result[11] = DFFEAS(QC1L442, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[11],  ,  , QC1_E_new_inst);


--QC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

QC1_E_src2[11] = DFFEAS(QC1_D_iw[17], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[11],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
QC1L74_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[11]) ) + ( QC1_E_src1[11] ) + ( QC1L79 );
QC1L74 = SUM(QC1L74_adder_eqn);

--QC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
QC1L75_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[11]) ) + ( QC1_E_src1[11] ) + ( QC1L79 );
QC1L75 = CARRY(QC1L75_adder_eqn);


--QC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

QC1_E_shift_rot_result[10] = DFFEAS(QC1L441, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[10],  ,  , QC1_E_new_inst);


--QC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

QC1_E_src2[10] = DFFEAS(QC1_D_iw[16], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[10],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
QC1L78_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[10]) ) + ( QC1_E_src1[10] ) + ( QC1L83 );
QC1L78 = SUM(QC1L78_adder_eqn);

--QC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
QC1L79_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[10]) ) + ( QC1_E_src1[10] ) + ( QC1L83 );
QC1L79 = CARRY(QC1L79_adder_eqn);


--QC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

QC1_E_shift_rot_result[9] = DFFEAS(QC1L440, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[9],  ,  , QC1_E_new_inst);


--QC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

QC1_E_src2[9] = DFFEAS(QC1_D_iw[15], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[9],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
QC1L82_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[9]) ) + ( QC1_E_src1[9] ) + ( QC1L87 );
QC1L82 = SUM(QC1L82_adder_eqn);

--QC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
QC1L83_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[9]) ) + ( QC1_E_src1[9] ) + ( QC1L87 );
QC1L83 = CARRY(QC1L83_adder_eqn);


--QC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

QC1_E_shift_rot_result[8] = DFFEAS(QC1L439, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[8],  ,  , QC1_E_new_inst);


--QC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

QC1_E_src2[8] = DFFEAS(QC1_D_iw[14], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[8],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
QC1L86_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[8]) ) + ( QC1_E_src1[8] ) + ( QC1L91 );
QC1L86 = SUM(QC1L86_adder_eqn);

--QC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
QC1L87_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[8]) ) + ( QC1_E_src1[8] ) + ( QC1L91 );
QC1L87 = CARRY(QC1L87_adder_eqn);


--QC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

QC1_E_shift_rot_result[7] = DFFEAS(QC1L438, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[7],  ,  , QC1_E_new_inst);


--QC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

QC1_E_src2[7] = DFFEAS(QC1_D_iw[13], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[7],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
QC1L90_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[7]) ) + ( QC1_E_src1[7] ) + ( QC1L95 );
QC1L90 = SUM(QC1L90_adder_eqn);

--QC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
QC1L91_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[7]) ) + ( QC1_E_src1[7] ) + ( QC1L95 );
QC1L91 = CARRY(QC1L91_adder_eqn);


--QC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

QC1_E_shift_rot_result[6] = DFFEAS(QC1L437, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[6],  ,  , QC1_E_new_inst);


--QC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

QC1_E_src2[6] = DFFEAS(QC1_D_iw[12], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[6],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
QC1L94_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[6]) ) + ( QC1_E_src1[6] ) + ( QC1L63 );
QC1L94 = SUM(QC1L94_adder_eqn);

--QC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
QC1L95_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[6]) ) + ( QC1_E_src1[6] ) + ( QC1L63 );
QC1L95 = CARRY(QC1L95_adder_eqn);


--QC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

QC1_E_shift_rot_result[15] = DFFEAS(QC1L446, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[15],  ,  , QC1_E_new_inst);


--QC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

QC1_E_src2[15] = DFFEAS(QC1_D_iw[21], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[15],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
QC1L98_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[15]) ) + ( QC1_E_src1[15] ) + ( QC1L103 );
QC1L98 = SUM(QC1L98_adder_eqn);

--QC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
QC1L99_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[15]) ) + ( QC1_E_src1[15] ) + ( QC1L103 );
QC1L99 = CARRY(QC1L99_adder_eqn);


--QC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

QC1_E_shift_rot_result[14] = DFFEAS(QC1L445, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[14],  ,  , QC1_E_new_inst);


--QC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

QC1_E_src2[14] = DFFEAS(QC1_D_iw[20], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[14],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
QC1L102_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[14]) ) + ( QC1_E_src1[14] ) + ( QC1L107 );
QC1L102 = SUM(QC1L102_adder_eqn);

--QC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
QC1L103_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[14]) ) + ( QC1_E_src1[14] ) + ( QC1L107 );
QC1L103 = CARRY(QC1L103_adder_eqn);


--QC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

QC1_E_shift_rot_result[13] = DFFEAS(QC1L444, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[13],  ,  , QC1_E_new_inst);


--QC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

QC1_E_src2[13] = DFFEAS(QC1_D_iw[19], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[13],  , QC1L514, !QC1_R_src2_use_imm);


--QC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
QC1L106_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[13]) ) + ( QC1_E_src1[13] ) + ( QC1L71 );
QC1L106 = SUM(QC1L106_adder_eqn);

--QC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
QC1L107_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[13]) ) + ( QC1_E_src1[13] ) + ( QC1L71 );
QC1L107 = CARRY(QC1L107_adder_eqn);


--QC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

QC1_E_shift_rot_result[16] = DFFEAS(QC1L447, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[16],  ,  , QC1_E_new_inst);


--QC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

QC1_E_src2[16] = DFFEAS(QC1L720, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
QC1L110_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[16]) ) + ( QC1_E_src1[16] ) + ( QC1L99 );
QC1L110 = SUM(QC1L110_adder_eqn);

--QC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
QC1L111_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[16]) ) + ( QC1_E_src1[16] ) + ( QC1L99 );
QC1L111 = CARRY(QC1L111_adder_eqn);


--QC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

QC1_E_shift_rot_result[3] = DFFEAS(QC1L434, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[3],  ,  , QC1_E_new_inst);


--QC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
QC1L114_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[3]) ) + ( QC1_E_src1[3] ) + ( QC1L119 );
QC1L114 = SUM(QC1L114_adder_eqn);

--QC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
QC1L115_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[3]) ) + ( QC1_E_src1[3] ) + ( QC1L119 );
QC1L115 = CARRY(QC1L115_adder_eqn);


--QC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

QC1_E_shift_rot_result[2] = DFFEAS(QC1L433, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[2],  ,  , QC1_E_new_inst);


--QC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
QC1L118_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[2]) ) + ( QC1_E_src1[2] ) + ( QC1L123 );
QC1L118 = SUM(QC1L118_adder_eqn);

--QC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
QC1L119_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[2]) ) + ( QC1_E_src1[2] ) + ( QC1L123 );
QC1L119 = CARRY(QC1L119_adder_eqn);


--QC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

QC1_R_ctrl_st = DFFEAS(QC1L250, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , !QC1_D_iw[2],  );


--WC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[1]_PORT_A_data_in = QC1L802;
WC2_q_b[1]_PORT_A_data_in_reg = DFFE(WC2_q_b[1]_PORT_A_data_in, WC2_q_b[1]_clock_0, , , );
WC2_q_b[1]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[1]_PORT_A_address_reg = DFFE(WC2_q_b[1]_PORT_A_address, WC2_q_b[1]_clock_0, , , );
WC2_q_b[1]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[1]_PORT_B_address_reg = DFFE(WC2_q_b[1]_PORT_B_address, WC2_q_b[1]_clock_1, , , );
WC2_q_b[1]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[1]_PORT_A_write_enable_reg = DFFE(WC2_q_b[1]_PORT_A_write_enable, WC2_q_b[1]_clock_0, , , );
WC2_q_b[1]_PORT_B_read_enable = VCC;
WC2_q_b[1]_PORT_B_read_enable_reg = DFFE(WC2_q_b[1]_PORT_B_read_enable, WC2_q_b[1]_clock_1, , , );
WC2_q_b[1]_clock_0 = CLOCK_50;
WC2_q_b[1]_clock_1 = CLOCK_50;
WC2_q_b[1]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[1]_PORT_B_data_out = MEMORY(WC2_q_b[1]_PORT_A_data_in_reg, , WC2_q_b[1]_PORT_A_address_reg, WC2_q_b[1]_PORT_B_address_reg, WC2_q_b[1]_PORT_A_write_enable_reg, , , WC2_q_b[1]_PORT_B_read_enable_reg, , , WC2_q_b[1]_clock_0, WC2_q_b[1]_clock_1, WC2_q_b[1]_clock_enable_0, , , , , );
WC2_q_b[1] = WC2_q_b[1]_PORT_B_data_out[0];


--WC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[2]_PORT_A_data_in = QC1L803;
WC2_q_b[2]_PORT_A_data_in_reg = DFFE(WC2_q_b[2]_PORT_A_data_in, WC2_q_b[2]_clock_0, , , );
WC2_q_b[2]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[2]_PORT_A_address_reg = DFFE(WC2_q_b[2]_PORT_A_address, WC2_q_b[2]_clock_0, , , );
WC2_q_b[2]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[2]_PORT_B_address_reg = DFFE(WC2_q_b[2]_PORT_B_address, WC2_q_b[2]_clock_1, , , );
WC2_q_b[2]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[2]_PORT_A_write_enable_reg = DFFE(WC2_q_b[2]_PORT_A_write_enable, WC2_q_b[2]_clock_0, , , );
WC2_q_b[2]_PORT_B_read_enable = VCC;
WC2_q_b[2]_PORT_B_read_enable_reg = DFFE(WC2_q_b[2]_PORT_B_read_enable, WC2_q_b[2]_clock_1, , , );
WC2_q_b[2]_clock_0 = CLOCK_50;
WC2_q_b[2]_clock_1 = CLOCK_50;
WC2_q_b[2]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[2]_PORT_B_data_out = MEMORY(WC2_q_b[2]_PORT_A_data_in_reg, , WC2_q_b[2]_PORT_A_address_reg, WC2_q_b[2]_PORT_B_address_reg, WC2_q_b[2]_PORT_A_write_enable_reg, , , WC2_q_b[2]_PORT_B_read_enable_reg, , , WC2_q_b[2]_clock_0, WC2_q_b[2]_clock_1, WC2_q_b[2]_clock_enable_0, , , , , );
WC2_q_b[2] = WC2_q_b[2]_PORT_B_data_out[0];


--WC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[3]_PORT_A_data_in = QC1L804;
WC2_q_b[3]_PORT_A_data_in_reg = DFFE(WC2_q_b[3]_PORT_A_data_in, WC2_q_b[3]_clock_0, , , );
WC2_q_b[3]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[3]_PORT_A_address_reg = DFFE(WC2_q_b[3]_PORT_A_address, WC2_q_b[3]_clock_0, , , );
WC2_q_b[3]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[3]_PORT_B_address_reg = DFFE(WC2_q_b[3]_PORT_B_address, WC2_q_b[3]_clock_1, , , );
WC2_q_b[3]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[3]_PORT_A_write_enable_reg = DFFE(WC2_q_b[3]_PORT_A_write_enable, WC2_q_b[3]_clock_0, , , );
WC2_q_b[3]_PORT_B_read_enable = VCC;
WC2_q_b[3]_PORT_B_read_enable_reg = DFFE(WC2_q_b[3]_PORT_B_read_enable, WC2_q_b[3]_clock_1, , , );
WC2_q_b[3]_clock_0 = CLOCK_50;
WC2_q_b[3]_clock_1 = CLOCK_50;
WC2_q_b[3]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[3]_PORT_B_data_out = MEMORY(WC2_q_b[3]_PORT_A_data_in_reg, , WC2_q_b[3]_PORT_A_address_reg, WC2_q_b[3]_PORT_B_address_reg, WC2_q_b[3]_PORT_A_write_enable_reg, , , WC2_q_b[3]_PORT_B_read_enable_reg, , , WC2_q_b[3]_clock_0, WC2_q_b[3]_clock_1, WC2_q_b[3]_clock_enable_0, , , , , );
WC2_q_b[3] = WC2_q_b[3]_PORT_B_data_out[0];


--WC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[4]_PORT_A_data_in = QC1L805;
WC2_q_b[4]_PORT_A_data_in_reg = DFFE(WC2_q_b[4]_PORT_A_data_in, WC2_q_b[4]_clock_0, , , );
WC2_q_b[4]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[4]_PORT_A_address_reg = DFFE(WC2_q_b[4]_PORT_A_address, WC2_q_b[4]_clock_0, , , );
WC2_q_b[4]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[4]_PORT_B_address_reg = DFFE(WC2_q_b[4]_PORT_B_address, WC2_q_b[4]_clock_1, , , );
WC2_q_b[4]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[4]_PORT_A_write_enable_reg = DFFE(WC2_q_b[4]_PORT_A_write_enable, WC2_q_b[4]_clock_0, , , );
WC2_q_b[4]_PORT_B_read_enable = VCC;
WC2_q_b[4]_PORT_B_read_enable_reg = DFFE(WC2_q_b[4]_PORT_B_read_enable, WC2_q_b[4]_clock_1, , , );
WC2_q_b[4]_clock_0 = CLOCK_50;
WC2_q_b[4]_clock_1 = CLOCK_50;
WC2_q_b[4]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[4]_PORT_B_data_out = MEMORY(WC2_q_b[4]_PORT_A_data_in_reg, , WC2_q_b[4]_PORT_A_address_reg, WC2_q_b[4]_PORT_B_address_reg, WC2_q_b[4]_PORT_A_write_enable_reg, , , WC2_q_b[4]_PORT_B_read_enable_reg, , , WC2_q_b[4]_clock_0, WC2_q_b[4]_clock_1, WC2_q_b[4]_clock_enable_0, , , , , );
WC2_q_b[4] = WC2_q_b[4]_PORT_B_data_out[0];


--WC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[5]_PORT_A_data_in = QC1L806;
WC2_q_b[5]_PORT_A_data_in_reg = DFFE(WC2_q_b[5]_PORT_A_data_in, WC2_q_b[5]_clock_0, , , );
WC2_q_b[5]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[5]_PORT_A_address_reg = DFFE(WC2_q_b[5]_PORT_A_address, WC2_q_b[5]_clock_0, , , );
WC2_q_b[5]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[5]_PORT_B_address_reg = DFFE(WC2_q_b[5]_PORT_B_address, WC2_q_b[5]_clock_1, , , );
WC2_q_b[5]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[5]_PORT_A_write_enable_reg = DFFE(WC2_q_b[5]_PORT_A_write_enable, WC2_q_b[5]_clock_0, , , );
WC2_q_b[5]_PORT_B_read_enable = VCC;
WC2_q_b[5]_PORT_B_read_enable_reg = DFFE(WC2_q_b[5]_PORT_B_read_enable, WC2_q_b[5]_clock_1, , , );
WC2_q_b[5]_clock_0 = CLOCK_50;
WC2_q_b[5]_clock_1 = CLOCK_50;
WC2_q_b[5]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[5]_PORT_B_data_out = MEMORY(WC2_q_b[5]_PORT_A_data_in_reg, , WC2_q_b[5]_PORT_A_address_reg, WC2_q_b[5]_PORT_B_address_reg, WC2_q_b[5]_PORT_A_write_enable_reg, , , WC2_q_b[5]_PORT_B_read_enable_reg, , , WC2_q_b[5]_clock_0, WC2_q_b[5]_clock_1, WC2_q_b[5]_clock_enable_0, , , , , );
WC2_q_b[5] = WC2_q_b[5]_PORT_B_data_out[0];


--WC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[6]_PORT_A_data_in = QC1L807;
WC2_q_b[6]_PORT_A_data_in_reg = DFFE(WC2_q_b[6]_PORT_A_data_in, WC2_q_b[6]_clock_0, , , );
WC2_q_b[6]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[6]_PORT_A_address_reg = DFFE(WC2_q_b[6]_PORT_A_address, WC2_q_b[6]_clock_0, , , );
WC2_q_b[6]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[6]_PORT_B_address_reg = DFFE(WC2_q_b[6]_PORT_B_address, WC2_q_b[6]_clock_1, , , );
WC2_q_b[6]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[6]_PORT_A_write_enable_reg = DFFE(WC2_q_b[6]_PORT_A_write_enable, WC2_q_b[6]_clock_0, , , );
WC2_q_b[6]_PORT_B_read_enable = VCC;
WC2_q_b[6]_PORT_B_read_enable_reg = DFFE(WC2_q_b[6]_PORT_B_read_enable, WC2_q_b[6]_clock_1, , , );
WC2_q_b[6]_clock_0 = CLOCK_50;
WC2_q_b[6]_clock_1 = CLOCK_50;
WC2_q_b[6]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[6]_PORT_B_data_out = MEMORY(WC2_q_b[6]_PORT_A_data_in_reg, , WC2_q_b[6]_PORT_A_address_reg, WC2_q_b[6]_PORT_B_address_reg, WC2_q_b[6]_PORT_A_write_enable_reg, , , WC2_q_b[6]_PORT_B_read_enable_reg, , , WC2_q_b[6]_clock_0, WC2_q_b[6]_clock_1, WC2_q_b[6]_clock_enable_0, , , , , );
WC2_q_b[6] = WC2_q_b[6]_PORT_B_data_out[0];


--BB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

BB1_count[1] = AMPP_FUNCTION(A1L144, BB1_count[0], !A1L136, !A1L142, BB1L57);


--BB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

BB1_td_shift[9] = AMPP_FUNCTION(A1L144, BB1L70, !A1L136, !A1L142, BB1L57);


--MD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

MD1_sr[2] = DFFEAS(MD1L58, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--ZC1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

ZC1_break_readreg[0] = DFFEAS(LD1_jdo[0], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--cntr[23] is cntr[23]
--register power-up is low

cntr[23] = DFFEAS(A1L6, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L10 is Add0~9
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--QC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

QC1_av_ld_byte0_data[0] = DFFEAS(EC1_src_data[0], CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[0],  ,  , QC1L960);


--QC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

QC1_W_alu_result[0] = DFFEAS(QC1L310, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

QC1_D_iw[22] = DFFEAS(QC1L618, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

QC1_D_iw[23] = DFFEAS(QC1L619, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

QC1_D_iw[24] = DFFEAS(QC1L620, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

QC1_D_iw[25] = DFFEAS(QC1L621, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

QC1_D_iw[26] = DFFEAS(QC1L622, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

QC1_D_iw[12] = DFFEAS(QC1L608, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

QC1_D_iw[14] = DFFEAS(QC1L610, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

QC1_D_iw[0] = DFFEAS(QC1L596, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

QC1_D_iw[2] = DFFEAS(QC1L598, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

QC1_D_iw[9] = DFFEAS(QC1L605, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
QC1L2_adder_eqn = ( QC1_F_pc[3] ) + ( GND ) + ( QC1L7 );
QC1L2 = SUM(QC1L2_adder_eqn);

--QC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
QC1L3_adder_eqn = ( QC1_F_pc[3] ) + ( GND ) + ( QC1L7 );
QC1L3 = CARRY(QC1L3_adder_eqn);


--WC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[5]_PORT_A_data_in = QC1L806;
WC1_q_b[5]_PORT_A_data_in_reg = DFFE(WC1_q_b[5]_PORT_A_data_in, WC1_q_b[5]_clock_0, , , );
WC1_q_b[5]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[5]_PORT_A_address_reg = DFFE(WC1_q_b[5]_PORT_A_address, WC1_q_b[5]_clock_0, , , );
WC1_q_b[5]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[5]_PORT_B_address_reg = DFFE(WC1_q_b[5]_PORT_B_address, WC1_q_b[5]_clock_1, , , );
WC1_q_b[5]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[5]_PORT_A_write_enable_reg = DFFE(WC1_q_b[5]_PORT_A_write_enable, WC1_q_b[5]_clock_0, , , );
WC1_q_b[5]_PORT_B_read_enable = VCC;
WC1_q_b[5]_PORT_B_read_enable_reg = DFFE(WC1_q_b[5]_PORT_B_read_enable, WC1_q_b[5]_clock_1, , , );
WC1_q_b[5]_clock_0 = CLOCK_50;
WC1_q_b[5]_clock_1 = CLOCK_50;
WC1_q_b[5]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[5]_PORT_B_data_out = MEMORY(WC1_q_b[5]_PORT_A_data_in_reg, , WC1_q_b[5]_PORT_A_address_reg, WC1_q_b[5]_PORT_B_address_reg, WC1_q_b[5]_PORT_A_write_enable_reg, , , WC1_q_b[5]_PORT_B_read_enable_reg, , , WC1_q_b[5]_clock_0, WC1_q_b[5]_clock_1, WC1_q_b[5]_clock_enable_0, , , , , );
WC1_q_b[5] = WC1_q_b[5]_PORT_B_data_out[0];


--QC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

QC1_D_iw[10] = DFFEAS(QC1L606, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

QC1_D_iw[8] = DFFEAS(QC1L604, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
QC1L6_adder_eqn = ( QC1_F_pc[2] ) + ( GND ) + ( QC1L55 );
QC1L6 = SUM(QC1L6_adder_eqn);

--QC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
QC1L7_adder_eqn = ( QC1_F_pc[2] ) + ( GND ) + ( QC1L55 );
QC1L7 = CARRY(QC1L7_adder_eqn);


--WC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[4]_PORT_A_data_in = QC1L805;
WC1_q_b[4]_PORT_A_data_in_reg = DFFE(WC1_q_b[4]_PORT_A_data_in, WC1_q_b[4]_clock_0, , , );
WC1_q_b[4]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[4]_PORT_A_address_reg = DFFE(WC1_q_b[4]_PORT_A_address, WC1_q_b[4]_clock_0, , , );
WC1_q_b[4]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[4]_PORT_B_address_reg = DFFE(WC1_q_b[4]_PORT_B_address, WC1_q_b[4]_clock_1, , , );
WC1_q_b[4]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[4]_PORT_A_write_enable_reg = DFFE(WC1_q_b[4]_PORT_A_write_enable, WC1_q_b[4]_clock_0, , , );
WC1_q_b[4]_PORT_B_read_enable = VCC;
WC1_q_b[4]_PORT_B_read_enable_reg = DFFE(WC1_q_b[4]_PORT_B_read_enable, WC1_q_b[4]_clock_1, , , );
WC1_q_b[4]_clock_0 = CLOCK_50;
WC1_q_b[4]_clock_1 = CLOCK_50;
WC1_q_b[4]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[4]_PORT_B_data_out = MEMORY(WC1_q_b[4]_PORT_A_data_in_reg, , WC1_q_b[4]_PORT_A_address_reg, WC1_q_b[4]_PORT_B_address_reg, WC1_q_b[4]_PORT_A_write_enable_reg, , , WC1_q_b[4]_PORT_B_read_enable_reg, , , WC1_q_b[4]_clock_0, WC1_q_b[4]_clock_1, WC1_q_b[4]_clock_enable_0, , , , , );
WC1_q_b[4] = WC1_q_b[4]_PORT_B_data_out[0];


--QC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
QC1L10_adder_eqn = ( QC1_F_pc[10] ) + ( GND ) + ( QC1L15 );
QC1L10 = SUM(QC1L10_adder_eqn);

--QC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
QC1L11_adder_eqn = ( QC1_F_pc[10] ) + ( GND ) + ( QC1L15 );
QC1L11 = CARRY(QC1L11_adder_eqn);


--WC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[12]_PORT_A_data_in = QC1L813;
WC1_q_b[12]_PORT_A_data_in_reg = DFFE(WC1_q_b[12]_PORT_A_data_in, WC1_q_b[12]_clock_0, , , );
WC1_q_b[12]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[12]_PORT_A_address_reg = DFFE(WC1_q_b[12]_PORT_A_address, WC1_q_b[12]_clock_0, , , );
WC1_q_b[12]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[12]_PORT_B_address_reg = DFFE(WC1_q_b[12]_PORT_B_address, WC1_q_b[12]_clock_1, , , );
WC1_q_b[12]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[12]_PORT_A_write_enable_reg = DFFE(WC1_q_b[12]_PORT_A_write_enable, WC1_q_b[12]_clock_0, , , );
WC1_q_b[12]_PORT_B_read_enable = VCC;
WC1_q_b[12]_PORT_B_read_enable_reg = DFFE(WC1_q_b[12]_PORT_B_read_enable, WC1_q_b[12]_clock_1, , , );
WC1_q_b[12]_clock_0 = CLOCK_50;
WC1_q_b[12]_clock_1 = CLOCK_50;
WC1_q_b[12]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[12]_PORT_B_data_out = MEMORY(WC1_q_b[12]_PORT_A_data_in_reg, , WC1_q_b[12]_PORT_A_address_reg, WC1_q_b[12]_PORT_B_address_reg, WC1_q_b[12]_PORT_A_write_enable_reg, , , WC1_q_b[12]_PORT_B_read_enable_reg, , , WC1_q_b[12]_clock_0, WC1_q_b[12]_clock_1, WC1_q_b[12]_clock_enable_0, , , , , );
WC1_q_b[12] = WC1_q_b[12]_PORT_B_data_out[0];


--WC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[12]_PORT_A_data_in = QC1L813;
WC2_q_b[12]_PORT_A_data_in_reg = DFFE(WC2_q_b[12]_PORT_A_data_in, WC2_q_b[12]_clock_0, , , );
WC2_q_b[12]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[12]_PORT_A_address_reg = DFFE(WC2_q_b[12]_PORT_A_address, WC2_q_b[12]_clock_0, , , );
WC2_q_b[12]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[12]_PORT_B_address_reg = DFFE(WC2_q_b[12]_PORT_B_address, WC2_q_b[12]_clock_1, , , );
WC2_q_b[12]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[12]_PORT_A_write_enable_reg = DFFE(WC2_q_b[12]_PORT_A_write_enable, WC2_q_b[12]_clock_0, , , );
WC2_q_b[12]_PORT_B_read_enable = VCC;
WC2_q_b[12]_PORT_B_read_enable_reg = DFFE(WC2_q_b[12]_PORT_B_read_enable, WC2_q_b[12]_clock_1, , , );
WC2_q_b[12]_clock_0 = CLOCK_50;
WC2_q_b[12]_clock_1 = CLOCK_50;
WC2_q_b[12]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[12]_PORT_B_data_out = MEMORY(WC2_q_b[12]_PORT_A_data_in_reg, , WC2_q_b[12]_PORT_A_address_reg, WC2_q_b[12]_PORT_B_address_reg, WC2_q_b[12]_PORT_A_write_enable_reg, , , WC2_q_b[12]_PORT_B_read_enable_reg, , , WC2_q_b[12]_clock_0, WC2_q_b[12]_clock_1, WC2_q_b[12]_clock_enable_0, , , , , );
WC2_q_b[12] = WC2_q_b[12]_PORT_B_data_out[0];


--QC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

QC1_D_iw[17] = DFFEAS(QC1L613, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--WC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[11]_PORT_A_data_in = QC1L812;
WC2_q_b[11]_PORT_A_data_in_reg = DFFE(WC2_q_b[11]_PORT_A_data_in, WC2_q_b[11]_clock_0, , , );
WC2_q_b[11]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[11]_PORT_A_address_reg = DFFE(WC2_q_b[11]_PORT_A_address, WC2_q_b[11]_clock_0, , , );
WC2_q_b[11]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[11]_PORT_B_address_reg = DFFE(WC2_q_b[11]_PORT_B_address, WC2_q_b[11]_clock_1, , , );
WC2_q_b[11]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[11]_PORT_A_write_enable_reg = DFFE(WC2_q_b[11]_PORT_A_write_enable, WC2_q_b[11]_clock_0, , , );
WC2_q_b[11]_PORT_B_read_enable = VCC;
WC2_q_b[11]_PORT_B_read_enable_reg = DFFE(WC2_q_b[11]_PORT_B_read_enable, WC2_q_b[11]_clock_1, , , );
WC2_q_b[11]_clock_0 = CLOCK_50;
WC2_q_b[11]_clock_1 = CLOCK_50;
WC2_q_b[11]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[11]_PORT_B_data_out = MEMORY(WC2_q_b[11]_PORT_A_data_in_reg, , WC2_q_b[11]_PORT_A_address_reg, WC2_q_b[11]_PORT_B_address_reg, WC2_q_b[11]_PORT_A_write_enable_reg, , , WC2_q_b[11]_PORT_B_read_enable_reg, , , WC2_q_b[11]_clock_0, WC2_q_b[11]_clock_1, WC2_q_b[11]_clock_enable_0, , , , , );
WC2_q_b[11] = WC2_q_b[11]_PORT_B_data_out[0];


--QC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
QC1L14_adder_eqn = ( QC1_F_pc[9] ) + ( GND ) + ( QC1L19 );
QC1L14 = SUM(QC1L14_adder_eqn);

--QC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
QC1L15_adder_eqn = ( QC1_F_pc[9] ) + ( GND ) + ( QC1L19 );
QC1L15 = CARRY(QC1L15_adder_eqn);


--WC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[11]_PORT_A_data_in = QC1L812;
WC1_q_b[11]_PORT_A_data_in_reg = DFFE(WC1_q_b[11]_PORT_A_data_in, WC1_q_b[11]_clock_0, , , );
WC1_q_b[11]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[11]_PORT_A_address_reg = DFFE(WC1_q_b[11]_PORT_A_address, WC1_q_b[11]_clock_0, , , );
WC1_q_b[11]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[11]_PORT_B_address_reg = DFFE(WC1_q_b[11]_PORT_B_address, WC1_q_b[11]_clock_1, , , );
WC1_q_b[11]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[11]_PORT_A_write_enable_reg = DFFE(WC1_q_b[11]_PORT_A_write_enable, WC1_q_b[11]_clock_0, , , );
WC1_q_b[11]_PORT_B_read_enable = VCC;
WC1_q_b[11]_PORT_B_read_enable_reg = DFFE(WC1_q_b[11]_PORT_B_read_enable, WC1_q_b[11]_clock_1, , , );
WC1_q_b[11]_clock_0 = CLOCK_50;
WC1_q_b[11]_clock_1 = CLOCK_50;
WC1_q_b[11]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[11]_PORT_B_data_out = MEMORY(WC1_q_b[11]_PORT_A_data_in_reg, , WC1_q_b[11]_PORT_A_address_reg, WC1_q_b[11]_PORT_B_address_reg, WC1_q_b[11]_PORT_A_write_enable_reg, , , WC1_q_b[11]_PORT_B_read_enable_reg, , , WC1_q_b[11]_clock_0, WC1_q_b[11]_clock_1, WC1_q_b[11]_clock_enable_0, , , , , );
WC1_q_b[11] = WC1_q_b[11]_PORT_B_data_out[0];


--WC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[10]_PORT_A_data_in = QC1L811;
WC2_q_b[10]_PORT_A_data_in_reg = DFFE(WC2_q_b[10]_PORT_A_data_in, WC2_q_b[10]_clock_0, , , );
WC2_q_b[10]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[10]_PORT_A_address_reg = DFFE(WC2_q_b[10]_PORT_A_address, WC2_q_b[10]_clock_0, , , );
WC2_q_b[10]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[10]_PORT_B_address_reg = DFFE(WC2_q_b[10]_PORT_B_address, WC2_q_b[10]_clock_1, , , );
WC2_q_b[10]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[10]_PORT_A_write_enable_reg = DFFE(WC2_q_b[10]_PORT_A_write_enable, WC2_q_b[10]_clock_0, , , );
WC2_q_b[10]_PORT_B_read_enable = VCC;
WC2_q_b[10]_PORT_B_read_enable_reg = DFFE(WC2_q_b[10]_PORT_B_read_enable, WC2_q_b[10]_clock_1, , , );
WC2_q_b[10]_clock_0 = CLOCK_50;
WC2_q_b[10]_clock_1 = CLOCK_50;
WC2_q_b[10]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[10]_PORT_B_data_out = MEMORY(WC2_q_b[10]_PORT_A_data_in_reg, , WC2_q_b[10]_PORT_A_address_reg, WC2_q_b[10]_PORT_B_address_reg, WC2_q_b[10]_PORT_A_write_enable_reg, , , WC2_q_b[10]_PORT_B_read_enable_reg, , , WC2_q_b[10]_clock_0, WC2_q_b[10]_clock_1, WC2_q_b[10]_clock_enable_0, , , , , );
WC2_q_b[10] = WC2_q_b[10]_PORT_B_data_out[0];


--QC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
QC1L18_adder_eqn = ( QC1_F_pc[8] ) + ( GND ) + ( QC1L23 );
QC1L18 = SUM(QC1L18_adder_eqn);

--QC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
QC1L19_adder_eqn = ( QC1_F_pc[8] ) + ( GND ) + ( QC1L23 );
QC1L19 = CARRY(QC1L19_adder_eqn);


--WC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[10]_PORT_A_data_in = QC1L811;
WC1_q_b[10]_PORT_A_data_in_reg = DFFE(WC1_q_b[10]_PORT_A_data_in, WC1_q_b[10]_clock_0, , , );
WC1_q_b[10]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[10]_PORT_A_address_reg = DFFE(WC1_q_b[10]_PORT_A_address, WC1_q_b[10]_clock_0, , , );
WC1_q_b[10]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[10]_PORT_B_address_reg = DFFE(WC1_q_b[10]_PORT_B_address, WC1_q_b[10]_clock_1, , , );
WC1_q_b[10]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[10]_PORT_A_write_enable_reg = DFFE(WC1_q_b[10]_PORT_A_write_enable, WC1_q_b[10]_clock_0, , , );
WC1_q_b[10]_PORT_B_read_enable = VCC;
WC1_q_b[10]_PORT_B_read_enable_reg = DFFE(WC1_q_b[10]_PORT_B_read_enable, WC1_q_b[10]_clock_1, , , );
WC1_q_b[10]_clock_0 = CLOCK_50;
WC1_q_b[10]_clock_1 = CLOCK_50;
WC1_q_b[10]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[10]_PORT_B_data_out = MEMORY(WC1_q_b[10]_PORT_A_data_in_reg, , WC1_q_b[10]_PORT_A_address_reg, WC1_q_b[10]_PORT_B_address_reg, WC1_q_b[10]_PORT_A_write_enable_reg, , , WC1_q_b[10]_PORT_B_read_enable_reg, , , WC1_q_b[10]_clock_0, WC1_q_b[10]_clock_1, WC1_q_b[10]_clock_enable_0, , , , , );
WC1_q_b[10] = WC1_q_b[10]_PORT_B_data_out[0];


--WC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[9]_PORT_A_data_in = QC1L810;
WC2_q_b[9]_PORT_A_data_in_reg = DFFE(WC2_q_b[9]_PORT_A_data_in, WC2_q_b[9]_clock_0, , , );
WC2_q_b[9]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[9]_PORT_A_address_reg = DFFE(WC2_q_b[9]_PORT_A_address, WC2_q_b[9]_clock_0, , , );
WC2_q_b[9]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[9]_PORT_B_address_reg = DFFE(WC2_q_b[9]_PORT_B_address, WC2_q_b[9]_clock_1, , , );
WC2_q_b[9]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[9]_PORT_A_write_enable_reg = DFFE(WC2_q_b[9]_PORT_A_write_enable, WC2_q_b[9]_clock_0, , , );
WC2_q_b[9]_PORT_B_read_enable = VCC;
WC2_q_b[9]_PORT_B_read_enable_reg = DFFE(WC2_q_b[9]_PORT_B_read_enable, WC2_q_b[9]_clock_1, , , );
WC2_q_b[9]_clock_0 = CLOCK_50;
WC2_q_b[9]_clock_1 = CLOCK_50;
WC2_q_b[9]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[9]_PORT_B_data_out = MEMORY(WC2_q_b[9]_PORT_A_data_in_reg, , WC2_q_b[9]_PORT_A_address_reg, WC2_q_b[9]_PORT_B_address_reg, WC2_q_b[9]_PORT_A_write_enable_reg, , , WC2_q_b[9]_PORT_B_read_enable_reg, , , WC2_q_b[9]_clock_0, WC2_q_b[9]_clock_1, WC2_q_b[9]_clock_enable_0, , , , , );
WC2_q_b[9] = WC2_q_b[9]_PORT_B_data_out[0];


--QC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
QC1L22_adder_eqn = ( QC1_F_pc[7] ) + ( GND ) + ( QC1L27 );
QC1L22 = SUM(QC1L22_adder_eqn);

--QC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
QC1L23_adder_eqn = ( QC1_F_pc[7] ) + ( GND ) + ( QC1L27 );
QC1L23 = CARRY(QC1L23_adder_eqn);


--WC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[9]_PORT_A_data_in = QC1L810;
WC1_q_b[9]_PORT_A_data_in_reg = DFFE(WC1_q_b[9]_PORT_A_data_in, WC1_q_b[9]_clock_0, , , );
WC1_q_b[9]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[9]_PORT_A_address_reg = DFFE(WC1_q_b[9]_PORT_A_address, WC1_q_b[9]_clock_0, , , );
WC1_q_b[9]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[9]_PORT_B_address_reg = DFFE(WC1_q_b[9]_PORT_B_address, WC1_q_b[9]_clock_1, , , );
WC1_q_b[9]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[9]_PORT_A_write_enable_reg = DFFE(WC1_q_b[9]_PORT_A_write_enable, WC1_q_b[9]_clock_0, , , );
WC1_q_b[9]_PORT_B_read_enable = VCC;
WC1_q_b[9]_PORT_B_read_enable_reg = DFFE(WC1_q_b[9]_PORT_B_read_enable, WC1_q_b[9]_clock_1, , , );
WC1_q_b[9]_clock_0 = CLOCK_50;
WC1_q_b[9]_clock_1 = CLOCK_50;
WC1_q_b[9]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[9]_PORT_B_data_out = MEMORY(WC1_q_b[9]_PORT_A_data_in_reg, , WC1_q_b[9]_PORT_A_address_reg, WC1_q_b[9]_PORT_B_address_reg, WC1_q_b[9]_PORT_A_write_enable_reg, , , WC1_q_b[9]_PORT_B_read_enable_reg, , , WC1_q_b[9]_clock_0, WC1_q_b[9]_clock_1, WC1_q_b[9]_clock_enable_0, , , , , );
WC1_q_b[9] = WC1_q_b[9]_PORT_B_data_out[0];


--WC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[8]_PORT_A_data_in = QC1L809;
WC2_q_b[8]_PORT_A_data_in_reg = DFFE(WC2_q_b[8]_PORT_A_data_in, WC2_q_b[8]_clock_0, , , );
WC2_q_b[8]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[8]_PORT_A_address_reg = DFFE(WC2_q_b[8]_PORT_A_address, WC2_q_b[8]_clock_0, , , );
WC2_q_b[8]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[8]_PORT_B_address_reg = DFFE(WC2_q_b[8]_PORT_B_address, WC2_q_b[8]_clock_1, , , );
WC2_q_b[8]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[8]_PORT_A_write_enable_reg = DFFE(WC2_q_b[8]_PORT_A_write_enable, WC2_q_b[8]_clock_0, , , );
WC2_q_b[8]_PORT_B_read_enable = VCC;
WC2_q_b[8]_PORT_B_read_enable_reg = DFFE(WC2_q_b[8]_PORT_B_read_enable, WC2_q_b[8]_clock_1, , , );
WC2_q_b[8]_clock_0 = CLOCK_50;
WC2_q_b[8]_clock_1 = CLOCK_50;
WC2_q_b[8]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[8]_PORT_B_data_out = MEMORY(WC2_q_b[8]_PORT_A_data_in_reg, , WC2_q_b[8]_PORT_A_address_reg, WC2_q_b[8]_PORT_B_address_reg, WC2_q_b[8]_PORT_A_write_enable_reg, , , WC2_q_b[8]_PORT_B_read_enable_reg, , , WC2_q_b[8]_clock_0, WC2_q_b[8]_clock_1, WC2_q_b[8]_clock_enable_0, , , , , );
WC2_q_b[8] = WC2_q_b[8]_PORT_B_data_out[0];


--QC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
QC1L26_adder_eqn = ( QC1_F_pc[6] ) + ( GND ) + ( QC1L31 );
QC1L26 = SUM(QC1L26_adder_eqn);

--QC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
QC1L27_adder_eqn = ( QC1_F_pc[6] ) + ( GND ) + ( QC1L31 );
QC1L27 = CARRY(QC1L27_adder_eqn);


--WC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[8]_PORT_A_data_in = QC1L809;
WC1_q_b[8]_PORT_A_data_in_reg = DFFE(WC1_q_b[8]_PORT_A_data_in, WC1_q_b[8]_clock_0, , , );
WC1_q_b[8]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[8]_PORT_A_address_reg = DFFE(WC1_q_b[8]_PORT_A_address, WC1_q_b[8]_clock_0, , , );
WC1_q_b[8]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[8]_PORT_B_address_reg = DFFE(WC1_q_b[8]_PORT_B_address, WC1_q_b[8]_clock_1, , , );
WC1_q_b[8]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[8]_PORT_A_write_enable_reg = DFFE(WC1_q_b[8]_PORT_A_write_enable, WC1_q_b[8]_clock_0, , , );
WC1_q_b[8]_PORT_B_read_enable = VCC;
WC1_q_b[8]_PORT_B_read_enable_reg = DFFE(WC1_q_b[8]_PORT_B_read_enable, WC1_q_b[8]_clock_1, , , );
WC1_q_b[8]_clock_0 = CLOCK_50;
WC1_q_b[8]_clock_1 = CLOCK_50;
WC1_q_b[8]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[8]_PORT_B_data_out = MEMORY(WC1_q_b[8]_PORT_A_data_in_reg, , WC1_q_b[8]_PORT_A_address_reg, WC1_q_b[8]_PORT_B_address_reg, WC1_q_b[8]_PORT_A_write_enable_reg, , , WC1_q_b[8]_PORT_B_read_enable_reg, , , WC1_q_b[8]_clock_0, WC1_q_b[8]_clock_1, WC1_q_b[8]_clock_enable_0, , , , , );
WC1_q_b[8] = WC1_q_b[8]_PORT_B_data_out[0];


--WC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[7]_PORT_A_data_in = QC1L808;
WC2_q_b[7]_PORT_A_data_in_reg = DFFE(WC2_q_b[7]_PORT_A_data_in, WC2_q_b[7]_clock_0, , , );
WC2_q_b[7]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[7]_PORT_A_address_reg = DFFE(WC2_q_b[7]_PORT_A_address, WC2_q_b[7]_clock_0, , , );
WC2_q_b[7]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[7]_PORT_B_address_reg = DFFE(WC2_q_b[7]_PORT_B_address, WC2_q_b[7]_clock_1, , , );
WC2_q_b[7]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[7]_PORT_A_write_enable_reg = DFFE(WC2_q_b[7]_PORT_A_write_enable, WC2_q_b[7]_clock_0, , , );
WC2_q_b[7]_PORT_B_read_enable = VCC;
WC2_q_b[7]_PORT_B_read_enable_reg = DFFE(WC2_q_b[7]_PORT_B_read_enable, WC2_q_b[7]_clock_1, , , );
WC2_q_b[7]_clock_0 = CLOCK_50;
WC2_q_b[7]_clock_1 = CLOCK_50;
WC2_q_b[7]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[7]_PORT_B_data_out = MEMORY(WC2_q_b[7]_PORT_A_data_in_reg, , WC2_q_b[7]_PORT_A_address_reg, WC2_q_b[7]_PORT_B_address_reg, WC2_q_b[7]_PORT_A_write_enable_reg, , , WC2_q_b[7]_PORT_B_read_enable_reg, , , WC2_q_b[7]_clock_0, WC2_q_b[7]_clock_1, WC2_q_b[7]_clock_enable_0, , , , , );
WC2_q_b[7] = WC2_q_b[7]_PORT_B_data_out[0];


--QC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
QC1L30_adder_eqn = ( QC1_F_pc[5] ) + ( GND ) + ( QC1L35 );
QC1L30 = SUM(QC1L30_adder_eqn);

--QC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
QC1L31_adder_eqn = ( QC1_F_pc[5] ) + ( GND ) + ( QC1L35 );
QC1L31 = CARRY(QC1L31_adder_eqn);


--WC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[7]_PORT_A_data_in = QC1L808;
WC1_q_b[7]_PORT_A_data_in_reg = DFFE(WC1_q_b[7]_PORT_A_data_in, WC1_q_b[7]_clock_0, , , );
WC1_q_b[7]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[7]_PORT_A_address_reg = DFFE(WC1_q_b[7]_PORT_A_address, WC1_q_b[7]_clock_0, , , );
WC1_q_b[7]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[7]_PORT_B_address_reg = DFFE(WC1_q_b[7]_PORT_B_address, WC1_q_b[7]_clock_1, , , );
WC1_q_b[7]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[7]_PORT_A_write_enable_reg = DFFE(WC1_q_b[7]_PORT_A_write_enable, WC1_q_b[7]_clock_0, , , );
WC1_q_b[7]_PORT_B_read_enable = VCC;
WC1_q_b[7]_PORT_B_read_enable_reg = DFFE(WC1_q_b[7]_PORT_B_read_enable, WC1_q_b[7]_clock_1, , , );
WC1_q_b[7]_clock_0 = CLOCK_50;
WC1_q_b[7]_clock_1 = CLOCK_50;
WC1_q_b[7]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[7]_PORT_B_data_out = MEMORY(WC1_q_b[7]_PORT_A_data_in_reg, , WC1_q_b[7]_PORT_A_address_reg, WC1_q_b[7]_PORT_B_address_reg, WC1_q_b[7]_PORT_A_write_enable_reg, , , WC1_q_b[7]_PORT_B_read_enable_reg, , , WC1_q_b[7]_clock_0, WC1_q_b[7]_clock_1, WC1_q_b[7]_clock_enable_0, , , , , );
WC1_q_b[7] = WC1_q_b[7]_PORT_B_data_out[0];


--QC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
QC1L34_adder_eqn = ( QC1_F_pc[4] ) + ( GND ) + ( QC1L3 );
QC1L34 = SUM(QC1L34_adder_eqn);

--QC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
QC1L35_adder_eqn = ( QC1_F_pc[4] ) + ( GND ) + ( QC1L3 );
QC1L35 = CARRY(QC1L35_adder_eqn);


--WC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[6]_PORT_A_data_in = QC1L807;
WC1_q_b[6]_PORT_A_data_in_reg = DFFE(WC1_q_b[6]_PORT_A_data_in, WC1_q_b[6]_clock_0, , , );
WC1_q_b[6]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[6]_PORT_A_address_reg = DFFE(WC1_q_b[6]_PORT_A_address, WC1_q_b[6]_clock_0, , , );
WC1_q_b[6]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[6]_PORT_B_address_reg = DFFE(WC1_q_b[6]_PORT_B_address, WC1_q_b[6]_clock_1, , , );
WC1_q_b[6]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[6]_PORT_A_write_enable_reg = DFFE(WC1_q_b[6]_PORT_A_write_enable, WC1_q_b[6]_clock_0, , , );
WC1_q_b[6]_PORT_B_read_enable = VCC;
WC1_q_b[6]_PORT_B_read_enable_reg = DFFE(WC1_q_b[6]_PORT_B_read_enable, WC1_q_b[6]_clock_1, , , );
WC1_q_b[6]_clock_0 = CLOCK_50;
WC1_q_b[6]_clock_1 = CLOCK_50;
WC1_q_b[6]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[6]_PORT_B_data_out = MEMORY(WC1_q_b[6]_PORT_A_data_in_reg, , WC1_q_b[6]_PORT_A_address_reg, WC1_q_b[6]_PORT_B_address_reg, WC1_q_b[6]_PORT_A_write_enable_reg, , , WC1_q_b[6]_PORT_B_read_enable_reg, , , WC1_q_b[6]_clock_0, WC1_q_b[6]_clock_1, WC1_q_b[6]_clock_enable_0, , , , , );
WC1_q_b[6] = WC1_q_b[6]_PORT_B_data_out[0];


--QC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
QC1L38_adder_eqn = ( !QC1_F_pc[13] ) + ( GND ) + ( QC1L43 );
QC1L38 = SUM(QC1L38_adder_eqn);

--QC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
QC1L39_adder_eqn = ( !QC1_F_pc[13] ) + ( GND ) + ( QC1L43 );
QC1L39 = CARRY(QC1L39_adder_eqn);


--WC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[15]_PORT_A_data_in = QC1L816;
WC1_q_b[15]_PORT_A_data_in_reg = DFFE(WC1_q_b[15]_PORT_A_data_in, WC1_q_b[15]_clock_0, , , );
WC1_q_b[15]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[15]_PORT_A_address_reg = DFFE(WC1_q_b[15]_PORT_A_address, WC1_q_b[15]_clock_0, , , );
WC1_q_b[15]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[15]_PORT_B_address_reg = DFFE(WC1_q_b[15]_PORT_B_address, WC1_q_b[15]_clock_1, , , );
WC1_q_b[15]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[15]_PORT_A_write_enable_reg = DFFE(WC1_q_b[15]_PORT_A_write_enable, WC1_q_b[15]_clock_0, , , );
WC1_q_b[15]_PORT_B_read_enable = VCC;
WC1_q_b[15]_PORT_B_read_enable_reg = DFFE(WC1_q_b[15]_PORT_B_read_enable, WC1_q_b[15]_clock_1, , , );
WC1_q_b[15]_clock_0 = CLOCK_50;
WC1_q_b[15]_clock_1 = CLOCK_50;
WC1_q_b[15]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[15]_PORT_B_data_out = MEMORY(WC1_q_b[15]_PORT_A_data_in_reg, , WC1_q_b[15]_PORT_A_address_reg, WC1_q_b[15]_PORT_B_address_reg, WC1_q_b[15]_PORT_A_write_enable_reg, , , WC1_q_b[15]_PORT_B_read_enable_reg, , , WC1_q_b[15]_clock_0, WC1_q_b[15]_clock_1, WC1_q_b[15]_clock_enable_0, , , , , );
WC1_q_b[15] = WC1_q_b[15]_PORT_B_data_out[0];


--WC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[15]_PORT_A_data_in = QC1L816;
WC2_q_b[15]_PORT_A_data_in_reg = DFFE(WC2_q_b[15]_PORT_A_data_in, WC2_q_b[15]_clock_0, , , );
WC2_q_b[15]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[15]_PORT_A_address_reg = DFFE(WC2_q_b[15]_PORT_A_address, WC2_q_b[15]_clock_0, , , );
WC2_q_b[15]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[15]_PORT_B_address_reg = DFFE(WC2_q_b[15]_PORT_B_address, WC2_q_b[15]_clock_1, , , );
WC2_q_b[15]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[15]_PORT_A_write_enable_reg = DFFE(WC2_q_b[15]_PORT_A_write_enable, WC2_q_b[15]_clock_0, , , );
WC2_q_b[15]_PORT_B_read_enable = VCC;
WC2_q_b[15]_PORT_B_read_enable_reg = DFFE(WC2_q_b[15]_PORT_B_read_enable, WC2_q_b[15]_clock_1, , , );
WC2_q_b[15]_clock_0 = CLOCK_50;
WC2_q_b[15]_clock_1 = CLOCK_50;
WC2_q_b[15]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[15]_PORT_B_data_out = MEMORY(WC2_q_b[15]_PORT_A_data_in_reg, , WC2_q_b[15]_PORT_A_address_reg, WC2_q_b[15]_PORT_B_address_reg, WC2_q_b[15]_PORT_A_write_enable_reg, , , WC2_q_b[15]_PORT_B_read_enable_reg, , , WC2_q_b[15]_clock_0, WC2_q_b[15]_clock_1, WC2_q_b[15]_clock_enable_0, , , , , );
WC2_q_b[15] = WC2_q_b[15]_PORT_B_data_out[0];


--WC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[14]_PORT_A_data_in = QC1L815;
WC2_q_b[14]_PORT_A_data_in_reg = DFFE(WC2_q_b[14]_PORT_A_data_in, WC2_q_b[14]_clock_0, , , );
WC2_q_b[14]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[14]_PORT_A_address_reg = DFFE(WC2_q_b[14]_PORT_A_address, WC2_q_b[14]_clock_0, , , );
WC2_q_b[14]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[14]_PORT_B_address_reg = DFFE(WC2_q_b[14]_PORT_B_address, WC2_q_b[14]_clock_1, , , );
WC2_q_b[14]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[14]_PORT_A_write_enable_reg = DFFE(WC2_q_b[14]_PORT_A_write_enable, WC2_q_b[14]_clock_0, , , );
WC2_q_b[14]_PORT_B_read_enable = VCC;
WC2_q_b[14]_PORT_B_read_enable_reg = DFFE(WC2_q_b[14]_PORT_B_read_enable, WC2_q_b[14]_clock_1, , , );
WC2_q_b[14]_clock_0 = CLOCK_50;
WC2_q_b[14]_clock_1 = CLOCK_50;
WC2_q_b[14]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[14]_PORT_B_data_out = MEMORY(WC2_q_b[14]_PORT_A_data_in_reg, , WC2_q_b[14]_PORT_A_address_reg, WC2_q_b[14]_PORT_B_address_reg, WC2_q_b[14]_PORT_A_write_enable_reg, , , WC2_q_b[14]_PORT_B_read_enable_reg, , , WC2_q_b[14]_clock_0, WC2_q_b[14]_clock_1, WC2_q_b[14]_clock_enable_0, , , , , );
WC2_q_b[14] = WC2_q_b[14]_PORT_B_data_out[0];


--QC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
QC1L42_adder_eqn = ( QC1_F_pc[12] ) + ( GND ) + ( QC1L47 );
QC1L42 = SUM(QC1L42_adder_eqn);

--QC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
QC1L43_adder_eqn = ( QC1_F_pc[12] ) + ( GND ) + ( QC1L47 );
QC1L43 = CARRY(QC1L43_adder_eqn);


--WC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[14]_PORT_A_data_in = QC1L815;
WC1_q_b[14]_PORT_A_data_in_reg = DFFE(WC1_q_b[14]_PORT_A_data_in, WC1_q_b[14]_clock_0, , , );
WC1_q_b[14]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[14]_PORT_A_address_reg = DFFE(WC1_q_b[14]_PORT_A_address, WC1_q_b[14]_clock_0, , , );
WC1_q_b[14]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[14]_PORT_B_address_reg = DFFE(WC1_q_b[14]_PORT_B_address, WC1_q_b[14]_clock_1, , , );
WC1_q_b[14]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[14]_PORT_A_write_enable_reg = DFFE(WC1_q_b[14]_PORT_A_write_enable, WC1_q_b[14]_clock_0, , , );
WC1_q_b[14]_PORT_B_read_enable = VCC;
WC1_q_b[14]_PORT_B_read_enable_reg = DFFE(WC1_q_b[14]_PORT_B_read_enable, WC1_q_b[14]_clock_1, , , );
WC1_q_b[14]_clock_0 = CLOCK_50;
WC1_q_b[14]_clock_1 = CLOCK_50;
WC1_q_b[14]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[14]_PORT_B_data_out = MEMORY(WC1_q_b[14]_PORT_A_data_in_reg, , WC1_q_b[14]_PORT_A_address_reg, WC1_q_b[14]_PORT_B_address_reg, WC1_q_b[14]_PORT_A_write_enable_reg, , , WC1_q_b[14]_PORT_B_read_enable_reg, , , WC1_q_b[14]_clock_0, WC1_q_b[14]_clock_1, WC1_q_b[14]_clock_enable_0, , , , , );
WC1_q_b[14] = WC1_q_b[14]_PORT_B_data_out[0];


--WC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[13]_PORT_A_data_in = QC1L814;
WC2_q_b[13]_PORT_A_data_in_reg = DFFE(WC2_q_b[13]_PORT_A_data_in, WC2_q_b[13]_clock_0, , , );
WC2_q_b[13]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[13]_PORT_A_address_reg = DFFE(WC2_q_b[13]_PORT_A_address, WC2_q_b[13]_clock_0, , , );
WC2_q_b[13]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[13]_PORT_B_address_reg = DFFE(WC2_q_b[13]_PORT_B_address, WC2_q_b[13]_clock_1, , , );
WC2_q_b[13]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[13]_PORT_A_write_enable_reg = DFFE(WC2_q_b[13]_PORT_A_write_enable, WC2_q_b[13]_clock_0, , , );
WC2_q_b[13]_PORT_B_read_enable = VCC;
WC2_q_b[13]_PORT_B_read_enable_reg = DFFE(WC2_q_b[13]_PORT_B_read_enable, WC2_q_b[13]_clock_1, , , );
WC2_q_b[13]_clock_0 = CLOCK_50;
WC2_q_b[13]_clock_1 = CLOCK_50;
WC2_q_b[13]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[13]_PORT_B_data_out = MEMORY(WC2_q_b[13]_PORT_A_data_in_reg, , WC2_q_b[13]_PORT_A_address_reg, WC2_q_b[13]_PORT_B_address_reg, WC2_q_b[13]_PORT_A_write_enable_reg, , , WC2_q_b[13]_PORT_B_read_enable_reg, , , WC2_q_b[13]_clock_0, WC2_q_b[13]_clock_1, WC2_q_b[13]_clock_enable_0, , , , , );
WC2_q_b[13] = WC2_q_b[13]_PORT_B_data_out[0];


--QC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
QC1L46_adder_eqn = ( QC1_F_pc[11] ) + ( GND ) + ( QC1L11 );
QC1L46 = SUM(QC1L46_adder_eqn);

--QC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
QC1L47_adder_eqn = ( QC1_F_pc[11] ) + ( GND ) + ( QC1L11 );
QC1L47 = CARRY(QC1L47_adder_eqn);


--WC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[13]_PORT_A_data_in = QC1L814;
WC1_q_b[13]_PORT_A_data_in_reg = DFFE(WC1_q_b[13]_PORT_A_data_in, WC1_q_b[13]_clock_0, , , );
WC1_q_b[13]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[13]_PORT_A_address_reg = DFFE(WC1_q_b[13]_PORT_A_address, WC1_q_b[13]_clock_0, , , );
WC1_q_b[13]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[13]_PORT_B_address_reg = DFFE(WC1_q_b[13]_PORT_B_address, WC1_q_b[13]_clock_1, , , );
WC1_q_b[13]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[13]_PORT_A_write_enable_reg = DFFE(WC1_q_b[13]_PORT_A_write_enable, WC1_q_b[13]_clock_0, , , );
WC1_q_b[13]_PORT_B_read_enable = VCC;
WC1_q_b[13]_PORT_B_read_enable_reg = DFFE(WC1_q_b[13]_PORT_B_read_enable, WC1_q_b[13]_clock_1, , , );
WC1_q_b[13]_clock_0 = CLOCK_50;
WC1_q_b[13]_clock_1 = CLOCK_50;
WC1_q_b[13]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[13]_PORT_B_data_out = MEMORY(WC1_q_b[13]_PORT_A_data_in_reg, , WC1_q_b[13]_PORT_A_address_reg, WC1_q_b[13]_PORT_B_address_reg, WC1_q_b[13]_PORT_A_write_enable_reg, , , WC1_q_b[13]_PORT_B_read_enable_reg, , , WC1_q_b[13]_clock_0, WC1_q_b[13]_clock_1, WC1_q_b[13]_clock_enable_0, , , , , );
WC1_q_b[13] = WC1_q_b[13]_PORT_B_data_out[0];


--QC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

QC1_E_shift_rot_result[17] = DFFEAS(QC1L448, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[17],  ,  , QC1_E_new_inst);


--QC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
QC1L50_adder_eqn = ( QC1_F_pc[14] ) + ( GND ) + ( QC1L39 );
QC1L50 = SUM(QC1L50_adder_eqn);


--WC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[16]_PORT_A_data_in = QC1L817;
WC1_q_b[16]_PORT_A_data_in_reg = DFFE(WC1_q_b[16]_PORT_A_data_in, WC1_q_b[16]_clock_0, , , );
WC1_q_b[16]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[16]_PORT_A_address_reg = DFFE(WC1_q_b[16]_PORT_A_address, WC1_q_b[16]_clock_0, , , );
WC1_q_b[16]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[16]_PORT_B_address_reg = DFFE(WC1_q_b[16]_PORT_B_address, WC1_q_b[16]_clock_1, , , );
WC1_q_b[16]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[16]_PORT_A_write_enable_reg = DFFE(WC1_q_b[16]_PORT_A_write_enable, WC1_q_b[16]_clock_0, , , );
WC1_q_b[16]_PORT_B_read_enable = VCC;
WC1_q_b[16]_PORT_B_read_enable_reg = DFFE(WC1_q_b[16]_PORT_B_read_enable, WC1_q_b[16]_clock_1, , , );
WC1_q_b[16]_clock_0 = CLOCK_50;
WC1_q_b[16]_clock_1 = CLOCK_50;
WC1_q_b[16]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[16]_PORT_B_data_out = MEMORY(WC1_q_b[16]_PORT_A_data_in_reg, , WC1_q_b[16]_PORT_A_address_reg, WC1_q_b[16]_PORT_B_address_reg, WC1_q_b[16]_PORT_A_write_enable_reg, , , WC1_q_b[16]_PORT_B_read_enable_reg, , , WC1_q_b[16]_clock_0, WC1_q_b[16]_clock_1, WC1_q_b[16]_clock_enable_0, , , , , );
WC1_q_b[16] = WC1_q_b[16]_PORT_B_data_out[0];


--QC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

QC1_D_iw[6] = DFFEAS(QC1L602, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--WC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[16]_PORT_A_data_in = QC1L817;
WC2_q_b[16]_PORT_A_data_in_reg = DFFE(WC2_q_b[16]_PORT_A_data_in, WC2_q_b[16]_clock_0, , , );
WC2_q_b[16]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[16]_PORT_A_address_reg = DFFE(WC2_q_b[16]_PORT_A_address, WC2_q_b[16]_clock_0, , , );
WC2_q_b[16]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[16]_PORT_B_address_reg = DFFE(WC2_q_b[16]_PORT_B_address, WC2_q_b[16]_clock_1, , , );
WC2_q_b[16]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[16]_PORT_A_write_enable_reg = DFFE(WC2_q_b[16]_PORT_A_write_enable, WC2_q_b[16]_clock_0, , , );
WC2_q_b[16]_PORT_B_read_enable = VCC;
WC2_q_b[16]_PORT_B_read_enable_reg = DFFE(WC2_q_b[16]_PORT_B_read_enable, WC2_q_b[16]_clock_1, , , );
WC2_q_b[16]_clock_0 = CLOCK_50;
WC2_q_b[16]_clock_1 = CLOCK_50;
WC2_q_b[16]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[16]_PORT_B_data_out = MEMORY(WC2_q_b[16]_PORT_A_data_in_reg, , WC2_q_b[16]_PORT_A_address_reg, WC2_q_b[16]_PORT_B_address_reg, WC2_q_b[16]_PORT_A_write_enable_reg, , , WC2_q_b[16]_PORT_B_read_enable_reg, , , WC2_q_b[16]_clock_0, WC2_q_b[16]_clock_1, WC2_q_b[16]_clock_enable_0, , , , , );
WC2_q_b[16] = WC2_q_b[16]_PORT_B_data_out[0];


--QC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
QC1L54_adder_eqn = ( QC1_F_pc[1] ) + ( GND ) + ( QC1L59 );
QC1L54 = SUM(QC1L54_adder_eqn);

--QC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
QC1L55_adder_eqn = ( QC1_F_pc[1] ) + ( GND ) + ( QC1L59 );
QC1L55 = CARRY(QC1L55_adder_eqn);


--QC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

QC1_D_iw[7] = DFFEAS(QC1L603, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--WC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[3]_PORT_A_data_in = QC1L804;
WC1_q_b[3]_PORT_A_data_in_reg = DFFE(WC1_q_b[3]_PORT_A_data_in, WC1_q_b[3]_clock_0, , , );
WC1_q_b[3]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[3]_PORT_A_address_reg = DFFE(WC1_q_b[3]_PORT_A_address, WC1_q_b[3]_clock_0, , , );
WC1_q_b[3]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[3]_PORT_B_address_reg = DFFE(WC1_q_b[3]_PORT_B_address, WC1_q_b[3]_clock_1, , , );
WC1_q_b[3]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[3]_PORT_A_write_enable_reg = DFFE(WC1_q_b[3]_PORT_A_write_enable, WC1_q_b[3]_clock_0, , , );
WC1_q_b[3]_PORT_B_read_enable = VCC;
WC1_q_b[3]_PORT_B_read_enable_reg = DFFE(WC1_q_b[3]_PORT_B_read_enable, WC1_q_b[3]_clock_1, , , );
WC1_q_b[3]_clock_0 = CLOCK_50;
WC1_q_b[3]_clock_1 = CLOCK_50;
WC1_q_b[3]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[3]_PORT_B_data_out = MEMORY(WC1_q_b[3]_PORT_A_data_in_reg, , WC1_q_b[3]_PORT_A_address_reg, WC1_q_b[3]_PORT_B_address_reg, WC1_q_b[3]_PORT_A_write_enable_reg, , , WC1_q_b[3]_PORT_B_read_enable_reg, , , WC1_q_b[3]_clock_0, WC1_q_b[3]_clock_1, WC1_q_b[3]_clock_enable_0, , , , , );
WC1_q_b[3] = WC1_q_b[3]_PORT_B_data_out[0];


--QC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

QC1_E_shift_rot_result[1] = DFFEAS(QC1L432, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[1],  ,  , QC1_E_new_inst);


--QC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57
QC1L58_adder_eqn = ( QC1_F_pc[0] ) + ( VCC ) + ( !VCC );
QC1L58 = SUM(QC1L58_adder_eqn);

--QC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58
QC1L59_adder_eqn = ( QC1_F_pc[0] ) + ( VCC ) + ( !VCC );
QC1L59 = CARRY(QC1L59_adder_eqn);


--WC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[2]_PORT_A_data_in = QC1L803;
WC1_q_b[2]_PORT_A_data_in_reg = DFFE(WC1_q_b[2]_PORT_A_data_in, WC1_q_b[2]_clock_0, , , );
WC1_q_b[2]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[2]_PORT_A_address_reg = DFFE(WC1_q_b[2]_PORT_A_address, WC1_q_b[2]_clock_0, , , );
WC1_q_b[2]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[2]_PORT_B_address_reg = DFFE(WC1_q_b[2]_PORT_B_address, WC1_q_b[2]_clock_1, , , );
WC1_q_b[2]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[2]_PORT_A_write_enable_reg = DFFE(WC1_q_b[2]_PORT_A_write_enable, WC1_q_b[2]_clock_0, , , );
WC1_q_b[2]_PORT_B_read_enable = VCC;
WC1_q_b[2]_PORT_B_read_enable_reg = DFFE(WC1_q_b[2]_PORT_B_read_enable, WC1_q_b[2]_clock_1, , , );
WC1_q_b[2]_clock_0 = CLOCK_50;
WC1_q_b[2]_clock_1 = CLOCK_50;
WC1_q_b[2]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[2]_PORT_B_data_out = MEMORY(WC1_q_b[2]_PORT_A_data_in_reg, , WC1_q_b[2]_PORT_A_address_reg, WC1_q_b[2]_PORT_B_address_reg, WC1_q_b[2]_PORT_A_write_enable_reg, , , WC1_q_b[2]_PORT_B_read_enable_reg, , , WC1_q_b[2]_clock_0, WC1_q_b[2]_clock_1, WC1_q_b[2]_clock_enable_0, , , , , );
WC1_q_b[2] = WC1_q_b[2]_PORT_B_data_out[0];


--QC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
QC1L122_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[1]) ) + ( QC1_E_src1[1] ) + ( QC1L131 );
QC1L122 = SUM(QC1L122_adder_eqn);

--QC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
QC1L123_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[1]) ) + ( QC1_E_src1[1] ) + ( QC1L131 );
QC1L123 = CARRY(QC1L123_adder_eqn);


--QC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

QC1_F_pc[10] = DFFEAS(QC1L653, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]
--register power-up is low

QC1_F_pc[14] = DFFEAS(QC1L657, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

QC1_F_pc[12] = DFFEAS(QC1L655, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

QC1_F_pc[11] = DFFEAS(QC1L654, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

QC1_F_pc[9] = DFFEAS(QC1L652, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

QC1_av_ld_byte0_data[1] = DFFEAS(EC1_src_data[1], CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[1],  ,  , QC1L960);


--QC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

QC1_W_alu_result[1] = DFFEAS(QC1L311, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

QC1_av_ld_byte0_data[2] = DFFEAS(EC1_src_data[2], CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[2],  ,  , QC1L960);


--QC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

QC1_av_ld_byte0_data[3] = DFFEAS(EC1_src_data[3], CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[3],  ,  , QC1L960);


--QC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

QC1_av_ld_byte0_data[4] = DFFEAS(EC1L17, CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[4],  ,  , QC1L960);


--QC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

QC1_av_ld_byte0_data[5] = DFFEAS(EC1L19, CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[5],  ,  , QC1L960);


--QC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

QC1_av_ld_byte0_data[6] = DFFEAS(EC1L21, CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[6],  ,  , QC1L960);


--BB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

BB1_count[0] = AMPP_FUNCTION(A1L144, BB1L16, !A1L136, !A1L142, BB1L57);


--BB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

BB1_td_shift[10] = AMPP_FUNCTION(A1L144, A1L145, !A1L136, !A1L142, BB1L57);


--BB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

BB1_count[8] = AMPP_FUNCTION(A1L144, BB1_count[7], !A1L136, !A1L142, BB1L57);


--MD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

MD1_sr[3] = DFFEAS(MD1L59, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--ZC1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

ZC1_break_readreg[1] = DFFEAS(LD1_jdo[1], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

JD1_MonDReg[1] = DFFEAS(LD1_jdo[4], CLOCK_50,  ,  , JD1L50, VD1_q_a[1],  , JD1L78, !LD1_take_action_ocimem_b);


--VD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[0]_PORT_A_data_in = JD1L129;
VD1_q_a[0]_PORT_A_data_in_reg = DFFE(VD1_q_a[0]_PORT_A_data_in, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[0]_PORT_A_address_reg = DFFE(VD1_q_a[0]_PORT_A_address, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_write_enable = JD1L161;
VD1_q_a[0]_PORT_A_write_enable_reg = DFFE(VD1_q_a[0]_PORT_A_write_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_read_enable = !JD1L161;
VD1_q_a[0]_PORT_A_read_enable_reg = DFFE(VD1_q_a[0]_PORT_A_read_enable, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_PORT_A_byte_mask = JD1L124;
VD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[0]_PORT_A_byte_mask, VD1_q_a[0]_clock_0, , , VD1_q_a[0]_clock_enable_0);
VD1_q_a[0]_clock_0 = CLOCK_50;
VD1_q_a[0]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[0]_PORT_A_data_out = MEMORY(VD1_q_a[0]_PORT_A_data_in_reg, , VD1_q_a[0]_PORT_A_address_reg, , VD1_q_a[0]_PORT_A_write_enable_reg, VD1_q_a[0]_PORT_A_read_enable_reg, , , VD1_q_a[0]_PORT_A_byte_mask_reg, , VD1_q_a[0]_clock_0, , VD1_q_a[0]_clock_enable_0, , , , , );
VD1_q_a[0] = VD1_q_a[0]_PORT_A_data_out[0];


--JD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

JD1_MonAReg[2] = DFFEAS(JD1L7, CLOCK_50,  ,  , LD1L49, LD1_jdo[26],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

JD1_MonAReg[4] = DFFEAS(JD1L11, CLOCK_50,  ,  , LD1L49, LD1_jdo[28],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

JD1_MonAReg[3] = DFFEAS(JD1L15, CLOCK_50,  ,  , LD1L49, LD1_jdo[27],  ,  , LD1_take_action_ocimem_a);


--cntr[22] is cntr[22]
--register power-up is low

cntr[22] = DFFEAS(A1L10, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L14 is Add0~13
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--QC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

QC1_E_shift_rot_cnt[4] = DFFEAS(QC1L197, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src2[4],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

QC1_E_shift_rot_cnt[3] = DFFEAS(QC1L198, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src2[3],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

QC1_E_shift_rot_cnt[2] = DFFEAS(QC1L199, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src2[2],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

QC1_E_shift_rot_cnt[1] = DFFEAS(QC1L200, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src2[1],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

QC1_E_shift_rot_cnt[0] = DFFEAS(QC1_E_src2[0], CLOCK_50, !Y1_r_sync_rst,  ,  , QC1L392,  ,  , !QC1_E_new_inst);


--WB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

WB1_av_readdata_pre[0] = DFFEAS(T1_ien_AF, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[0],  ,  , T1_read_0);


--WD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[0]_PORT_A_data_in = TB2L24;
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = !W1L2;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = W1L2;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = CLOCK_50;
WD1_q_a[0]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[0] = WD1_q_a[0]_PORT_A_data_out[0];


--QC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
QC1L126_adder_eqn = ( QC1_E_alu_sub ) + ( GND ) + ( QC1L135 );
QC1L126 = SUM(QC1L126_adder_eqn);


--QC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

QC1_E_src1[1] = DFFEAS(WC1_q_b[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

QC1_E_src2[24] = DFFEAS(QC1L728, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

QC1_E_src1[24] = DFFEAS(WC1_q_b[24], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

QC1_E_src2[22] = DFFEAS(QC1L726, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

QC1_E_src1[22] = DFFEAS(WC1_q_b[22], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

QC1_E_src2[21] = DFFEAS(QC1L725, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

QC1_E_src1[21] = DFFEAS(WC1_q_b[21], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

QC1_E_src2[20] = DFFEAS(QC1L724, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

QC1_E_src1[20] = DFFEAS(WC1_q_b[20], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

QC1_E_src2[19] = DFFEAS(QC1L723, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

QC1_E_src1[19] = DFFEAS(WC1_q_b[19], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

QC1_E_src2[18] = DFFEAS(QC1L722, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

QC1_E_src1[18] = DFFEAS(WC1_q_b[18], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

QC1_E_src2[17] = DFFEAS(QC1L721, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

QC1_E_src1[17] = DFFEAS(WC1_q_b[17], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

QC1_E_src2[25] = DFFEAS(QC1L729, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

QC1_E_src1[25] = DFFEAS(WC1_q_b[25], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

QC1_E_src2[23] = DFFEAS(QC1L727, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

QC1_E_src1[23] = DFFEAS(WC1_q_b[23], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

QC1_E_src2[27] = DFFEAS(QC1L731, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

QC1_E_src1[27] = DFFEAS(WC1_q_b[27], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

QC1_E_src2[26] = DFFEAS(QC1L730, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

QC1_E_src1[26] = DFFEAS(WC1_q_b[26], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

QC1_E_src2[29] = DFFEAS(QC1L733, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

QC1_E_src1[29] = DFFEAS(WC1_q_b[29], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

QC1_E_src2[28] = DFFEAS(QC1L732, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

QC1_E_src1[28] = DFFEAS(WC1_q_b[28], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

QC1_E_src1[0] = DFFEAS(WC1_q_b[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

QC1_E_src1[31] = DFFEAS(WC1_q_b[31], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

QC1_E_src2[30] = DFFEAS(QC1L734, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L736,  );


--QC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

QC1_E_src1[30] = DFFEAS(WC1_q_b[30], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L493,  );


--QC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

QC1_W_estatus_reg = DFFEAS(QC1L791, CLOCK_50, !Y1_r_sync_rst,  , QC1_E_valid_from_R, QC1_W_status_reg_pie,  ,  , QC1_R_ctrl_exception);


--QC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

QC1_E_shift_rot_result[0] = DFFEAS(QC1L431, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[0],  ,  , QC1_E_new_inst);


--QC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
QC1L130_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[0]) ) + ( QC1_E_src1[0] ) + ( QC1L139 );
QC1L130 = SUM(QC1L130_adder_eqn);

--QC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
QC1L131_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[0]) ) + ( QC1_E_src1[0] ) + ( QC1L139 );
QC1L131 = CARRY(QC1L131_adder_eqn);


--WD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[22]_PORT_A_data_in = TB2L25;
WD1_q_a[22]_PORT_A_data_in_reg = DFFE(WD1_q_a[22]_PORT_A_data_in, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[22]_PORT_A_address_reg = DFFE(WD1_q_a[22]_PORT_A_address, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_write_enable = !W1L2;
WD1_q_a[22]_PORT_A_write_enable_reg = DFFE(WD1_q_a[22]_PORT_A_write_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_read_enable = W1L2;
WD1_q_a[22]_PORT_A_read_enable_reg = DFFE(WD1_q_a[22]_PORT_A_read_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[22]_PORT_A_byte_mask, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_clock_0 = CLOCK_50;
WD1_q_a[22]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[22]_PORT_A_data_out = MEMORY(WD1_q_a[22]_PORT_A_data_in_reg, , WD1_q_a[22]_PORT_A_address_reg, , WD1_q_a[22]_PORT_A_write_enable_reg, WD1_q_a[22]_PORT_A_read_enable_reg, , , WD1_q_a[22]_PORT_A_byte_mask_reg, , WD1_q_a[22]_clock_0, , WD1_q_a[22]_clock_enable_0, , , , , );
WD1_q_a[22] = WD1_q_a[22]_PORT_A_data_out[0];


--WD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[23]_PORT_A_data_in = TB2L26;
WD1_q_a[23]_PORT_A_data_in_reg = DFFE(WD1_q_a[23]_PORT_A_data_in, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[23]_PORT_A_address_reg = DFFE(WD1_q_a[23]_PORT_A_address, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_write_enable = !W1L2;
WD1_q_a[23]_PORT_A_write_enable_reg = DFFE(WD1_q_a[23]_PORT_A_write_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_read_enable = W1L2;
WD1_q_a[23]_PORT_A_read_enable_reg = DFFE(WD1_q_a[23]_PORT_A_read_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[23]_PORT_A_byte_mask, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_clock_0 = CLOCK_50;
WD1_q_a[23]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[23]_PORT_A_data_out = MEMORY(WD1_q_a[23]_PORT_A_data_in_reg, , WD1_q_a[23]_PORT_A_address_reg, , WD1_q_a[23]_PORT_A_write_enable_reg, WD1_q_a[23]_PORT_A_read_enable_reg, , , WD1_q_a[23]_PORT_A_byte_mask_reg, , WD1_q_a[23]_clock_0, , WD1_q_a[23]_clock_enable_0, , , , , );
WD1_q_a[23] = WD1_q_a[23]_PORT_A_data_out[0];


--WD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[24]_PORT_A_data_in = TB2L27;
WD1_q_a[24]_PORT_A_data_in_reg = DFFE(WD1_q_a[24]_PORT_A_data_in, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[24]_PORT_A_address_reg = DFFE(WD1_q_a[24]_PORT_A_address, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_write_enable = !W1L2;
WD1_q_a[24]_PORT_A_write_enable_reg = DFFE(WD1_q_a[24]_PORT_A_write_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_read_enable = W1L2;
WD1_q_a[24]_PORT_A_read_enable_reg = DFFE(WD1_q_a[24]_PORT_A_read_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[24]_PORT_A_byte_mask, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_clock_0 = CLOCK_50;
WD1_q_a[24]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[24]_PORT_A_data_out = MEMORY(WD1_q_a[24]_PORT_A_data_in_reg, , WD1_q_a[24]_PORT_A_address_reg, , WD1_q_a[24]_PORT_A_write_enable_reg, WD1_q_a[24]_PORT_A_read_enable_reg, , , WD1_q_a[24]_PORT_A_byte_mask_reg, , WD1_q_a[24]_clock_0, , WD1_q_a[24]_clock_enable_0, , , , , );
WD1_q_a[24] = WD1_q_a[24]_PORT_A_data_out[0];


--WD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[25]_PORT_A_data_in = TB2L28;
WD1_q_a[25]_PORT_A_data_in_reg = DFFE(WD1_q_a[25]_PORT_A_data_in, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[25]_PORT_A_address_reg = DFFE(WD1_q_a[25]_PORT_A_address, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_write_enable = !W1L2;
WD1_q_a[25]_PORT_A_write_enable_reg = DFFE(WD1_q_a[25]_PORT_A_write_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_read_enable = W1L2;
WD1_q_a[25]_PORT_A_read_enable_reg = DFFE(WD1_q_a[25]_PORT_A_read_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[25]_PORT_A_byte_mask, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_clock_0 = CLOCK_50;
WD1_q_a[25]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[25]_PORT_A_data_out = MEMORY(WD1_q_a[25]_PORT_A_data_in_reg, , WD1_q_a[25]_PORT_A_address_reg, , WD1_q_a[25]_PORT_A_write_enable_reg, WD1_q_a[25]_PORT_A_read_enable_reg, , , WD1_q_a[25]_PORT_A_byte_mask_reg, , WD1_q_a[25]_clock_0, , WD1_q_a[25]_clock_enable_0, , , , , );
WD1_q_a[25] = WD1_q_a[25]_PORT_A_data_out[0];


--WD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[26]_PORT_A_data_in = TB2L29;
WD1_q_a[26]_PORT_A_data_in_reg = DFFE(WD1_q_a[26]_PORT_A_data_in, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[26]_PORT_A_address_reg = DFFE(WD1_q_a[26]_PORT_A_address, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_write_enable = !W1L2;
WD1_q_a[26]_PORT_A_write_enable_reg = DFFE(WD1_q_a[26]_PORT_A_write_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_read_enable = W1L2;
WD1_q_a[26]_PORT_A_read_enable_reg = DFFE(WD1_q_a[26]_PORT_A_read_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[26]_PORT_A_byte_mask, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_clock_0 = CLOCK_50;
WD1_q_a[26]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[26]_PORT_A_data_out = MEMORY(WD1_q_a[26]_PORT_A_data_in_reg, , WD1_q_a[26]_PORT_A_address_reg, , WD1_q_a[26]_PORT_A_write_enable_reg, WD1_q_a[26]_PORT_A_read_enable_reg, , , WD1_q_a[26]_PORT_A_byte_mask_reg, , WD1_q_a[26]_clock_0, , WD1_q_a[26]_clock_enable_0, , , , , );
WD1_q_a[26] = WD1_q_a[26]_PORT_A_data_out[0];


--WD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[11]_PORT_A_data_in = TB2L30;
WD1_q_a[11]_PORT_A_data_in_reg = DFFE(WD1_q_a[11]_PORT_A_data_in, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[11]_PORT_A_address_reg = DFFE(WD1_q_a[11]_PORT_A_address, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_write_enable = !W1L2;
WD1_q_a[11]_PORT_A_write_enable_reg = DFFE(WD1_q_a[11]_PORT_A_write_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_read_enable = W1L2;
WD1_q_a[11]_PORT_A_read_enable_reg = DFFE(WD1_q_a[11]_PORT_A_read_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[11]_PORT_A_byte_mask, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_clock_0 = CLOCK_50;
WD1_q_a[11]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[11]_PORT_A_data_out = MEMORY(WD1_q_a[11]_PORT_A_data_in_reg, , WD1_q_a[11]_PORT_A_address_reg, , WD1_q_a[11]_PORT_A_write_enable_reg, WD1_q_a[11]_PORT_A_read_enable_reg, , , WD1_q_a[11]_PORT_A_byte_mask_reg, , WD1_q_a[11]_clock_0, , WD1_q_a[11]_clock_enable_0, , , , , );
WD1_q_a[11] = WD1_q_a[11]_PORT_A_data_out[0];


--WD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[12]_PORT_A_data_in = TB2L31;
WD1_q_a[12]_PORT_A_data_in_reg = DFFE(WD1_q_a[12]_PORT_A_data_in, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[12]_PORT_A_address_reg = DFFE(WD1_q_a[12]_PORT_A_address, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_write_enable = !W1L2;
WD1_q_a[12]_PORT_A_write_enable_reg = DFFE(WD1_q_a[12]_PORT_A_write_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_read_enable = W1L2;
WD1_q_a[12]_PORT_A_read_enable_reg = DFFE(WD1_q_a[12]_PORT_A_read_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[12]_PORT_A_byte_mask, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_clock_0 = CLOCK_50;
WD1_q_a[12]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[12]_PORT_A_data_out = MEMORY(WD1_q_a[12]_PORT_A_data_in_reg, , WD1_q_a[12]_PORT_A_address_reg, , WD1_q_a[12]_PORT_A_write_enable_reg, WD1_q_a[12]_PORT_A_read_enable_reg, , , WD1_q_a[12]_PORT_A_byte_mask_reg, , WD1_q_a[12]_clock_0, , WD1_q_a[12]_clock_enable_0, , , , , );
WD1_q_a[12] = WD1_q_a[12]_PORT_A_data_out[0];


--WD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[13]_PORT_A_data_in = TB2L32;
WD1_q_a[13]_PORT_A_data_in_reg = DFFE(WD1_q_a[13]_PORT_A_data_in, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[13]_PORT_A_address_reg = DFFE(WD1_q_a[13]_PORT_A_address, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_write_enable = !W1L2;
WD1_q_a[13]_PORT_A_write_enable_reg = DFFE(WD1_q_a[13]_PORT_A_write_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_read_enable = W1L2;
WD1_q_a[13]_PORT_A_read_enable_reg = DFFE(WD1_q_a[13]_PORT_A_read_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[13]_PORT_A_byte_mask, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_clock_0 = CLOCK_50;
WD1_q_a[13]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[13]_PORT_A_data_out = MEMORY(WD1_q_a[13]_PORT_A_data_in_reg, , WD1_q_a[13]_PORT_A_address_reg, , WD1_q_a[13]_PORT_A_write_enable_reg, WD1_q_a[13]_PORT_A_read_enable_reg, , , WD1_q_a[13]_PORT_A_byte_mask_reg, , WD1_q_a[13]_clock_0, , WD1_q_a[13]_clock_enable_0, , , , , );
WD1_q_a[13] = WD1_q_a[13]_PORT_A_data_out[0];


--WD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[14]_PORT_A_data_in = TB2L33;
WD1_q_a[14]_PORT_A_data_in_reg = DFFE(WD1_q_a[14]_PORT_A_data_in, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[14]_PORT_A_address_reg = DFFE(WD1_q_a[14]_PORT_A_address, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_write_enable = !W1L2;
WD1_q_a[14]_PORT_A_write_enable_reg = DFFE(WD1_q_a[14]_PORT_A_write_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_read_enable = W1L2;
WD1_q_a[14]_PORT_A_read_enable_reg = DFFE(WD1_q_a[14]_PORT_A_read_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[14]_PORT_A_byte_mask, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_clock_0 = CLOCK_50;
WD1_q_a[14]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[14]_PORT_A_data_out = MEMORY(WD1_q_a[14]_PORT_A_data_in_reg, , WD1_q_a[14]_PORT_A_address_reg, , WD1_q_a[14]_PORT_A_write_enable_reg, WD1_q_a[14]_PORT_A_read_enable_reg, , , WD1_q_a[14]_PORT_A_byte_mask_reg, , WD1_q_a[14]_clock_0, , WD1_q_a[14]_clock_enable_0, , , , , );
WD1_q_a[14] = WD1_q_a[14]_PORT_A_data_out[0];


--WD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[15]_PORT_A_data_in = TB2L34;
WD1_q_a[15]_PORT_A_data_in_reg = DFFE(WD1_q_a[15]_PORT_A_data_in, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[15]_PORT_A_address_reg = DFFE(WD1_q_a[15]_PORT_A_address, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_write_enable = !W1L2;
WD1_q_a[15]_PORT_A_write_enable_reg = DFFE(WD1_q_a[15]_PORT_A_write_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_read_enable = W1L2;
WD1_q_a[15]_PORT_A_read_enable_reg = DFFE(WD1_q_a[15]_PORT_A_read_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[15]_PORT_A_byte_mask, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_clock_0 = CLOCK_50;
WD1_q_a[15]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[15]_PORT_A_data_out = MEMORY(WD1_q_a[15]_PORT_A_data_in_reg, , WD1_q_a[15]_PORT_A_address_reg, , WD1_q_a[15]_PORT_A_write_enable_reg, WD1_q_a[15]_PORT_A_read_enable_reg, , , WD1_q_a[15]_PORT_A_byte_mask_reg, , WD1_q_a[15]_clock_0, , WD1_q_a[15]_clock_enable_0, , , , , );
WD1_q_a[15] = WD1_q_a[15]_PORT_A_data_out[0];


--WD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[16]_PORT_A_data_in = TB2L35;
WD1_q_a[16]_PORT_A_data_in_reg = DFFE(WD1_q_a[16]_PORT_A_data_in, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[16]_PORT_A_address_reg = DFFE(WD1_q_a[16]_PORT_A_address, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_write_enable = !W1L2;
WD1_q_a[16]_PORT_A_write_enable_reg = DFFE(WD1_q_a[16]_PORT_A_write_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_read_enable = W1L2;
WD1_q_a[16]_PORT_A_read_enable_reg = DFFE(WD1_q_a[16]_PORT_A_read_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[16]_PORT_A_byte_mask, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_clock_0 = CLOCK_50;
WD1_q_a[16]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[16]_PORT_A_data_out = MEMORY(WD1_q_a[16]_PORT_A_data_in_reg, , WD1_q_a[16]_PORT_A_address_reg, , WD1_q_a[16]_PORT_A_write_enable_reg, WD1_q_a[16]_PORT_A_read_enable_reg, , , WD1_q_a[16]_PORT_A_byte_mask_reg, , WD1_q_a[16]_clock_0, , WD1_q_a[16]_clock_enable_0, , , , , );
WD1_q_a[16] = WD1_q_a[16]_PORT_A_data_out[0];


--WD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[1]_PORT_A_data_in = TB2L36;
WD1_q_a[1]_PORT_A_data_in_reg = DFFE(WD1_q_a[1]_PORT_A_data_in, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[1]_PORT_A_address_reg = DFFE(WD1_q_a[1]_PORT_A_address, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_write_enable = !W1L2;
WD1_q_a[1]_PORT_A_write_enable_reg = DFFE(WD1_q_a[1]_PORT_A_write_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_read_enable = W1L2;
WD1_q_a[1]_PORT_A_read_enable_reg = DFFE(WD1_q_a[1]_PORT_A_read_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[1]_PORT_A_byte_mask, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_clock_0 = CLOCK_50;
WD1_q_a[1]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[1]_PORT_A_data_out = MEMORY(WD1_q_a[1]_PORT_A_data_in_reg, , WD1_q_a[1]_PORT_A_address_reg, , WD1_q_a[1]_PORT_A_write_enable_reg, WD1_q_a[1]_PORT_A_read_enable_reg, , , WD1_q_a[1]_PORT_A_byte_mask_reg, , WD1_q_a[1]_clock_0, , WD1_q_a[1]_clock_enable_0, , , , , );
WD1_q_a[1] = WD1_q_a[1]_PORT_A_data_out[0];


--WD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[2]_PORT_A_data_in = TB2L37;
WD1_q_a[2]_PORT_A_data_in_reg = DFFE(WD1_q_a[2]_PORT_A_data_in, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[2]_PORT_A_address_reg = DFFE(WD1_q_a[2]_PORT_A_address, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_write_enable = !W1L2;
WD1_q_a[2]_PORT_A_write_enable_reg = DFFE(WD1_q_a[2]_PORT_A_write_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_read_enable = W1L2;
WD1_q_a[2]_PORT_A_read_enable_reg = DFFE(WD1_q_a[2]_PORT_A_read_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[2]_PORT_A_byte_mask, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_clock_0 = CLOCK_50;
WD1_q_a[2]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[2]_PORT_A_data_out = MEMORY(WD1_q_a[2]_PORT_A_data_in_reg, , WD1_q_a[2]_PORT_A_address_reg, , WD1_q_a[2]_PORT_A_write_enable_reg, WD1_q_a[2]_PORT_A_read_enable_reg, , , WD1_q_a[2]_PORT_A_byte_mask_reg, , WD1_q_a[2]_clock_0, , WD1_q_a[2]_clock_enable_0, , , , , );
WD1_q_a[2] = WD1_q_a[2]_PORT_A_data_out[0];


--WD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[3]_PORT_A_data_in = TB2L38;
WD1_q_a[3]_PORT_A_data_in_reg = DFFE(WD1_q_a[3]_PORT_A_data_in, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[3]_PORT_A_address_reg = DFFE(WD1_q_a[3]_PORT_A_address, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_write_enable = !W1L2;
WD1_q_a[3]_PORT_A_write_enable_reg = DFFE(WD1_q_a[3]_PORT_A_write_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_read_enable = W1L2;
WD1_q_a[3]_PORT_A_read_enable_reg = DFFE(WD1_q_a[3]_PORT_A_read_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[3]_PORT_A_byte_mask, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_clock_0 = CLOCK_50;
WD1_q_a[3]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[3]_PORT_A_data_out = MEMORY(WD1_q_a[3]_PORT_A_data_in_reg, , WD1_q_a[3]_PORT_A_address_reg, , WD1_q_a[3]_PORT_A_write_enable_reg, WD1_q_a[3]_PORT_A_read_enable_reg, , , WD1_q_a[3]_PORT_A_byte_mask_reg, , WD1_q_a[3]_clock_0, , WD1_q_a[3]_clock_enable_0, , , , , );
WD1_q_a[3] = WD1_q_a[3]_PORT_A_data_out[0];


--WD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[4]_PORT_A_data_in = TB2L39;
WD1_q_a[4]_PORT_A_data_in_reg = DFFE(WD1_q_a[4]_PORT_A_data_in, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[4]_PORT_A_address_reg = DFFE(WD1_q_a[4]_PORT_A_address, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_write_enable = !W1L2;
WD1_q_a[4]_PORT_A_write_enable_reg = DFFE(WD1_q_a[4]_PORT_A_write_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_read_enable = W1L2;
WD1_q_a[4]_PORT_A_read_enable_reg = DFFE(WD1_q_a[4]_PORT_A_read_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[4]_PORT_A_byte_mask, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_clock_0 = CLOCK_50;
WD1_q_a[4]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[4]_PORT_A_data_out = MEMORY(WD1_q_a[4]_PORT_A_data_in_reg, , WD1_q_a[4]_PORT_A_address_reg, , WD1_q_a[4]_PORT_A_write_enable_reg, WD1_q_a[4]_PORT_A_read_enable_reg, , , WD1_q_a[4]_PORT_A_byte_mask_reg, , WD1_q_a[4]_clock_0, , WD1_q_a[4]_clock_enable_0, , , , , );
WD1_q_a[4] = WD1_q_a[4]_PORT_A_data_out[0];


--WD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[5]_PORT_A_data_in = TB2L40;
WD1_q_a[5]_PORT_A_data_in_reg = DFFE(WD1_q_a[5]_PORT_A_data_in, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[5]_PORT_A_address_reg = DFFE(WD1_q_a[5]_PORT_A_address, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_write_enable = !W1L2;
WD1_q_a[5]_PORT_A_write_enable_reg = DFFE(WD1_q_a[5]_PORT_A_write_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_read_enable = W1L2;
WD1_q_a[5]_PORT_A_read_enable_reg = DFFE(WD1_q_a[5]_PORT_A_read_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[5]_PORT_A_byte_mask, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_clock_0 = CLOCK_50;
WD1_q_a[5]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[5]_PORT_A_data_out = MEMORY(WD1_q_a[5]_PORT_A_data_in_reg, , WD1_q_a[5]_PORT_A_address_reg, , WD1_q_a[5]_PORT_A_write_enable_reg, WD1_q_a[5]_PORT_A_read_enable_reg, , , WD1_q_a[5]_PORT_A_byte_mask_reg, , WD1_q_a[5]_clock_0, , WD1_q_a[5]_clock_enable_0, , , , , );
WD1_q_a[5] = WD1_q_a[5]_PORT_A_data_out[0];


--WD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[9]_PORT_A_data_in = TB2L41;
WD1_q_a[9]_PORT_A_data_in_reg = DFFE(WD1_q_a[9]_PORT_A_data_in, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[9]_PORT_A_address_reg = DFFE(WD1_q_a[9]_PORT_A_address, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_write_enable = !W1L2;
WD1_q_a[9]_PORT_A_write_enable_reg = DFFE(WD1_q_a[9]_PORT_A_write_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_read_enable = W1L2;
WD1_q_a[9]_PORT_A_read_enable_reg = DFFE(WD1_q_a[9]_PORT_A_read_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[9]_PORT_A_byte_mask, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_clock_0 = CLOCK_50;
WD1_q_a[9]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[9]_PORT_A_data_out = MEMORY(WD1_q_a[9]_PORT_A_data_in_reg, , WD1_q_a[9]_PORT_A_address_reg, , WD1_q_a[9]_PORT_A_write_enable_reg, WD1_q_a[9]_PORT_A_read_enable_reg, , , WD1_q_a[9]_PORT_A_byte_mask_reg, , WD1_q_a[9]_clock_0, , WD1_q_a[9]_clock_enable_0, , , , , );
WD1_q_a[9] = WD1_q_a[9]_PORT_A_data_out[0];


--QC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

QC1_F_pc[3] = DFFEAS(QC1L658, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid, VCC,  ,  , QC1_R_ctrl_exception);


--QC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

QC1_D_iw[27] = DFFEAS(QC1L623, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

QC1_D_iw[28] = DFFEAS(QC1L624, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

QC1_D_iw[29] = DFFEAS(QC1L625, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

QC1_D_iw[30] = DFFEAS(QC1L626, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--QC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

QC1_D_iw[31] = DFFEAS(QC1L627, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  , QC1L1009,  );


--WD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[10]_PORT_A_data_in = TB2L42;
WD1_q_a[10]_PORT_A_data_in_reg = DFFE(WD1_q_a[10]_PORT_A_data_in, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[10]_PORT_A_address_reg = DFFE(WD1_q_a[10]_PORT_A_address, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_write_enable = !W1L2;
WD1_q_a[10]_PORT_A_write_enable_reg = DFFE(WD1_q_a[10]_PORT_A_write_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_read_enable = W1L2;
WD1_q_a[10]_PORT_A_read_enable_reg = DFFE(WD1_q_a[10]_PORT_A_read_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[10]_PORT_A_byte_mask, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_clock_0 = CLOCK_50;
WD1_q_a[10]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[10]_PORT_A_data_out = MEMORY(WD1_q_a[10]_PORT_A_data_in_reg, , WD1_q_a[10]_PORT_A_address_reg, , WD1_q_a[10]_PORT_A_write_enable_reg, WD1_q_a[10]_PORT_A_read_enable_reg, , , WD1_q_a[10]_PORT_A_byte_mask_reg, , WD1_q_a[10]_clock_0, , WD1_q_a[10]_clock_enable_0, , , , , );
WD1_q_a[10] = WD1_q_a[10]_PORT_A_data_out[0];


--WD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[8]_PORT_A_data_in = TB2L43;
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = !W1L2;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = W1L2;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = TB2_src_data[33];
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = CLOCK_50;
WD1_q_a[8]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[8] = WD1_q_a[8]_PORT_A_data_out[0];


--QC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

QC1_F_pc[2] = DFFEAS(QC1L646, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--WD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[18]_PORT_A_data_in = TB2L44;
WD1_q_a[18]_PORT_A_data_in_reg = DFFE(WD1_q_a[18]_PORT_A_data_in, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[18]_PORT_A_address_reg = DFFE(WD1_q_a[18]_PORT_A_address, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_write_enable = !W1L2;
WD1_q_a[18]_PORT_A_write_enable_reg = DFFE(WD1_q_a[18]_PORT_A_write_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_read_enable = W1L2;
WD1_q_a[18]_PORT_A_read_enable_reg = DFFE(WD1_q_a[18]_PORT_A_read_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[18]_PORT_A_byte_mask, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_clock_0 = CLOCK_50;
WD1_q_a[18]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[18]_PORT_A_data_out = MEMORY(WD1_q_a[18]_PORT_A_data_in_reg, , WD1_q_a[18]_PORT_A_address_reg, , WD1_q_a[18]_PORT_A_write_enable_reg, WD1_q_a[18]_PORT_A_read_enable_reg, , , WD1_q_a[18]_PORT_A_byte_mask_reg, , WD1_q_a[18]_clock_0, , WD1_q_a[18]_clock_enable_0, , , , , );
WD1_q_a[18] = WD1_q_a[18]_PORT_A_data_out[0];


--WD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[17]_PORT_A_data_in = TB2L45;
WD1_q_a[17]_PORT_A_data_in_reg = DFFE(WD1_q_a[17]_PORT_A_data_in, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[17]_PORT_A_address_reg = DFFE(WD1_q_a[17]_PORT_A_address, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_write_enable = !W1L2;
WD1_q_a[17]_PORT_A_write_enable_reg = DFFE(WD1_q_a[17]_PORT_A_write_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_read_enable = W1L2;
WD1_q_a[17]_PORT_A_read_enable_reg = DFFE(WD1_q_a[17]_PORT_A_read_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[17]_PORT_A_byte_mask, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_clock_0 = CLOCK_50;
WD1_q_a[17]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[17]_PORT_A_data_out = MEMORY(WD1_q_a[17]_PORT_A_data_in_reg, , WD1_q_a[17]_PORT_A_address_reg, , WD1_q_a[17]_PORT_A_write_enable_reg, WD1_q_a[17]_PORT_A_read_enable_reg, , , WD1_q_a[17]_PORT_A_byte_mask_reg, , WD1_q_a[17]_clock_0, , WD1_q_a[17]_clock_enable_0, , , , , );
WD1_q_a[17] = WD1_q_a[17]_PORT_A_data_out[0];


--QC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

QC1_F_pc[8] = DFFEAS(QC1L651, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

QC1_F_pc[7] = DFFEAS(QC1L650, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

QC1_F_pc[6] = DFFEAS(QC1L649, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

QC1_av_ld_byte0_data[7] = DFFEAS(EC1L24, CLOCK_50, !Y1_r_sync_rst,  , QC1L850, QC1_av_ld_byte1_data[7],  ,  , QC1L960);


--QC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

QC1_F_pc[5] = DFFEAS(QC1L648, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--QC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

QC1_F_pc[4] = DFFEAS(QC1L647, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--WD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[19]_PORT_A_data_in = TB2L46;
WD1_q_a[19]_PORT_A_data_in_reg = DFFE(WD1_q_a[19]_PORT_A_data_in, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[19]_PORT_A_address_reg = DFFE(WD1_q_a[19]_PORT_A_address, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_write_enable = !W1L2;
WD1_q_a[19]_PORT_A_write_enable_reg = DFFE(WD1_q_a[19]_PORT_A_write_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_read_enable = W1L2;
WD1_q_a[19]_PORT_A_read_enable_reg = DFFE(WD1_q_a[19]_PORT_A_read_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[19]_PORT_A_byte_mask, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_clock_0 = CLOCK_50;
WD1_q_a[19]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[19]_PORT_A_data_out = MEMORY(WD1_q_a[19]_PORT_A_data_in_reg, , WD1_q_a[19]_PORT_A_address_reg, , WD1_q_a[19]_PORT_A_write_enable_reg, WD1_q_a[19]_PORT_A_read_enable_reg, , , WD1_q_a[19]_PORT_A_byte_mask_reg, , WD1_q_a[19]_clock_0, , WD1_q_a[19]_clock_enable_0, , , , , );
WD1_q_a[19] = WD1_q_a[19]_PORT_A_data_out[0];


--WD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[21]_PORT_A_data_in = TB2L47;
WD1_q_a[21]_PORT_A_data_in_reg = DFFE(WD1_q_a[21]_PORT_A_data_in, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[21]_PORT_A_address_reg = DFFE(WD1_q_a[21]_PORT_A_address, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_write_enable = !W1L2;
WD1_q_a[21]_PORT_A_write_enable_reg = DFFE(WD1_q_a[21]_PORT_A_write_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_read_enable = W1L2;
WD1_q_a[21]_PORT_A_read_enable_reg = DFFE(WD1_q_a[21]_PORT_A_read_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[21]_PORT_A_byte_mask, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_clock_0 = CLOCK_50;
WD1_q_a[21]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[21]_PORT_A_data_out = MEMORY(WD1_q_a[21]_PORT_A_data_in_reg, , WD1_q_a[21]_PORT_A_address_reg, , WD1_q_a[21]_PORT_A_write_enable_reg, WD1_q_a[21]_PORT_A_read_enable_reg, , , WD1_q_a[21]_PORT_A_byte_mask_reg, , WD1_q_a[21]_clock_0, , WD1_q_a[21]_clock_enable_0, , , , , );
WD1_q_a[21] = WD1_q_a[21]_PORT_A_data_out[0];


--WD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[20]_PORT_A_data_in = TB2L48;
WD1_q_a[20]_PORT_A_data_in_reg = DFFE(WD1_q_a[20]_PORT_A_data_in, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[20]_PORT_A_address_reg = DFFE(WD1_q_a[20]_PORT_A_address, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_write_enable = !W1L2;
WD1_q_a[20]_PORT_A_write_enable_reg = DFFE(WD1_q_a[20]_PORT_A_write_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_read_enable = W1L2;
WD1_q_a[20]_PORT_A_read_enable_reg = DFFE(WD1_q_a[20]_PORT_A_read_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_byte_mask = TB2_src_data[34];
WD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[20]_PORT_A_byte_mask, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_clock_0 = CLOCK_50;
WD1_q_a[20]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[20]_PORT_A_data_out = MEMORY(WD1_q_a[20]_PORT_A_data_in_reg, , WD1_q_a[20]_PORT_A_address_reg, , WD1_q_a[20]_PORT_A_write_enable_reg, WD1_q_a[20]_PORT_A_read_enable_reg, , , WD1_q_a[20]_PORT_A_byte_mask_reg, , WD1_q_a[20]_clock_0, , WD1_q_a[20]_clock_enable_0, , , , , );
WD1_q_a[20] = WD1_q_a[20]_PORT_A_data_out[0];


--QC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

QC1_E_shift_rot_result[18] = DFFEAS(QC1L449, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[18],  ,  , QC1_E_new_inst);


--WD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[6]_PORT_A_data_in = TB2L49;
WD1_q_a[6]_PORT_A_data_in_reg = DFFE(WD1_q_a[6]_PORT_A_data_in, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[6]_PORT_A_address_reg = DFFE(WD1_q_a[6]_PORT_A_address, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_write_enable = !W1L2;
WD1_q_a[6]_PORT_A_write_enable_reg = DFFE(WD1_q_a[6]_PORT_A_write_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_read_enable = W1L2;
WD1_q_a[6]_PORT_A_read_enable_reg = DFFE(WD1_q_a[6]_PORT_A_read_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[6]_PORT_A_byte_mask, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_clock_0 = CLOCK_50;
WD1_q_a[6]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[6]_PORT_A_data_out = MEMORY(WD1_q_a[6]_PORT_A_data_in_reg, , WD1_q_a[6]_PORT_A_address_reg, , WD1_q_a[6]_PORT_A_write_enable_reg, WD1_q_a[6]_PORT_A_read_enable_reg, , , WD1_q_a[6]_PORT_A_byte_mask_reg, , WD1_q_a[6]_clock_0, , WD1_q_a[6]_clock_enable_0, , , , , );
WD1_q_a[6] = WD1_q_a[6]_PORT_A_data_out[0];


--QC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

QC1_F_pc[1] = DFFEAS(QC1L645, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--WD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[7]_PORT_A_data_in = TB2L50;
WD1_q_a[7]_PORT_A_data_in_reg = DFFE(WD1_q_a[7]_PORT_A_data_in, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[7]_PORT_A_address_reg = DFFE(WD1_q_a[7]_PORT_A_address, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_write_enable = !W1L2;
WD1_q_a[7]_PORT_A_write_enable_reg = DFFE(WD1_q_a[7]_PORT_A_write_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_read_enable = W1L2;
WD1_q_a[7]_PORT_A_read_enable_reg = DFFE(WD1_q_a[7]_PORT_A_read_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_byte_mask = TB2_src_data[32];
WD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[7]_PORT_A_byte_mask, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_clock_0 = CLOCK_50;
WD1_q_a[7]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[7]_PORT_A_data_out = MEMORY(WD1_q_a[7]_PORT_A_data_in_reg, , WD1_q_a[7]_PORT_A_address_reg, , WD1_q_a[7]_PORT_A_write_enable_reg, WD1_q_a[7]_PORT_A_read_enable_reg, , , WD1_q_a[7]_PORT_A_byte_mask_reg, , WD1_q_a[7]_clock_0, , WD1_q_a[7]_clock_enable_0, , , , , );
WD1_q_a[7] = WD1_q_a[7]_PORT_A_data_out[0];


--QC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

QC1_F_pc[0] = DFFEAS(QC1L644, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  , QC1_R_ctrl_exception,  );


--JD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
JD1L2_adder_eqn = ( JD1_MonAReg[10] ) + ( VCC ) + ( JD1L20 );
JD1L2 = SUM(JD1L2_adder_eqn);


--WB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

WB1_av_readdata_pre[1] = DFFEAS(T1_ien_AE, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[1],  ,  , T1_read_0);


--WB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

WB1_av_readdata_pre[2] = DFFEAS(A1L235, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[2],  ,  , T1_read_0);


--WB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

WB1_av_readdata_pre[3] = DFFEAS(A1L235, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[3],  ,  , T1_read_0);


--WB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

WB1_av_readdata_pre[4] = DFFEAS(A1L235, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[4],  ,  , T1_read_0);


--WB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

WB1_av_readdata_pre[5] = DFFEAS(A1L235, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[5],  ,  , T1_read_0);


--WB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

WB1_av_readdata_pre[6] = DFFEAS(A1L235, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[6],  ,  , T1_read_0);


--LB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[7]_PORT_A_data_in = QC1_d_writedata[7];
LB1_q_b[7]_PORT_A_data_in_reg = DFFE(LB1_q_b[7]_PORT_A_data_in, LB1_q_b[7]_clock_0, , , );
LB1_q_b[7]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[7]_PORT_A_address_reg = DFFE(LB1_q_b[7]_PORT_A_address, LB1_q_b[7]_clock_0, , , );
LB1_q_b[7]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[7]_PORT_B_address_reg = DFFE(LB1_q_b[7]_PORT_B_address, LB1_q_b[7]_clock_1, , , LB1_q_b[7]_clock_enable_1);
LB1_q_b[7]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[7]_PORT_A_write_enable_reg = DFFE(LB1_q_b[7]_PORT_A_write_enable, LB1_q_b[7]_clock_0, , , );
LB1_q_b[7]_PORT_B_read_enable = VCC;
LB1_q_b[7]_PORT_B_read_enable_reg = DFFE(LB1_q_b[7]_PORT_B_read_enable, LB1_q_b[7]_clock_1, , , LB1_q_b[7]_clock_enable_1);
LB1_q_b[7]_clock_0 = CLOCK_50;
LB1_q_b[7]_clock_1 = CLOCK_50;
LB1_q_b[7]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[7]_clock_enable_1 = T1L85;
LB1_q_b[7]_PORT_B_data_out = MEMORY(LB1_q_b[7]_PORT_A_data_in_reg, , LB1_q_b[7]_PORT_A_address_reg, LB1_q_b[7]_PORT_B_address_reg, LB1_q_b[7]_PORT_A_write_enable_reg, , , LB1_q_b[7]_PORT_B_read_enable_reg, , , LB1_q_b[7]_clock_0, LB1_q_b[7]_clock_1, LB1_q_b[7]_clock_enable_0, LB1_q_b[7]_clock_enable_1, , , , );
LB1_q_b[7] = LB1_q_b[7]_PORT_B_data_out[0];


--BB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

BB1_count[7] = AMPP_FUNCTION(A1L144, BB1_count[6], !A1L136, !A1L142, BB1L57);


--MD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

MD1_sr[4] = DFFEAS(MD1L60, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--ZC1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

ZC1_break_readreg[2] = DFFEAS(LD1_jdo[2], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

JD1_MonDReg[2] = DFFEAS(LD1_jdo[5], CLOCK_50,  ,  , JD1L50, VD1_q_a[2],  , JD1L78, !LD1_take_action_ocimem_b);


--VD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[1]_PORT_A_data_in = JD1L130;
VD1_q_a[1]_PORT_A_data_in_reg = DFFE(VD1_q_a[1]_PORT_A_data_in, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[1]_PORT_A_address_reg = DFFE(VD1_q_a[1]_PORT_A_address, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_write_enable = JD1L161;
VD1_q_a[1]_PORT_A_write_enable_reg = DFFE(VD1_q_a[1]_PORT_A_write_enable, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_read_enable = !JD1L161;
VD1_q_a[1]_PORT_A_read_enable_reg = DFFE(VD1_q_a[1]_PORT_A_read_enable, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_PORT_A_byte_mask = JD1L124;
VD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[1]_PORT_A_byte_mask, VD1_q_a[1]_clock_0, , , VD1_q_a[1]_clock_enable_0);
VD1_q_a[1]_clock_0 = CLOCK_50;
VD1_q_a[1]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[1]_PORT_A_data_out = MEMORY(VD1_q_a[1]_PORT_A_data_in_reg, , VD1_q_a[1]_PORT_A_address_reg, , VD1_q_a[1]_PORT_A_write_enable_reg, VD1_q_a[1]_PORT_A_read_enable_reg, , , VD1_q_a[1]_PORT_A_byte_mask_reg, , VD1_q_a[1]_clock_0, , VD1_q_a[1]_clock_enable_0, , , , , );
VD1_q_a[1] = VD1_q_a[1]_PORT_A_data_out[0];


--JD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

JD1_MonAReg[5] = DFFEAS(JD1L23, CLOCK_50,  ,  , LD1L49, LD1_jdo[29],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

JD1_MonAReg[6] = DFFEAS(JD1L27, CLOCK_50,  ,  , LD1L49, LD1_jdo[30],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

JD1_MonAReg[7] = DFFEAS(JD1L31, CLOCK_50,  ,  , LD1L49, LD1_jdo[31],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

JD1_MonAReg[8] = DFFEAS(JD1L35, CLOCK_50,  ,  , LD1L49, LD1_jdo[32],  ,  , LD1_take_action_ocimem_a);


--JD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

JD1_MonAReg[9] = DFFEAS(JD1L19, CLOCK_50,  ,  , LD1L49, LD1_jdo[33],  ,  , LD1_take_action_ocimem_a);


--JD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
JD1L7_adder_eqn = ( JD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
JD1L7 = SUM(JD1L7_adder_eqn);

--JD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
JD1L8_adder_eqn = ( JD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
JD1L8 = CARRY(JD1L8_adder_eqn);


--JD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
JD1L11_adder_eqn = ( JD1_MonAReg[4] ) + ( GND ) + ( JD1L16 );
JD1L11 = SUM(JD1L11_adder_eqn);

--JD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
JD1L12_adder_eqn = ( JD1_MonAReg[4] ) + ( GND ) + ( JD1L16 );
JD1L12 = CARRY(JD1L12_adder_eqn);


--JD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
JD1L15_adder_eqn = ( JD1_MonAReg[3] ) + ( GND ) + ( JD1L8 );
JD1L15 = SUM(JD1L15_adder_eqn);

--JD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
JD1L16_adder_eqn = ( JD1_MonAReg[3] ) + ( GND ) + ( JD1L8 );
JD1L16 = CARRY(JD1L16_adder_eqn);


--cntr[21] is cntr[21]
--register power-up is low

cntr[21] = DFFEAS(A1L14, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L18 is Add0~17
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--LB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[0]_PORT_A_data_in = BB1_wdata[0];
LB2_q_b[0]_PORT_A_data_in_reg = DFFE(LB2_q_b[0]_PORT_A_data_in, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[0]_PORT_A_address_reg = DFFE(LB2_q_b[0]_PORT_A_address, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[0]_PORT_B_address_reg = DFFE(LB2_q_b[0]_PORT_B_address, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[0]_PORT_A_write_enable_reg = DFFE(LB2_q_b[0]_PORT_A_write_enable, LB2_q_b[0]_clock_0, , , );
LB2_q_b[0]_PORT_B_read_enable = VCC;
LB2_q_b[0]_PORT_B_read_enable_reg = DFFE(LB2_q_b[0]_PORT_B_read_enable, LB2_q_b[0]_clock_1, , , LB2_q_b[0]_clock_enable_1);
LB2_q_b[0]_clock_0 = CLOCK_50;
LB2_q_b[0]_clock_1 = CLOCK_50;
LB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[0]_clock_enable_1 = T1L75;
LB2_q_b[0]_PORT_B_data_out = MEMORY(LB2_q_b[0]_PORT_A_data_in_reg, , LB2_q_b[0]_PORT_A_address_reg, LB2_q_b[0]_PORT_B_address_reg, LB2_q_b[0]_PORT_A_write_enable_reg, , , LB2_q_b[0]_PORT_B_read_enable_reg, , , LB2_q_b[0]_clock_0, LB2_q_b[0]_clock_1, LB2_q_b[0]_clock_enable_0, LB2_q_b[0]_clock_enable_1, , , , );
LB2_q_b[0] = LB2_q_b[0]_PORT_B_data_out[0];


--TC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

TC1_readdata[0] = DFFEAS(YC1L7, CLOCK_50,  ,  ,  , VD1_q_a[0],  ,  , !TC1_address[8]);


--QC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
QC1L134_adder_eqn = ( !QC1_E_invert_arith_src_msb $ (!QC1_E_alu_sub $ (QC1_E_src2[31])) ) + ( !QC1_E_invert_arith_src_msb $ (!QC1_E_src1[31]) ) + ( QC1L143 );
QC1L134 = SUM(QC1L134_adder_eqn);

--QC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
QC1L135_adder_eqn = ( !QC1_E_invert_arith_src_msb $ (!QC1_E_alu_sub $ (QC1_E_src2[31])) ) + ( !QC1_E_invert_arith_src_msb $ (!QC1_E_src1[31]) ) + ( QC1L143 );
QC1L135 = CARRY(QC1L135_adder_eqn);


--WC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[1]_PORT_A_data_in = QC1L802;
WC1_q_b[1]_PORT_A_data_in_reg = DFFE(WC1_q_b[1]_PORT_A_data_in, WC1_q_b[1]_clock_0, , , );
WC1_q_b[1]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[1]_PORT_A_address_reg = DFFE(WC1_q_b[1]_PORT_A_address, WC1_q_b[1]_clock_0, , , );
WC1_q_b[1]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[1]_PORT_B_address_reg = DFFE(WC1_q_b[1]_PORT_B_address, WC1_q_b[1]_clock_1, , , );
WC1_q_b[1]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[1]_PORT_A_write_enable_reg = DFFE(WC1_q_b[1]_PORT_A_write_enable, WC1_q_b[1]_clock_0, , , );
WC1_q_b[1]_PORT_B_read_enable = VCC;
WC1_q_b[1]_PORT_B_read_enable_reg = DFFE(WC1_q_b[1]_PORT_B_read_enable, WC1_q_b[1]_clock_1, , , );
WC1_q_b[1]_clock_0 = CLOCK_50;
WC1_q_b[1]_clock_1 = CLOCK_50;
WC1_q_b[1]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[1]_PORT_B_data_out = MEMORY(WC1_q_b[1]_PORT_A_data_in_reg, , WC1_q_b[1]_PORT_A_address_reg, WC1_q_b[1]_PORT_B_address_reg, WC1_q_b[1]_PORT_A_write_enable_reg, , , WC1_q_b[1]_PORT_B_read_enable_reg, , , WC1_q_b[1]_clock_0, WC1_q_b[1]_clock_1, WC1_q_b[1]_clock_enable_0, , , , , );
WC1_q_b[1] = WC1_q_b[1]_PORT_B_data_out[0];


--WC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[24]_PORT_A_data_in = QC1L825;
WC2_q_b[24]_PORT_A_data_in_reg = DFFE(WC2_q_b[24]_PORT_A_data_in, WC2_q_b[24]_clock_0, , , );
WC2_q_b[24]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[24]_PORT_A_address_reg = DFFE(WC2_q_b[24]_PORT_A_address, WC2_q_b[24]_clock_0, , , );
WC2_q_b[24]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[24]_PORT_B_address_reg = DFFE(WC2_q_b[24]_PORT_B_address, WC2_q_b[24]_clock_1, , , );
WC2_q_b[24]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[24]_PORT_A_write_enable_reg = DFFE(WC2_q_b[24]_PORT_A_write_enable, WC2_q_b[24]_clock_0, , , );
WC2_q_b[24]_PORT_B_read_enable = VCC;
WC2_q_b[24]_PORT_B_read_enable_reg = DFFE(WC2_q_b[24]_PORT_B_read_enable, WC2_q_b[24]_clock_1, , , );
WC2_q_b[24]_clock_0 = CLOCK_50;
WC2_q_b[24]_clock_1 = CLOCK_50;
WC2_q_b[24]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[24]_PORT_B_data_out = MEMORY(WC2_q_b[24]_PORT_A_data_in_reg, , WC2_q_b[24]_PORT_A_address_reg, WC2_q_b[24]_PORT_B_address_reg, WC2_q_b[24]_PORT_A_write_enable_reg, , , WC2_q_b[24]_PORT_B_read_enable_reg, , , WC2_q_b[24]_clock_0, WC2_q_b[24]_clock_1, WC2_q_b[24]_clock_enable_0, , , , , );
WC2_q_b[24] = WC2_q_b[24]_PORT_B_data_out[0];


--WC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[24]_PORT_A_data_in = QC1L825;
WC1_q_b[24]_PORT_A_data_in_reg = DFFE(WC1_q_b[24]_PORT_A_data_in, WC1_q_b[24]_clock_0, , , );
WC1_q_b[24]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[24]_PORT_A_address_reg = DFFE(WC1_q_b[24]_PORT_A_address, WC1_q_b[24]_clock_0, , , );
WC1_q_b[24]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[24]_PORT_B_address_reg = DFFE(WC1_q_b[24]_PORT_B_address, WC1_q_b[24]_clock_1, , , );
WC1_q_b[24]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[24]_PORT_A_write_enable_reg = DFFE(WC1_q_b[24]_PORT_A_write_enable, WC1_q_b[24]_clock_0, , , );
WC1_q_b[24]_PORT_B_read_enable = VCC;
WC1_q_b[24]_PORT_B_read_enable_reg = DFFE(WC1_q_b[24]_PORT_B_read_enable, WC1_q_b[24]_clock_1, , , );
WC1_q_b[24]_clock_0 = CLOCK_50;
WC1_q_b[24]_clock_1 = CLOCK_50;
WC1_q_b[24]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[24]_PORT_B_data_out = MEMORY(WC1_q_b[24]_PORT_A_data_in_reg, , WC1_q_b[24]_PORT_A_address_reg, WC1_q_b[24]_PORT_B_address_reg, WC1_q_b[24]_PORT_A_write_enable_reg, , , WC1_q_b[24]_PORT_B_read_enable_reg, , , WC1_q_b[24]_clock_0, WC1_q_b[24]_clock_1, WC1_q_b[24]_clock_enable_0, , , , , );
WC1_q_b[24] = WC1_q_b[24]_PORT_B_data_out[0];


--WC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[22]_PORT_A_data_in = QC1L823;
WC2_q_b[22]_PORT_A_data_in_reg = DFFE(WC2_q_b[22]_PORT_A_data_in, WC2_q_b[22]_clock_0, , , );
WC2_q_b[22]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[22]_PORT_A_address_reg = DFFE(WC2_q_b[22]_PORT_A_address, WC2_q_b[22]_clock_0, , , );
WC2_q_b[22]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[22]_PORT_B_address_reg = DFFE(WC2_q_b[22]_PORT_B_address, WC2_q_b[22]_clock_1, , , );
WC2_q_b[22]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[22]_PORT_A_write_enable_reg = DFFE(WC2_q_b[22]_PORT_A_write_enable, WC2_q_b[22]_clock_0, , , );
WC2_q_b[22]_PORT_B_read_enable = VCC;
WC2_q_b[22]_PORT_B_read_enable_reg = DFFE(WC2_q_b[22]_PORT_B_read_enable, WC2_q_b[22]_clock_1, , , );
WC2_q_b[22]_clock_0 = CLOCK_50;
WC2_q_b[22]_clock_1 = CLOCK_50;
WC2_q_b[22]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[22]_PORT_B_data_out = MEMORY(WC2_q_b[22]_PORT_A_data_in_reg, , WC2_q_b[22]_PORT_A_address_reg, WC2_q_b[22]_PORT_B_address_reg, WC2_q_b[22]_PORT_A_write_enable_reg, , , WC2_q_b[22]_PORT_B_read_enable_reg, , , WC2_q_b[22]_clock_0, WC2_q_b[22]_clock_1, WC2_q_b[22]_clock_enable_0, , , , , );
WC2_q_b[22] = WC2_q_b[22]_PORT_B_data_out[0];


--WC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[22]_PORT_A_data_in = QC1L823;
WC1_q_b[22]_PORT_A_data_in_reg = DFFE(WC1_q_b[22]_PORT_A_data_in, WC1_q_b[22]_clock_0, , , );
WC1_q_b[22]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[22]_PORT_A_address_reg = DFFE(WC1_q_b[22]_PORT_A_address, WC1_q_b[22]_clock_0, , , );
WC1_q_b[22]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[22]_PORT_B_address_reg = DFFE(WC1_q_b[22]_PORT_B_address, WC1_q_b[22]_clock_1, , , );
WC1_q_b[22]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[22]_PORT_A_write_enable_reg = DFFE(WC1_q_b[22]_PORT_A_write_enable, WC1_q_b[22]_clock_0, , , );
WC1_q_b[22]_PORT_B_read_enable = VCC;
WC1_q_b[22]_PORT_B_read_enable_reg = DFFE(WC1_q_b[22]_PORT_B_read_enable, WC1_q_b[22]_clock_1, , , );
WC1_q_b[22]_clock_0 = CLOCK_50;
WC1_q_b[22]_clock_1 = CLOCK_50;
WC1_q_b[22]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[22]_PORT_B_data_out = MEMORY(WC1_q_b[22]_PORT_A_data_in_reg, , WC1_q_b[22]_PORT_A_address_reg, WC1_q_b[22]_PORT_B_address_reg, WC1_q_b[22]_PORT_A_write_enable_reg, , , WC1_q_b[22]_PORT_B_read_enable_reg, , , WC1_q_b[22]_clock_0, WC1_q_b[22]_clock_1, WC1_q_b[22]_clock_enable_0, , , , , );
WC1_q_b[22] = WC1_q_b[22]_PORT_B_data_out[0];


--WC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[21]_PORT_A_data_in = QC1L822;
WC2_q_b[21]_PORT_A_data_in_reg = DFFE(WC2_q_b[21]_PORT_A_data_in, WC2_q_b[21]_clock_0, , , );
WC2_q_b[21]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[21]_PORT_A_address_reg = DFFE(WC2_q_b[21]_PORT_A_address, WC2_q_b[21]_clock_0, , , );
WC2_q_b[21]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[21]_PORT_B_address_reg = DFFE(WC2_q_b[21]_PORT_B_address, WC2_q_b[21]_clock_1, , , );
WC2_q_b[21]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[21]_PORT_A_write_enable_reg = DFFE(WC2_q_b[21]_PORT_A_write_enable, WC2_q_b[21]_clock_0, , , );
WC2_q_b[21]_PORT_B_read_enable = VCC;
WC2_q_b[21]_PORT_B_read_enable_reg = DFFE(WC2_q_b[21]_PORT_B_read_enable, WC2_q_b[21]_clock_1, , , );
WC2_q_b[21]_clock_0 = CLOCK_50;
WC2_q_b[21]_clock_1 = CLOCK_50;
WC2_q_b[21]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[21]_PORT_B_data_out = MEMORY(WC2_q_b[21]_PORT_A_data_in_reg, , WC2_q_b[21]_PORT_A_address_reg, WC2_q_b[21]_PORT_B_address_reg, WC2_q_b[21]_PORT_A_write_enable_reg, , , WC2_q_b[21]_PORT_B_read_enable_reg, , , WC2_q_b[21]_clock_0, WC2_q_b[21]_clock_1, WC2_q_b[21]_clock_enable_0, , , , , );
WC2_q_b[21] = WC2_q_b[21]_PORT_B_data_out[0];


--WC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[21]_PORT_A_data_in = QC1L822;
WC1_q_b[21]_PORT_A_data_in_reg = DFFE(WC1_q_b[21]_PORT_A_data_in, WC1_q_b[21]_clock_0, , , );
WC1_q_b[21]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[21]_PORT_A_address_reg = DFFE(WC1_q_b[21]_PORT_A_address, WC1_q_b[21]_clock_0, , , );
WC1_q_b[21]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[21]_PORT_B_address_reg = DFFE(WC1_q_b[21]_PORT_B_address, WC1_q_b[21]_clock_1, , , );
WC1_q_b[21]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[21]_PORT_A_write_enable_reg = DFFE(WC1_q_b[21]_PORT_A_write_enable, WC1_q_b[21]_clock_0, , , );
WC1_q_b[21]_PORT_B_read_enable = VCC;
WC1_q_b[21]_PORT_B_read_enable_reg = DFFE(WC1_q_b[21]_PORT_B_read_enable, WC1_q_b[21]_clock_1, , , );
WC1_q_b[21]_clock_0 = CLOCK_50;
WC1_q_b[21]_clock_1 = CLOCK_50;
WC1_q_b[21]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[21]_PORT_B_data_out = MEMORY(WC1_q_b[21]_PORT_A_data_in_reg, , WC1_q_b[21]_PORT_A_address_reg, WC1_q_b[21]_PORT_B_address_reg, WC1_q_b[21]_PORT_A_write_enable_reg, , , WC1_q_b[21]_PORT_B_read_enable_reg, , , WC1_q_b[21]_clock_0, WC1_q_b[21]_clock_1, WC1_q_b[21]_clock_enable_0, , , , , );
WC1_q_b[21] = WC1_q_b[21]_PORT_B_data_out[0];


--WC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[20]_PORT_A_data_in = QC1L821;
WC2_q_b[20]_PORT_A_data_in_reg = DFFE(WC2_q_b[20]_PORT_A_data_in, WC2_q_b[20]_clock_0, , , );
WC2_q_b[20]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[20]_PORT_A_address_reg = DFFE(WC2_q_b[20]_PORT_A_address, WC2_q_b[20]_clock_0, , , );
WC2_q_b[20]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[20]_PORT_B_address_reg = DFFE(WC2_q_b[20]_PORT_B_address, WC2_q_b[20]_clock_1, , , );
WC2_q_b[20]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[20]_PORT_A_write_enable_reg = DFFE(WC2_q_b[20]_PORT_A_write_enable, WC2_q_b[20]_clock_0, , , );
WC2_q_b[20]_PORT_B_read_enable = VCC;
WC2_q_b[20]_PORT_B_read_enable_reg = DFFE(WC2_q_b[20]_PORT_B_read_enable, WC2_q_b[20]_clock_1, , , );
WC2_q_b[20]_clock_0 = CLOCK_50;
WC2_q_b[20]_clock_1 = CLOCK_50;
WC2_q_b[20]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[20]_PORT_B_data_out = MEMORY(WC2_q_b[20]_PORT_A_data_in_reg, , WC2_q_b[20]_PORT_A_address_reg, WC2_q_b[20]_PORT_B_address_reg, WC2_q_b[20]_PORT_A_write_enable_reg, , , WC2_q_b[20]_PORT_B_read_enable_reg, , , WC2_q_b[20]_clock_0, WC2_q_b[20]_clock_1, WC2_q_b[20]_clock_enable_0, , , , , );
WC2_q_b[20] = WC2_q_b[20]_PORT_B_data_out[0];


--WC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[20]_PORT_A_data_in = QC1L821;
WC1_q_b[20]_PORT_A_data_in_reg = DFFE(WC1_q_b[20]_PORT_A_data_in, WC1_q_b[20]_clock_0, , , );
WC1_q_b[20]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[20]_PORT_A_address_reg = DFFE(WC1_q_b[20]_PORT_A_address, WC1_q_b[20]_clock_0, , , );
WC1_q_b[20]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[20]_PORT_B_address_reg = DFFE(WC1_q_b[20]_PORT_B_address, WC1_q_b[20]_clock_1, , , );
WC1_q_b[20]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[20]_PORT_A_write_enable_reg = DFFE(WC1_q_b[20]_PORT_A_write_enable, WC1_q_b[20]_clock_0, , , );
WC1_q_b[20]_PORT_B_read_enable = VCC;
WC1_q_b[20]_PORT_B_read_enable_reg = DFFE(WC1_q_b[20]_PORT_B_read_enable, WC1_q_b[20]_clock_1, , , );
WC1_q_b[20]_clock_0 = CLOCK_50;
WC1_q_b[20]_clock_1 = CLOCK_50;
WC1_q_b[20]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[20]_PORT_B_data_out = MEMORY(WC1_q_b[20]_PORT_A_data_in_reg, , WC1_q_b[20]_PORT_A_address_reg, WC1_q_b[20]_PORT_B_address_reg, WC1_q_b[20]_PORT_A_write_enable_reg, , , WC1_q_b[20]_PORT_B_read_enable_reg, , , WC1_q_b[20]_clock_0, WC1_q_b[20]_clock_1, WC1_q_b[20]_clock_enable_0, , , , , );
WC1_q_b[20] = WC1_q_b[20]_PORT_B_data_out[0];


--WC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[19]_PORT_A_data_in = QC1L820;
WC2_q_b[19]_PORT_A_data_in_reg = DFFE(WC2_q_b[19]_PORT_A_data_in, WC2_q_b[19]_clock_0, , , );
WC2_q_b[19]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[19]_PORT_A_address_reg = DFFE(WC2_q_b[19]_PORT_A_address, WC2_q_b[19]_clock_0, , , );
WC2_q_b[19]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[19]_PORT_B_address_reg = DFFE(WC2_q_b[19]_PORT_B_address, WC2_q_b[19]_clock_1, , , );
WC2_q_b[19]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[19]_PORT_A_write_enable_reg = DFFE(WC2_q_b[19]_PORT_A_write_enable, WC2_q_b[19]_clock_0, , , );
WC2_q_b[19]_PORT_B_read_enable = VCC;
WC2_q_b[19]_PORT_B_read_enable_reg = DFFE(WC2_q_b[19]_PORT_B_read_enable, WC2_q_b[19]_clock_1, , , );
WC2_q_b[19]_clock_0 = CLOCK_50;
WC2_q_b[19]_clock_1 = CLOCK_50;
WC2_q_b[19]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[19]_PORT_B_data_out = MEMORY(WC2_q_b[19]_PORT_A_data_in_reg, , WC2_q_b[19]_PORT_A_address_reg, WC2_q_b[19]_PORT_B_address_reg, WC2_q_b[19]_PORT_A_write_enable_reg, , , WC2_q_b[19]_PORT_B_read_enable_reg, , , WC2_q_b[19]_clock_0, WC2_q_b[19]_clock_1, WC2_q_b[19]_clock_enable_0, , , , , );
WC2_q_b[19] = WC2_q_b[19]_PORT_B_data_out[0];


--WC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[19]_PORT_A_data_in = QC1L820;
WC1_q_b[19]_PORT_A_data_in_reg = DFFE(WC1_q_b[19]_PORT_A_data_in, WC1_q_b[19]_clock_0, , , );
WC1_q_b[19]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[19]_PORT_A_address_reg = DFFE(WC1_q_b[19]_PORT_A_address, WC1_q_b[19]_clock_0, , , );
WC1_q_b[19]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[19]_PORT_B_address_reg = DFFE(WC1_q_b[19]_PORT_B_address, WC1_q_b[19]_clock_1, , , );
WC1_q_b[19]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[19]_PORT_A_write_enable_reg = DFFE(WC1_q_b[19]_PORT_A_write_enable, WC1_q_b[19]_clock_0, , , );
WC1_q_b[19]_PORT_B_read_enable = VCC;
WC1_q_b[19]_PORT_B_read_enable_reg = DFFE(WC1_q_b[19]_PORT_B_read_enable, WC1_q_b[19]_clock_1, , , );
WC1_q_b[19]_clock_0 = CLOCK_50;
WC1_q_b[19]_clock_1 = CLOCK_50;
WC1_q_b[19]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[19]_PORT_B_data_out = MEMORY(WC1_q_b[19]_PORT_A_data_in_reg, , WC1_q_b[19]_PORT_A_address_reg, WC1_q_b[19]_PORT_B_address_reg, WC1_q_b[19]_PORT_A_write_enable_reg, , , WC1_q_b[19]_PORT_B_read_enable_reg, , , WC1_q_b[19]_clock_0, WC1_q_b[19]_clock_1, WC1_q_b[19]_clock_enable_0, , , , , );
WC1_q_b[19] = WC1_q_b[19]_PORT_B_data_out[0];


--WC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[18]_PORT_A_data_in = QC1L819;
WC2_q_b[18]_PORT_A_data_in_reg = DFFE(WC2_q_b[18]_PORT_A_data_in, WC2_q_b[18]_clock_0, , , );
WC2_q_b[18]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[18]_PORT_A_address_reg = DFFE(WC2_q_b[18]_PORT_A_address, WC2_q_b[18]_clock_0, , , );
WC2_q_b[18]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[18]_PORT_B_address_reg = DFFE(WC2_q_b[18]_PORT_B_address, WC2_q_b[18]_clock_1, , , );
WC2_q_b[18]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[18]_PORT_A_write_enable_reg = DFFE(WC2_q_b[18]_PORT_A_write_enable, WC2_q_b[18]_clock_0, , , );
WC2_q_b[18]_PORT_B_read_enable = VCC;
WC2_q_b[18]_PORT_B_read_enable_reg = DFFE(WC2_q_b[18]_PORT_B_read_enable, WC2_q_b[18]_clock_1, , , );
WC2_q_b[18]_clock_0 = CLOCK_50;
WC2_q_b[18]_clock_1 = CLOCK_50;
WC2_q_b[18]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[18]_PORT_B_data_out = MEMORY(WC2_q_b[18]_PORT_A_data_in_reg, , WC2_q_b[18]_PORT_A_address_reg, WC2_q_b[18]_PORT_B_address_reg, WC2_q_b[18]_PORT_A_write_enable_reg, , , WC2_q_b[18]_PORT_B_read_enable_reg, , , WC2_q_b[18]_clock_0, WC2_q_b[18]_clock_1, WC2_q_b[18]_clock_enable_0, , , , , );
WC2_q_b[18] = WC2_q_b[18]_PORT_B_data_out[0];


--WC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[18]_PORT_A_data_in = QC1L819;
WC1_q_b[18]_PORT_A_data_in_reg = DFFE(WC1_q_b[18]_PORT_A_data_in, WC1_q_b[18]_clock_0, , , );
WC1_q_b[18]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[18]_PORT_A_address_reg = DFFE(WC1_q_b[18]_PORT_A_address, WC1_q_b[18]_clock_0, , , );
WC1_q_b[18]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[18]_PORT_B_address_reg = DFFE(WC1_q_b[18]_PORT_B_address, WC1_q_b[18]_clock_1, , , );
WC1_q_b[18]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[18]_PORT_A_write_enable_reg = DFFE(WC1_q_b[18]_PORT_A_write_enable, WC1_q_b[18]_clock_0, , , );
WC1_q_b[18]_PORT_B_read_enable = VCC;
WC1_q_b[18]_PORT_B_read_enable_reg = DFFE(WC1_q_b[18]_PORT_B_read_enable, WC1_q_b[18]_clock_1, , , );
WC1_q_b[18]_clock_0 = CLOCK_50;
WC1_q_b[18]_clock_1 = CLOCK_50;
WC1_q_b[18]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[18]_PORT_B_data_out = MEMORY(WC1_q_b[18]_PORT_A_data_in_reg, , WC1_q_b[18]_PORT_A_address_reg, WC1_q_b[18]_PORT_B_address_reg, WC1_q_b[18]_PORT_A_write_enable_reg, , , WC1_q_b[18]_PORT_B_read_enable_reg, , , WC1_q_b[18]_clock_0, WC1_q_b[18]_clock_1, WC1_q_b[18]_clock_enable_0, , , , , );
WC1_q_b[18] = WC1_q_b[18]_PORT_B_data_out[0];


--WC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[17]_PORT_A_data_in = QC1L818;
WC2_q_b[17]_PORT_A_data_in_reg = DFFE(WC2_q_b[17]_PORT_A_data_in, WC2_q_b[17]_clock_0, , , );
WC2_q_b[17]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[17]_PORT_A_address_reg = DFFE(WC2_q_b[17]_PORT_A_address, WC2_q_b[17]_clock_0, , , );
WC2_q_b[17]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[17]_PORT_B_address_reg = DFFE(WC2_q_b[17]_PORT_B_address, WC2_q_b[17]_clock_1, , , );
WC2_q_b[17]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[17]_PORT_A_write_enable_reg = DFFE(WC2_q_b[17]_PORT_A_write_enable, WC2_q_b[17]_clock_0, , , );
WC2_q_b[17]_PORT_B_read_enable = VCC;
WC2_q_b[17]_PORT_B_read_enable_reg = DFFE(WC2_q_b[17]_PORT_B_read_enable, WC2_q_b[17]_clock_1, , , );
WC2_q_b[17]_clock_0 = CLOCK_50;
WC2_q_b[17]_clock_1 = CLOCK_50;
WC2_q_b[17]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[17]_PORT_B_data_out = MEMORY(WC2_q_b[17]_PORT_A_data_in_reg, , WC2_q_b[17]_PORT_A_address_reg, WC2_q_b[17]_PORT_B_address_reg, WC2_q_b[17]_PORT_A_write_enable_reg, , , WC2_q_b[17]_PORT_B_read_enable_reg, , , WC2_q_b[17]_clock_0, WC2_q_b[17]_clock_1, WC2_q_b[17]_clock_enable_0, , , , , );
WC2_q_b[17] = WC2_q_b[17]_PORT_B_data_out[0];


--WC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[17]_PORT_A_data_in = QC1L818;
WC1_q_b[17]_PORT_A_data_in_reg = DFFE(WC1_q_b[17]_PORT_A_data_in, WC1_q_b[17]_clock_0, , , );
WC1_q_b[17]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[17]_PORT_A_address_reg = DFFE(WC1_q_b[17]_PORT_A_address, WC1_q_b[17]_clock_0, , , );
WC1_q_b[17]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[17]_PORT_B_address_reg = DFFE(WC1_q_b[17]_PORT_B_address, WC1_q_b[17]_clock_1, , , );
WC1_q_b[17]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[17]_PORT_A_write_enable_reg = DFFE(WC1_q_b[17]_PORT_A_write_enable, WC1_q_b[17]_clock_0, , , );
WC1_q_b[17]_PORT_B_read_enable = VCC;
WC1_q_b[17]_PORT_B_read_enable_reg = DFFE(WC1_q_b[17]_PORT_B_read_enable, WC1_q_b[17]_clock_1, , , );
WC1_q_b[17]_clock_0 = CLOCK_50;
WC1_q_b[17]_clock_1 = CLOCK_50;
WC1_q_b[17]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[17]_PORT_B_data_out = MEMORY(WC1_q_b[17]_PORT_A_data_in_reg, , WC1_q_b[17]_PORT_A_address_reg, WC1_q_b[17]_PORT_B_address_reg, WC1_q_b[17]_PORT_A_write_enable_reg, , , WC1_q_b[17]_PORT_B_read_enable_reg, , , WC1_q_b[17]_clock_0, WC1_q_b[17]_clock_1, WC1_q_b[17]_clock_enable_0, , , , , );
WC1_q_b[17] = WC1_q_b[17]_PORT_B_data_out[0];


--WC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[25]_PORT_A_data_in = QC1L826;
WC2_q_b[25]_PORT_A_data_in_reg = DFFE(WC2_q_b[25]_PORT_A_data_in, WC2_q_b[25]_clock_0, , , );
WC2_q_b[25]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[25]_PORT_A_address_reg = DFFE(WC2_q_b[25]_PORT_A_address, WC2_q_b[25]_clock_0, , , );
WC2_q_b[25]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[25]_PORT_B_address_reg = DFFE(WC2_q_b[25]_PORT_B_address, WC2_q_b[25]_clock_1, , , );
WC2_q_b[25]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[25]_PORT_A_write_enable_reg = DFFE(WC2_q_b[25]_PORT_A_write_enable, WC2_q_b[25]_clock_0, , , );
WC2_q_b[25]_PORT_B_read_enable = VCC;
WC2_q_b[25]_PORT_B_read_enable_reg = DFFE(WC2_q_b[25]_PORT_B_read_enable, WC2_q_b[25]_clock_1, , , );
WC2_q_b[25]_clock_0 = CLOCK_50;
WC2_q_b[25]_clock_1 = CLOCK_50;
WC2_q_b[25]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[25]_PORT_B_data_out = MEMORY(WC2_q_b[25]_PORT_A_data_in_reg, , WC2_q_b[25]_PORT_A_address_reg, WC2_q_b[25]_PORT_B_address_reg, WC2_q_b[25]_PORT_A_write_enable_reg, , , WC2_q_b[25]_PORT_B_read_enable_reg, , , WC2_q_b[25]_clock_0, WC2_q_b[25]_clock_1, WC2_q_b[25]_clock_enable_0, , , , , );
WC2_q_b[25] = WC2_q_b[25]_PORT_B_data_out[0];


--WC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[25]_PORT_A_data_in = QC1L826;
WC1_q_b[25]_PORT_A_data_in_reg = DFFE(WC1_q_b[25]_PORT_A_data_in, WC1_q_b[25]_clock_0, , , );
WC1_q_b[25]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[25]_PORT_A_address_reg = DFFE(WC1_q_b[25]_PORT_A_address, WC1_q_b[25]_clock_0, , , );
WC1_q_b[25]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[25]_PORT_B_address_reg = DFFE(WC1_q_b[25]_PORT_B_address, WC1_q_b[25]_clock_1, , , );
WC1_q_b[25]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[25]_PORT_A_write_enable_reg = DFFE(WC1_q_b[25]_PORT_A_write_enable, WC1_q_b[25]_clock_0, , , );
WC1_q_b[25]_PORT_B_read_enable = VCC;
WC1_q_b[25]_PORT_B_read_enable_reg = DFFE(WC1_q_b[25]_PORT_B_read_enable, WC1_q_b[25]_clock_1, , , );
WC1_q_b[25]_clock_0 = CLOCK_50;
WC1_q_b[25]_clock_1 = CLOCK_50;
WC1_q_b[25]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[25]_PORT_B_data_out = MEMORY(WC1_q_b[25]_PORT_A_data_in_reg, , WC1_q_b[25]_PORT_A_address_reg, WC1_q_b[25]_PORT_B_address_reg, WC1_q_b[25]_PORT_A_write_enable_reg, , , WC1_q_b[25]_PORT_B_read_enable_reg, , , WC1_q_b[25]_clock_0, WC1_q_b[25]_clock_1, WC1_q_b[25]_clock_enable_0, , , , , );
WC1_q_b[25] = WC1_q_b[25]_PORT_B_data_out[0];


--WC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[23]_PORT_A_data_in = QC1L824;
WC2_q_b[23]_PORT_A_data_in_reg = DFFE(WC2_q_b[23]_PORT_A_data_in, WC2_q_b[23]_clock_0, , , );
WC2_q_b[23]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[23]_PORT_A_address_reg = DFFE(WC2_q_b[23]_PORT_A_address, WC2_q_b[23]_clock_0, , , );
WC2_q_b[23]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[23]_PORT_B_address_reg = DFFE(WC2_q_b[23]_PORT_B_address, WC2_q_b[23]_clock_1, , , );
WC2_q_b[23]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[23]_PORT_A_write_enable_reg = DFFE(WC2_q_b[23]_PORT_A_write_enable, WC2_q_b[23]_clock_0, , , );
WC2_q_b[23]_PORT_B_read_enable = VCC;
WC2_q_b[23]_PORT_B_read_enable_reg = DFFE(WC2_q_b[23]_PORT_B_read_enable, WC2_q_b[23]_clock_1, , , );
WC2_q_b[23]_clock_0 = CLOCK_50;
WC2_q_b[23]_clock_1 = CLOCK_50;
WC2_q_b[23]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[23]_PORT_B_data_out = MEMORY(WC2_q_b[23]_PORT_A_data_in_reg, , WC2_q_b[23]_PORT_A_address_reg, WC2_q_b[23]_PORT_B_address_reg, WC2_q_b[23]_PORT_A_write_enable_reg, , , WC2_q_b[23]_PORT_B_read_enable_reg, , , WC2_q_b[23]_clock_0, WC2_q_b[23]_clock_1, WC2_q_b[23]_clock_enable_0, , , , , );
WC2_q_b[23] = WC2_q_b[23]_PORT_B_data_out[0];


--WC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[23]_PORT_A_data_in = QC1L824;
WC1_q_b[23]_PORT_A_data_in_reg = DFFE(WC1_q_b[23]_PORT_A_data_in, WC1_q_b[23]_clock_0, , , );
WC1_q_b[23]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[23]_PORT_A_address_reg = DFFE(WC1_q_b[23]_PORT_A_address, WC1_q_b[23]_clock_0, , , );
WC1_q_b[23]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[23]_PORT_B_address_reg = DFFE(WC1_q_b[23]_PORT_B_address, WC1_q_b[23]_clock_1, , , );
WC1_q_b[23]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[23]_PORT_A_write_enable_reg = DFFE(WC1_q_b[23]_PORT_A_write_enable, WC1_q_b[23]_clock_0, , , );
WC1_q_b[23]_PORT_B_read_enable = VCC;
WC1_q_b[23]_PORT_B_read_enable_reg = DFFE(WC1_q_b[23]_PORT_B_read_enable, WC1_q_b[23]_clock_1, , , );
WC1_q_b[23]_clock_0 = CLOCK_50;
WC1_q_b[23]_clock_1 = CLOCK_50;
WC1_q_b[23]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[23]_PORT_B_data_out = MEMORY(WC1_q_b[23]_PORT_A_data_in_reg, , WC1_q_b[23]_PORT_A_address_reg, WC1_q_b[23]_PORT_B_address_reg, WC1_q_b[23]_PORT_A_write_enable_reg, , , WC1_q_b[23]_PORT_B_read_enable_reg, , , WC1_q_b[23]_clock_0, WC1_q_b[23]_clock_1, WC1_q_b[23]_clock_enable_0, , , , , );
WC1_q_b[23] = WC1_q_b[23]_PORT_B_data_out[0];


--WC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[27]_PORT_A_data_in = QC1L828;
WC2_q_b[27]_PORT_A_data_in_reg = DFFE(WC2_q_b[27]_PORT_A_data_in, WC2_q_b[27]_clock_0, , , );
WC2_q_b[27]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[27]_PORT_A_address_reg = DFFE(WC2_q_b[27]_PORT_A_address, WC2_q_b[27]_clock_0, , , );
WC2_q_b[27]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[27]_PORT_B_address_reg = DFFE(WC2_q_b[27]_PORT_B_address, WC2_q_b[27]_clock_1, , , );
WC2_q_b[27]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[27]_PORT_A_write_enable_reg = DFFE(WC2_q_b[27]_PORT_A_write_enable, WC2_q_b[27]_clock_0, , , );
WC2_q_b[27]_PORT_B_read_enable = VCC;
WC2_q_b[27]_PORT_B_read_enable_reg = DFFE(WC2_q_b[27]_PORT_B_read_enable, WC2_q_b[27]_clock_1, , , );
WC2_q_b[27]_clock_0 = CLOCK_50;
WC2_q_b[27]_clock_1 = CLOCK_50;
WC2_q_b[27]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[27]_PORT_B_data_out = MEMORY(WC2_q_b[27]_PORT_A_data_in_reg, , WC2_q_b[27]_PORT_A_address_reg, WC2_q_b[27]_PORT_B_address_reg, WC2_q_b[27]_PORT_A_write_enable_reg, , , WC2_q_b[27]_PORT_B_read_enable_reg, , , WC2_q_b[27]_clock_0, WC2_q_b[27]_clock_1, WC2_q_b[27]_clock_enable_0, , , , , );
WC2_q_b[27] = WC2_q_b[27]_PORT_B_data_out[0];


--WC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[27]_PORT_A_data_in = QC1L828;
WC1_q_b[27]_PORT_A_data_in_reg = DFFE(WC1_q_b[27]_PORT_A_data_in, WC1_q_b[27]_clock_0, , , );
WC1_q_b[27]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[27]_PORT_A_address_reg = DFFE(WC1_q_b[27]_PORT_A_address, WC1_q_b[27]_clock_0, , , );
WC1_q_b[27]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[27]_PORT_B_address_reg = DFFE(WC1_q_b[27]_PORT_B_address, WC1_q_b[27]_clock_1, , , );
WC1_q_b[27]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[27]_PORT_A_write_enable_reg = DFFE(WC1_q_b[27]_PORT_A_write_enable, WC1_q_b[27]_clock_0, , , );
WC1_q_b[27]_PORT_B_read_enable = VCC;
WC1_q_b[27]_PORT_B_read_enable_reg = DFFE(WC1_q_b[27]_PORT_B_read_enable, WC1_q_b[27]_clock_1, , , );
WC1_q_b[27]_clock_0 = CLOCK_50;
WC1_q_b[27]_clock_1 = CLOCK_50;
WC1_q_b[27]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[27]_PORT_B_data_out = MEMORY(WC1_q_b[27]_PORT_A_data_in_reg, , WC1_q_b[27]_PORT_A_address_reg, WC1_q_b[27]_PORT_B_address_reg, WC1_q_b[27]_PORT_A_write_enable_reg, , , WC1_q_b[27]_PORT_B_read_enable_reg, , , WC1_q_b[27]_clock_0, WC1_q_b[27]_clock_1, WC1_q_b[27]_clock_enable_0, , , , , );
WC1_q_b[27] = WC1_q_b[27]_PORT_B_data_out[0];


--WC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[26]_PORT_A_data_in = QC1L827;
WC2_q_b[26]_PORT_A_data_in_reg = DFFE(WC2_q_b[26]_PORT_A_data_in, WC2_q_b[26]_clock_0, , , );
WC2_q_b[26]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[26]_PORT_A_address_reg = DFFE(WC2_q_b[26]_PORT_A_address, WC2_q_b[26]_clock_0, , , );
WC2_q_b[26]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[26]_PORT_B_address_reg = DFFE(WC2_q_b[26]_PORT_B_address, WC2_q_b[26]_clock_1, , , );
WC2_q_b[26]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[26]_PORT_A_write_enable_reg = DFFE(WC2_q_b[26]_PORT_A_write_enable, WC2_q_b[26]_clock_0, , , );
WC2_q_b[26]_PORT_B_read_enable = VCC;
WC2_q_b[26]_PORT_B_read_enable_reg = DFFE(WC2_q_b[26]_PORT_B_read_enable, WC2_q_b[26]_clock_1, , , );
WC2_q_b[26]_clock_0 = CLOCK_50;
WC2_q_b[26]_clock_1 = CLOCK_50;
WC2_q_b[26]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[26]_PORT_B_data_out = MEMORY(WC2_q_b[26]_PORT_A_data_in_reg, , WC2_q_b[26]_PORT_A_address_reg, WC2_q_b[26]_PORT_B_address_reg, WC2_q_b[26]_PORT_A_write_enable_reg, , , WC2_q_b[26]_PORT_B_read_enable_reg, , , WC2_q_b[26]_clock_0, WC2_q_b[26]_clock_1, WC2_q_b[26]_clock_enable_0, , , , , );
WC2_q_b[26] = WC2_q_b[26]_PORT_B_data_out[0];


--WC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[26]_PORT_A_data_in = QC1L827;
WC1_q_b[26]_PORT_A_data_in_reg = DFFE(WC1_q_b[26]_PORT_A_data_in, WC1_q_b[26]_clock_0, , , );
WC1_q_b[26]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[26]_PORT_A_address_reg = DFFE(WC1_q_b[26]_PORT_A_address, WC1_q_b[26]_clock_0, , , );
WC1_q_b[26]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[26]_PORT_B_address_reg = DFFE(WC1_q_b[26]_PORT_B_address, WC1_q_b[26]_clock_1, , , );
WC1_q_b[26]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[26]_PORT_A_write_enable_reg = DFFE(WC1_q_b[26]_PORT_A_write_enable, WC1_q_b[26]_clock_0, , , );
WC1_q_b[26]_PORT_B_read_enable = VCC;
WC1_q_b[26]_PORT_B_read_enable_reg = DFFE(WC1_q_b[26]_PORT_B_read_enable, WC1_q_b[26]_clock_1, , , );
WC1_q_b[26]_clock_0 = CLOCK_50;
WC1_q_b[26]_clock_1 = CLOCK_50;
WC1_q_b[26]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[26]_PORT_B_data_out = MEMORY(WC1_q_b[26]_PORT_A_data_in_reg, , WC1_q_b[26]_PORT_A_address_reg, WC1_q_b[26]_PORT_B_address_reg, WC1_q_b[26]_PORT_A_write_enable_reg, , , WC1_q_b[26]_PORT_B_read_enable_reg, , , WC1_q_b[26]_clock_0, WC1_q_b[26]_clock_1, WC1_q_b[26]_clock_enable_0, , , , , );
WC1_q_b[26] = WC1_q_b[26]_PORT_B_data_out[0];


--WC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[29]_PORT_A_data_in = QC1L830;
WC2_q_b[29]_PORT_A_data_in_reg = DFFE(WC2_q_b[29]_PORT_A_data_in, WC2_q_b[29]_clock_0, , , );
WC2_q_b[29]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[29]_PORT_A_address_reg = DFFE(WC2_q_b[29]_PORT_A_address, WC2_q_b[29]_clock_0, , , );
WC2_q_b[29]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[29]_PORT_B_address_reg = DFFE(WC2_q_b[29]_PORT_B_address, WC2_q_b[29]_clock_1, , , );
WC2_q_b[29]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[29]_PORT_A_write_enable_reg = DFFE(WC2_q_b[29]_PORT_A_write_enable, WC2_q_b[29]_clock_0, , , );
WC2_q_b[29]_PORT_B_read_enable = VCC;
WC2_q_b[29]_PORT_B_read_enable_reg = DFFE(WC2_q_b[29]_PORT_B_read_enable, WC2_q_b[29]_clock_1, , , );
WC2_q_b[29]_clock_0 = CLOCK_50;
WC2_q_b[29]_clock_1 = CLOCK_50;
WC2_q_b[29]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[29]_PORT_B_data_out = MEMORY(WC2_q_b[29]_PORT_A_data_in_reg, , WC2_q_b[29]_PORT_A_address_reg, WC2_q_b[29]_PORT_B_address_reg, WC2_q_b[29]_PORT_A_write_enable_reg, , , WC2_q_b[29]_PORT_B_read_enable_reg, , , WC2_q_b[29]_clock_0, WC2_q_b[29]_clock_1, WC2_q_b[29]_clock_enable_0, , , , , );
WC2_q_b[29] = WC2_q_b[29]_PORT_B_data_out[0];


--WC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[29]_PORT_A_data_in = QC1L830;
WC1_q_b[29]_PORT_A_data_in_reg = DFFE(WC1_q_b[29]_PORT_A_data_in, WC1_q_b[29]_clock_0, , , );
WC1_q_b[29]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[29]_PORT_A_address_reg = DFFE(WC1_q_b[29]_PORT_A_address, WC1_q_b[29]_clock_0, , , );
WC1_q_b[29]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[29]_PORT_B_address_reg = DFFE(WC1_q_b[29]_PORT_B_address, WC1_q_b[29]_clock_1, , , );
WC1_q_b[29]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[29]_PORT_A_write_enable_reg = DFFE(WC1_q_b[29]_PORT_A_write_enable, WC1_q_b[29]_clock_0, , , );
WC1_q_b[29]_PORT_B_read_enable = VCC;
WC1_q_b[29]_PORT_B_read_enable_reg = DFFE(WC1_q_b[29]_PORT_B_read_enable, WC1_q_b[29]_clock_1, , , );
WC1_q_b[29]_clock_0 = CLOCK_50;
WC1_q_b[29]_clock_1 = CLOCK_50;
WC1_q_b[29]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[29]_PORT_B_data_out = MEMORY(WC1_q_b[29]_PORT_A_data_in_reg, , WC1_q_b[29]_PORT_A_address_reg, WC1_q_b[29]_PORT_B_address_reg, WC1_q_b[29]_PORT_A_write_enable_reg, , , WC1_q_b[29]_PORT_B_read_enable_reg, , , WC1_q_b[29]_clock_0, WC1_q_b[29]_clock_1, WC1_q_b[29]_clock_enable_0, , , , , );
WC1_q_b[29] = WC1_q_b[29]_PORT_B_data_out[0];


--WC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[28]_PORT_A_data_in = QC1L829;
WC2_q_b[28]_PORT_A_data_in_reg = DFFE(WC2_q_b[28]_PORT_A_data_in, WC2_q_b[28]_clock_0, , , );
WC2_q_b[28]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[28]_PORT_A_address_reg = DFFE(WC2_q_b[28]_PORT_A_address, WC2_q_b[28]_clock_0, , , );
WC2_q_b[28]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[28]_PORT_B_address_reg = DFFE(WC2_q_b[28]_PORT_B_address, WC2_q_b[28]_clock_1, , , );
WC2_q_b[28]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[28]_PORT_A_write_enable_reg = DFFE(WC2_q_b[28]_PORT_A_write_enable, WC2_q_b[28]_clock_0, , , );
WC2_q_b[28]_PORT_B_read_enable = VCC;
WC2_q_b[28]_PORT_B_read_enable_reg = DFFE(WC2_q_b[28]_PORT_B_read_enable, WC2_q_b[28]_clock_1, , , );
WC2_q_b[28]_clock_0 = CLOCK_50;
WC2_q_b[28]_clock_1 = CLOCK_50;
WC2_q_b[28]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[28]_PORT_B_data_out = MEMORY(WC2_q_b[28]_PORT_A_data_in_reg, , WC2_q_b[28]_PORT_A_address_reg, WC2_q_b[28]_PORT_B_address_reg, WC2_q_b[28]_PORT_A_write_enable_reg, , , WC2_q_b[28]_PORT_B_read_enable_reg, , , WC2_q_b[28]_clock_0, WC2_q_b[28]_clock_1, WC2_q_b[28]_clock_enable_0, , , , , );
WC2_q_b[28] = WC2_q_b[28]_PORT_B_data_out[0];


--WC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[28]_PORT_A_data_in = QC1L829;
WC1_q_b[28]_PORT_A_data_in_reg = DFFE(WC1_q_b[28]_PORT_A_data_in, WC1_q_b[28]_clock_0, , , );
WC1_q_b[28]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[28]_PORT_A_address_reg = DFFE(WC1_q_b[28]_PORT_A_address, WC1_q_b[28]_clock_0, , , );
WC1_q_b[28]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[28]_PORT_B_address_reg = DFFE(WC1_q_b[28]_PORT_B_address, WC1_q_b[28]_clock_1, , , );
WC1_q_b[28]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[28]_PORT_A_write_enable_reg = DFFE(WC1_q_b[28]_PORT_A_write_enable, WC1_q_b[28]_clock_0, , , );
WC1_q_b[28]_PORT_B_read_enable = VCC;
WC1_q_b[28]_PORT_B_read_enable_reg = DFFE(WC1_q_b[28]_PORT_B_read_enable, WC1_q_b[28]_clock_1, , , );
WC1_q_b[28]_clock_0 = CLOCK_50;
WC1_q_b[28]_clock_1 = CLOCK_50;
WC1_q_b[28]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[28]_PORT_B_data_out = MEMORY(WC1_q_b[28]_PORT_A_data_in_reg, , WC1_q_b[28]_PORT_A_address_reg, WC1_q_b[28]_PORT_B_address_reg, WC1_q_b[28]_PORT_A_write_enable_reg, , , WC1_q_b[28]_PORT_B_read_enable_reg, , , WC1_q_b[28]_clock_0, WC1_q_b[28]_clock_1, WC1_q_b[28]_clock_enable_0, , , , , );
WC1_q_b[28] = WC1_q_b[28]_PORT_B_data_out[0];


--WC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[0]_PORT_A_data_in = QC1L798;
WC1_q_b[0]_PORT_A_data_in_reg = DFFE(WC1_q_b[0]_PORT_A_data_in, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[0]_PORT_A_address_reg = DFFE(WC1_q_b[0]_PORT_A_address, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[0]_PORT_B_address_reg = DFFE(WC1_q_b[0]_PORT_B_address, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[0]_PORT_A_write_enable_reg = DFFE(WC1_q_b[0]_PORT_A_write_enable, WC1_q_b[0]_clock_0, , , );
WC1_q_b[0]_PORT_B_read_enable = VCC;
WC1_q_b[0]_PORT_B_read_enable_reg = DFFE(WC1_q_b[0]_PORT_B_read_enable, WC1_q_b[0]_clock_1, , , );
WC1_q_b[0]_clock_0 = CLOCK_50;
WC1_q_b[0]_clock_1 = CLOCK_50;
WC1_q_b[0]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[0]_PORT_B_data_out = MEMORY(WC1_q_b[0]_PORT_A_data_in_reg, , WC1_q_b[0]_PORT_A_address_reg, WC1_q_b[0]_PORT_B_address_reg, WC1_q_b[0]_PORT_A_write_enable_reg, , , WC1_q_b[0]_PORT_B_read_enable_reg, , , WC1_q_b[0]_clock_0, WC1_q_b[0]_clock_1, WC1_q_b[0]_clock_enable_0, , , , , );
WC1_q_b[0] = WC1_q_b[0]_PORT_B_data_out[0];


--WC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[31]_PORT_A_data_in = QC1L832;
WC2_q_b[31]_PORT_A_data_in_reg = DFFE(WC2_q_b[31]_PORT_A_data_in, WC2_q_b[31]_clock_0, , , );
WC2_q_b[31]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[31]_PORT_A_address_reg = DFFE(WC2_q_b[31]_PORT_A_address, WC2_q_b[31]_clock_0, , , );
WC2_q_b[31]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[31]_PORT_B_address_reg = DFFE(WC2_q_b[31]_PORT_B_address, WC2_q_b[31]_clock_1, , , );
WC2_q_b[31]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[31]_PORT_A_write_enable_reg = DFFE(WC2_q_b[31]_PORT_A_write_enable, WC2_q_b[31]_clock_0, , , );
WC2_q_b[31]_PORT_B_read_enable = VCC;
WC2_q_b[31]_PORT_B_read_enable_reg = DFFE(WC2_q_b[31]_PORT_B_read_enable, WC2_q_b[31]_clock_1, , , );
WC2_q_b[31]_clock_0 = CLOCK_50;
WC2_q_b[31]_clock_1 = CLOCK_50;
WC2_q_b[31]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[31]_PORT_B_data_out = MEMORY(WC2_q_b[31]_PORT_A_data_in_reg, , WC2_q_b[31]_PORT_A_address_reg, WC2_q_b[31]_PORT_B_address_reg, WC2_q_b[31]_PORT_A_write_enable_reg, , , WC2_q_b[31]_PORT_B_read_enable_reg, , , WC2_q_b[31]_clock_0, WC2_q_b[31]_clock_1, WC2_q_b[31]_clock_enable_0, , , , , );
WC2_q_b[31] = WC2_q_b[31]_PORT_B_data_out[0];


--WC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[31]_PORT_A_data_in = QC1L832;
WC1_q_b[31]_PORT_A_data_in_reg = DFFE(WC1_q_b[31]_PORT_A_data_in, WC1_q_b[31]_clock_0, , , );
WC1_q_b[31]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[31]_PORT_A_address_reg = DFFE(WC1_q_b[31]_PORT_A_address, WC1_q_b[31]_clock_0, , , );
WC1_q_b[31]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[31]_PORT_B_address_reg = DFFE(WC1_q_b[31]_PORT_B_address, WC1_q_b[31]_clock_1, , , );
WC1_q_b[31]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[31]_PORT_A_write_enable_reg = DFFE(WC1_q_b[31]_PORT_A_write_enable, WC1_q_b[31]_clock_0, , , );
WC1_q_b[31]_PORT_B_read_enable = VCC;
WC1_q_b[31]_PORT_B_read_enable_reg = DFFE(WC1_q_b[31]_PORT_B_read_enable, WC1_q_b[31]_clock_1, , , );
WC1_q_b[31]_clock_0 = CLOCK_50;
WC1_q_b[31]_clock_1 = CLOCK_50;
WC1_q_b[31]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[31]_PORT_B_data_out = MEMORY(WC1_q_b[31]_PORT_A_data_in_reg, , WC1_q_b[31]_PORT_A_address_reg, WC1_q_b[31]_PORT_B_address_reg, WC1_q_b[31]_PORT_A_write_enable_reg, , , WC1_q_b[31]_PORT_B_read_enable_reg, , , WC1_q_b[31]_clock_0, WC1_q_b[31]_clock_1, WC1_q_b[31]_clock_enable_0, , , , , );
WC1_q_b[31] = WC1_q_b[31]_PORT_B_data_out[0];


--WC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC2_q_b[30]_PORT_A_data_in = QC1L831;
WC2_q_b[30]_PORT_A_data_in_reg = DFFE(WC2_q_b[30]_PORT_A_data_in, WC2_q_b[30]_clock_0, , , );
WC2_q_b[30]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC2_q_b[30]_PORT_A_address_reg = DFFE(WC2_q_b[30]_PORT_A_address, WC2_q_b[30]_clock_0, , , );
WC2_q_b[30]_PORT_B_address = BUS(QC1_D_iw[22], QC1_D_iw[23], QC1_D_iw[24], QC1_D_iw[25], QC1_D_iw[26]);
WC2_q_b[30]_PORT_B_address_reg = DFFE(WC2_q_b[30]_PORT_B_address, WC2_q_b[30]_clock_1, , , );
WC2_q_b[30]_PORT_A_write_enable = QC1_W_rf_wren;
WC2_q_b[30]_PORT_A_write_enable_reg = DFFE(WC2_q_b[30]_PORT_A_write_enable, WC2_q_b[30]_clock_0, , , );
WC2_q_b[30]_PORT_B_read_enable = VCC;
WC2_q_b[30]_PORT_B_read_enable_reg = DFFE(WC2_q_b[30]_PORT_B_read_enable, WC2_q_b[30]_clock_1, , , );
WC2_q_b[30]_clock_0 = CLOCK_50;
WC2_q_b[30]_clock_1 = CLOCK_50;
WC2_q_b[30]_clock_enable_0 = QC1_W_rf_wren;
WC2_q_b[30]_PORT_B_data_out = MEMORY(WC2_q_b[30]_PORT_A_data_in_reg, , WC2_q_b[30]_PORT_A_address_reg, WC2_q_b[30]_PORT_B_address_reg, WC2_q_b[30]_PORT_A_write_enable_reg, , , WC2_q_b[30]_PORT_B_read_enable_reg, , , WC2_q_b[30]_clock_0, WC2_q_b[30]_clock_1, WC2_q_b[30]_clock_enable_0, , , , , );
WC2_q_b[30] = WC2_q_b[30]_PORT_B_data_out[0];


--WC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
WC1_q_b[30]_PORT_A_data_in = QC1L831;
WC1_q_b[30]_PORT_A_data_in_reg = DFFE(WC1_q_b[30]_PORT_A_data_in, WC1_q_b[30]_clock_0, , , );
WC1_q_b[30]_PORT_A_address = BUS(QC1_R_dst_regnum[0], QC1_R_dst_regnum[1], QC1_R_dst_regnum[2], QC1_R_dst_regnum[3], QC1_R_dst_regnum[4]);
WC1_q_b[30]_PORT_A_address_reg = DFFE(WC1_q_b[30]_PORT_A_address, WC1_q_b[30]_clock_0, , , );
WC1_q_b[30]_PORT_B_address = BUS(QC1_D_iw[27], QC1_D_iw[28], QC1_D_iw[29], QC1_D_iw[30], QC1_D_iw[31]);
WC1_q_b[30]_PORT_B_address_reg = DFFE(WC1_q_b[30]_PORT_B_address, WC1_q_b[30]_clock_1, , , );
WC1_q_b[30]_PORT_A_write_enable = QC1_W_rf_wren;
WC1_q_b[30]_PORT_A_write_enable_reg = DFFE(WC1_q_b[30]_PORT_A_write_enable, WC1_q_b[30]_clock_0, , , );
WC1_q_b[30]_PORT_B_read_enable = VCC;
WC1_q_b[30]_PORT_B_read_enable_reg = DFFE(WC1_q_b[30]_PORT_B_read_enable, WC1_q_b[30]_clock_1, , , );
WC1_q_b[30]_clock_0 = CLOCK_50;
WC1_q_b[30]_clock_1 = CLOCK_50;
WC1_q_b[30]_clock_enable_0 = QC1_W_rf_wren;
WC1_q_b[30]_PORT_B_data_out = MEMORY(WC1_q_b[30]_PORT_A_data_in_reg, , WC1_q_b[30]_PORT_A_address_reg, WC1_q_b[30]_PORT_B_address_reg, WC1_q_b[30]_PORT_A_write_enable_reg, , , WC1_q_b[30]_PORT_B_read_enable_reg, , , WC1_q_b[30]_clock_0, WC1_q_b[30]_clock_1, WC1_q_b[30]_clock_enable_0, , , , , );
WC1_q_b[30] = WC1_q_b[30]_PORT_B_data_out[0];


--QC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

QC1_E_shift_rot_result[31] = DFFEAS(QC1L462, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[31],  ,  , QC1_E_new_inst);


--QC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
QC1L139_adder_eqn = ( QC1_E_alu_sub ) + ( VCC ) + ( !VCC );
QC1L139 = CARRY(QC1L139_adder_eqn);


--TC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

TC1_readdata[22] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[22],  ,  , !TC1_address[8]);


--QC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

QC1_d_writedata[22] = DFFEAS(WC2_q_b[6], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[22],  ,  , QC1L531);


--TC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

TC1_readdata[23] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[23],  ,  , !TC1_address[8]);


--QC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

QC1_d_writedata[23] = DFFEAS(WC2_q_b[7], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[23],  ,  , QC1L531);


--TC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

TC1_readdata[24] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[24],  ,  , !TC1_address[8]);


--TC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

TC1_readdata[25] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[25],  ,  , !TC1_address[8]);


--TC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

TC1_readdata[26] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[26],  ,  , !TC1_address[8]);


--TC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

TC1_readdata[11] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[11],  ,  , !TC1_address[8]);


--QC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

QC1_d_writedata[11] = DFFEAS(WC2_q_b[3], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[11],  ,  , QC1L234);


--TC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

TC1_readdata[12] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[12],  ,  , !TC1_address[8]);


--QC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

QC1_d_writedata[12] = DFFEAS(WC2_q_b[4], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[12],  ,  , QC1L234);


--TC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

TC1_readdata[13] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[13],  ,  , !TC1_address[8]);


--QC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

QC1_d_writedata[13] = DFFEAS(WC2_q_b[5], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[13],  ,  , QC1L234);


--TC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

TC1_readdata[14] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[14],  ,  , !TC1_address[8]);


--QC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

QC1_d_writedata[14] = DFFEAS(WC2_q_b[6], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[14],  ,  , QC1L234);


--TC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

TC1_readdata[15] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[15],  ,  , !TC1_address[8]);


--QC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

QC1_d_writedata[15] = DFFEAS(WC2_q_b[7], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[15],  ,  , QC1L234);


--TC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

TC1_readdata[16] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[16],  ,  , !TC1_address[8]);


--QC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

QC1_d_writedata[16] = DFFEAS(WC2_q_b[0], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[16],  ,  , QC1L531);


--TC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

TC1_readdata[1] = DFFEAS(TC1L51, CLOCK_50,  ,  ,  , VD1_q_a[1],  ,  , !TC1_address[8]);


--TC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

TC1_readdata[2] = DFFEAS(TC1L52, CLOCK_50,  ,  ,  , VD1_q_a[2],  ,  , !TC1_address[8]);


--TC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

TC1_readdata[3] = DFFEAS(TC1L53, CLOCK_50,  ,  ,  , VD1_q_a[3],  ,  , !TC1_address[8]);


--TC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

TC1_readdata[4] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[4],  ,  , !TC1_address[8]);


--TC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

TC1_readdata[5] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[5],  ,  , !TC1_address[8]);


--TC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

TC1_readdata[9] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[9],  ,  , !TC1_address[8]);


--QC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

QC1_d_writedata[9] = DFFEAS(WC2_q_b[1], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[9],  ,  , QC1L234);


--WD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[27]_PORT_A_data_in = TB2L51;
WD1_q_a[27]_PORT_A_data_in_reg = DFFE(WD1_q_a[27]_PORT_A_data_in, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[27]_PORT_A_address_reg = DFFE(WD1_q_a[27]_PORT_A_address, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_write_enable = !W1L2;
WD1_q_a[27]_PORT_A_write_enable_reg = DFFE(WD1_q_a[27]_PORT_A_write_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_read_enable = W1L2;
WD1_q_a[27]_PORT_A_read_enable_reg = DFFE(WD1_q_a[27]_PORT_A_read_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[27]_PORT_A_byte_mask, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_clock_0 = CLOCK_50;
WD1_q_a[27]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[27]_PORT_A_data_out = MEMORY(WD1_q_a[27]_PORT_A_data_in_reg, , WD1_q_a[27]_PORT_A_address_reg, , WD1_q_a[27]_PORT_A_write_enable_reg, WD1_q_a[27]_PORT_A_read_enable_reg, , , WD1_q_a[27]_PORT_A_byte_mask_reg, , WD1_q_a[27]_clock_0, , WD1_q_a[27]_clock_enable_0, , , , , );
WD1_q_a[27] = WD1_q_a[27]_PORT_A_data_out[0];


--WD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[28]_PORT_A_data_in = TB2L52;
WD1_q_a[28]_PORT_A_data_in_reg = DFFE(WD1_q_a[28]_PORT_A_data_in, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[28]_PORT_A_address_reg = DFFE(WD1_q_a[28]_PORT_A_address, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_write_enable = !W1L2;
WD1_q_a[28]_PORT_A_write_enable_reg = DFFE(WD1_q_a[28]_PORT_A_write_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_read_enable = W1L2;
WD1_q_a[28]_PORT_A_read_enable_reg = DFFE(WD1_q_a[28]_PORT_A_read_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[28]_PORT_A_byte_mask, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_clock_0 = CLOCK_50;
WD1_q_a[28]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[28]_PORT_A_data_out = MEMORY(WD1_q_a[28]_PORT_A_data_in_reg, , WD1_q_a[28]_PORT_A_address_reg, , WD1_q_a[28]_PORT_A_write_enable_reg, WD1_q_a[28]_PORT_A_read_enable_reg, , , WD1_q_a[28]_PORT_A_byte_mask_reg, , WD1_q_a[28]_clock_0, , WD1_q_a[28]_clock_enable_0, , , , , );
WD1_q_a[28] = WD1_q_a[28]_PORT_A_data_out[0];


--WD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[29]_PORT_A_data_in = TB2L53;
WD1_q_a[29]_PORT_A_data_in_reg = DFFE(WD1_q_a[29]_PORT_A_data_in, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[29]_PORT_A_address_reg = DFFE(WD1_q_a[29]_PORT_A_address, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_write_enable = !W1L2;
WD1_q_a[29]_PORT_A_write_enable_reg = DFFE(WD1_q_a[29]_PORT_A_write_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_read_enable = W1L2;
WD1_q_a[29]_PORT_A_read_enable_reg = DFFE(WD1_q_a[29]_PORT_A_read_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[29]_PORT_A_byte_mask, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_clock_0 = CLOCK_50;
WD1_q_a[29]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[29]_PORT_A_data_out = MEMORY(WD1_q_a[29]_PORT_A_data_in_reg, , WD1_q_a[29]_PORT_A_address_reg, , WD1_q_a[29]_PORT_A_write_enable_reg, WD1_q_a[29]_PORT_A_read_enable_reg, , , WD1_q_a[29]_PORT_A_byte_mask_reg, , WD1_q_a[29]_clock_0, , WD1_q_a[29]_clock_enable_0, , , , , );
WD1_q_a[29] = WD1_q_a[29]_PORT_A_data_out[0];


--WD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[30]_PORT_A_data_in = TB2L54;
WD1_q_a[30]_PORT_A_data_in_reg = DFFE(WD1_q_a[30]_PORT_A_data_in, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[30]_PORT_A_address_reg = DFFE(WD1_q_a[30]_PORT_A_address, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_write_enable = !W1L2;
WD1_q_a[30]_PORT_A_write_enable_reg = DFFE(WD1_q_a[30]_PORT_A_write_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_read_enable = W1L2;
WD1_q_a[30]_PORT_A_read_enable_reg = DFFE(WD1_q_a[30]_PORT_A_read_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[30]_PORT_A_byte_mask, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_clock_0 = CLOCK_50;
WD1_q_a[30]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[30]_PORT_A_data_out = MEMORY(WD1_q_a[30]_PORT_A_data_in_reg, , WD1_q_a[30]_PORT_A_address_reg, , WD1_q_a[30]_PORT_A_write_enable_reg, WD1_q_a[30]_PORT_A_read_enable_reg, , , WD1_q_a[30]_PORT_A_byte_mask_reg, , WD1_q_a[30]_clock_0, , WD1_q_a[30]_clock_enable_0, , , , , );
WD1_q_a[30] = WD1_q_a[30]_PORT_A_data_out[0];


--WD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[31]_PORT_A_data_in = TB2L55;
WD1_q_a[31]_PORT_A_data_in_reg = DFFE(WD1_q_a[31]_PORT_A_data_in, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_address = BUS(TB2_src_data[38], TB2_src_data[39], TB2_src_data[40], TB2_src_data[41], TB2_src_data[42], TB2_src_data[43], TB2_src_data[44], TB2_src_data[45], TB2_src_data[46], TB2_src_data[47], TB2_src_data[48], TB2_src_data[49], TB2_src_data[50]);
WD1_q_a[31]_PORT_A_address_reg = DFFE(WD1_q_a[31]_PORT_A_address, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_write_enable = !W1L2;
WD1_q_a[31]_PORT_A_write_enable_reg = DFFE(WD1_q_a[31]_PORT_A_write_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_read_enable = W1L2;
WD1_q_a[31]_PORT_A_read_enable_reg = DFFE(WD1_q_a[31]_PORT_A_read_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_byte_mask = TB2_src_data[35];
WD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[31]_PORT_A_byte_mask, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_clock_0 = CLOCK_50;
WD1_q_a[31]_clock_enable_0 = !Y1_r_early_rst;
WD1_q_a[31]_PORT_A_data_out = MEMORY(WD1_q_a[31]_PORT_A_data_in_reg, , WD1_q_a[31]_PORT_A_address_reg, , WD1_q_a[31]_PORT_A_write_enable_reg, WD1_q_a[31]_PORT_A_read_enable_reg, , , WD1_q_a[31]_PORT_A_byte_mask_reg, , WD1_q_a[31]_clock_0, , WD1_q_a[31]_clock_enable_0, , , , , );
WD1_q_a[31] = WD1_q_a[31]_PORT_A_data_out[0];


--TC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

TC1_readdata[10] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[10],  ,  , !TC1_address[8]);


--QC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

QC1_d_writedata[10] = DFFEAS(WC2_q_b[2], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[10],  ,  , QC1L234);


--TC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

TC1_readdata[8] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[8],  ,  , !TC1_address[8]);


--QC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

QC1_d_writedata[8] = DFFEAS(WC2_q_b[0], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[8],  ,  , QC1L234);


--TC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

TC1_readdata[18] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[18],  ,  , !TC1_address[8]);


--QC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

QC1_d_writedata[18] = DFFEAS(WC2_q_b[2], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[18],  ,  , QC1L531);


--TC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

TC1_readdata[17] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[17],  ,  , !TC1_address[8]);


--QC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

QC1_d_writedata[17] = DFFEAS(WC2_q_b[1], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[17],  ,  , QC1L531);


--WB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

WB1_av_readdata_pre[7] = DFFEAS(A1L235, CLOCK_50, !Y1_r_sync_rst,  ,  , LB2_q_b[7],  ,  , T1_read_0);


--TC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

TC1_readdata[19] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[19],  ,  , !TC1_address[8]);


--QC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

QC1_d_writedata[19] = DFFEAS(WC2_q_b[3], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[19],  ,  , QC1L531);


--TC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

TC1_readdata[21] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[21],  ,  , !TC1_address[8]);


--QC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

QC1_d_writedata[21] = DFFEAS(WC2_q_b[5], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[21],  ,  , QC1L531);


--TC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

TC1_readdata[20] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[20],  ,  , !TC1_address[8]);


--QC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

QC1_d_writedata[20] = DFFEAS(WC2_q_b[4], CLOCK_50, !Y1_r_sync_rst,  ,  , WC2_q_b[20],  ,  , QC1L531);


--QC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

QC1_E_shift_rot_result[19] = DFFEAS(QC1L450, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[19],  ,  , QC1_E_new_inst);


--WB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

WB1_av_readdata_pre[16] = DFFEAS(T1L30, CLOCK_50, !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[0],  ,  , T1_read_0);


--QC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

QC1_av_ld_byte3_data[0] = DFFEAS(EC1L25, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--TC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

TC1_readdata[6] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[6],  ,  , !TC1_address[8]);


--TC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

TC1_readdata[7] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[7],  ,  , !TC1_address[8]);


--MD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

MD1_sr[17] = DFFEAS(MD1L65, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--JD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

JD1_MonAReg[10] = DFFEAS(JD1L3, CLOCK_50,  ,  , LD1L49, LD1_jdo[17],  ,  , LD1_take_action_ocimem_a);


--JD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
JD1L19_adder_eqn = ( JD1_MonAReg[9] ) + ( GND ) + ( JD1L36 );
JD1L19 = SUM(JD1L19_adder_eqn);

--JD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
JD1L20_adder_eqn = ( JD1_MonAReg[9] ) + ( GND ) + ( JD1L36 );
JD1L20 = CARRY(JD1L20_adder_eqn);


--LB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[1]_PORT_A_data_in = BB1_wdata[1];
LB2_q_b[1]_PORT_A_data_in_reg = DFFE(LB2_q_b[1]_PORT_A_data_in, LB2_q_b[1]_clock_0, , , );
LB2_q_b[1]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[1]_PORT_A_address_reg = DFFE(LB2_q_b[1]_PORT_A_address, LB2_q_b[1]_clock_0, , , );
LB2_q_b[1]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[1]_PORT_B_address_reg = DFFE(LB2_q_b[1]_PORT_B_address, LB2_q_b[1]_clock_1, , , LB2_q_b[1]_clock_enable_1);
LB2_q_b[1]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[1]_PORT_A_write_enable_reg = DFFE(LB2_q_b[1]_PORT_A_write_enable, LB2_q_b[1]_clock_0, , , );
LB2_q_b[1]_PORT_B_read_enable = VCC;
LB2_q_b[1]_PORT_B_read_enable_reg = DFFE(LB2_q_b[1]_PORT_B_read_enable, LB2_q_b[1]_clock_1, , , LB2_q_b[1]_clock_enable_1);
LB2_q_b[1]_clock_0 = CLOCK_50;
LB2_q_b[1]_clock_1 = CLOCK_50;
LB2_q_b[1]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[1]_clock_enable_1 = T1L75;
LB2_q_b[1]_PORT_B_data_out = MEMORY(LB2_q_b[1]_PORT_A_data_in_reg, , LB2_q_b[1]_PORT_A_address_reg, LB2_q_b[1]_PORT_B_address_reg, LB2_q_b[1]_PORT_A_write_enable_reg, , , LB2_q_b[1]_PORT_B_read_enable_reg, , , LB2_q_b[1]_clock_0, LB2_q_b[1]_clock_1, LB2_q_b[1]_clock_enable_0, LB2_q_b[1]_clock_enable_1, , , , );
LB2_q_b[1] = LB2_q_b[1]_PORT_B_data_out[0];


--LB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[2]_PORT_A_data_in = BB1_wdata[2];
LB2_q_b[2]_PORT_A_data_in_reg = DFFE(LB2_q_b[2]_PORT_A_data_in, LB2_q_b[2]_clock_0, , , );
LB2_q_b[2]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[2]_PORT_A_address_reg = DFFE(LB2_q_b[2]_PORT_A_address, LB2_q_b[2]_clock_0, , , );
LB2_q_b[2]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[2]_PORT_B_address_reg = DFFE(LB2_q_b[2]_PORT_B_address, LB2_q_b[2]_clock_1, , , LB2_q_b[2]_clock_enable_1);
LB2_q_b[2]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[2]_PORT_A_write_enable_reg = DFFE(LB2_q_b[2]_PORT_A_write_enable, LB2_q_b[2]_clock_0, , , );
LB2_q_b[2]_PORT_B_read_enable = VCC;
LB2_q_b[2]_PORT_B_read_enable_reg = DFFE(LB2_q_b[2]_PORT_B_read_enable, LB2_q_b[2]_clock_1, , , LB2_q_b[2]_clock_enable_1);
LB2_q_b[2]_clock_0 = CLOCK_50;
LB2_q_b[2]_clock_1 = CLOCK_50;
LB2_q_b[2]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[2]_clock_enable_1 = T1L75;
LB2_q_b[2]_PORT_B_data_out = MEMORY(LB2_q_b[2]_PORT_A_data_in_reg, , LB2_q_b[2]_PORT_A_address_reg, LB2_q_b[2]_PORT_B_address_reg, LB2_q_b[2]_PORT_A_write_enable_reg, , , LB2_q_b[2]_PORT_B_read_enable_reg, , , LB2_q_b[2]_clock_0, LB2_q_b[2]_clock_1, LB2_q_b[2]_clock_enable_0, LB2_q_b[2]_clock_enable_1, , , , );
LB2_q_b[2] = LB2_q_b[2]_PORT_B_data_out[0];


--LB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[3]_PORT_A_data_in = BB1_wdata[3];
LB2_q_b[3]_PORT_A_data_in_reg = DFFE(LB2_q_b[3]_PORT_A_data_in, LB2_q_b[3]_clock_0, , , );
LB2_q_b[3]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[3]_PORT_A_address_reg = DFFE(LB2_q_b[3]_PORT_A_address, LB2_q_b[3]_clock_0, , , );
LB2_q_b[3]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[3]_PORT_B_address_reg = DFFE(LB2_q_b[3]_PORT_B_address, LB2_q_b[3]_clock_1, , , LB2_q_b[3]_clock_enable_1);
LB2_q_b[3]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[3]_PORT_A_write_enable_reg = DFFE(LB2_q_b[3]_PORT_A_write_enable, LB2_q_b[3]_clock_0, , , );
LB2_q_b[3]_PORT_B_read_enable = VCC;
LB2_q_b[3]_PORT_B_read_enable_reg = DFFE(LB2_q_b[3]_PORT_B_read_enable, LB2_q_b[3]_clock_1, , , LB2_q_b[3]_clock_enable_1);
LB2_q_b[3]_clock_0 = CLOCK_50;
LB2_q_b[3]_clock_1 = CLOCK_50;
LB2_q_b[3]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[3]_clock_enable_1 = T1L75;
LB2_q_b[3]_PORT_B_data_out = MEMORY(LB2_q_b[3]_PORT_A_data_in_reg, , LB2_q_b[3]_PORT_A_address_reg, LB2_q_b[3]_PORT_B_address_reg, LB2_q_b[3]_PORT_A_write_enable_reg, , , LB2_q_b[3]_PORT_B_read_enable_reg, , , LB2_q_b[3]_clock_0, LB2_q_b[3]_clock_1, LB2_q_b[3]_clock_enable_0, LB2_q_b[3]_clock_enable_1, , , , );
LB2_q_b[3] = LB2_q_b[3]_PORT_B_data_out[0];


--LB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[4]_PORT_A_data_in = BB1_wdata[4];
LB2_q_b[4]_PORT_A_data_in_reg = DFFE(LB2_q_b[4]_PORT_A_data_in, LB2_q_b[4]_clock_0, , , );
LB2_q_b[4]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[4]_PORT_A_address_reg = DFFE(LB2_q_b[4]_PORT_A_address, LB2_q_b[4]_clock_0, , , );
LB2_q_b[4]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[4]_PORT_B_address_reg = DFFE(LB2_q_b[4]_PORT_B_address, LB2_q_b[4]_clock_1, , , LB2_q_b[4]_clock_enable_1);
LB2_q_b[4]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[4]_PORT_A_write_enable_reg = DFFE(LB2_q_b[4]_PORT_A_write_enable, LB2_q_b[4]_clock_0, , , );
LB2_q_b[4]_PORT_B_read_enable = VCC;
LB2_q_b[4]_PORT_B_read_enable_reg = DFFE(LB2_q_b[4]_PORT_B_read_enable, LB2_q_b[4]_clock_1, , , LB2_q_b[4]_clock_enable_1);
LB2_q_b[4]_clock_0 = CLOCK_50;
LB2_q_b[4]_clock_1 = CLOCK_50;
LB2_q_b[4]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[4]_clock_enable_1 = T1L75;
LB2_q_b[4]_PORT_B_data_out = MEMORY(LB2_q_b[4]_PORT_A_data_in_reg, , LB2_q_b[4]_PORT_A_address_reg, LB2_q_b[4]_PORT_B_address_reg, LB2_q_b[4]_PORT_A_write_enable_reg, , , LB2_q_b[4]_PORT_B_read_enable_reg, , , LB2_q_b[4]_clock_0, LB2_q_b[4]_clock_1, LB2_q_b[4]_clock_enable_0, LB2_q_b[4]_clock_enable_1, , , , );
LB2_q_b[4] = LB2_q_b[4]_PORT_B_data_out[0];


--LB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[5]_PORT_A_data_in = BB1_wdata[5];
LB2_q_b[5]_PORT_A_data_in_reg = DFFE(LB2_q_b[5]_PORT_A_data_in, LB2_q_b[5]_clock_0, , , );
LB2_q_b[5]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[5]_PORT_A_address_reg = DFFE(LB2_q_b[5]_PORT_A_address, LB2_q_b[5]_clock_0, , , );
LB2_q_b[5]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[5]_PORT_B_address_reg = DFFE(LB2_q_b[5]_PORT_B_address, LB2_q_b[5]_clock_1, , , LB2_q_b[5]_clock_enable_1);
LB2_q_b[5]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[5]_PORT_A_write_enable_reg = DFFE(LB2_q_b[5]_PORT_A_write_enable, LB2_q_b[5]_clock_0, , , );
LB2_q_b[5]_PORT_B_read_enable = VCC;
LB2_q_b[5]_PORT_B_read_enable_reg = DFFE(LB2_q_b[5]_PORT_B_read_enable, LB2_q_b[5]_clock_1, , , LB2_q_b[5]_clock_enable_1);
LB2_q_b[5]_clock_0 = CLOCK_50;
LB2_q_b[5]_clock_1 = CLOCK_50;
LB2_q_b[5]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[5]_clock_enable_1 = T1L75;
LB2_q_b[5]_PORT_B_data_out = MEMORY(LB2_q_b[5]_PORT_A_data_in_reg, , LB2_q_b[5]_PORT_A_address_reg, LB2_q_b[5]_PORT_B_address_reg, LB2_q_b[5]_PORT_A_write_enable_reg, , , LB2_q_b[5]_PORT_B_read_enable_reg, , , LB2_q_b[5]_clock_0, LB2_q_b[5]_clock_1, LB2_q_b[5]_clock_enable_0, LB2_q_b[5]_clock_enable_1, , , , );
LB2_q_b[5] = LB2_q_b[5]_PORT_B_data_out[0];


--LB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[6]_PORT_A_data_in = BB1_wdata[6];
LB2_q_b[6]_PORT_A_data_in_reg = DFFE(LB2_q_b[6]_PORT_A_data_in, LB2_q_b[6]_clock_0, , , );
LB2_q_b[6]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[6]_PORT_A_address_reg = DFFE(LB2_q_b[6]_PORT_A_address, LB2_q_b[6]_clock_0, , , );
LB2_q_b[6]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[6]_PORT_B_address_reg = DFFE(LB2_q_b[6]_PORT_B_address, LB2_q_b[6]_clock_1, , , LB2_q_b[6]_clock_enable_1);
LB2_q_b[6]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[6]_PORT_A_write_enable_reg = DFFE(LB2_q_b[6]_PORT_A_write_enable, LB2_q_b[6]_clock_0, , , );
LB2_q_b[6]_PORT_B_read_enable = VCC;
LB2_q_b[6]_PORT_B_read_enable_reg = DFFE(LB2_q_b[6]_PORT_B_read_enable, LB2_q_b[6]_clock_1, , , LB2_q_b[6]_clock_enable_1);
LB2_q_b[6]_clock_0 = CLOCK_50;
LB2_q_b[6]_clock_1 = CLOCK_50;
LB2_q_b[6]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[6]_clock_enable_1 = T1L75;
LB2_q_b[6]_PORT_B_data_out = MEMORY(LB2_q_b[6]_PORT_A_data_in_reg, , LB2_q_b[6]_PORT_A_address_reg, LB2_q_b[6]_PORT_B_address_reg, LB2_q_b[6]_PORT_A_write_enable_reg, , , LB2_q_b[6]_PORT_B_read_enable_reg, , , LB2_q_b[6]_clock_0, LB2_q_b[6]_clock_1, LB2_q_b[6]_clock_enable_0, LB2_q_b[6]_clock_enable_1, , , , );
LB2_q_b[6] = LB2_q_b[6]_PORT_B_data_out[0];


--LB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[0]_PORT_A_data_in = QC1_d_writedata[0];
LB1_q_b[0]_PORT_A_data_in_reg = DFFE(LB1_q_b[0]_PORT_A_data_in, LB1_q_b[0]_clock_0, , , );
LB1_q_b[0]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[0]_PORT_A_address_reg = DFFE(LB1_q_b[0]_PORT_A_address, LB1_q_b[0]_clock_0, , , );
LB1_q_b[0]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[0]_PORT_B_address_reg = DFFE(LB1_q_b[0]_PORT_B_address, LB1_q_b[0]_clock_1, , , LB1_q_b[0]_clock_enable_1);
LB1_q_b[0]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[0]_PORT_A_write_enable_reg = DFFE(LB1_q_b[0]_PORT_A_write_enable, LB1_q_b[0]_clock_0, , , );
LB1_q_b[0]_PORT_B_read_enable = VCC;
LB1_q_b[0]_PORT_B_read_enable_reg = DFFE(LB1_q_b[0]_PORT_B_read_enable, LB1_q_b[0]_clock_1, , , LB1_q_b[0]_clock_enable_1);
LB1_q_b[0]_clock_0 = CLOCK_50;
LB1_q_b[0]_clock_1 = CLOCK_50;
LB1_q_b[0]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[0]_clock_enable_1 = T1L85;
LB1_q_b[0]_PORT_B_data_out = MEMORY(LB1_q_b[0]_PORT_A_data_in_reg, , LB1_q_b[0]_PORT_A_address_reg, LB1_q_b[0]_PORT_B_address_reg, LB1_q_b[0]_PORT_A_write_enable_reg, , , LB1_q_b[0]_PORT_B_read_enable_reg, , , LB1_q_b[0]_clock_0, LB1_q_b[0]_clock_1, LB1_q_b[0]_clock_enable_0, LB1_q_b[0]_clock_enable_1, , , , );
LB1_q_b[0] = LB1_q_b[0]_PORT_B_data_out[0];


--BB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

BB1_count[6] = AMPP_FUNCTION(A1L144, BB1_count[5], !A1L136, !A1L142, BB1L57);


--MD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

MD1_sr[25] = DFFEAS(MD1L66, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--MD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

MD1_sr[5] = DFFEAS(MD1L67, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--ZC1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

ZC1_break_readreg[3] = DFFEAS(LD1_jdo[3], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

JD1_MonDReg[3] = DFFEAS(LD1_jdo[6], CLOCK_50,  ,  , JD1L50, VD1_q_a[3],  , JD1L78, !LD1_take_action_ocimem_b);


--VD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[2]_PORT_A_data_in = JD1L131;
VD1_q_a[2]_PORT_A_data_in_reg = DFFE(VD1_q_a[2]_PORT_A_data_in, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[2]_PORT_A_address_reg = DFFE(VD1_q_a[2]_PORT_A_address, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_write_enable = JD1L161;
VD1_q_a[2]_PORT_A_write_enable_reg = DFFE(VD1_q_a[2]_PORT_A_write_enable, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_read_enable = !JD1L161;
VD1_q_a[2]_PORT_A_read_enable_reg = DFFE(VD1_q_a[2]_PORT_A_read_enable, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_PORT_A_byte_mask = JD1L124;
VD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[2]_PORT_A_byte_mask, VD1_q_a[2]_clock_0, , , VD1_q_a[2]_clock_enable_0);
VD1_q_a[2]_clock_0 = CLOCK_50;
VD1_q_a[2]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[2]_PORT_A_data_out = MEMORY(VD1_q_a[2]_PORT_A_data_in_reg, , VD1_q_a[2]_PORT_A_address_reg, , VD1_q_a[2]_PORT_A_write_enable_reg, VD1_q_a[2]_PORT_A_read_enable_reg, , , VD1_q_a[2]_PORT_A_byte_mask_reg, , VD1_q_a[2]_clock_0, , VD1_q_a[2]_clock_enable_0, , , , , );
VD1_q_a[2] = VD1_q_a[2]_PORT_A_data_out[0];


--JD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
JD1L23_adder_eqn = ( JD1_MonAReg[5] ) + ( GND ) + ( JD1L12 );
JD1L23 = SUM(JD1L23_adder_eqn);

--JD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
JD1L24_adder_eqn = ( JD1_MonAReg[5] ) + ( GND ) + ( JD1L12 );
JD1L24 = CARRY(JD1L24_adder_eqn);


--JD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
JD1L27_adder_eqn = ( JD1_MonAReg[6] ) + ( GND ) + ( JD1L24 );
JD1L27 = SUM(JD1L27_adder_eqn);

--JD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
JD1L28_adder_eqn = ( JD1_MonAReg[6] ) + ( GND ) + ( JD1L24 );
JD1L28 = CARRY(JD1L28_adder_eqn);


--JD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
JD1L31_adder_eqn = ( JD1_MonAReg[7] ) + ( GND ) + ( JD1L28 );
JD1L31 = SUM(JD1L31_adder_eqn);

--JD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
JD1L32_adder_eqn = ( JD1_MonAReg[7] ) + ( GND ) + ( JD1L28 );
JD1L32 = CARRY(JD1L32_adder_eqn);


--JD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
JD1L35_adder_eqn = ( JD1_MonAReg[8] ) + ( GND ) + ( JD1L32 );
JD1L35 = SUM(JD1L35_adder_eqn);

--JD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
JD1L36_adder_eqn = ( JD1_MonAReg[8] ) + ( GND ) + ( JD1L32 );
JD1L36 = CARRY(JD1L36_adder_eqn);


--MD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

MD1_sr[26] = DFFEAS(MD1L68, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--MD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

MD1_sr[28] = DFFEAS(MD1L69, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--MD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

MD1_sr[27] = DFFEAS(MD1L70, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--cntr[20] is cntr[20]
--register power-up is low

cntr[20] = DFFEAS(A1L18, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L22 is Add0~21
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--sw_d2[0] is sw_d2[0]
--register power-up is low

sw_d2[0] = DFFEAS(sw_d1[0], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--QC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
QC1L142_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[30]) ) + ( QC1_E_src1[30] ) + ( QC1L147 );
QC1L142 = SUM(QC1L142_adder_eqn);

--QC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
QC1L143_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[30]) ) + ( QC1_E_src1[30] ) + ( QC1L147 );
QC1L143 = CARRY(QC1L143_adder_eqn);


--QC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

QC1_W_alu_result[24] = DFFEAS(QC1L334, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

QC1_W_alu_result[22] = DFFEAS(QC1L332, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

QC1_W_alu_result[21] = DFFEAS(QC1L331, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

QC1_W_alu_result[20] = DFFEAS(QC1L330, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

QC1_W_alu_result[19] = DFFEAS(QC1L329, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

QC1_W_alu_result[18] = DFFEAS(QC1L328, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

QC1_W_alu_result[17] = DFFEAS(QC1L327, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

QC1_av_ld_byte3_data[1] = DFFEAS(EC1L26, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

QC1_W_alu_result[25] = DFFEAS(QC1L335, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

QC1_W_alu_result[23] = DFFEAS(QC1L333, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

QC1_av_ld_byte3_data[3] = DFFEAS(EC1L27, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

QC1_W_alu_result[27] = DFFEAS(QC1L337, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

QC1_av_ld_byte3_data[2] = DFFEAS(EC1L28, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

QC1_W_alu_result[26] = DFFEAS(QC1L336, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

QC1_av_ld_byte3_data[5] = DFFEAS(EC1L29, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

QC1_W_alu_result[29] = DFFEAS(QC1L339, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

QC1_av_ld_byte3_data[4] = DFFEAS(EC1L30, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

QC1_W_alu_result[28] = DFFEAS(QC1L338, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

QC1_av_ld_byte3_data[7] = DFFEAS(EC1L31, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

QC1_W_alu_result[31] = DFFEAS(QC1L341, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--QC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

QC1_av_ld_byte3_data[6] = DFFEAS(EC1L32, CLOCK_50, !Y1_r_sync_rst,  , !QC1L960, QC1L839,  ,  , QC1_av_ld_aligning_data);


--QC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

QC1_W_alu_result[30] = DFFEAS(QC1L340, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  , QC1L342,  );


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
T1L2_adder_eqn = ( !NB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
T1L3_adder_eqn = ( !NB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
T1L6_adder_eqn = ( !NB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
T1L7_adder_eqn = ( !NB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
T1L10_adder_eqn = ( !KB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
T1L11_adder_eqn = ( !KB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
T1L18_adder_eqn = ( !NB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
T1L19_adder_eqn = ( !NB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
T1L22_adder_eqn = ( !NB2_counter_reg_bit[0] ) + ( !NB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
T1L23_adder_eqn = ( !NB2_counter_reg_bit[0] ) + ( !NB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
T1L26_adder_eqn = ( !NB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
T1L27_adder_eqn = ( !NB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--QC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

QC1_E_shift_rot_result[30] = DFFEAS(QC1L461, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[30],  ,  , QC1_E_new_inst);


--VD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[22]_PORT_A_data_in = JD1L151;
VD1_q_a[22]_PORT_A_data_in_reg = DFFE(VD1_q_a[22]_PORT_A_data_in, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[22]_PORT_A_address_reg = DFFE(VD1_q_a[22]_PORT_A_address, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_write_enable = JD1L161;
VD1_q_a[22]_PORT_A_write_enable_reg = DFFE(VD1_q_a[22]_PORT_A_write_enable, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_read_enable = !JD1L161;
VD1_q_a[22]_PORT_A_read_enable_reg = DFFE(VD1_q_a[22]_PORT_A_read_enable, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_PORT_A_byte_mask = JD1L126;
VD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[22]_PORT_A_byte_mask, VD1_q_a[22]_clock_0, , , VD1_q_a[22]_clock_enable_0);
VD1_q_a[22]_clock_0 = CLOCK_50;
VD1_q_a[22]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[22]_PORT_A_data_out = MEMORY(VD1_q_a[22]_PORT_A_data_in_reg, , VD1_q_a[22]_PORT_A_address_reg, , VD1_q_a[22]_PORT_A_write_enable_reg, VD1_q_a[22]_PORT_A_read_enable_reg, , , VD1_q_a[22]_PORT_A_byte_mask_reg, , VD1_q_a[22]_clock_0, , VD1_q_a[22]_clock_enable_0, , , , , );
VD1_q_a[22] = VD1_q_a[22]_PORT_A_data_out[0];


--MD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

MD1_sr[21] = DFFEAS(MD1L71, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--MD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

MD1_sr[20] = DFFEAS(MD1L72, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--VD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[23]_PORT_A_data_in = JD1L152;
VD1_q_a[23]_PORT_A_data_in_reg = DFFE(VD1_q_a[23]_PORT_A_data_in, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[23]_PORT_A_address_reg = DFFE(VD1_q_a[23]_PORT_A_address, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_write_enable = JD1L161;
VD1_q_a[23]_PORT_A_write_enable_reg = DFFE(VD1_q_a[23]_PORT_A_write_enable, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_read_enable = !JD1L161;
VD1_q_a[23]_PORT_A_read_enable_reg = DFFE(VD1_q_a[23]_PORT_A_read_enable, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_PORT_A_byte_mask = JD1L126;
VD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[23]_PORT_A_byte_mask, VD1_q_a[23]_clock_0, , , VD1_q_a[23]_clock_enable_0);
VD1_q_a[23]_clock_0 = CLOCK_50;
VD1_q_a[23]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[23]_PORT_A_data_out = MEMORY(VD1_q_a[23]_PORT_A_data_in_reg, , VD1_q_a[23]_PORT_A_address_reg, , VD1_q_a[23]_PORT_A_write_enable_reg, VD1_q_a[23]_PORT_A_read_enable_reg, , , VD1_q_a[23]_PORT_A_byte_mask_reg, , VD1_q_a[23]_clock_0, , VD1_q_a[23]_clock_enable_0, , , , , );
VD1_q_a[23] = VD1_q_a[23]_PORT_A_data_out[0];


--VD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[24]_PORT_A_data_in = JD1L153;
VD1_q_a[24]_PORT_A_data_in_reg = DFFE(VD1_q_a[24]_PORT_A_data_in, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[24]_PORT_A_address_reg = DFFE(VD1_q_a[24]_PORT_A_address, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_write_enable = JD1L161;
VD1_q_a[24]_PORT_A_write_enable_reg = DFFE(VD1_q_a[24]_PORT_A_write_enable, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_read_enable = !JD1L161;
VD1_q_a[24]_PORT_A_read_enable_reg = DFFE(VD1_q_a[24]_PORT_A_read_enable, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_PORT_A_byte_mask = JD1L127;
VD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[24]_PORT_A_byte_mask, VD1_q_a[24]_clock_0, , , VD1_q_a[24]_clock_enable_0);
VD1_q_a[24]_clock_0 = CLOCK_50;
VD1_q_a[24]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[24]_PORT_A_data_out = MEMORY(VD1_q_a[24]_PORT_A_data_in_reg, , VD1_q_a[24]_PORT_A_address_reg, , VD1_q_a[24]_PORT_A_write_enable_reg, VD1_q_a[24]_PORT_A_read_enable_reg, , , VD1_q_a[24]_PORT_A_byte_mask_reg, , VD1_q_a[24]_clock_0, , VD1_q_a[24]_clock_enable_0, , , , , );
VD1_q_a[24] = VD1_q_a[24]_PORT_A_data_out[0];


--VD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[25]_PORT_A_data_in = JD1L154;
VD1_q_a[25]_PORT_A_data_in_reg = DFFE(VD1_q_a[25]_PORT_A_data_in, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[25]_PORT_A_address_reg = DFFE(VD1_q_a[25]_PORT_A_address, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_write_enable = JD1L161;
VD1_q_a[25]_PORT_A_write_enable_reg = DFFE(VD1_q_a[25]_PORT_A_write_enable, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_read_enable = !JD1L161;
VD1_q_a[25]_PORT_A_read_enable_reg = DFFE(VD1_q_a[25]_PORT_A_read_enable, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_PORT_A_byte_mask = JD1L127;
VD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[25]_PORT_A_byte_mask, VD1_q_a[25]_clock_0, , , VD1_q_a[25]_clock_enable_0);
VD1_q_a[25]_clock_0 = CLOCK_50;
VD1_q_a[25]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[25]_PORT_A_data_out = MEMORY(VD1_q_a[25]_PORT_A_data_in_reg, , VD1_q_a[25]_PORT_A_address_reg, , VD1_q_a[25]_PORT_A_write_enable_reg, VD1_q_a[25]_PORT_A_read_enable_reg, , , VD1_q_a[25]_PORT_A_byte_mask_reg, , VD1_q_a[25]_clock_0, , VD1_q_a[25]_clock_enable_0, , , , , );
VD1_q_a[25] = VD1_q_a[25]_PORT_A_data_out[0];


--VD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[26]_PORT_A_data_in = JD1L155;
VD1_q_a[26]_PORT_A_data_in_reg = DFFE(VD1_q_a[26]_PORT_A_data_in, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[26]_PORT_A_address_reg = DFFE(VD1_q_a[26]_PORT_A_address, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_write_enable = JD1L161;
VD1_q_a[26]_PORT_A_write_enable_reg = DFFE(VD1_q_a[26]_PORT_A_write_enable, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_read_enable = !JD1L161;
VD1_q_a[26]_PORT_A_read_enable_reg = DFFE(VD1_q_a[26]_PORT_A_read_enable, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_PORT_A_byte_mask = JD1L127;
VD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[26]_PORT_A_byte_mask, VD1_q_a[26]_clock_0, , , VD1_q_a[26]_clock_enable_0);
VD1_q_a[26]_clock_0 = CLOCK_50;
VD1_q_a[26]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[26]_PORT_A_data_out = MEMORY(VD1_q_a[26]_PORT_A_data_in_reg, , VD1_q_a[26]_PORT_A_address_reg, , VD1_q_a[26]_PORT_A_write_enable_reg, VD1_q_a[26]_PORT_A_read_enable_reg, , , VD1_q_a[26]_PORT_A_byte_mask_reg, , VD1_q_a[26]_clock_0, , VD1_q_a[26]_clock_enable_0, , , , , );
VD1_q_a[26] = VD1_q_a[26]_PORT_A_data_out[0];


--VD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[11]_PORT_A_data_in = JD1L140;
VD1_q_a[11]_PORT_A_data_in_reg = DFFE(VD1_q_a[11]_PORT_A_data_in, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[11]_PORT_A_address_reg = DFFE(VD1_q_a[11]_PORT_A_address, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_write_enable = JD1L161;
VD1_q_a[11]_PORT_A_write_enable_reg = DFFE(VD1_q_a[11]_PORT_A_write_enable, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_read_enable = !JD1L161;
VD1_q_a[11]_PORT_A_read_enable_reg = DFFE(VD1_q_a[11]_PORT_A_read_enable, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_PORT_A_byte_mask = JD1L125;
VD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[11]_PORT_A_byte_mask, VD1_q_a[11]_clock_0, , , VD1_q_a[11]_clock_enable_0);
VD1_q_a[11]_clock_0 = CLOCK_50;
VD1_q_a[11]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[11]_PORT_A_data_out = MEMORY(VD1_q_a[11]_PORT_A_data_in_reg, , VD1_q_a[11]_PORT_A_address_reg, , VD1_q_a[11]_PORT_A_write_enable_reg, VD1_q_a[11]_PORT_A_read_enable_reg, , , VD1_q_a[11]_PORT_A_byte_mask_reg, , VD1_q_a[11]_clock_0, , VD1_q_a[11]_clock_enable_0, , , , , );
VD1_q_a[11] = VD1_q_a[11]_PORT_A_data_out[0];


--VD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[12]_PORT_A_data_in = JD1L141;
VD1_q_a[12]_PORT_A_data_in_reg = DFFE(VD1_q_a[12]_PORT_A_data_in, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[12]_PORT_A_address_reg = DFFE(VD1_q_a[12]_PORT_A_address, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_write_enable = JD1L161;
VD1_q_a[12]_PORT_A_write_enable_reg = DFFE(VD1_q_a[12]_PORT_A_write_enable, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_read_enable = !JD1L161;
VD1_q_a[12]_PORT_A_read_enable_reg = DFFE(VD1_q_a[12]_PORT_A_read_enable, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_PORT_A_byte_mask = JD1L125;
VD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[12]_PORT_A_byte_mask, VD1_q_a[12]_clock_0, , , VD1_q_a[12]_clock_enable_0);
VD1_q_a[12]_clock_0 = CLOCK_50;
VD1_q_a[12]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[12]_PORT_A_data_out = MEMORY(VD1_q_a[12]_PORT_A_data_in_reg, , VD1_q_a[12]_PORT_A_address_reg, , VD1_q_a[12]_PORT_A_write_enable_reg, VD1_q_a[12]_PORT_A_read_enable_reg, , , VD1_q_a[12]_PORT_A_byte_mask_reg, , VD1_q_a[12]_clock_0, , VD1_q_a[12]_clock_enable_0, , , , , );
VD1_q_a[12] = VD1_q_a[12]_PORT_A_data_out[0];


--VD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[13]_PORT_A_data_in = JD1L142;
VD1_q_a[13]_PORT_A_data_in_reg = DFFE(VD1_q_a[13]_PORT_A_data_in, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[13]_PORT_A_address_reg = DFFE(VD1_q_a[13]_PORT_A_address, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_write_enable = JD1L161;
VD1_q_a[13]_PORT_A_write_enable_reg = DFFE(VD1_q_a[13]_PORT_A_write_enable, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_read_enable = !JD1L161;
VD1_q_a[13]_PORT_A_read_enable_reg = DFFE(VD1_q_a[13]_PORT_A_read_enable, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_PORT_A_byte_mask = JD1L125;
VD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[13]_PORT_A_byte_mask, VD1_q_a[13]_clock_0, , , VD1_q_a[13]_clock_enable_0);
VD1_q_a[13]_clock_0 = CLOCK_50;
VD1_q_a[13]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[13]_PORT_A_data_out = MEMORY(VD1_q_a[13]_PORT_A_data_in_reg, , VD1_q_a[13]_PORT_A_address_reg, , VD1_q_a[13]_PORT_A_write_enable_reg, VD1_q_a[13]_PORT_A_read_enable_reg, , , VD1_q_a[13]_PORT_A_byte_mask_reg, , VD1_q_a[13]_clock_0, , VD1_q_a[13]_clock_enable_0, , , , , );
VD1_q_a[13] = VD1_q_a[13]_PORT_A_data_out[0];


--VD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[14]_PORT_A_data_in = JD1L143;
VD1_q_a[14]_PORT_A_data_in_reg = DFFE(VD1_q_a[14]_PORT_A_data_in, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[14]_PORT_A_address_reg = DFFE(VD1_q_a[14]_PORT_A_address, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_write_enable = JD1L161;
VD1_q_a[14]_PORT_A_write_enable_reg = DFFE(VD1_q_a[14]_PORT_A_write_enable, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_read_enable = !JD1L161;
VD1_q_a[14]_PORT_A_read_enable_reg = DFFE(VD1_q_a[14]_PORT_A_read_enable, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_PORT_A_byte_mask = JD1L125;
VD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[14]_PORT_A_byte_mask, VD1_q_a[14]_clock_0, , , VD1_q_a[14]_clock_enable_0);
VD1_q_a[14]_clock_0 = CLOCK_50;
VD1_q_a[14]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[14]_PORT_A_data_out = MEMORY(VD1_q_a[14]_PORT_A_data_in_reg, , VD1_q_a[14]_PORT_A_address_reg, , VD1_q_a[14]_PORT_A_write_enable_reg, VD1_q_a[14]_PORT_A_read_enable_reg, , , VD1_q_a[14]_PORT_A_byte_mask_reg, , VD1_q_a[14]_clock_0, , VD1_q_a[14]_clock_enable_0, , , , , );
VD1_q_a[14] = VD1_q_a[14]_PORT_A_data_out[0];


--VD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[15]_PORT_A_data_in = JD1L144;
VD1_q_a[15]_PORT_A_data_in_reg = DFFE(VD1_q_a[15]_PORT_A_data_in, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[15]_PORT_A_address_reg = DFFE(VD1_q_a[15]_PORT_A_address, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_write_enable = JD1L161;
VD1_q_a[15]_PORT_A_write_enable_reg = DFFE(VD1_q_a[15]_PORT_A_write_enable, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_read_enable = !JD1L161;
VD1_q_a[15]_PORT_A_read_enable_reg = DFFE(VD1_q_a[15]_PORT_A_read_enable, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_PORT_A_byte_mask = JD1L125;
VD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[15]_PORT_A_byte_mask, VD1_q_a[15]_clock_0, , , VD1_q_a[15]_clock_enable_0);
VD1_q_a[15]_clock_0 = CLOCK_50;
VD1_q_a[15]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[15]_PORT_A_data_out = MEMORY(VD1_q_a[15]_PORT_A_data_in_reg, , VD1_q_a[15]_PORT_A_address_reg, , VD1_q_a[15]_PORT_A_write_enable_reg, VD1_q_a[15]_PORT_A_read_enable_reg, , , VD1_q_a[15]_PORT_A_byte_mask_reg, , VD1_q_a[15]_clock_0, , VD1_q_a[15]_clock_enable_0, , , , , );
VD1_q_a[15] = VD1_q_a[15]_PORT_A_data_out[0];


--VD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[16]_PORT_A_data_in = JD1L145;
VD1_q_a[16]_PORT_A_data_in_reg = DFFE(VD1_q_a[16]_PORT_A_data_in, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[16]_PORT_A_address_reg = DFFE(VD1_q_a[16]_PORT_A_address, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_write_enable = JD1L161;
VD1_q_a[16]_PORT_A_write_enable_reg = DFFE(VD1_q_a[16]_PORT_A_write_enable, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_read_enable = !JD1L161;
VD1_q_a[16]_PORT_A_read_enable_reg = DFFE(VD1_q_a[16]_PORT_A_read_enable, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_PORT_A_byte_mask = JD1L126;
VD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[16]_PORT_A_byte_mask, VD1_q_a[16]_clock_0, , , VD1_q_a[16]_clock_enable_0);
VD1_q_a[16]_clock_0 = CLOCK_50;
VD1_q_a[16]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[16]_PORT_A_data_out = MEMORY(VD1_q_a[16]_PORT_A_data_in_reg, , VD1_q_a[16]_PORT_A_address_reg, , VD1_q_a[16]_PORT_A_write_enable_reg, VD1_q_a[16]_PORT_A_read_enable_reg, , , VD1_q_a[16]_PORT_A_byte_mask_reg, , VD1_q_a[16]_clock_0, , VD1_q_a[16]_clock_enable_0, , , , , );
VD1_q_a[16] = VD1_q_a[16]_PORT_A_data_out[0];


--VD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[3]_PORT_A_data_in = JD1L132;
VD1_q_a[3]_PORT_A_data_in_reg = DFFE(VD1_q_a[3]_PORT_A_data_in, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[3]_PORT_A_address_reg = DFFE(VD1_q_a[3]_PORT_A_address, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_write_enable = JD1L161;
VD1_q_a[3]_PORT_A_write_enable_reg = DFFE(VD1_q_a[3]_PORT_A_write_enable, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_read_enable = !JD1L161;
VD1_q_a[3]_PORT_A_read_enable_reg = DFFE(VD1_q_a[3]_PORT_A_read_enable, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_PORT_A_byte_mask = JD1L124;
VD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[3]_PORT_A_byte_mask, VD1_q_a[3]_clock_0, , , VD1_q_a[3]_clock_enable_0);
VD1_q_a[3]_clock_0 = CLOCK_50;
VD1_q_a[3]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[3]_PORT_A_data_out = MEMORY(VD1_q_a[3]_PORT_A_data_in_reg, , VD1_q_a[3]_PORT_A_address_reg, , VD1_q_a[3]_PORT_A_write_enable_reg, VD1_q_a[3]_PORT_A_read_enable_reg, , , VD1_q_a[3]_PORT_A_byte_mask_reg, , VD1_q_a[3]_clock_0, , VD1_q_a[3]_clock_enable_0, , , , , );
VD1_q_a[3] = VD1_q_a[3]_PORT_A_data_out[0];


--VD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[4]_PORT_A_data_in = JD1L133;
VD1_q_a[4]_PORT_A_data_in_reg = DFFE(VD1_q_a[4]_PORT_A_data_in, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[4]_PORT_A_address_reg = DFFE(VD1_q_a[4]_PORT_A_address, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_write_enable = JD1L161;
VD1_q_a[4]_PORT_A_write_enable_reg = DFFE(VD1_q_a[4]_PORT_A_write_enable, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_read_enable = !JD1L161;
VD1_q_a[4]_PORT_A_read_enable_reg = DFFE(VD1_q_a[4]_PORT_A_read_enable, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_PORT_A_byte_mask = JD1L124;
VD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[4]_PORT_A_byte_mask, VD1_q_a[4]_clock_0, , , VD1_q_a[4]_clock_enable_0);
VD1_q_a[4]_clock_0 = CLOCK_50;
VD1_q_a[4]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[4]_PORT_A_data_out = MEMORY(VD1_q_a[4]_PORT_A_data_in_reg, , VD1_q_a[4]_PORT_A_address_reg, , VD1_q_a[4]_PORT_A_write_enable_reg, VD1_q_a[4]_PORT_A_read_enable_reg, , , VD1_q_a[4]_PORT_A_byte_mask_reg, , VD1_q_a[4]_clock_0, , VD1_q_a[4]_clock_enable_0, , , , , );
VD1_q_a[4] = VD1_q_a[4]_PORT_A_data_out[0];


--VD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[5]_PORT_A_data_in = JD1L134;
VD1_q_a[5]_PORT_A_data_in_reg = DFFE(VD1_q_a[5]_PORT_A_data_in, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[5]_PORT_A_address_reg = DFFE(VD1_q_a[5]_PORT_A_address, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_write_enable = JD1L161;
VD1_q_a[5]_PORT_A_write_enable_reg = DFFE(VD1_q_a[5]_PORT_A_write_enable, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_read_enable = !JD1L161;
VD1_q_a[5]_PORT_A_read_enable_reg = DFFE(VD1_q_a[5]_PORT_A_read_enable, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_PORT_A_byte_mask = JD1L124;
VD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[5]_PORT_A_byte_mask, VD1_q_a[5]_clock_0, , , VD1_q_a[5]_clock_enable_0);
VD1_q_a[5]_clock_0 = CLOCK_50;
VD1_q_a[5]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[5]_PORT_A_data_out = MEMORY(VD1_q_a[5]_PORT_A_data_in_reg, , VD1_q_a[5]_PORT_A_address_reg, , VD1_q_a[5]_PORT_A_write_enable_reg, VD1_q_a[5]_PORT_A_read_enable_reg, , , VD1_q_a[5]_PORT_A_byte_mask_reg, , VD1_q_a[5]_clock_0, , VD1_q_a[5]_clock_enable_0, , , , , );
VD1_q_a[5] = VD1_q_a[5]_PORT_A_data_out[0];


--VD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[9]_PORT_A_data_in = JD1L138;
VD1_q_a[9]_PORT_A_data_in_reg = DFFE(VD1_q_a[9]_PORT_A_data_in, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[9]_PORT_A_address_reg = DFFE(VD1_q_a[9]_PORT_A_address, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_write_enable = JD1L161;
VD1_q_a[9]_PORT_A_write_enable_reg = DFFE(VD1_q_a[9]_PORT_A_write_enable, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_read_enable = !JD1L161;
VD1_q_a[9]_PORT_A_read_enable_reg = DFFE(VD1_q_a[9]_PORT_A_read_enable, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_PORT_A_byte_mask = JD1L125;
VD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[9]_PORT_A_byte_mask, VD1_q_a[9]_clock_0, , , VD1_q_a[9]_clock_enable_0);
VD1_q_a[9]_clock_0 = CLOCK_50;
VD1_q_a[9]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[9]_PORT_A_data_out = MEMORY(VD1_q_a[9]_PORT_A_data_in_reg, , VD1_q_a[9]_PORT_A_address_reg, , VD1_q_a[9]_PORT_A_write_enable_reg, VD1_q_a[9]_PORT_A_read_enable_reg, , , VD1_q_a[9]_PORT_A_byte_mask_reg, , VD1_q_a[9]_clock_0, , VD1_q_a[9]_clock_enable_0, , , , , );
VD1_q_a[9] = VD1_q_a[9]_PORT_A_data_out[0];


--TC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

TC1_readdata[27] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[27],  ,  , !TC1_address[8]);


--TC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

TC1_readdata[28] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[28],  ,  , !TC1_address[8]);


--TC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

TC1_readdata[29] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[29],  ,  , !TC1_address[8]);


--TC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

TC1_readdata[30] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[30],  ,  , !TC1_address[8]);


--TC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

TC1_readdata[31] = DFFEAS(YC1L8, CLOCK_50,  ,  ,  , VD1_q_a[31],  ,  , !TC1_address[8]);


--VD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[10]_PORT_A_data_in = JD1L139;
VD1_q_a[10]_PORT_A_data_in_reg = DFFE(VD1_q_a[10]_PORT_A_data_in, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[10]_PORT_A_address_reg = DFFE(VD1_q_a[10]_PORT_A_address, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_write_enable = JD1L161;
VD1_q_a[10]_PORT_A_write_enable_reg = DFFE(VD1_q_a[10]_PORT_A_write_enable, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_read_enable = !JD1L161;
VD1_q_a[10]_PORT_A_read_enable_reg = DFFE(VD1_q_a[10]_PORT_A_read_enable, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_PORT_A_byte_mask = JD1L125;
VD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[10]_PORT_A_byte_mask, VD1_q_a[10]_clock_0, , , VD1_q_a[10]_clock_enable_0);
VD1_q_a[10]_clock_0 = CLOCK_50;
VD1_q_a[10]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[10]_PORT_A_data_out = MEMORY(VD1_q_a[10]_PORT_A_data_in_reg, , VD1_q_a[10]_PORT_A_address_reg, , VD1_q_a[10]_PORT_A_write_enable_reg, VD1_q_a[10]_PORT_A_read_enable_reg, , , VD1_q_a[10]_PORT_A_byte_mask_reg, , VD1_q_a[10]_clock_0, , VD1_q_a[10]_clock_enable_0, , , , , );
VD1_q_a[10] = VD1_q_a[10]_PORT_A_data_out[0];


--VD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[8]_PORT_A_data_in = JD1L137;
VD1_q_a[8]_PORT_A_data_in_reg = DFFE(VD1_q_a[8]_PORT_A_data_in, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[8]_PORT_A_address_reg = DFFE(VD1_q_a[8]_PORT_A_address, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_write_enable = JD1L161;
VD1_q_a[8]_PORT_A_write_enable_reg = DFFE(VD1_q_a[8]_PORT_A_write_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_read_enable = !JD1L161;
VD1_q_a[8]_PORT_A_read_enable_reg = DFFE(VD1_q_a[8]_PORT_A_read_enable, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_PORT_A_byte_mask = JD1L125;
VD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[8]_PORT_A_byte_mask, VD1_q_a[8]_clock_0, , , VD1_q_a[8]_clock_enable_0);
VD1_q_a[8]_clock_0 = CLOCK_50;
VD1_q_a[8]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[8]_PORT_A_data_out = MEMORY(VD1_q_a[8]_PORT_A_data_in_reg, , VD1_q_a[8]_PORT_A_address_reg, , VD1_q_a[8]_PORT_A_write_enable_reg, VD1_q_a[8]_PORT_A_read_enable_reg, , , VD1_q_a[8]_PORT_A_byte_mask_reg, , VD1_q_a[8]_clock_0, , VD1_q_a[8]_clock_enable_0, , , , , );
VD1_q_a[8] = VD1_q_a[8]_PORT_A_data_out[0];


--WB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

WB1_av_readdata_pre[20] = DFFEAS(T1L34, CLOCK_50, !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[4],  ,  , T1_read_0);


--VD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[18]_PORT_A_data_in = JD1L147;
VD1_q_a[18]_PORT_A_data_in_reg = DFFE(VD1_q_a[18]_PORT_A_data_in, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[18]_PORT_A_address_reg = DFFE(VD1_q_a[18]_PORT_A_address, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_write_enable = JD1L161;
VD1_q_a[18]_PORT_A_write_enable_reg = DFFE(VD1_q_a[18]_PORT_A_write_enable, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_read_enable = !JD1L161;
VD1_q_a[18]_PORT_A_read_enable_reg = DFFE(VD1_q_a[18]_PORT_A_read_enable, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_PORT_A_byte_mask = JD1L126;
VD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[18]_PORT_A_byte_mask, VD1_q_a[18]_clock_0, , , VD1_q_a[18]_clock_enable_0);
VD1_q_a[18]_clock_0 = CLOCK_50;
VD1_q_a[18]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[18]_PORT_A_data_out = MEMORY(VD1_q_a[18]_PORT_A_data_in_reg, , VD1_q_a[18]_PORT_A_address_reg, , VD1_q_a[18]_PORT_A_write_enable_reg, VD1_q_a[18]_PORT_A_read_enable_reg, , , VD1_q_a[18]_PORT_A_byte_mask_reg, , VD1_q_a[18]_clock_0, , VD1_q_a[18]_clock_enable_0, , , , , );
VD1_q_a[18] = VD1_q_a[18]_PORT_A_data_out[0];


--VD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[17]_PORT_A_data_in = JD1L146;
VD1_q_a[17]_PORT_A_data_in_reg = DFFE(VD1_q_a[17]_PORT_A_data_in, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[17]_PORT_A_address_reg = DFFE(VD1_q_a[17]_PORT_A_address, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_write_enable = JD1L161;
VD1_q_a[17]_PORT_A_write_enable_reg = DFFE(VD1_q_a[17]_PORT_A_write_enable, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_read_enable = !JD1L161;
VD1_q_a[17]_PORT_A_read_enable_reg = DFFE(VD1_q_a[17]_PORT_A_read_enable, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_PORT_A_byte_mask = JD1L126;
VD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[17]_PORT_A_byte_mask, VD1_q_a[17]_clock_0, , , VD1_q_a[17]_clock_enable_0);
VD1_q_a[17]_clock_0 = CLOCK_50;
VD1_q_a[17]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[17]_PORT_A_data_out = MEMORY(VD1_q_a[17]_PORT_A_data_in_reg, , VD1_q_a[17]_PORT_A_address_reg, , VD1_q_a[17]_PORT_A_write_enable_reg, VD1_q_a[17]_PORT_A_read_enable_reg, , , VD1_q_a[17]_PORT_A_byte_mask_reg, , VD1_q_a[17]_clock_0, , VD1_q_a[17]_clock_enable_0, , , , , );
VD1_q_a[17] = VD1_q_a[17]_PORT_A_data_out[0];


--WB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

WB1_av_readdata_pre[19] = DFFEAS(T1L38, CLOCK_50, !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[3],  ,  , T1_read_0);


--WB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

WB1_av_readdata_pre[18] = DFFEAS(T1L42, CLOCK_50, !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[2],  ,  , T1_read_0);


--WB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

WB1_av_readdata_pre[17] = DFFEAS(T1L46, CLOCK_50, !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[1],  ,  , T1_read_0);


--LB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB2_q_b[7]_PORT_A_data_in = BB1_wdata[7];
LB2_q_b[7]_PORT_A_data_in_reg = DFFE(LB2_q_b[7]_PORT_A_data_in, LB2_q_b[7]_clock_0, , , );
LB2_q_b[7]_PORT_A_address = BUS(MB4_counter_reg_bit[0], MB4_counter_reg_bit[1], MB4_counter_reg_bit[2], MB4_counter_reg_bit[3], MB4_counter_reg_bit[4], MB4_counter_reg_bit[5]);
LB2_q_b[7]_PORT_A_address_reg = DFFE(LB2_q_b[7]_PORT_A_address, LB2_q_b[7]_clock_0, , , );
LB2_q_b[7]_PORT_B_address = BUS(MB3_counter_reg_bit[0], MB3_counter_reg_bit[1], MB3_counter_reg_bit[2], MB3_counter_reg_bit[3], MB3_counter_reg_bit[4], MB3_counter_reg_bit[5]);
LB2_q_b[7]_PORT_B_address_reg = DFFE(LB2_q_b[7]_PORT_B_address, LB2_q_b[7]_clock_1, , , LB2_q_b[7]_clock_enable_1);
LB2_q_b[7]_PORT_A_write_enable = T1_wr_rfifo;
LB2_q_b[7]_PORT_A_write_enable_reg = DFFE(LB2_q_b[7]_PORT_A_write_enable, LB2_q_b[7]_clock_0, , , );
LB2_q_b[7]_PORT_B_read_enable = VCC;
LB2_q_b[7]_PORT_B_read_enable_reg = DFFE(LB2_q_b[7]_PORT_B_read_enable, LB2_q_b[7]_clock_1, , , LB2_q_b[7]_clock_enable_1);
LB2_q_b[7]_clock_0 = CLOCK_50;
LB2_q_b[7]_clock_1 = CLOCK_50;
LB2_q_b[7]_clock_enable_0 = T1_wr_rfifo;
LB2_q_b[7]_clock_enable_1 = T1L75;
LB2_q_b[7]_PORT_B_data_out = MEMORY(LB2_q_b[7]_PORT_A_data_in_reg, , LB2_q_b[7]_PORT_A_address_reg, LB2_q_b[7]_PORT_B_address_reg, LB2_q_b[7]_PORT_A_write_enable_reg, , , LB2_q_b[7]_PORT_B_read_enable_reg, , , LB2_q_b[7]_clock_0, LB2_q_b[7]_clock_1, LB2_q_b[7]_clock_enable_0, LB2_q_b[7]_clock_enable_1, , , , );
LB2_q_b[7] = LB2_q_b[7]_PORT_B_data_out[0];


--VD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[19]_PORT_A_data_in = JD1L148;
VD1_q_a[19]_PORT_A_data_in_reg = DFFE(VD1_q_a[19]_PORT_A_data_in, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[19]_PORT_A_address_reg = DFFE(VD1_q_a[19]_PORT_A_address, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_write_enable = JD1L161;
VD1_q_a[19]_PORT_A_write_enable_reg = DFFE(VD1_q_a[19]_PORT_A_write_enable, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_read_enable = !JD1L161;
VD1_q_a[19]_PORT_A_read_enable_reg = DFFE(VD1_q_a[19]_PORT_A_read_enable, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_PORT_A_byte_mask = JD1L126;
VD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[19]_PORT_A_byte_mask, VD1_q_a[19]_clock_0, , , VD1_q_a[19]_clock_enable_0);
VD1_q_a[19]_clock_0 = CLOCK_50;
VD1_q_a[19]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[19]_PORT_A_data_out = MEMORY(VD1_q_a[19]_PORT_A_data_in_reg, , VD1_q_a[19]_PORT_A_address_reg, , VD1_q_a[19]_PORT_A_write_enable_reg, VD1_q_a[19]_PORT_A_read_enable_reg, , , VD1_q_a[19]_PORT_A_byte_mask_reg, , VD1_q_a[19]_clock_0, , VD1_q_a[19]_clock_enable_0, , , , , );
VD1_q_a[19] = VD1_q_a[19]_PORT_A_data_out[0];


--VD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[21]_PORT_A_data_in = JD1L150;
VD1_q_a[21]_PORT_A_data_in_reg = DFFE(VD1_q_a[21]_PORT_A_data_in, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[21]_PORT_A_address_reg = DFFE(VD1_q_a[21]_PORT_A_address, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_write_enable = JD1L161;
VD1_q_a[21]_PORT_A_write_enable_reg = DFFE(VD1_q_a[21]_PORT_A_write_enable, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_read_enable = !JD1L161;
VD1_q_a[21]_PORT_A_read_enable_reg = DFFE(VD1_q_a[21]_PORT_A_read_enable, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_PORT_A_byte_mask = JD1L126;
VD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[21]_PORT_A_byte_mask, VD1_q_a[21]_clock_0, , , VD1_q_a[21]_clock_enable_0);
VD1_q_a[21]_clock_0 = CLOCK_50;
VD1_q_a[21]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[21]_PORT_A_data_out = MEMORY(VD1_q_a[21]_PORT_A_data_in_reg, , VD1_q_a[21]_PORT_A_address_reg, , VD1_q_a[21]_PORT_A_write_enable_reg, VD1_q_a[21]_PORT_A_read_enable_reg, , , VD1_q_a[21]_PORT_A_byte_mask_reg, , VD1_q_a[21]_clock_0, , VD1_q_a[21]_clock_enable_0, , , , , );
VD1_q_a[21] = VD1_q_a[21]_PORT_A_data_out[0];


--VD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[20]_PORT_A_data_in = JD1L149;
VD1_q_a[20]_PORT_A_data_in_reg = DFFE(VD1_q_a[20]_PORT_A_data_in, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[20]_PORT_A_address_reg = DFFE(VD1_q_a[20]_PORT_A_address, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_write_enable = JD1L161;
VD1_q_a[20]_PORT_A_write_enable_reg = DFFE(VD1_q_a[20]_PORT_A_write_enable, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_read_enable = !JD1L161;
VD1_q_a[20]_PORT_A_read_enable_reg = DFFE(VD1_q_a[20]_PORT_A_read_enable, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_PORT_A_byte_mask = JD1L126;
VD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[20]_PORT_A_byte_mask, VD1_q_a[20]_clock_0, , , VD1_q_a[20]_clock_enable_0);
VD1_q_a[20]_clock_0 = CLOCK_50;
VD1_q_a[20]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[20]_PORT_A_data_out = MEMORY(VD1_q_a[20]_PORT_A_data_in_reg, , VD1_q_a[20]_PORT_A_address_reg, , VD1_q_a[20]_PORT_A_write_enable_reg, VD1_q_a[20]_PORT_A_read_enable_reg, , , VD1_q_a[20]_PORT_A_byte_mask_reg, , VD1_q_a[20]_clock_0, , VD1_q_a[20]_clock_enable_0, , , , , );
VD1_q_a[20] = VD1_q_a[20]_PORT_A_data_out[0];


--WB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

WB1_av_readdata_pre[22] = DFFEAS(T1L50, CLOCK_50, !Y1_r_sync_rst,  ,  , KB2_b_full,  ,  , T1_read_0);


--WB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

WB1_av_readdata_pre[21] = DFFEAS(T1L54, CLOCK_50, !Y1_r_sync_rst,  ,  , NB2_counter_reg_bit[5],  ,  , T1_read_0);


--QC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

QC1_E_shift_rot_result[20] = DFFEAS(QC1L451, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[20],  ,  , QC1_E_new_inst);


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
T1L30_adder_eqn = ( !NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
T1L31_adder_eqn = ( !NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--VD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[6]_PORT_A_data_in = JD1L135;
VD1_q_a[6]_PORT_A_data_in_reg = DFFE(VD1_q_a[6]_PORT_A_data_in, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[6]_PORT_A_address_reg = DFFE(VD1_q_a[6]_PORT_A_address, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_write_enable = JD1L161;
VD1_q_a[6]_PORT_A_write_enable_reg = DFFE(VD1_q_a[6]_PORT_A_write_enable, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_read_enable = !JD1L161;
VD1_q_a[6]_PORT_A_read_enable_reg = DFFE(VD1_q_a[6]_PORT_A_read_enable, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_PORT_A_byte_mask = JD1L124;
VD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[6]_PORT_A_byte_mask, VD1_q_a[6]_clock_0, , , VD1_q_a[6]_clock_enable_0);
VD1_q_a[6]_clock_0 = CLOCK_50;
VD1_q_a[6]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[6]_PORT_A_data_out = MEMORY(VD1_q_a[6]_PORT_A_data_in_reg, , VD1_q_a[6]_PORT_A_address_reg, , VD1_q_a[6]_PORT_A_write_enable_reg, VD1_q_a[6]_PORT_A_read_enable_reg, , , VD1_q_a[6]_PORT_A_byte_mask_reg, , VD1_q_a[6]_clock_0, , VD1_q_a[6]_clock_enable_0, , , , , );
VD1_q_a[6] = VD1_q_a[6]_PORT_A_data_out[0];


--VD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[7]_PORT_A_data_in = JD1L136;
VD1_q_a[7]_PORT_A_data_in_reg = DFFE(VD1_q_a[7]_PORT_A_data_in, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[7]_PORT_A_address_reg = DFFE(VD1_q_a[7]_PORT_A_address, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_write_enable = JD1L161;
VD1_q_a[7]_PORT_A_write_enable_reg = DFFE(VD1_q_a[7]_PORT_A_write_enable, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_read_enable = !JD1L161;
VD1_q_a[7]_PORT_A_read_enable_reg = DFFE(VD1_q_a[7]_PORT_A_read_enable, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_PORT_A_byte_mask = JD1L124;
VD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[7]_PORT_A_byte_mask, VD1_q_a[7]_clock_0, , , VD1_q_a[7]_clock_enable_0);
VD1_q_a[7]_clock_0 = CLOCK_50;
VD1_q_a[7]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[7]_PORT_A_data_out = MEMORY(VD1_q_a[7]_PORT_A_data_in_reg, , VD1_q_a[7]_PORT_A_address_reg, , VD1_q_a[7]_PORT_A_write_enable_reg, VD1_q_a[7]_PORT_A_read_enable_reg, , , VD1_q_a[7]_PORT_A_byte_mask_reg, , VD1_q_a[7]_clock_0, , VD1_q_a[7]_clock_enable_0, , , , , );
VD1_q_a[7] = VD1_q_a[7]_PORT_A_data_out[0];


--MD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

MD1_sr[18] = DFFEAS(MD1L73, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--ZC1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

ZC1_break_readreg[16] = DFFEAS(LD1_jdo[16], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

JD1_MonDReg[16] = DFFEAS(LD1_jdo[19], CLOCK_50,  ,  , JD1L50, VD1_q_a[16],  , JD1L78, !LD1_take_action_ocimem_b);


--sw_d2[1] is sw_d2[1]
--register power-up is low

sw_d2[1] = DFFEAS(sw_d1[1], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d2[2] is sw_d2[2]
--register power-up is low

sw_d2[2] = DFFEAS(sw_d1[2], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d2[3] is sw_d2[3]
--register power-up is low

sw_d2[3] = DFFEAS(sw_d1[3], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d2[4] is sw_d2[4]
--register power-up is low

sw_d2[4] = DFFEAS(sw_d1[4], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d2[5] is sw_d2[5]
--register power-up is low

sw_d2[5] = DFFEAS(sw_d1[5], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d2[6] is sw_d2[6]
--register power-up is low

sw_d2[6] = DFFEAS(sw_d1[6], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--MB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
MB2_counter_comb_bita0_adder_eqn = ( MB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB2_counter_comb_bita0 = SUM(MB2_counter_comb_bita0_adder_eqn);

--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
MB2L3_adder_eqn = ( MB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB2L3 = CARRY(MB2L3_adder_eqn);


--MB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
MB2_counter_comb_bita1_adder_eqn = ( MB2_counter_reg_bit[1] ) + ( GND ) + ( MB2L3 );
MB2_counter_comb_bita1 = SUM(MB2_counter_comb_bita1_adder_eqn);

--MB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
MB2L7_adder_eqn = ( MB2_counter_reg_bit[1] ) + ( GND ) + ( MB2L3 );
MB2L7 = CARRY(MB2L7_adder_eqn);


--MB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
MB2_counter_comb_bita2_adder_eqn = ( MB2_counter_reg_bit[2] ) + ( GND ) + ( MB2L7 );
MB2_counter_comb_bita2 = SUM(MB2_counter_comb_bita2_adder_eqn);

--MB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
MB2L11_adder_eqn = ( MB2_counter_reg_bit[2] ) + ( GND ) + ( MB2L7 );
MB2L11 = CARRY(MB2L11_adder_eqn);


--MB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
MB2_counter_comb_bita3_adder_eqn = ( MB2_counter_reg_bit[3] ) + ( GND ) + ( MB2L11 );
MB2_counter_comb_bita3 = SUM(MB2_counter_comb_bita3_adder_eqn);

--MB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
MB2L15_adder_eqn = ( MB2_counter_reg_bit[3] ) + ( GND ) + ( MB2L11 );
MB2L15 = CARRY(MB2L15_adder_eqn);


--MB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
MB2_counter_comb_bita4_adder_eqn = ( MB2_counter_reg_bit[4] ) + ( GND ) + ( MB2L15 );
MB2_counter_comb_bita4 = SUM(MB2_counter_comb_bita4_adder_eqn);

--MB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
MB2L19_adder_eqn = ( MB2_counter_reg_bit[4] ) + ( GND ) + ( MB2L15 );
MB2L19 = CARRY(MB2L19_adder_eqn);


--MB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
MB2_counter_comb_bita5_adder_eqn = ( MB2_counter_reg_bit[5] ) + ( GND ) + ( MB2L19 );
MB2_counter_comb_bita5 = SUM(MB2_counter_comb_bita5_adder_eqn);


--MB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
MB1_counter_comb_bita0_adder_eqn = ( MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB1_counter_comb_bita0 = SUM(MB1_counter_comb_bita0_adder_eqn);

--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
MB1L3_adder_eqn = ( MB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB1L3 = CARRY(MB1L3_adder_eqn);


--MB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
MB1_counter_comb_bita1_adder_eqn = ( MB1_counter_reg_bit[1] ) + ( GND ) + ( MB1L3 );
MB1_counter_comb_bita1 = SUM(MB1_counter_comb_bita1_adder_eqn);

--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
MB1L7_adder_eqn = ( MB1_counter_reg_bit[1] ) + ( GND ) + ( MB1L3 );
MB1L7 = CARRY(MB1L7_adder_eqn);


--MB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
MB1_counter_comb_bita2_adder_eqn = ( MB1_counter_reg_bit[2] ) + ( GND ) + ( MB1L7 );
MB1_counter_comb_bita2 = SUM(MB1_counter_comb_bita2_adder_eqn);

--MB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
MB1L11_adder_eqn = ( MB1_counter_reg_bit[2] ) + ( GND ) + ( MB1L7 );
MB1L11 = CARRY(MB1L11_adder_eqn);


--MB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
MB1_counter_comb_bita3_adder_eqn = ( MB1_counter_reg_bit[3] ) + ( GND ) + ( MB1L11 );
MB1_counter_comb_bita3 = SUM(MB1_counter_comb_bita3_adder_eqn);

--MB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
MB1L15_adder_eqn = ( MB1_counter_reg_bit[3] ) + ( GND ) + ( MB1L11 );
MB1L15 = CARRY(MB1L15_adder_eqn);


--MB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
MB1_counter_comb_bita4_adder_eqn = ( MB1_counter_reg_bit[4] ) + ( GND ) + ( MB1L15 );
MB1_counter_comb_bita4 = SUM(MB1_counter_comb_bita4_adder_eqn);

--MB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
MB1L19_adder_eqn = ( MB1_counter_reg_bit[4] ) + ( GND ) + ( MB1L15 );
MB1L19 = CARRY(MB1L19_adder_eqn);


--MB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
MB1_counter_comb_bita5_adder_eqn = ( MB1_counter_reg_bit[5] ) + ( GND ) + ( MB1L19 );
MB1_counter_comb_bita5 = SUM(MB1_counter_comb_bita5_adder_eqn);


--NB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
NB2_counter_comb_bita1_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( NB2L3 );
NB2_counter_comb_bita1 = SUM(NB2_counter_comb_bita1_adder_eqn);

--NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
NB2L7_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( NB2L3 );
NB2L7 = CARRY(NB2L7_adder_eqn);


--NB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
NB2_counter_comb_bita0_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2_counter_comb_bita0 = SUM(NB2_counter_comb_bita0_adder_eqn);

--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
NB2L3_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2L3 = CARRY(NB2L3_adder_eqn);


--NB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
NB2_counter_comb_bita5_adder_eqn = ( NB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( NB2L19 );
NB2_counter_comb_bita5 = SUM(NB2_counter_comb_bita5_adder_eqn);


--NB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
NB2_counter_comb_bita4_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( NB2L15 );
NB2_counter_comb_bita4 = SUM(NB2_counter_comb_bita4_adder_eqn);

--NB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
NB2L19_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( NB2L15 );
NB2L19 = CARRY(NB2L19_adder_eqn);


--NB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
NB2_counter_comb_bita3_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( NB2L11 );
NB2_counter_comb_bita3 = SUM(NB2_counter_comb_bita3_adder_eqn);

--NB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
NB2L15_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( NB2L11 );
NB2L15 = CARRY(NB2L15_adder_eqn);


--NB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
NB2_counter_comb_bita2_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( NB2L7 );
NB2_counter_comb_bita2 = SUM(NB2_counter_comb_bita2_adder_eqn);

--NB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
NB2L11_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( NB2L7 );
NB2L11 = CARRY(NB2L11_adder_eqn);


--LB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[1]_PORT_A_data_in = QC1_d_writedata[1];
LB1_q_b[1]_PORT_A_data_in_reg = DFFE(LB1_q_b[1]_PORT_A_data_in, LB1_q_b[1]_clock_0, , , );
LB1_q_b[1]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[1]_PORT_A_address_reg = DFFE(LB1_q_b[1]_PORT_A_address, LB1_q_b[1]_clock_0, , , );
LB1_q_b[1]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[1]_PORT_B_address_reg = DFFE(LB1_q_b[1]_PORT_B_address, LB1_q_b[1]_clock_1, , , LB1_q_b[1]_clock_enable_1);
LB1_q_b[1]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[1]_PORT_A_write_enable_reg = DFFE(LB1_q_b[1]_PORT_A_write_enable, LB1_q_b[1]_clock_0, , , );
LB1_q_b[1]_PORT_B_read_enable = VCC;
LB1_q_b[1]_PORT_B_read_enable_reg = DFFE(LB1_q_b[1]_PORT_B_read_enable, LB1_q_b[1]_clock_1, , , LB1_q_b[1]_clock_enable_1);
LB1_q_b[1]_clock_0 = CLOCK_50;
LB1_q_b[1]_clock_1 = CLOCK_50;
LB1_q_b[1]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[1]_clock_enable_1 = T1L85;
LB1_q_b[1]_PORT_B_data_out = MEMORY(LB1_q_b[1]_PORT_A_data_in_reg, , LB1_q_b[1]_PORT_A_address_reg, LB1_q_b[1]_PORT_B_address_reg, LB1_q_b[1]_PORT_A_write_enable_reg, , , LB1_q_b[1]_PORT_B_read_enable_reg, , , LB1_q_b[1]_clock_0, LB1_q_b[1]_clock_1, LB1_q_b[1]_clock_enable_0, LB1_q_b[1]_clock_enable_1, , , , );
LB1_q_b[1] = LB1_q_b[1]_PORT_B_data_out[0];


--BB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

BB1_count[5] = AMPP_FUNCTION(A1L144, BB1_count[4], !A1L136, !A1L142, BB1L57);


--ZC1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

ZC1_break_readreg[24] = DFFEAS(LD1_jdo[24], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

JD1_MonDReg[24] = DFFEAS(LD1_jdo[27], CLOCK_50,  ,  , JD1L50, VD1_q_a[24],  , JD1L78, !LD1_take_action_ocimem_b);


--MD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

MD1_sr[6] = DFFEAS(MD1L74, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--ZC1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

ZC1_break_readreg[4] = DFFEAS(LD1_jdo[4], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--MD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

MD1_sr[29] = DFFEAS(MD1L75, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--MD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

MD1_sr[30] = DFFEAS(MD1L76, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--MD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

MD1_sr[32] = DFFEAS(MD1L80, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--ZC1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

ZC1_break_readreg[25] = DFFEAS(LD1_jdo[25], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

JD1_MonDReg[25] = DFFEAS(LD1_jdo[28], CLOCK_50,  ,  , JD1L50, VD1_q_a[25],  , JD1L78, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

ZC1_break_readreg[27] = DFFEAS(LD1_jdo[27], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

JD1_MonDReg[27] = DFFEAS(LD1_jdo[30], CLOCK_50,  ,  , JD1L50, VD1_q_a[27],  , JD1L78, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

ZC1_break_readreg[26] = DFFEAS(LD1_jdo[26], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

JD1_MonDReg[26] = DFFEAS(LD1_jdo[29], CLOCK_50,  ,  , JD1L50, VD1_q_a[26],  , JD1L78, !LD1_take_action_ocimem_b);


--cntr[19] is cntr[19]
--register power-up is low

cntr[19] = DFFEAS(A1L22, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L26 is Add0~25
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--sw_d1[0] is sw_d1[0]
--register power-up is low

sw_d1[0] = DFFEAS(SW[0], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--MB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
MB4_counter_comb_bita0_adder_eqn = ( MB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB4_counter_comb_bita0 = SUM(MB4_counter_comb_bita0_adder_eqn);

--MB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
MB4L3_adder_eqn = ( MB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB4L3 = CARRY(MB4L3_adder_eqn);


--MB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
MB4_counter_comb_bita1_adder_eqn = ( MB4_counter_reg_bit[1] ) + ( GND ) + ( MB4L3 );
MB4_counter_comb_bita1 = SUM(MB4_counter_comb_bita1_adder_eqn);

--MB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
MB4L7_adder_eqn = ( MB4_counter_reg_bit[1] ) + ( GND ) + ( MB4L3 );
MB4L7 = CARRY(MB4L7_adder_eqn);


--MB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
MB4_counter_comb_bita2_adder_eqn = ( MB4_counter_reg_bit[2] ) + ( GND ) + ( MB4L7 );
MB4_counter_comb_bita2 = SUM(MB4_counter_comb_bita2_adder_eqn);

--MB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
MB4L11_adder_eqn = ( MB4_counter_reg_bit[2] ) + ( GND ) + ( MB4L7 );
MB4L11 = CARRY(MB4L11_adder_eqn);


--MB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
MB4_counter_comb_bita3_adder_eqn = ( MB4_counter_reg_bit[3] ) + ( GND ) + ( MB4L11 );
MB4_counter_comb_bita3 = SUM(MB4_counter_comb_bita3_adder_eqn);

--MB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
MB4L15_adder_eqn = ( MB4_counter_reg_bit[3] ) + ( GND ) + ( MB4L11 );
MB4L15 = CARRY(MB4L15_adder_eqn);


--MB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
MB4_counter_comb_bita4_adder_eqn = ( MB4_counter_reg_bit[4] ) + ( GND ) + ( MB4L15 );
MB4_counter_comb_bita4 = SUM(MB4_counter_comb_bita4_adder_eqn);

--MB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
MB4L19_adder_eqn = ( MB4_counter_reg_bit[4] ) + ( GND ) + ( MB4L15 );
MB4L19 = CARRY(MB4L19_adder_eqn);


--MB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
MB4_counter_comb_bita5_adder_eqn = ( MB4_counter_reg_bit[5] ) + ( GND ) + ( MB4L19 );
MB4_counter_comb_bita5 = SUM(MB4_counter_comb_bita5_adder_eqn);


--MB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
MB3_counter_comb_bita0_adder_eqn = ( MB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB3_counter_comb_bita0 = SUM(MB3_counter_comb_bita0_adder_eqn);

--MB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
MB3L3_adder_eqn = ( MB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MB3L3 = CARRY(MB3L3_adder_eqn);


--MB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
MB3_counter_comb_bita1_adder_eqn = ( MB3_counter_reg_bit[1] ) + ( GND ) + ( MB3L3 );
MB3_counter_comb_bita1 = SUM(MB3_counter_comb_bita1_adder_eqn);

--MB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
MB3L7_adder_eqn = ( MB3_counter_reg_bit[1] ) + ( GND ) + ( MB3L3 );
MB3L7 = CARRY(MB3L7_adder_eqn);


--MB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
MB3_counter_comb_bita2_adder_eqn = ( MB3_counter_reg_bit[2] ) + ( GND ) + ( MB3L7 );
MB3_counter_comb_bita2 = SUM(MB3_counter_comb_bita2_adder_eqn);

--MB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
MB3L11_adder_eqn = ( MB3_counter_reg_bit[2] ) + ( GND ) + ( MB3L7 );
MB3L11 = CARRY(MB3L11_adder_eqn);


--MB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
MB3_counter_comb_bita3_adder_eqn = ( MB3_counter_reg_bit[3] ) + ( GND ) + ( MB3L11 );
MB3_counter_comb_bita3 = SUM(MB3_counter_comb_bita3_adder_eqn);

--MB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
MB3L15_adder_eqn = ( MB3_counter_reg_bit[3] ) + ( GND ) + ( MB3L11 );
MB3L15 = CARRY(MB3L15_adder_eqn);


--MB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
MB3_counter_comb_bita4_adder_eqn = ( MB3_counter_reg_bit[4] ) + ( GND ) + ( MB3L15 );
MB3_counter_comb_bita4 = SUM(MB3_counter_comb_bita4_adder_eqn);

--MB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
MB3L19_adder_eqn = ( MB3_counter_reg_bit[4] ) + ( GND ) + ( MB3L15 );
MB3L19 = CARRY(MB3L19_adder_eqn);


--MB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
MB3_counter_comb_bita5_adder_eqn = ( MB3_counter_reg_bit[5] ) + ( GND ) + ( MB3L19 );
MB3_counter_comb_bita5 = SUM(MB3_counter_comb_bita5_adder_eqn);


--QC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
QC1L146_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[29]) ) + ( QC1_E_src1[29] ) + ( QC1L195 );
QC1L146 = SUM(QC1L146_adder_eqn);

--QC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
QC1L147_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[29]) ) + ( QC1_E_src1[29] ) + ( QC1L195 );
QC1L147 = CARRY(QC1L147_adder_eqn);


--QC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

QC1_E_shift_rot_result[24] = DFFEAS(QC1L455, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[24],  ,  , QC1_E_new_inst);


--QC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
QC1L150_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[24]) ) + ( QC1_E_src1[24] ) + ( QC1L183 );
QC1L150 = SUM(QC1L150_adder_eqn);

--QC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
QC1L151_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[24]) ) + ( QC1_E_src1[24] ) + ( QC1L183 );
QC1L151 = CARRY(QC1L151_adder_eqn);


--QC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

QC1_E_shift_rot_result[22] = DFFEAS(QC1L453, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[22],  ,  , QC1_E_new_inst);


--QC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
QC1L154_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[22]) ) + ( QC1_E_src1[22] ) + ( QC1L159 );
QC1L154 = SUM(QC1L154_adder_eqn);

--QC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
QC1L155_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[22]) ) + ( QC1_E_src1[22] ) + ( QC1L159 );
QC1L155 = CARRY(QC1L155_adder_eqn);


--QC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

QC1_E_shift_rot_result[21] = DFFEAS(QC1L452, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[21],  ,  , QC1_E_new_inst);


--QC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
QC1L158_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[21]) ) + ( QC1_E_src1[21] ) + ( QC1L163 );
QC1L158 = SUM(QC1L158_adder_eqn);

--QC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
QC1L159_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[21]) ) + ( QC1_E_src1[21] ) + ( QC1L163 );
QC1L159 = CARRY(QC1L159_adder_eqn);


--QC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
QC1L162_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[20]) ) + ( QC1_E_src1[20] ) + ( QC1L167 );
QC1L162 = SUM(QC1L162_adder_eqn);

--QC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
QC1L163_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[20]) ) + ( QC1_E_src1[20] ) + ( QC1L167 );
QC1L163 = CARRY(QC1L163_adder_eqn);


--QC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
QC1L166_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[19]) ) + ( QC1_E_src1[19] ) + ( QC1L171 );
QC1L166 = SUM(QC1L166_adder_eqn);

--QC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
QC1L167_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[19]) ) + ( QC1_E_src1[19] ) + ( QC1L171 );
QC1L167 = CARRY(QC1L167_adder_eqn);


--QC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
QC1L170_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[18]) ) + ( QC1_E_src1[18] ) + ( QC1L175 );
QC1L170 = SUM(QC1L170_adder_eqn);

--QC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
QC1L171_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[18]) ) + ( QC1_E_src1[18] ) + ( QC1L175 );
QC1L171 = CARRY(QC1L171_adder_eqn);


--QC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
QC1L174_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[17]) ) + ( QC1_E_src1[17] ) + ( QC1L111 );
QC1L174 = SUM(QC1L174_adder_eqn);

--QC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
QC1L175_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[17]) ) + ( QC1_E_src1[17] ) + ( QC1L111 );
QC1L175 = CARRY(QC1L175_adder_eqn);


--QC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

QC1_E_shift_rot_result[25] = DFFEAS(QC1L456, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[25],  ,  , QC1_E_new_inst);


--QC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
QC1L178_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[25]) ) + ( QC1_E_src1[25] ) + ( QC1L151 );
QC1L178 = SUM(QC1L178_adder_eqn);

--QC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
QC1L179_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[25]) ) + ( QC1_E_src1[25] ) + ( QC1L151 );
QC1L179 = CARRY(QC1L179_adder_eqn);


--QC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

QC1_E_shift_rot_result[23] = DFFEAS(QC1L454, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[23],  ,  , QC1_E_new_inst);


--QC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
QC1L182_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[23]) ) + ( QC1_E_src1[23] ) + ( QC1L155 );
QC1L182 = SUM(QC1L182_adder_eqn);

--QC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
QC1L183_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[23]) ) + ( QC1_E_src1[23] ) + ( QC1L155 );
QC1L183 = CARRY(QC1L183_adder_eqn);


--QC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

QC1_E_shift_rot_result[27] = DFFEAS(QC1L458, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[27],  ,  , QC1_E_new_inst);


--QC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
QC1L186_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[27]) ) + ( QC1_E_src1[27] ) + ( QC1L191 );
QC1L186 = SUM(QC1L186_adder_eqn);

--QC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
QC1L187_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[27]) ) + ( QC1_E_src1[27] ) + ( QC1L191 );
QC1L187 = CARRY(QC1L187_adder_eqn);


--QC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

QC1_E_shift_rot_result[26] = DFFEAS(QC1L457, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[26],  ,  , QC1_E_new_inst);


--QC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
QC1L190_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[26]) ) + ( QC1_E_src1[26] ) + ( QC1L179 );
QC1L190 = SUM(QC1L190_adder_eqn);

--QC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
QC1L191_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[26]) ) + ( QC1_E_src1[26] ) + ( QC1L179 );
QC1L191 = CARRY(QC1L191_adder_eqn);


--QC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

QC1_E_shift_rot_result[29] = DFFEAS(QC1L460, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[29],  ,  , QC1_E_new_inst);


--QC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

QC1_E_shift_rot_result[28] = DFFEAS(QC1L459, CLOCK_50, !Y1_r_sync_rst,  ,  , QC1_E_src1[28],  ,  , QC1_E_new_inst);


--QC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
QC1L194_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[28]) ) + ( QC1_E_src1[28] ) + ( QC1L187 );
QC1L194 = SUM(QC1L194_adder_eqn);

--QC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
QC1L195_adder_eqn = ( !QC1_E_alu_sub $ (!QC1_E_src2[28]) ) + ( QC1_E_src1[28] ) + ( QC1L187 );
QC1L195 = CARRY(QC1L195_adder_eqn);


--NB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
NB1_counter_comb_bita3_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( NB1L11 );
NB1_counter_comb_bita3 = SUM(NB1_counter_comb_bita3_adder_eqn);

--NB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
NB1L15_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( NB1L11 );
NB1L15 = CARRY(NB1L15_adder_eqn);


--NB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
NB1_counter_comb_bita0_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1_counter_comb_bita0 = SUM(NB1_counter_comb_bita0_adder_eqn);

--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
NB1L3_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1L3 = CARRY(NB1L3_adder_eqn);


--NB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
NB1_counter_comb_bita2_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( NB1L7 );
NB1_counter_comb_bita2 = SUM(NB1_counter_comb_bita2_adder_eqn);

--NB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
NB1L11_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( NB1L7 );
NB1L11 = CARRY(NB1L11_adder_eqn);


--NB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
NB1_counter_comb_bita1_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( NB1L3 );
NB1_counter_comb_bita1 = SUM(NB1_counter_comb_bita1_adder_eqn);

--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
NB1L7_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( NB1L3 );
NB1L7 = CARRY(NB1L7_adder_eqn);


--NB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
NB1_counter_comb_bita5_adder_eqn = ( NB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( NB1L19 );
NB1_counter_comb_bita5 = SUM(NB1_counter_comb_bita5_adder_eqn);


--NB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
NB1_counter_comb_bita4_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( NB1L15 );
NB1_counter_comb_bita4 = SUM(NB1_counter_comb_bita4_adder_eqn);

--NB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
NB1L19_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( NB1L15 );
NB1L19 = CARRY(NB1L19_adder_eqn);


--JD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

JD1_MonDReg[22] = DFFEAS(LD1_jdo[25], CLOCK_50,  ,  , JD1L50, VD1_q_a[22],  , JD1L78, !LD1_take_action_ocimem_b);


--MD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

MD1_sr[22] = DFFEAS(MD1L82, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--ZC1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

ZC1_break_readreg[20] = DFFEAS(LD1_jdo[20], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

JD1_MonDReg[20] = DFFEAS(LD1_jdo[23], CLOCK_50,  ,  , JD1L50, VD1_q_a[20],  , JD1L78, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

ZC1_break_readreg[19] = DFFEAS(LD1_jdo[19], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

JD1_MonDReg[19] = DFFEAS(LD1_jdo[22], CLOCK_50,  ,  , JD1L50, VD1_q_a[19],  , JD1L78, !LD1_take_action_ocimem_b);


--MD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

MD1_sr[19] = DFFEAS(MD1L83, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--JD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

JD1_MonDReg[23] = DFFEAS(LD1_jdo[26], CLOCK_50,  ,  , JD1L50, VD1_q_a[23],  , JD1L78, !LD1_take_action_ocimem_b);


--JD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

JD1_MonDReg[11] = DFFEAS(LD1_jdo[14], CLOCK_50,  ,  , JD1L50, VD1_q_a[11],  , JD1L78, !LD1_take_action_ocimem_b);


--JD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

JD1_MonDReg[13] = DFFEAS(LD1_jdo[16], CLOCK_50,  ,  , JD1L50, VD1_q_a[13],  , JD1L78, !LD1_take_action_ocimem_b);


--JD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

JD1_MonDReg[14] = DFFEAS(LD1_jdo[17], CLOCK_50,  ,  , JD1L50, VD1_q_a[14],  , JD1L78, !LD1_take_action_ocimem_b);


--JD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

JD1_MonDReg[9] = DFFEAS(LD1_jdo[12], CLOCK_50,  ,  , JD1L50, VD1_q_a[9],  , JD1L78, !LD1_take_action_ocimem_b);


--VD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[27]_PORT_A_data_in = JD1L156;
VD1_q_a[27]_PORT_A_data_in_reg = DFFE(VD1_q_a[27]_PORT_A_data_in, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[27]_PORT_A_address_reg = DFFE(VD1_q_a[27]_PORT_A_address, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_write_enable = JD1L161;
VD1_q_a[27]_PORT_A_write_enable_reg = DFFE(VD1_q_a[27]_PORT_A_write_enable, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_read_enable = !JD1L161;
VD1_q_a[27]_PORT_A_read_enable_reg = DFFE(VD1_q_a[27]_PORT_A_read_enable, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_PORT_A_byte_mask = JD1L127;
VD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[27]_PORT_A_byte_mask, VD1_q_a[27]_clock_0, , , VD1_q_a[27]_clock_enable_0);
VD1_q_a[27]_clock_0 = CLOCK_50;
VD1_q_a[27]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[27]_PORT_A_data_out = MEMORY(VD1_q_a[27]_PORT_A_data_in_reg, , VD1_q_a[27]_PORT_A_address_reg, , VD1_q_a[27]_PORT_A_write_enable_reg, VD1_q_a[27]_PORT_A_read_enable_reg, , , VD1_q_a[27]_PORT_A_byte_mask_reg, , VD1_q_a[27]_clock_0, , VD1_q_a[27]_clock_enable_0, , , , , );
VD1_q_a[27] = VD1_q_a[27]_PORT_A_data_out[0];


--VD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[28]_PORT_A_data_in = JD1L157;
VD1_q_a[28]_PORT_A_data_in_reg = DFFE(VD1_q_a[28]_PORT_A_data_in, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[28]_PORT_A_address_reg = DFFE(VD1_q_a[28]_PORT_A_address, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_write_enable = JD1L161;
VD1_q_a[28]_PORT_A_write_enable_reg = DFFE(VD1_q_a[28]_PORT_A_write_enable, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_read_enable = !JD1L161;
VD1_q_a[28]_PORT_A_read_enable_reg = DFFE(VD1_q_a[28]_PORT_A_read_enable, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_PORT_A_byte_mask = JD1L127;
VD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[28]_PORT_A_byte_mask, VD1_q_a[28]_clock_0, , , VD1_q_a[28]_clock_enable_0);
VD1_q_a[28]_clock_0 = CLOCK_50;
VD1_q_a[28]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[28]_PORT_A_data_out = MEMORY(VD1_q_a[28]_PORT_A_data_in_reg, , VD1_q_a[28]_PORT_A_address_reg, , VD1_q_a[28]_PORT_A_write_enable_reg, VD1_q_a[28]_PORT_A_read_enable_reg, , , VD1_q_a[28]_PORT_A_byte_mask_reg, , VD1_q_a[28]_clock_0, , VD1_q_a[28]_clock_enable_0, , , , , );
VD1_q_a[28] = VD1_q_a[28]_PORT_A_data_out[0];


--VD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[29]_PORT_A_data_in = JD1L158;
VD1_q_a[29]_PORT_A_data_in_reg = DFFE(VD1_q_a[29]_PORT_A_data_in, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[29]_PORT_A_address_reg = DFFE(VD1_q_a[29]_PORT_A_address, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_write_enable = JD1L161;
VD1_q_a[29]_PORT_A_write_enable_reg = DFFE(VD1_q_a[29]_PORT_A_write_enable, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_read_enable = !JD1L161;
VD1_q_a[29]_PORT_A_read_enable_reg = DFFE(VD1_q_a[29]_PORT_A_read_enable, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_PORT_A_byte_mask = JD1L127;
VD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[29]_PORT_A_byte_mask, VD1_q_a[29]_clock_0, , , VD1_q_a[29]_clock_enable_0);
VD1_q_a[29]_clock_0 = CLOCK_50;
VD1_q_a[29]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[29]_PORT_A_data_out = MEMORY(VD1_q_a[29]_PORT_A_data_in_reg, , VD1_q_a[29]_PORT_A_address_reg, , VD1_q_a[29]_PORT_A_write_enable_reg, VD1_q_a[29]_PORT_A_read_enable_reg, , , VD1_q_a[29]_PORT_A_byte_mask_reg, , VD1_q_a[29]_clock_0, , VD1_q_a[29]_clock_enable_0, , , , , );
VD1_q_a[29] = VD1_q_a[29]_PORT_A_data_out[0];


--VD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[30]_PORT_A_data_in = JD1L159;
VD1_q_a[30]_PORT_A_data_in_reg = DFFE(VD1_q_a[30]_PORT_A_data_in, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[30]_PORT_A_address_reg = DFFE(VD1_q_a[30]_PORT_A_address, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_write_enable = JD1L161;
VD1_q_a[30]_PORT_A_write_enable_reg = DFFE(VD1_q_a[30]_PORT_A_write_enable, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_read_enable = !JD1L161;
VD1_q_a[30]_PORT_A_read_enable_reg = DFFE(VD1_q_a[30]_PORT_A_read_enable, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_PORT_A_byte_mask = JD1L127;
VD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[30]_PORT_A_byte_mask, VD1_q_a[30]_clock_0, , , VD1_q_a[30]_clock_enable_0);
VD1_q_a[30]_clock_0 = CLOCK_50;
VD1_q_a[30]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[30]_PORT_A_data_out = MEMORY(VD1_q_a[30]_PORT_A_data_in_reg, , VD1_q_a[30]_PORT_A_address_reg, , VD1_q_a[30]_PORT_A_write_enable_reg, VD1_q_a[30]_PORT_A_read_enable_reg, , , VD1_q_a[30]_PORT_A_byte_mask_reg, , VD1_q_a[30]_clock_0, , VD1_q_a[30]_clock_enable_0, , , , , );
VD1_q_a[30] = VD1_q_a[30]_PORT_A_data_out[0];


--VD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
VD1_q_a[31]_PORT_A_data_in = JD1L160;
VD1_q_a[31]_PORT_A_data_in_reg = DFFE(VD1_q_a[31]_PORT_A_data_in, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_address = BUS(JD1L116, JD1L117, JD1L118, JD1L119, JD1L120, JD1L121, JD1L122, JD1L123);
VD1_q_a[31]_PORT_A_address_reg = DFFE(VD1_q_a[31]_PORT_A_address, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_write_enable = JD1L161;
VD1_q_a[31]_PORT_A_write_enable_reg = DFFE(VD1_q_a[31]_PORT_A_write_enable, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_read_enable = !JD1L161;
VD1_q_a[31]_PORT_A_read_enable_reg = DFFE(VD1_q_a[31]_PORT_A_read_enable, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_PORT_A_byte_mask = JD1L127;
VD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(VD1_q_a[31]_PORT_A_byte_mask, VD1_q_a[31]_clock_0, , , VD1_q_a[31]_clock_enable_0);
VD1_q_a[31]_clock_0 = CLOCK_50;
VD1_q_a[31]_clock_enable_0 = JD1_ociram_reset_req;
VD1_q_a[31]_PORT_A_data_out = MEMORY(VD1_q_a[31]_PORT_A_data_in_reg, , VD1_q_a[31]_PORT_A_address_reg, , VD1_q_a[31]_PORT_A_write_enable_reg, VD1_q_a[31]_PORT_A_read_enable_reg, , , VD1_q_a[31]_PORT_A_byte_mask_reg, , VD1_q_a[31]_clock_0, , VD1_q_a[31]_clock_enable_0, , , , , );
VD1_q_a[31] = VD1_q_a[31]_PORT_A_data_out[0];


--JD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

JD1_MonDReg[10] = DFFEAS(LD1_jdo[13], CLOCK_50,  ,  , JD1L50, VD1_q_a[10],  , JD1L78, !LD1_take_action_ocimem_b);


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
T1L34_adder_eqn = ( !NB1_counter_reg_bit[4] ) + ( GND ) + ( T1L39 );
T1L34 = SUM(T1L34_adder_eqn);

--T1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
T1L35_adder_eqn = ( !NB1_counter_reg_bit[4] ) + ( GND ) + ( T1L39 );
T1L35 = CARRY(T1L35_adder_eqn);


--JD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

JD1_MonDReg[17] = DFFEAS(LD1_jdo[20], CLOCK_50,  ,  , JD1L50, VD1_q_a[17],  , JD1L78, !LD1_take_action_ocimem_b);


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
T1L38_adder_eqn = ( !NB1_counter_reg_bit[3] ) + ( GND ) + ( T1L43 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
T1L39_adder_eqn = ( !NB1_counter_reg_bit[3] ) + ( GND ) + ( T1L43 );
T1L39 = CARRY(T1L39_adder_eqn);


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
T1L42_adder_eqn = ( !NB1_counter_reg_bit[2] ) + ( GND ) + ( T1L47 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
T1L43_adder_eqn = ( !NB1_counter_reg_bit[2] ) + ( GND ) + ( T1L47 );
T1L43 = CARRY(T1L43_adder_eqn);


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
T1L46_adder_eqn = ( !NB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
T1L47_adder_eqn = ( !NB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L47 = CARRY(T1L47_adder_eqn);


--sw_d2[7] is sw_d2[7]
--register power-up is low

sw_d2[7] = DFFEAS(sw_d1[7], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--JD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

JD1_MonDReg[21] = DFFEAS(LD1_jdo[24], CLOCK_50,  ,  , JD1L50, VD1_q_a[21],  , JD1L78, !LD1_take_action_ocimem_b);


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
T1L50_adder_eqn = ( !KB1_b_full ) + ( VCC ) + ( T1L55 );
T1L50 = SUM(T1L50_adder_eqn);


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
T1L54_adder_eqn = ( !NB1_counter_reg_bit[5] ) + ( GND ) + ( T1L35 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
T1L55_adder_eqn = ( !NB1_counter_reg_bit[5] ) + ( GND ) + ( T1L35 );
T1L55 = CARRY(T1L55_adder_eqn);


--JD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

JD1_MonDReg[6] = DFFEAS(LD1_jdo[9], CLOCK_50,  ,  , JD1L50, VD1_q_a[6],  , JD1L78, !LD1_take_action_ocimem_b);


--JD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

JD1_MonDReg[7] = DFFEAS(LD1_jdo[10], CLOCK_50,  ,  , JD1L50, VD1_q_a[7],  , JD1L78, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

ZC1_break_readreg[17] = DFFEAS(LD1_jdo[17], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--sw_d1[1] is sw_d1[1]
--register power-up is low

sw_d1[1] = DFFEAS(SW[1], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d1[2] is sw_d1[2]
--register power-up is low

sw_d1[2] = DFFEAS(SW[2], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d1[3] is sw_d1[3]
--register power-up is low

sw_d1[3] = DFFEAS(SW[3], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--BB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

BB1_td_shift[8] = AMPP_FUNCTION(A1L144, BB1L79, !A1L136, !A1L142, BB1L57);


--sw_d1[4] is sw_d1[4]
--register power-up is low

sw_d1[4] = DFFEAS(SW[4], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d1[5] is sw_d1[5]
--register power-up is low

sw_d1[5] = DFFEAS(SW[5], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--sw_d1[6] is sw_d1[6]
--register power-up is low

sw_d1[6] = DFFEAS(SW[6], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--LB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[2]_PORT_A_data_in = QC1_d_writedata[2];
LB1_q_b[2]_PORT_A_data_in_reg = DFFE(LB1_q_b[2]_PORT_A_data_in, LB1_q_b[2]_clock_0, , , );
LB1_q_b[2]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[2]_PORT_A_address_reg = DFFE(LB1_q_b[2]_PORT_A_address, LB1_q_b[2]_clock_0, , , );
LB1_q_b[2]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[2]_PORT_B_address_reg = DFFE(LB1_q_b[2]_PORT_B_address, LB1_q_b[2]_clock_1, , , LB1_q_b[2]_clock_enable_1);
LB1_q_b[2]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[2]_PORT_A_write_enable_reg = DFFE(LB1_q_b[2]_PORT_A_write_enable, LB1_q_b[2]_clock_0, , , );
LB1_q_b[2]_PORT_B_read_enable = VCC;
LB1_q_b[2]_PORT_B_read_enable_reg = DFFE(LB1_q_b[2]_PORT_B_read_enable, LB1_q_b[2]_clock_1, , , LB1_q_b[2]_clock_enable_1);
LB1_q_b[2]_clock_0 = CLOCK_50;
LB1_q_b[2]_clock_1 = CLOCK_50;
LB1_q_b[2]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[2]_clock_enable_1 = T1L85;
LB1_q_b[2]_PORT_B_data_out = MEMORY(LB1_q_b[2]_PORT_A_data_in_reg, , LB1_q_b[2]_PORT_A_address_reg, LB1_q_b[2]_PORT_B_address_reg, LB1_q_b[2]_PORT_A_write_enable_reg, , , LB1_q_b[2]_PORT_B_read_enable_reg, , , LB1_q_b[2]_clock_0, LB1_q_b[2]_clock_1, LB1_q_b[2]_clock_enable_0, LB1_q_b[2]_clock_enable_1, , , , );
LB1_q_b[2] = LB1_q_b[2]_PORT_B_data_out[0];


--BB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

BB1_count[4] = AMPP_FUNCTION(A1L144, BB1_count[3], !A1L136, !A1L142, BB1L57);


--ZC1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

ZC1_break_readreg[5] = DFFEAS(LD1_jdo[5], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

ZC1_break_readreg[28] = DFFEAS(LD1_jdo[28], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

JD1_MonDReg[28] = DFFEAS(LD1_jdo[31], CLOCK_50,  ,  , JD1L50, VD1_q_a[28],  , JD1L78, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

ZC1_break_readreg[29] = DFFEAS(LD1_jdo[29], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

JD1_MonDReg[30] = DFFEAS(LD1_jdo[33], CLOCK_50,  ,  , JD1L50, VD1_q_a[30],  , JD1L78, !LD1_take_action_ocimem_b);


--ZC1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

ZC1_break_readreg[30] = DFFEAS(LD1_jdo[30], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

ZC1_break_readreg[31] = DFFEAS(LD1_jdo[31], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--JD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

JD1_MonDReg[31] = DFFEAS(LD1_jdo[34], CLOCK_50,  ,  , JD1L50, VD1_q_a[31],  , JD1L78, !LD1_take_action_ocimem_b);


--cntr[18] is cntr[18]
--register power-up is low

cntr[18] = DFFEAS(A1L26, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L30 is Add0~29
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--MD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

MD1_sr[23] = DFFEAS(MD1L86, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--ZC1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

ZC1_break_readreg[21] = DFFEAS(LD1_jdo[21], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

ZC1_break_readreg[18] = DFFEAS(LD1_jdo[18], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--sw_d1[7] is sw_d1[7]
--register power-up is low

sw_d1[7] = DFFEAS(SW[7], CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--MD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

MD1_sr[16] = DFFEAS(MD1L87, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--LB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[3]_PORT_A_data_in = QC1_d_writedata[3];
LB1_q_b[3]_PORT_A_data_in_reg = DFFE(LB1_q_b[3]_PORT_A_data_in, LB1_q_b[3]_clock_0, , , );
LB1_q_b[3]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[3]_PORT_A_address_reg = DFFE(LB1_q_b[3]_PORT_A_address, LB1_q_b[3]_clock_0, , , );
LB1_q_b[3]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[3]_PORT_B_address_reg = DFFE(LB1_q_b[3]_PORT_B_address, LB1_q_b[3]_clock_1, , , LB1_q_b[3]_clock_enable_1);
LB1_q_b[3]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[3]_PORT_A_write_enable_reg = DFFE(LB1_q_b[3]_PORT_A_write_enable, LB1_q_b[3]_clock_0, , , );
LB1_q_b[3]_PORT_B_read_enable = VCC;
LB1_q_b[3]_PORT_B_read_enable_reg = DFFE(LB1_q_b[3]_PORT_B_read_enable, LB1_q_b[3]_clock_1, , , LB1_q_b[3]_clock_enable_1);
LB1_q_b[3]_clock_0 = CLOCK_50;
LB1_q_b[3]_clock_1 = CLOCK_50;
LB1_q_b[3]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[3]_clock_enable_1 = T1L85;
LB1_q_b[3]_PORT_B_data_out = MEMORY(LB1_q_b[3]_PORT_A_data_in_reg, , LB1_q_b[3]_PORT_A_address_reg, LB1_q_b[3]_PORT_B_address_reg, LB1_q_b[3]_PORT_A_write_enable_reg, , , LB1_q_b[3]_PORT_B_read_enable_reg, , , LB1_q_b[3]_clock_0, LB1_q_b[3]_clock_1, LB1_q_b[3]_clock_enable_0, LB1_q_b[3]_clock_enable_1, , , , );
LB1_q_b[3] = LB1_q_b[3]_PORT_B_data_out[0];


--BB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

BB1_count[3] = AMPP_FUNCTION(A1L144, BB1_count[2], !A1L136, !A1L142, BB1L57);


--MD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

MD1_sr[24] = DFFEAS(MD1L88, A1L170,  ,  , MD1L30,  ,  , MD1L31,  );


--MD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

MD1_sr[8] = DFFEAS(MD1L89, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--ZC1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

ZC1_break_readreg[6] = DFFEAS(LD1_jdo[6], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--cntr[17] is cntr[17]
--register power-up is low

cntr[17] = DFFEAS(A1L30, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L34 is Add0~33
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--ZC1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

ZC1_break_readreg[22] = DFFEAS(LD1_jdo[22], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--MD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

MD1_sr[14] = DFFEAS(MD1L90, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--MD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

MD1_sr[12] = DFFEAS(MD1L93, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--MD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

MD1_sr[13] = DFFEAS(MD1L94, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--MD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

MD1_sr[11] = DFFEAS(MD1L95, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--MD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

MD1_sr[9] = DFFEAS(MD1L96, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--MD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

MD1_sr[10] = DFFEAS(MD1L97, A1L170,  ,  , MD1L12,  ,  , MD1L11,  );


--ZC1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

ZC1_break_readreg[15] = DFFEAS(LD1_jdo[15], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--LB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[4]_PORT_A_data_in = QC1_d_writedata[4];
LB1_q_b[4]_PORT_A_data_in_reg = DFFE(LB1_q_b[4]_PORT_A_data_in, LB1_q_b[4]_clock_0, , , );
LB1_q_b[4]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[4]_PORT_A_address_reg = DFFE(LB1_q_b[4]_PORT_A_address, LB1_q_b[4]_clock_0, , , );
LB1_q_b[4]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[4]_PORT_B_address_reg = DFFE(LB1_q_b[4]_PORT_B_address, LB1_q_b[4]_clock_1, , , LB1_q_b[4]_clock_enable_1);
LB1_q_b[4]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[4]_PORT_A_write_enable_reg = DFFE(LB1_q_b[4]_PORT_A_write_enable, LB1_q_b[4]_clock_0, , , );
LB1_q_b[4]_PORT_B_read_enable = VCC;
LB1_q_b[4]_PORT_B_read_enable_reg = DFFE(LB1_q_b[4]_PORT_B_read_enable, LB1_q_b[4]_clock_1, , , LB1_q_b[4]_clock_enable_1);
LB1_q_b[4]_clock_0 = CLOCK_50;
LB1_q_b[4]_clock_1 = CLOCK_50;
LB1_q_b[4]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[4]_clock_enable_1 = T1L85;
LB1_q_b[4]_PORT_B_data_out = MEMORY(LB1_q_b[4]_PORT_A_data_in_reg, , LB1_q_b[4]_PORT_A_address_reg, LB1_q_b[4]_PORT_B_address_reg, LB1_q_b[4]_PORT_A_write_enable_reg, , , LB1_q_b[4]_PORT_B_read_enable_reg, , , LB1_q_b[4]_clock_0, LB1_q_b[4]_clock_1, LB1_q_b[4]_clock_enable_0, LB1_q_b[4]_clock_enable_1, , , , );
LB1_q_b[4] = LB1_q_b[4]_PORT_B_data_out[0];


--LB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[5]_PORT_A_data_in = QC1_d_writedata[5];
LB1_q_b[5]_PORT_A_data_in_reg = DFFE(LB1_q_b[5]_PORT_A_data_in, LB1_q_b[5]_clock_0, , , );
LB1_q_b[5]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[5]_PORT_A_address_reg = DFFE(LB1_q_b[5]_PORT_A_address, LB1_q_b[5]_clock_0, , , );
LB1_q_b[5]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[5]_PORT_B_address_reg = DFFE(LB1_q_b[5]_PORT_B_address, LB1_q_b[5]_clock_1, , , LB1_q_b[5]_clock_enable_1);
LB1_q_b[5]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[5]_PORT_A_write_enable_reg = DFFE(LB1_q_b[5]_PORT_A_write_enable, LB1_q_b[5]_clock_0, , , );
LB1_q_b[5]_PORT_B_read_enable = VCC;
LB1_q_b[5]_PORT_B_read_enable_reg = DFFE(LB1_q_b[5]_PORT_B_read_enable, LB1_q_b[5]_clock_1, , , LB1_q_b[5]_clock_enable_1);
LB1_q_b[5]_clock_0 = CLOCK_50;
LB1_q_b[5]_clock_1 = CLOCK_50;
LB1_q_b[5]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[5]_clock_enable_1 = T1L85;
LB1_q_b[5]_PORT_B_data_out = MEMORY(LB1_q_b[5]_PORT_A_data_in_reg, , LB1_q_b[5]_PORT_A_address_reg, LB1_q_b[5]_PORT_B_address_reg, LB1_q_b[5]_PORT_A_write_enable_reg, , , LB1_q_b[5]_PORT_B_read_enable_reg, , , LB1_q_b[5]_clock_0, LB1_q_b[5]_clock_1, LB1_q_b[5]_clock_enable_0, LB1_q_b[5]_clock_enable_1, , , , );
LB1_q_b[5] = LB1_q_b[5]_PORT_B_data_out[0];


--LB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
LB1_q_b[6]_PORT_A_data_in = QC1_d_writedata[6];
LB1_q_b[6]_PORT_A_data_in_reg = DFFE(LB1_q_b[6]_PORT_A_data_in, LB1_q_b[6]_clock_0, , , );
LB1_q_b[6]_PORT_A_address = BUS(MB2_counter_reg_bit[0], MB2_counter_reg_bit[1], MB2_counter_reg_bit[2], MB2_counter_reg_bit[3], MB2_counter_reg_bit[4], MB2_counter_reg_bit[5]);
LB1_q_b[6]_PORT_A_address_reg = DFFE(LB1_q_b[6]_PORT_A_address, LB1_q_b[6]_clock_0, , , );
LB1_q_b[6]_PORT_B_address = BUS(MB1_counter_reg_bit[0], MB1_counter_reg_bit[1], MB1_counter_reg_bit[2], MB1_counter_reg_bit[3], MB1_counter_reg_bit[4], MB1_counter_reg_bit[5]);
LB1_q_b[6]_PORT_B_address_reg = DFFE(LB1_q_b[6]_PORT_B_address, LB1_q_b[6]_clock_1, , , LB1_q_b[6]_clock_enable_1);
LB1_q_b[6]_PORT_A_write_enable = T1_fifo_wr;
LB1_q_b[6]_PORT_A_write_enable_reg = DFFE(LB1_q_b[6]_PORT_A_write_enable, LB1_q_b[6]_clock_0, , , );
LB1_q_b[6]_PORT_B_read_enable = VCC;
LB1_q_b[6]_PORT_B_read_enable_reg = DFFE(LB1_q_b[6]_PORT_B_read_enable, LB1_q_b[6]_clock_1, , , LB1_q_b[6]_clock_enable_1);
LB1_q_b[6]_clock_0 = CLOCK_50;
LB1_q_b[6]_clock_1 = CLOCK_50;
LB1_q_b[6]_clock_enable_0 = T1_fifo_wr;
LB1_q_b[6]_clock_enable_1 = T1L85;
LB1_q_b[6]_PORT_B_data_out = MEMORY(LB1_q_b[6]_PORT_A_data_in_reg, , LB1_q_b[6]_PORT_A_address_reg, LB1_q_b[6]_PORT_B_address_reg, LB1_q_b[6]_PORT_A_write_enable_reg, , , LB1_q_b[6]_PORT_B_read_enable_reg, , , LB1_q_b[6]_clock_0, LB1_q_b[6]_clock_1, LB1_q_b[6]_clock_enable_0, LB1_q_b[6]_clock_enable_1, , , , );
LB1_q_b[6] = LB1_q_b[6]_PORT_B_data_out[0];


--BB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

BB1_count[2] = AMPP_FUNCTION(A1L144, BB1_count[1], !A1L136, !A1L142, BB1L57);


--ZC1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

ZC1_break_readreg[23] = DFFEAS(LD1_jdo[23], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

ZC1_break_readreg[7] = DFFEAS(LD1_jdo[7], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--cntr[16] is cntr[16]
--register power-up is low

cntr[16] = DFFEAS(A1L34, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L38 is Add0~37
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--ZC1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

ZC1_break_readreg[13] = DFFEAS(LD1_jdo[13], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

ZC1_break_readreg[14] = DFFEAS(LD1_jdo[14], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

ZC1_break_readreg[11] = DFFEAS(LD1_jdo[11], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

ZC1_break_readreg[12] = DFFEAS(LD1_jdo[12], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

ZC1_break_readreg[10] = DFFEAS(LD1_jdo[10], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

ZC1_break_readreg[8] = DFFEAS(LD1_jdo[8], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--ZC1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

ZC1_break_readreg[9] = DFFEAS(LD1_jdo[9], CLOCK_50,  ,  , ZC1L4,  ,  , ZC1L5,  );


--cntr[15] is cntr[15]
--register power-up is low

cntr[15] = DFFEAS(A1L38, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L42 is Add0~41
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14]
--register power-up is low

cntr[14] = DFFEAS(A1L42, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L46 is Add0~45
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13]
--register power-up is low

cntr[13] = DFFEAS(A1L46, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L50 is Add0~49
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12]
--register power-up is low

cntr[12] = DFFEAS(A1L50, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L54 is Add0~53
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11]
--register power-up is low

cntr[11] = DFFEAS(A1L54, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L58 is Add0~57
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10]
--register power-up is low

cntr[10] = DFFEAS(A1L58, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L62 is Add0~61
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9]
--register power-up is low

cntr[9] = DFFEAS(A1L62, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L66 is Add0~65
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8]
--register power-up is low

cntr[8] = DFFEAS(A1L66, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L70 is Add0~69
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7]
--register power-up is low

cntr[7] = DFFEAS(A1L70, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L74 is Add0~73
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6]
--register power-up is low

cntr[6] = DFFEAS(A1L74, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L78 is Add0~77
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5]
--register power-up is low

cntr[5] = DFFEAS(A1L78, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L82 is Add0~81
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4]
--register power-up is low

cntr[4] = DFFEAS(A1L82, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L86 is Add0~85
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3]
--register power-up is low

cntr[3] = DFFEAS(A1L86, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L90 is Add0~89
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2]
--register power-up is low

cntr[2] = DFFEAS(A1L90, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L94 is Add0~93
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1]
--register power-up is low

cntr[1] = DFFEAS(A1L94, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--A1L98 is Add0~97
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0]
--register power-up is low

cntr[0] = DFFEAS(A1L98, CLOCK_50,  ,  ,  ,  ,  , !key0_d3[0],  );


--JD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
JD1L93 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (!JD1_MonAReg[3] & (JD1_MonAReg[4] & (!JD1_MonAReg[2])))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[32]))))) ) ) # ( JD1_jtag_ram_rd_d1 & ( (((!LD1_take_action_ocimem_b & (VD1_q_a[29])) # (LD1_take_action_ocimem_b & ((LD1_jdo[32]))))) ) );


--JD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
JD1L97 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (JD1_MonAReg[3] & (!JD1_MonAReg[4] & (!JD1_MonAReg[2])))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[21]))))) ) ) # ( JD1_jtag_ram_rd_d1 & ( (((!LD1_take_action_ocimem_b & (VD1_q_a[18])) # (LD1_take_action_ocimem_b & ((LD1_jdo[21]))))) ) );


--JD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16
JD1L101 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (!JD1_MonAReg[3] & (!JD1_MonAReg[4] & (!JD1_MonAReg[2])))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[8]))))) ) ) # ( JD1_jtag_ram_rd_d1 & ( (((!LD1_take_action_ocimem_b & (VD1_q_a[5])) # (LD1_take_action_ocimem_b & ((LD1_jdo[8]))))) ) );


--JD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20
JD1L68 = ( !JD1_jtag_ram_rd_d1 & ( (!LD1_take_action_ocimem_b & (!JD1_MonAReg[3] & (!JD1_MonAReg[4] $ ((JD1_MonAReg[2]))))) # (LD1_take_action_ocimem_b & ((((LD1_jdo[18]))))) ) ) # ( JD1_jtag_ram_rd_d1 & ( (((!LD1_take_action_ocimem_b & (VD1_q_a[15])) # (LD1_take_action_ocimem_b & ((LD1_jdo[18]))))) ) );


--KB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
KB2L9 = ( !KB2_b_non_empty & ( (((BB1L50Q))) # (KB2_b_full) ) ) # ( KB2_b_non_empty & ( (((!WB1L28) # ((!T1L74) # (!WB1L27))) # (KB2L2)) # (KB2_b_full) ) );


--QC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~9
QC1L940 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[21])))) # (QC1L939))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[21])))) # (QC1L939))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[5]))))) ) );


--QC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13
QC1L945 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[22])))) # (QC1L944))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[22])))) # (QC1L944))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[6]))))) ) );


--QC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~17
QC1L920 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[17])))) # (QC1L919))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[17])))) # (QC1L919))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[1]))))) ) );


--QC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~21
QC1L925 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[18])))) # (QC1L924))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[18])))) # (QC1L924))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[2]))))) ) );


--QC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~25
QC1L930 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[19])))) # (QC1L929))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[19])))) # (QC1L929))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[3]))))) ) );


--QC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~29
QC1L935 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[20])))) # (QC1L934))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[20])))) # (QC1L934))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[4]))))) ) );


--QC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33
QC1L915 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[16])))) # (QC1L914))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[16])))) # (QC1L914))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte3_data[0]))))) ) );


--QC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~9
QC1L891 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[13])))) # (QC1L890))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[13])))) # (QC1L890))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[5]))))) ) );


--QC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~13
QC1L896 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[14])))) # (QC1L895))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[14])))) # (QC1L895))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[6]))))) ) );


--QC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~17
QC1L901 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[15])))) # (QC1L900))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[15])))) # (QC1L900))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[7]))))) ) );


--QC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~21
QC1L874 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[9])))) # (QC1L873))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[9])))) # (QC1L873))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[1]))))) ) );


--QC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~25
QC1L879 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[10])))) # (QC1L878))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[10])))) # (QC1L878))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[2]))))) ) );


--QC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~29
QC1L886 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[12])))) # (QC1L885))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[12])))) # (QC1L885))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[4]))))) ) );


--QC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~33
QC1L869 = ( !QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[8])))) # (QC1L868))) # (QC1_av_ld_aligning_data & ((((QC1L839))))) ) ) # ( QC1L664 & ( (!QC1_av_ld_aligning_data & (((RB3L1 & ((WD1_q_a[8])))) # (QC1L868))) # (QC1_av_ld_aligning_data & ((((QC1_av_ld_byte2_data[0]))))) ) );


--TC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
TC1L54 = ( !TC1_read & ( (!VB3_mem_used[1] & (VB3L16 & (((QB1L12 & TB1_saved_grant[0])) # (TB1L53)))) ) ) # ( TC1_read & ( (((JD1_waitrequest))) ) );


--TC1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
TC1L92 = ( !TC1_write & ( (!VB3_mem_used[1] & (R1L4 & (TB1_saved_grant[0] & ((QB1L12) # (TB1L53))))) ) ) # ( TC1_write & ( (((JD1_waitrequest))) ) );


--QC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
QC1L745 = ( !QC1_D_iw[14] & ( (!QC1_D_iw[13] & (QC1_D_iw[12] & (!QC1_D_iw[16] & (!QC1_D_iw[11] & QC1L548)))) ) ) # ( QC1_D_iw[14] & ( (!QC1_D_iw[13] & (QC1_D_iw[12] & (QC1_D_iw[15] & (!QC1_D_iw[11] & QC1L548)))) ) );


--BB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
BB1L45 = AMPP_FUNCTION(!A1L137, !A1L147, !A1L140, !A1L142, !BB1_state, !A1L145, !A1L138);


--QC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
QC1L798 = ( !QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (((!QC1_R_ctrl_br_cmp & ((QC1_W_alu_result[0]))) # (QC1_R_ctrl_br_cmp & (QC1_W_cmp_result))))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte0_data[0])))) ) ) # ( QC1_R_ctrl_rd_ctl_reg & ( (!QC1_R_ctrl_ld & (((!QC1_R_ctrl_br_cmp & ((QC1_W_control_rd_data[0]))) # (QC1_R_ctrl_br_cmp & (QC1_W_cmp_result))))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte0_data[0])))) ) );


--SW[8] is SW[8]
SW[8] = INPUT();


--SW[9] is SW[9]
SW[9] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(cntr[24]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(A1L235);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(A1L235);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(A1L235);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(A1L235);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(A1L235);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(A1L235);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(A1L235);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(A1L235);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L235);


--HEX0[0] is HEX0[0]
HEX0[0] = OUTPUT(R1_data_out[0]);


--HEX0[1] is HEX0[1]
HEX0[1] = OUTPUT(R1_data_out[1]);


--HEX0[2] is HEX0[2]
HEX0[2] = OUTPUT(R1_data_out[2]);


--HEX0[3] is HEX0[3]
HEX0[3] = OUTPUT(R1_data_out[3]);


--HEX0[4] is HEX0[4]
HEX0[4] = OUTPUT(R1_data_out[4]);


--HEX0[5] is HEX0[5]
HEX0[5] = OUTPUT(R1_data_out[5]);


--HEX0[6] is HEX0[6]
HEX0[6] = OUTPUT(R1_data_out[6]);


--A1L141 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L141 = INPUT();


--A1L146 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L146 = OUTPUT(BB1_adapted_tdo);


--A1L139 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L139 = OUTPUT(A1L138);


--A1L171 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L171 = INPUT();


--A1L167 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L167 = INPUT();


--A1L164 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L164 = INPUT();


--A1L156 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L156 = INPUT();


--A1L160 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L160 = INPUT();


--A1L158 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L158 = INPUT();


--A1L166 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L166 = INPUT();


--A1L155 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L155 = INPUT();


--A1L165 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L165 = INPUT();


--A1L157 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L157 = INPUT();


--A1L161 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L161 = INPUT();


--A1L159 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L159 = INPUT();


--A1L169 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L169 = INPUT();


--A1L148 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L148 = INPUT();


--A1L173 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L173 = OUTPUT(MD1_sr[0]);


--A1L152 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L152 = OUTPUT(MD1_ir_out[0]);


--A1L153 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L153 = OUTPUT(MD1_ir_out[1]);


--R1_data_out[0] is nios_system:u0|nios_system_hex0:hex0|data_out[0]
--register power-up is low

R1_data_out[0] = DFFEAS(QC1_d_writedata[0], CLOCK_50, !Y1_r_sync_rst,  , R1L3,  ,  ,  ,  );


--R1_data_out[1] is nios_system:u0|nios_system_hex0:hex0|data_out[1]
--register power-up is low

R1_data_out[1] = DFFEAS(QC1_d_writedata[1], CLOCK_50, !Y1_r_sync_rst,  , R1L3,  ,  ,  ,  );


--R1_data_out[2] is nios_system:u0|nios_system_hex0:hex0|data_out[2]
--register power-up is low

R1_data_out[2] = DFFEAS(QC1_d_writedata[2], CLOCK_50, !Y1_r_sync_rst,  , R1L3,  ,  ,  ,  );


--R1_data_out[3] is nios_system:u0|nios_system_hex0:hex0|data_out[3]
--register power-up is low

R1_data_out[3] = DFFEAS(QC1_d_writedata[3], CLOCK_50, !Y1_r_sync_rst,  , R1L3,  ,  ,  ,  );


--R1_data_out[4] is nios_system:u0|nios_system_hex0:hex0|data_out[4]
--register power-up is low

R1_data_out[4] = DFFEAS(QC1_d_writedata[4], CLOCK_50, !Y1_r_sync_rst,  , R1L3,  ,  ,  ,  );


--R1_data_out[5] is nios_system:u0|nios_system_hex0:hex0|data_out[5]
--register power-up is low

R1_data_out[5] = DFFEAS(QC1_d_writedata[5], CLOCK_50, !Y1_r_sync_rst,  , R1L3,  ,  ,  ,  );


--R1_data_out[6] is nios_system:u0|nios_system_hex0:hex0|data_out[6]
--register power-up is low

R1_data_out[6] = DFFEAS(QC1_d_writedata[6], CLOCK_50, !Y1_r_sync_rst,  , R1L3,  ,  ,  ,  );


--BB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

BB1_adapted_tdo = AMPP_FUNCTION(!A1L144, BB1_td_shift[0], !A1L136);


--A1L138 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L138 = INPUT();


--MD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

MD1_sr[0] = DFFEAS(MD1L56, A1L170,  ,  ,  ,  ,  ,  ,  );


--MD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

MD1_ir_out[0] = DFFEAS(PD3_dreg[0], A1L170,  ,  ,  ,  ,  ,  ,  );


--MD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

MD1_ir_out[1] = DFFEAS(PD2_dreg[0], A1L170,  ,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--key0_d3[0] is key0_d3[0]
--register power-up is low

key0_d3[0] = DFFEAS(key0_d2[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

QC1_d_writedata[0] = DFFEAS(WC2_q_b[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

Y1_r_sync_rst = DFFEAS(Y1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
ZB1L2 = ( !QC1_W_alu_result[8] & ( !QC1_W_alu_result[7] & ( (QC1_W_alu_result[12] & (!QC1_W_alu_result[11] & (!QC1_W_alu_result[10] & !QC1_W_alu_result[9]))) ) ) );


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1
ZB1L3 = ( QC1_W_alu_result[16] & ( (!QC1_W_alu_result[6] & (!QC1_W_alu_result[15] & (!QC1_W_alu_result[14] & !QC1_W_alu_result[13]))) ) );


--BB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

BB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !Y1_r_sync_rst);


--WB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[1]
--register power-up is low

WB6_wait_latency_counter[1] = DFFEAS(WB6L16, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L1 is nios_system:u0|nios_system_hex0:hex0|always0~0
R1L1 = (BB1_rst1 & !WB6_wait_latency_counter[1]);


--WB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0]
--register power-up is low

WB6_wait_latency_counter[0] = DFFEAS(WB6L17, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

VB6_mem_used[1] = DFFEAS(VB6L8, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

QC1_d_write = DFFEAS(QC1_E_st_stall, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

YB1_write_accepted = DFFEAS(YB1L11, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1L2 is nios_system:u0|nios_system_hex0:hex0|always0~1
R1L2 = ( QC1_d_write & ( !YB1_write_accepted & ( (!WB6_wait_latency_counter[0] & (!VB6_mem_used[1] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]))) ) ) );


--R1L3 is nios_system:u0|nios_system_hex0:hex0|always0~2
R1L3 = ( R1L1 & ( R1L2 & ( (!QC1_W_alu_result[5] & (QC1_W_alu_result[4] & (ZB1L2 & ZB1L3))) ) ) );


--QC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

QC1_d_writedata[1] = DFFEAS(WC2_q_b[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

QC1_d_writedata[2] = DFFEAS(WC2_q_b[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

QC1_d_writedata[3] = DFFEAS(WC2_q_b[3], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

QC1_d_writedata[4] = DFFEAS(WC2_q_b[4], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

QC1_d_writedata[5] = DFFEAS(WC2_q_b[5], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

QC1_d_writedata[6] = DFFEAS(WC2_q_b[6], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--A1L144 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L144 = INPUT();


--A1L136 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L136 = INPUT();


--A1L163 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L163 = INPUT();


--A1L174 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L174 = INPUT();


--A1L149 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L149 = INPUT();


--KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
KD1L2 = (A1L163 & (!A1L174 & A1L149));


--A1L154 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L154 = INPUT();


--MD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
MD1L54 = (MD1_sr[0] & (((!A1L149) # (!A1L154)) # (A1L174)));


--PD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

PD3_dreg[0] = DFFEAS(PD3_din_s1, A1L170,  ,  ,  ,  ,  ,  ,  );


--A1L150 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L150 = INPUT();


--A1L151 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L151 = INPUT();


--MD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
MD1L55 = ( !A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & (A1L154 & PD3_dreg[0]))) ) ) );


--MD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

MD1_DRsize.000 = DFFEAS(VCC, A1L170,  ,  , KD1_virtual_state_uir,  ,  ,  ,  );


--A1L172 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L172 = INPUT();


--MD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
MD1L56 = ( MD1_DRsize.000 & ( A1L172 & ( (!KD1L2 & (((MD1L55)) # (MD1L54))) # (KD1L2 & (((MD1_sr[1])))) ) ) ) # ( !MD1_DRsize.000 & ( A1L172 & ( ((MD1L55) # (MD1L54)) # (KD1L2) ) ) ) # ( MD1_DRsize.000 & ( !A1L172 & ( (!KD1L2 & (((MD1L55)) # (MD1L54))) # (KD1L2 & (((MD1_sr[1])))) ) ) ) # ( !MD1_DRsize.000 & ( !A1L172 & ( (!KD1L2 & ((MD1L55) # (MD1L54))) ) ) );


--A1L170 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L170 = INPUT();


--PD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

PD2_dreg[0] = DFFEAS(PD2_din_s1, A1L170,  ,  ,  ,  ,  ,  ,  );


--key0_d2[0] is key0_d2[0]
--register power-up is low

key0_d2[0] = DFFEAS(key0_d1[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Y1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

Y1_r_sync_rst_chain[1] = DFFEAS(Y1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
Y1L1 = ((Y1_r_sync_rst & !Y1_r_sync_rst_chain[1])) # (Y1_altera_reset_synchronizer_int_chain[4]);


--QC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

QC1_R_ctrl_shift_rot = DFFEAS(QC1L247, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

QC1_R_ctrl_logic = DFFEAS(QC1L231, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

QC1_R_logic_op[1] = DFFEAS(QC1L300, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

QC1_R_logic_op[0] = DFFEAS(QC1L299, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

QC1_E_src1[5] = DFFEAS(QC1L706, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0
QC1L358 = (!QC1_E_src1[5] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[5])) # (QC1_R_logic_op[1] & ((QC1_E_src2[5]))))) # (QC1_E_src1[5] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[5])))));


--QC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0
QC1L315 = ( QC1L62 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L358)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[5])))) ) ) # ( !QC1L62 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L358)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[5])))) ) );


--QC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

QC1_R_ctrl_rd_ctl_reg = DFFEAS(QC1_D_op_rdctl, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

QC1_R_ctrl_br_cmp = DFFEAS(QC1L208, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
QC1L342 = (QC1_R_ctrl_br_cmp) # (QC1_R_ctrl_rd_ctl_reg);


--QC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

QC1_E_src2[4] = DFFEAS(QC1L741, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

QC1_E_src1[4] = DFFEAS(QC1L705, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1
QC1L357 = (!QC1_E_src2[4] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[4])) # (QC1_R_logic_op[1] & ((QC1_E_src1[4]))))) # (QC1_E_src2[4] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[4])))));


--QC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2
QC1L314 = ( QC1L66 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L357)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[4])))) ) ) # ( !QC1L66 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L357)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[4])))) ) );


--QC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

QC1_E_src1[12] = DFFEAS(QC1L713, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~2
QC1L365 = (!QC1_E_src1[12] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[12])) # (QC1_R_logic_op[1] & ((QC1_E_src2[12]))))) # (QC1_E_src1[12] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[12])))));


--QC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~3
QC1L322 = ( QC1L70 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L365)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[12])))) ) ) # ( !QC1L70 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L365)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[12])))) ) );


--QC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

QC1_E_src1[11] = DFFEAS(QC1L712, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~3
QC1L364 = (!QC1_E_src2[11] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[11])) # (QC1_R_logic_op[1] & ((QC1_E_src1[11]))))) # (QC1_E_src2[11] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[11])))));


--QC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~4
QC1L321 = ( QC1L74 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L364)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[11])))) ) ) # ( !QC1L74 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L364)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[11])))) ) );


--QC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

QC1_E_src1[10] = DFFEAS(QC1L711, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~4
QC1L363 = (!QC1_E_src2[10] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[10])) # (QC1_R_logic_op[1] & ((QC1_E_src1[10]))))) # (QC1_E_src2[10] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[10])))));


--QC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~5
QC1L320 = ( QC1L78 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L363)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[10])))) ) ) # ( !QC1L78 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L363)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[10])))) ) );


--QC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

QC1_E_src1[9] = DFFEAS(QC1L710, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~5
QC1L362 = (!QC1_E_src2[9] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[9])) # (QC1_R_logic_op[1] & ((QC1_E_src1[9]))))) # (QC1_E_src2[9] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[9])))));


--QC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~6
QC1L319 = ( QC1L82 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L362)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[9])))) ) ) # ( !QC1L82 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L362)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[9])))) ) );


--QC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

QC1_E_src1[8] = DFFEAS(QC1L709, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~6
QC1L361 = (!QC1_E_src2[8] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[8])) # (QC1_R_logic_op[1] & ((QC1_E_src1[8]))))) # (QC1_E_src2[8] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[8])))));


--QC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~7
QC1L318 = ( QC1L86 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L361)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[8])))) ) ) # ( !QC1L86 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L361)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[8])))) ) );


--QC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

QC1_E_src1[7] = DFFEAS(QC1L708, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~7
QC1L360 = (!QC1_E_src2[7] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[7])) # (QC1_R_logic_op[1] & ((QC1_E_src1[7]))))) # (QC1_E_src2[7] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[7])))));


--QC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~8
QC1L317 = ( QC1L90 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L360)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[7])))) ) ) # ( !QC1L90 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L360)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[7])))) ) );


--QC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

QC1_E_src1[6] = DFFEAS(QC1L707, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~8
QC1L359 = (!QC1_E_src2[6] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[6])) # (QC1_R_logic_op[1] & ((QC1_E_src1[6]))))) # (QC1_E_src2[6] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[6])))));


--QC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~9
QC1L316 = ( QC1L94 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L359)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[6])))) ) ) # ( !QC1L94 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L359)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[6])))) ) );


--QC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

QC1_E_src1[15] = DFFEAS(QC1L716, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~9
QC1L368 = (!QC1_E_src1[15] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[15])) # (QC1_R_logic_op[1] & ((QC1_E_src2[15]))))) # (QC1_E_src1[15] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[15])))));


--QC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~10
QC1L325 = ( QC1L98 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L368)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[15])))) ) ) # ( !QC1L98 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L368)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[15])))) ) );


--QC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

QC1_E_src1[14] = DFFEAS(QC1L715, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10
QC1L367 = (!QC1_E_src2[14] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[14])) # (QC1_R_logic_op[1] & ((QC1_E_src1[14]))))) # (QC1_E_src2[14] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[14])))));


--QC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11
QC1L324 = ( QC1L102 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L367)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[14])))) ) ) # ( !QC1L102 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L367)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[14])))) ) );


--QC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

QC1_E_src1[13] = DFFEAS(QC1L714, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~11
QC1L366 = (!QC1_E_src2[13] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[13])) # (QC1_R_logic_op[1] & ((QC1_E_src1[13]))))) # (QC1_E_src2[13] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[13])))));


--QC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~12
QC1L323 = ( QC1L106 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L366)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[13])))) ) ) # ( !QC1L106 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L366)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[13])))) ) );


--QC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

QC1_E_src1[16] = DFFEAS(QC1L717, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12
QC1L369 = (!QC1_E_src1[16] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src2[16])) # (QC1_R_logic_op[1] & ((QC1_E_src2[16]))))) # (QC1_E_src1[16] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src2[16])))));


--QC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13
QC1L326 = ( QC1L110 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L369)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[16])))) ) ) # ( !QC1L110 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L369)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[16])))) ) );


--R1L4 is nios_system:u0|nios_system_hex0:hex0|always0~3
R1L4 = (QC1_d_write & !YB1_write_accepted);


--ZB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2
ZB1L4 = (!QC1_W_alu_result[5] & (QC1_W_alu_result[4] & (ZB1L2 & ZB1L3)));


--QC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

QC1_d_read = DFFEAS(QC1_d_read_nxt, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

YB1_read_accepted = DFFEAS(YB1L8, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
T1L69 = ( YB1_read_accepted & ( (QC1_d_write & (!YB1_write_accepted & BB1_rst1)) ) ) # ( !YB1_read_accepted & ( (BB1_rst1 & (((QC1_d_write & !YB1_write_accepted)) # (QC1_d_read))) ) );


--WB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~0
WB6L16 = ( ZB1L4 & ( T1L69 & ( (!VB6_mem_used[1] & ((!WB6_wait_latency_counter[0] & ((WB6_wait_latency_counter[1]))) # (WB6_wait_latency_counter[0] & (R1L4 & !WB6_wait_latency_counter[1])))) ) ) );


--WB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~1
WB6L17 = ( ZB1L4 & ( T1L69 & ( (!WB6_wait_latency_counter[0] & (!VB6_mem_used[1] & ((!R1L4) # (WB6_wait_latency_counter[1])))) ) ) );


--UB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~0
UB7L1 = (R1L4 & T1L69);


--UB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|m0_write~0
UB6L1 = ( ZB1L3 & ( UB7L1 & ( (!VB6_mem_used[1] & (!QC1_W_alu_result[5] & (QC1_W_alu_result[4] & ZB1L2))) ) ) );


--R1L5 is nios_system:u0|nios_system_hex0:hex0|always0~4
R1L5 = ( ZB1L2 & ( ZB1L3 & ( (BB1_rst1 & (!WB6_wait_latency_counter[1] & (!QC1_W_alu_result[5] & QC1_W_alu_result[4]))) ) ) );


--WB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

WB6_read_latency_shift_reg[0] = DFFEAS(WB6L12, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

VB6_mem_used[0] = DFFEAS(VB6L4, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~0
VB6L6 = (VB6_mem_used[1] & ((!WB6_read_latency_shift_reg[0]) # (!VB6_mem_used[0])));


--YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
YB1L9 = (QC1_d_read & !YB1_read_accepted);


--VB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~1
VB6L7 = (YB1L9 & (!WB6_read_latency_shift_reg[0] & VB6_mem_used[0]));


--VB6L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~2
VB6L8 = ( VB6L7 & ( ((R1L5 & (!WB6_wait_latency_counter[0] $ (!UB6L1)))) # (VB6L6) ) ) # ( !VB6L7 & ( VB6L6 ) );


--QC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

QC1_E_src1[3] = DFFEAS(QC1L704, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

QC1_E_src2[3] = DFFEAS(QC1L740, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~13
QC1L356 = (!QC1_E_src1[3] & ((!QC1_E_src2[3] & (!QC1_R_logic_op[1] & !QC1_R_logic_op[0])) # (QC1_E_src2[3] & (QC1_R_logic_op[1])))) # (QC1_E_src1[3] & (!QC1_R_logic_op[1] $ (((!QC1_E_src2[3]) # (!QC1_R_logic_op[0])))));


--QC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~14
QC1L313 = ( QC1L114 & ( (!QC1_R_ctrl_shift_rot & (((!QC1_R_ctrl_logic) # (QC1L356)))) # (QC1_R_ctrl_shift_rot & (QC1_E_shift_rot_result[3])) ) ) # ( !QC1L114 & ( (!QC1_R_ctrl_shift_rot & (((QC1_R_ctrl_logic & QC1L356)))) # (QC1_R_ctrl_shift_rot & (QC1_E_shift_rot_result[3])) ) );


--QC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

QC1_E_src2[2] = DFFEAS(QC1L739, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

QC1_E_src1[2] = DFFEAS(QC1L703, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~14
QC1L355 = (!QC1_E_src2[2] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[2])) # (QC1_R_logic_op[1] & ((QC1_E_src1[2]))))) # (QC1_E_src2[2] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[2])))));


--QC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~15
QC1L312 = ( QC1L118 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L355)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[2])))) ) ) # ( !QC1L118 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L355)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[2])))) ) );


--QC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

QC1_E_new_inst = DFFEAS(QC1_R_valid, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L971 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
QC1L971 = (QC1_E_new_inst & QC1_R_ctrl_st);


--YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
YB1L1 = (!YB1_write_accepted & !QC1_d_read);


--VB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

VB2_mem_used[1] = DFFEAS(VB2L8, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

WB2_wait_latency_counter[1] = DFFEAS(WB2L10, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

WB2_wait_latency_counter[0] = DFFEAS(WB2L11, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
ZB1L7 = (!QC1_W_alu_result[3] & (QC1_d_read & !YB1_read_accepted));


--ZB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
ZB1L8 = ( ZB1L7 & ( (QC1_W_alu_result[5] & (QC1_W_alu_result[4] & (ZB1L2 & ZB1L3))) ) );


--QB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
QB1L5 = ( WB2_wait_latency_counter[0] & ( ZB1L8 & ( (BB1_rst1 & (!UB7L1 & (!VB2_mem_used[1] & !WB2_wait_latency_counter[1]))) ) ) ) # ( !WB2_wait_latency_counter[0] & ( ZB1L8 & ( (BB1_rst1 & (UB7L1 & (!VB2_mem_used[1] & !WB2_wait_latency_counter[1]))) ) ) );


--VB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

VB5_mem_used[1] = DFFEAS(VB5L8, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
ZB1L9 = ( QC1_d_read & ( !YB1_read_accepted & ( (QC1_W_alu_result[5] & (!QC1_W_alu_result[4] & (ZB1L2 & ZB1L3))) ) ) );


--WB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]
--register power-up is low

WB5_wait_latency_counter[1] = DFFEAS(WB5L15, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]
--register power-up is low

WB5_wait_latency_counter[0] = DFFEAS(WB5L16, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
QB1L6 = ( !WB5_wait_latency_counter[1] & ( WB5_wait_latency_counter[0] & ( (BB1_rst1 & (!UB7L1 & (!VB5_mem_used[1] & ZB1L9))) ) ) ) # ( !WB5_wait_latency_counter[1] & ( !WB5_wait_latency_counter[0] & ( (BB1_rst1 & (UB7L1 & (!VB5_mem_used[1] & ZB1L9))) ) ) );


--VB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

VB7_mem_used[1] = DFFEAS(VB7L8, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3
ZB1L10 = ( QC1_d_read & ( !YB1_read_accepted & ( (!QC1_W_alu_result[5] & (!QC1_W_alu_result[4] & (ZB1L2 & ZB1L3))) ) ) );


--WB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]
--register power-up is low

WB7_wait_latency_counter[1] = DFFEAS(WB7L11, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]
--register power-up is low

WB7_wait_latency_counter[0] = DFFEAS(WB7L12, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
QB1L7 = ( !WB7_wait_latency_counter[1] & ( WB7_wait_latency_counter[0] & ( (BB1_rst1 & (!UB7L1 & (!VB7_mem_used[1] & ZB1L10))) ) ) ) # ( !WB7_wait_latency_counter[1] & ( !WB7_wait_latency_counter[0] & ( (BB1_rst1 & (UB7L1 & (!VB7_mem_used[1] & ZB1L10))) ) ) );


--WB6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~0
WB6L11 = ( T1L69 & ( R1L1 & ( (!VB6_mem_used[1] & (ZB1L4 & (!WB6_wait_latency_counter[0] $ (!R1L4)))) ) ) ) # ( !T1L69 & ( R1L1 & ( (WB6_wait_latency_counter[0] & (!VB6_mem_used[1] & ZB1L4)) ) ) );


--VB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

VB1_mem_used[1] = DFFEAS(VB1L5, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L70, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0
ZB1L5 = ( ZB1L3 & ( (QC1_W_alu_result[3] & (QC1_W_alu_result[5] & (QC1_W_alu_result[4] & ZB1L2))) ) );


--TB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]
--register power-up is low

TB1_saved_grant[0] = DFFEAS(HC1L1, CLOCK_50, !Y1_r_sync_rst,  , TB1L54,  ,  ,  ,  );


--JD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

JD1_waitrequest = DFFEAS(JD1L164, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

VB3_mem_used[1] = DFFEAS(VB3L15, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
VB3L19 = (!JD1_waitrequest & !VB3_mem_used[1]);


--TB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]
--register power-up is low

TB2_saved_grant[0] = DFFEAS(HC2L1, CLOCK_50, !Y1_r_sync_rst,  , TB2L57,  ,  ,  ,  );


--VB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

VB4_mem_used[1] = DFFEAS(VB4L15, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
WB4L3 = (BB1_rst1 & !VB4_mem_used[1]);


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
ZB1L1 = ( !QC1_W_alu_result[13] & ( QC1_W_alu_result[16] & ( (!QC1_W_alu_result[12] & (QC1_W_alu_result[11] & (!QC1_W_alu_result[15] & !QC1_W_alu_result[14]))) ) ) );


--QB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
QB1L1 = ( ZB1L1 & ( (TB1_saved_grant[0] & VB3L19) ) ) # ( !ZB1L1 & ( (TB2_saved_grant[0] & WB4L3) ) );


--QB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0
QB1L10 = ( ZB1L3 & ( YB1L9 & ( ZB1L2 ) ) ) # ( ZB1L3 & ( !YB1L9 & ( (QC1_W_alu_result[4] & (ZB1L2 & ((!QC1_W_alu_result[5]) # (QC1_W_alu_result[3])))) ) ) );


--QB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
QB1L2 = ( QB1L10 & ( (!VB1_mem_used[1] & (T1_av_waitrequest & ZB1L5)) ) ) # ( !QB1L10 & ( ((!VB1_mem_used[1] & (T1_av_waitrequest & ZB1L5))) # (QB1L1) ) );


--YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
YB1L2 = ( !WB6L11 & ( !QB1L2 & ( (YB1L1 & (!QB1L5 & (!QB1L6 & !QB1L7))) ) ) );


--YB1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

YB1_end_begintransfer = DFFEAS(YB1L6, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]
--register power-up is low

WB7_read_latency_shift_reg[0] = DFFEAS(QB1L7, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

WB3_read_latency_shift_reg[0] = DFFEAS(WB3L36, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]
--register power-up is low

VB3_mem[0][74] = DFFEAS(VB3L17, CLOCK_50, !Y1_r_sync_rst,  , VB3L13,  ,  ,  ,  );


--VB3_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]
--register power-up is low

VB3_mem[0][56] = DFFEAS(VB3L18, CLOCK_50, !Y1_r_sync_rst,  , VB3L13,  ,  ,  ,  );


--RB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0
RB2L1 = (WB3_read_latency_shift_reg[0] & ((!VB3_mem[0][74]) # (!VB3_mem[0][56])));


--WB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

WB4_read_latency_shift_reg[0] = DFFEAS(WB4L4, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
--register power-up is low

VB4_mem[0][74] = DFFEAS(VB4L17, CLOCK_50, !Y1_r_sync_rst,  , VB4L13,  ,  ,  ,  );


--VB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]
--register power-up is low

VB4_mem[0][56] = DFFEAS(VB4L18, CLOCK_50, !Y1_r_sync_rst,  , VB4L13,  ,  ,  ,  );


--RB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
RB3L1 = (WB4_read_latency_shift_reg[0] & ((!VB4_mem[0][74]) # (!VB4_mem[0][56])));


--WB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

WB1_read_latency_shift_reg[0] = DFFEAS(WB1L29, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

WB2_read_latency_shift_reg[0] = DFFEAS(QB1L5, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]
--register power-up is low

WB5_read_latency_shift_reg[0] = DFFEAS(QB1L6, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
EC1L2 = (!WB6_read_latency_shift_reg[0] & (!WB1_read_latency_shift_reg[0] & (!WB2_read_latency_shift_reg[0] & !WB5_read_latency_shift_reg[0])));


--EC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
EC1_WideOr1 = (!WB7_read_latency_shift_reg[0] & (!RB2L1 & (!RB3L1 & EC1L2)));


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
YB1L3 = ( YB1_end_begintransfer & ( EC1_WideOr1 & ( (QC1_d_write & (!QC1_d_read & ((BB1_rst1) # (YB1_write_accepted)))) ) ) ) # ( !YB1_end_begintransfer & ( EC1_WideOr1 & ( (QC1_d_write & (YB1_write_accepted & !QC1_d_read)) ) ) ) # ( YB1_end_begintransfer & ( !EC1_WideOr1 & ( ((QC1_d_write & ((BB1_rst1) # (YB1_write_accepted)))) # (QC1_d_read) ) ) ) # ( !YB1_end_begintransfer & ( !EC1_WideOr1 & ( ((QC1_d_write & YB1_write_accepted)) # (QC1_d_read) ) ) );


--QC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
QC1_E_st_stall = ((QC1_d_write & ((!YB1L3) # (YB1L2)))) # (QC1L971);


--QB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
QB1L3 = ( !QB1L2 & ( (!QB1L5 & (!QB1L6 & (!QB1L7 & !WB6L11))) ) );


--YB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
YB1L11 = ( QB1L3 & ( !YB1L3 & ( YB1_write_accepted ) ) ) # ( !QB1L3 & ( !YB1L3 & ( ((QC1_d_write & BB1_rst1)) # (YB1_write_accepted) ) ) );


--BB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

BB1_state = AMPP_FUNCTION(A1L144, BB1L45, !A1L136);


--BB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

BB1_user_saw_rvalid = AMPP_FUNCTION(A1L144, BB1L81, !A1L136);


--A1L145 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L145 = INPUT();


--BB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
BB1L68 = AMPP_FUNCTION(!A1L138, !BB1_state, !BB1_count[1], !BB1_user_saw_rvalid, !BB1_td_shift[9], !A1L145);


--BB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

BB1_tck_t_dav = AMPP_FUNCTION(A1L144, BB1L54, !A1L136);


--BB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

BB1_td_shift[1] = AMPP_FUNCTION(A1L144, BB1L72, !A1L136, BB1L57);


--BB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

BB1_count[9] = AMPP_FUNCTION(A1L144, BB1L15, !A1L136, BB1L57);


--BB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

BB1_rvalid = AMPP_FUNCTION(CLOCK_50, BB1_rvalid0, !Y1_r_sync_rst);


--BB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
BB1L69 = AMPP_FUNCTION(!BB1_state, !BB1L68, !BB1_tck_t_dav, !BB1_td_shift[1], !BB1_count[9], !BB1_rvalid);


--A1L142 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L142 = INPUT();


--A1L147 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L147 = INPUT();


--A1L137 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L137 = INPUT();


--A1L140 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L140 = INPUT();


--BB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
BB1L57 = AMPP_FUNCTION(!A1L142, !A1L147, !A1L137, !A1L140);


--PD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

PD3_din_s1 = DFFEAS(BD1_monitor_ready, A1L170,  ,  ,  ,  ,  ,  ,  );


--JD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

JD1_MonDReg[0] = DFFEAS(JD1L90, CLOCK_50,  ,  , JD1L50,  ,  ,  ,  );


--MD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
MD1L57 = ( JD1_MonDReg[0] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[0])))) # (KD1L2 & (((MD1_sr[2])))) ) ) # ( !JD1_MonDReg[0] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[0])))) # (KD1L2 & (((MD1_sr[2])))) ) );


--MD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~9
MD1L11 = (A1L150 & ((!A1L163) # ((!A1L149) # (A1L174))));


--MD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~10
MD1L12 = (!A1L174 & (A1L149 & ((A1L154) # (A1L163))));


--A1L168 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L168 = INPUT();


--KD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
KD1_virtual_state_uir = (A1L174 & (A1L149 & A1L168));


--PD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

PD2_din_s1 = DFFEAS(QC1_hbreak_enabled, A1L170,  ,  ,  ,  ,  ,  ,  );


--key0_d1[0] is key0_d1[0]
--register power-up is low

key0_d1[0] = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

QC1_R_wr_dst_reg = DFFEAS(QC1_D_wr_dst_reg, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

QC1_W_valid = DFFEAS(QC1L838, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
QC1_W_rf_wren = ((QC1_R_wr_dst_reg & QC1_W_valid)) # (Y1_r_sync_rst);


--QC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

QC1_R_ctrl_ld = DFFEAS(QC1L229, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

QC1_W_cmp_result = DFFEAS(QC1L345, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

QC1_W_control_rd_data[0] = DFFEAS(QC1L348, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

QC1_R_dst_regnum[0] = DFFEAS(QC1L256, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

QC1_R_dst_regnum[1] = DFFEAS(QC1L258, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

QC1_R_dst_regnum[2] = DFFEAS(QC1L260, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

QC1_R_dst_regnum[3] = DFFEAS(QC1L262, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

QC1_R_dst_regnum[4] = DFFEAS(QC1L264, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[3] = DFFEAS(Y1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[2] = DFFEAS(Y1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

Y1_r_sync_rst_chain[2] = DFFEAS(Y1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
Y1L17 = (Y1_altera_reset_synchronizer_int_chain[2] & Y1_r_sync_rst_chain[2]);


--QC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

QC1_D_iw[11] = DFFEAS(QC1L607, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

QC1_D_iw[13] = DFFEAS(QC1L609, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

QC1_D_iw[15] = DFFEAS(QC1L611, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

QC1_D_iw[16] = DFFEAS(QC1L612, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
QC1L561 = ( QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (!QC1_D_iw[11] & (QC1_D_iw[12] & (!QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

QC1_D_iw[1] = DFFEAS(QC1L597, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

QC1_D_iw[3] = DFFEAS(QC1L599, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

QC1_D_iw[4] = DFFEAS(QC1L600, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

QC1_D_iw[5] = DFFEAS(QC1L601, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
QC1L548 = ( QC1_D_iw[4] & ( QC1_D_iw[5] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (!QC1_D_iw[2] & QC1_D_iw[3]))) ) ) );


--QC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
QC1L562 = ( !QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (QC1_D_iw[11] & (QC1_D_iw[12] & (!QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
QC1L563 = ( QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (QC1_D_iw[11] & (QC1_D_iw[12] & (!QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
QC1L242 = ( !QC1_D_iw[16] & ( (QC1_D_iw[12] & (!QC1_D_iw[13] & (!QC1_D_iw[14] & QC1_D_iw[15]))) ) );


--QC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
QC1L230 = ( QC1L548 & ( (!QC1_D_iw[11] & (QC1_D_iw[12] & (QC1_D_iw[13] & !QC1_D_iw[16]))) ) );


--QC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

QC1_R_ctrl_shift_rot_right = DFFEAS(QC1L245, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0
QC1L436 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[4])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[6])));


--QC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
QC1L302 = (!QC1L548 & ((QC1_D_iw[4]))) # (QC1L548 & (QC1_D_iw[15]));


--QC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
QC1L564 = ( !QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (!QC1_D_iw[11] & (!QC1_D_iw[12] & (!QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
QC1L549 = ( !QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & (!QC1_D_iw[2] & QC1_D_iw[3]))) ) ) );


--QC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
QC1L550 = ( !QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (QC1_D_iw[2] & QC1_D_iw[3]))) ) ) );


--QC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
QC1L551 = ( !QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
QC1L552 = ( QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & (!QC1_D_iw[2] & QC1_D_iw[3]))) ) ) );


--QC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
QC1L553 = ( !QC1_D_iw[4] & ( QC1_D_iw[5] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & (!QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
QC1L300 = ( QC1L201 ) # ( !QC1L201 & ( (((QC1L548 & QC1L202)) # (QC1L205)) # (QC1L302) ) );


--QC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
QC1L301 = (!QC1L548 & ((QC1_D_iw[3]))) # (QC1L548 & (QC1_D_iw[14]));


--QC1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
QC1L299 = ( QC1L301 ) # ( !QC1L301 & ( (((QC1L548 & QC1L202)) # (QC1L201)) # (QC1L205) ) );


--QC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

QC1_E_valid_from_R = DFFEAS(QC1L547, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

QC1_R_ctrl_br = DFFEAS(QC1L672, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

QC1_R_valid = DFFEAS(QC1_D_valid, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

QC1_R_ctrl_retaddr = DFFEAS(QC1L239, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
QC1L718 = (!QC1_E_valid_from_R & (((QC1_R_valid & QC1_R_ctrl_retaddr)))) # (QC1_E_valid_from_R & (((QC1_R_valid & QC1_R_ctrl_retaddr)) # (QC1_R_ctrl_br)));


--QC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

QC1_R_ctrl_jmp_direct = DFFEAS(QC1L227, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
QC1L719 = (QC1_E_valid_from_R & QC1_R_ctrl_jmp_direct);


--QC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2
QC1L706 = ( WC1_q_b[5] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[9])))) # (QC1L718 & (((QC1L2)))) ) ) # ( !WC1_q_b[5] & ( (!QC1L718 & (QC1L719 & (QC1_D_iw[9]))) # (QC1L718 & (((QC1L2)))) ) );


--QC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

QC1_R_ctrl_src_imm5_shift_rot = DFFEAS(QC1L249, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

QC1_R_ctrl_hi_imm16 = DFFEAS(QC1L220, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

QC1_R_ctrl_force_src2_zero = DFFEAS(QC1L219, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L514 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0
QC1L514 = ((QC1_R_ctrl_force_src2_zero) # (QC1_R_ctrl_hi_imm16)) # (QC1_R_ctrl_src_imm5_shift_rot);


--QC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

QC1_R_src2_use_imm = DFFEAS(QC1L744, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

QC1_E_alu_sub = DFFEAS(QC1L344, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
QC1L565 = ( !QC1_D_iw[15] & ( QC1_D_iw[16] & ( (!QC1_D_iw[11] & (QC1_D_iw[12] & (QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
QC1_D_op_rdctl = (QC1L548 & QC1L565);


--QC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
QC1L566 = ( QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (!QC1_D_iw[11] & (!QC1_D_iw[12] & (!QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
QC1L567 = ( QC1_D_iw[15] & ( QC1_D_iw[16] & ( (!QC1_D_iw[11] & (!QC1_D_iw[12] & (!QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
QC1L554 = ( QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & (!QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
QC1L670 = (!QC1_D_iw[0] & ((!QC1_D_iw[4]) # ((!QC1_D_iw[5]) # (!QC1_D_iw[3]))));


--QC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
QC1L671 = (QC1_D_iw[1] & QC1_D_iw[2]);


--QC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
QC1L207 = ( !QC1L670 & ( QC1L671 & ( (!QC1L549 & (!QC1L552 & (!QC1L553 & !QC1L554))) ) ) ) # ( QC1L670 & ( !QC1L671 & ( (!QC1L549 & (!QC1L552 & (!QC1L553 & !QC1L554))) ) ) ) # ( !QC1L670 & ( !QC1L671 & ( (!QC1L549 & (!QC1L552 & (!QC1L553 & !QC1L554))) ) ) );


--QC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
QC1L208 = ( QC1L254 & ( QC1L207 ) ) # ( !QC1L254 & ( QC1L207 & ( (QC1L548 & (((QC1L567) # (QC1L566)) # (QC1L202))) ) ) ) # ( QC1L254 & ( !QC1L207 ) ) # ( !QC1L254 & ( !QC1L207 ) );


--QC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1
QC1L435 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[3])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[5])));


--QC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
QC1L742 = (!QC1_R_src2_use_imm & !QC1_R_ctrl_src_imm5_shift_rot);


--QC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
QC1L741 = ( QC1_D_iw[10] & ( (!QC1_R_ctrl_hi_imm16 & (!QC1_R_ctrl_force_src2_zero & ((!QC1L742) # (WC2_q_b[4])))) ) ) # ( !QC1_D_iw[10] & ( (WC2_q_b[4] & (QC1L742 & (!QC1_R_ctrl_hi_imm16 & !QC1_R_ctrl_force_src2_zero))) ) );


--QC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3
QC1L705 = ( WC1_q_b[4] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[8])))) # (QC1L718 & (((QC1L6)))) ) ) # ( !WC1_q_b[4] & ( (!QC1L718 & (QC1L719 & (QC1_D_iw[8]))) # (QC1L718 & (((QC1L6)))) ) );


--QC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~2
QC1L443 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[11])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[13])));


--QC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~4
QC1L713 = ( WC1_q_b[12] & ( (!QC1L718 & (((!QC1L719)) # (QC1_D_iw[16]))) # (QC1L718 & (((QC1L10)))) ) ) # ( !WC1_q_b[12] & ( (!QC1L718 & (QC1_D_iw[16] & (QC1L719))) # (QC1L718 & (((QC1L10)))) ) );


--QC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

QC1_D_iw[18] = DFFEAS(QC1L614, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~3
QC1L442 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[10]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[12]));


--QC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~5
QC1L712 = ( WC1_q_b[11] & ( (!QC1L718 & (((!QC1L719)) # (QC1_D_iw[15]))) # (QC1L718 & (((QC1L14)))) ) ) # ( !WC1_q_b[11] & ( (!QC1L718 & (QC1_D_iw[15] & (QC1L719))) # (QC1L718 & (((QC1L14)))) ) );


--QC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~4
QC1L441 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[9]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[11]));


--QC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~6
QC1L711 = ( WC1_q_b[10] & ( (!QC1L718 & (((!QC1L719)) # (QC1_D_iw[14]))) # (QC1L718 & (((QC1L18)))) ) ) # ( !WC1_q_b[10] & ( (!QC1L718 & (QC1_D_iw[14] & (QC1L719))) # (QC1L718 & (((QC1L18)))) ) );


--QC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~5
QC1L440 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[8]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[10]));


--QC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~7
QC1L710 = ( WC1_q_b[9] & ( (!QC1L718 & (((!QC1L719)) # (QC1_D_iw[13]))) # (QC1L718 & (((QC1L22)))) ) ) # ( !WC1_q_b[9] & ( (!QC1L718 & (QC1_D_iw[13] & (QC1L719))) # (QC1L718 & (((QC1L22)))) ) );


--QC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~6
QC1L439 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[7]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[9]));


--QC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~8
QC1L709 = ( WC1_q_b[8] & ( (!QC1L718 & (((!QC1L719)) # (QC1_D_iw[12]))) # (QC1L718 & (((QC1L26)))) ) ) # ( !WC1_q_b[8] & ( (!QC1L718 & (QC1_D_iw[12] & (QC1L719))) # (QC1L718 & (((QC1L26)))) ) );


--QC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~7
QC1L438 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[6]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[8]));


--QC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~9
QC1L708 = ( WC1_q_b[7] & ( (!QC1L718 & (((!QC1L719)) # (QC1_D_iw[11]))) # (QC1L718 & (((QC1L30)))) ) ) # ( !WC1_q_b[7] & ( (!QC1L718 & (QC1_D_iw[11] & (QC1L719))) # (QC1L718 & (((QC1L30)))) ) );


--QC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~8
QC1L437 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[5])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[7])));


--QC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~10
QC1L707 = ( WC1_q_b[6] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[10])))) # (QC1L718 & (((QC1L34)))) ) ) # ( !WC1_q_b[6] & ( (!QC1L718 & (QC1L719 & (QC1_D_iw[10]))) # (QC1L718 & (((QC1L34)))) ) );


--QC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~9
QC1L446 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[14])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[16])));


--QC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

QC1_D_iw[19] = DFFEAS(QC1L615, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~11
QC1L716 = ( WC1_q_b[15] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[19])))) # (QC1L718 & (((QC1L38)))) ) ) # ( !WC1_q_b[15] & ( (!QC1L718 & (QC1L719 & ((QC1_D_iw[19])))) # (QC1L718 & (((QC1L38)))) ) );


--QC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

QC1_D_iw[21] = DFFEAS(QC1L617, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10
QC1L445 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[13]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[15]));


--QC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

QC1_D_iw[20] = DFFEAS(QC1L616, CLOCK_50, !Y1_r_sync_rst,  , QC1L663,  ,  ,  ,  );


--QC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12
QC1L715 = ( WC1_q_b[14] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[18])))) # (QC1L718 & (((QC1L42)))) ) ) # ( !WC1_q_b[14] & ( (!QC1L718 & (QC1L719 & (QC1_D_iw[18]))) # (QC1L718 & (((QC1L42)))) ) );


--QC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~11
QC1L444 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[12])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[14])));


--QC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~13
QC1L714 = ( WC1_q_b[13] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[17])))) # (QC1L718 & (((QC1L46)))) ) ) # ( !WC1_q_b[13] & ( (!QC1L718 & (QC1L719 & (QC1_D_iw[17]))) # (QC1L718 & (((QC1L46)))) ) );


--QC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12
QC1L447 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[15])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[17])));


--QC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14
QC1L717 = ( WC1_q_b[16] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[20])))) # (QC1L718 & (((QC1L50)))) ) ) # ( !WC1_q_b[16] & ( (!QC1L718 & (QC1L719 & (QC1_D_iw[20]))) # (QC1L718 & (((QC1L50)))) ) );


--QC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
QC1L720 = ( WC2_q_b[16] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[6])))) ) ) # ( !WC2_q_b[16] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[6])))) ) );


--QC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

QC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(QC1L253, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
QC1L736 = (QC1_R_ctrl_unsigned_lo_imm16) # (QC1_R_ctrl_force_src2_zero);


--QC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~0
QC1L352 = (QC1_E_new_inst & QC1_R_ctrl_ld);


--QC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
QC1_d_read_nxt = ((QC1_d_read & EC1_WideOr1)) # (QC1L352);


--YB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
YB1L8 = ( EC1_WideOr1 & ( ((BB1_rst1 & (QC1_d_read & !QB1L3))) # (YB1_read_accepted) ) );


--WB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~1
WB6L12 = ( R1L5 & ( (!VB6_mem_used[1] & (YB1L9 & (!WB6_wait_latency_counter[0] $ (!UB6L1)))) ) );


--VB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~3
VB6L3 = (VB6_mem_used[0] & ((!WB6_read_latency_shift_reg[0]) # (VB6_mem_used[1])));


--VB6L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~4
VB6L4 = ( R1L5 & ( VB6L3 ) ) # ( !R1L5 & ( VB6L3 ) ) # ( R1L5 & ( !VB6L3 & ( (!VB6_mem_used[1] & (YB1L9 & (!WB6_wait_latency_counter[0] $ (!UB6L1)))) ) ) );


--QC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~13
QC1L434 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[2])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[4])));


--QC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~15
QC1L704 = ( WC1_q_b[3] & ( (!QC1L718 & (((!QC1L719) # (QC1_D_iw[7])))) # (QC1L718 & (QC1L54)) ) ) # ( !WC1_q_b[3] & ( (!QC1L718 & (((QC1L719 & QC1_D_iw[7])))) # (QC1L718 & (QC1L54)) ) );


--QC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2
QC1L740 = ( !QC1_R_ctrl_force_src2_zero & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1L742 & ((QC1_D_iw[9]))) # (QC1L742 & (WC2_q_b[3])))) ) );


--QC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~14
QC1L433 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[1]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[3]));


--QC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3
QC1L739 = ( QC1_D_iw[8] & ( (!QC1_R_ctrl_hi_imm16 & (!QC1_R_ctrl_force_src2_zero & ((!QC1L742) # (WC2_q_b[2])))) ) ) # ( !QC1_D_iw[8] & ( (WC2_q_b[2] & (QC1L742 & (!QC1_R_ctrl_hi_imm16 & !QC1_R_ctrl_force_src2_zero))) ) );


--QC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~16
QC1L703 = ( WC1_q_b[2] & ( (!QC1L718 & ((!QC1L719) # ((QC1_D_iw[6])))) # (QC1L718 & (((QC1L58)))) ) ) # ( !WC1_q_b[2] & ( (!QC1L718 & (QC1L719 & ((QC1_D_iw[6])))) # (QC1L718 & (((QC1L58)))) ) );


--QC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
QC1L250 = (QC1_D_iw[0] & (!QC1_D_iw[1] & ((!QC1_D_iw[4]) # (!QC1_D_iw[3]))));


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~1
ZB1L6 = (QC1_W_alu_result[5] & (QC1_W_alu_result[4] & (ZB1L2 & ZB1L3)));


--WB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0
WB2L4 = ( WB2_wait_latency_counter[0] & ( ZB1L7 & ( (!R1L4) # ((!T1L69) # ((!ZB1L6) # (VB2_mem_used[1]))) ) ) ) # ( !WB2_wait_latency_counter[0] & ( ZB1L7 & ( (R1L4 & (T1L69 & (ZB1L6 & !VB2_mem_used[1]))) ) ) ) # ( WB2_wait_latency_counter[0] & ( !ZB1L7 ) );


--VB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

VB2_mem_used[0] = DFFEAS(VB2L4, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
VB2L6 = (VB2_mem_used[1] & ((!WB2_read_latency_shift_reg[0]) # (!VB2_mem_used[0])));


--VB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1
VB2L7 = (!WB2_read_latency_shift_reg[0] & VB2_mem_used[0]);


--VB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2
VB2L8 = ( VB2L6 & ( VB2L7 ) ) # ( !VB2L6 & ( VB2L7 & ( (BB1_rst1 & (!WB2_wait_latency_counter[1] & (ZB1L8 & WB2L4))) ) ) ) # ( VB2L6 & ( !VB2L7 ) );


--WB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0
WB2L10 = ( WB2_wait_latency_counter[0] & ( ZB1L8 & ( (R1L4 & (T1L69 & (!VB2_mem_used[1] & !WB2_wait_latency_counter[1]))) ) ) ) # ( !WB2_wait_latency_counter[0] & ( ZB1L8 & ( (T1L69 & (!VB2_mem_used[1] & WB2_wait_latency_counter[1])) ) ) );


--WB2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
WB2L11 = ( !WB2_wait_latency_counter[0] & ( ZB1L8 & ( (T1L69 & (!VB2_mem_used[1] & ((!R1L4) # (WB2_wait_latency_counter[1])))) ) ) );


--ZB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~4
ZB1L11 = (!QC1_W_alu_result[4] & (QC1_d_read & !YB1_read_accepted));


--UB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|m0_write~0
UB5L1 = ( !VB5_mem_used[1] & ( ZB1L11 & ( (QC1_W_alu_result[5] & (ZB1L2 & (ZB1L3 & UB7L1))) ) ) );


--QB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
QB1L8 = ( ZB1L11 & ( (BB1_rst1 & (QC1_W_alu_result[5] & (ZB1L2 & ZB1L3))) ) );


--VB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

VB5_mem_used[0] = DFFEAS(VB5L4, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0
VB5L6 = (VB5_mem_used[1] & ((!WB5_read_latency_shift_reg[0]) # (!VB5_mem_used[0])));


--VB5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~1
VB5L7 = (!WB5_read_latency_shift_reg[0] & VB5_mem_used[0]);


--VB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~2
VB5L8 = ( VB5L6 & ( VB5L7 ) ) # ( !VB5L6 & ( VB5L7 & ( (!WB5_wait_latency_counter[1] & (QB1L8 & (!WB5_wait_latency_counter[0] $ (!UB5L1)))) ) ) ) # ( VB5L6 & ( !VB5L7 ) );


--WB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~0
WB5L15 = ( !WB5_wait_latency_counter[1] & ( WB5_wait_latency_counter[0] & ( (R1L4 & (T1L69 & (!VB5_mem_used[1] & ZB1L9))) ) ) ) # ( WB5_wait_latency_counter[1] & ( !WB5_wait_latency_counter[0] & ( (T1L69 & (!VB5_mem_used[1] & ZB1L9)) ) ) );


--WB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1
WB5L16 = ( WB5_wait_latency_counter[1] & ( !WB5_wait_latency_counter[0] & ( (T1L69 & (!VB5_mem_used[1] & ZB1L9)) ) ) ) # ( !WB5_wait_latency_counter[1] & ( !WB5_wait_latency_counter[0] & ( (!R1L4 & (T1L69 & (!VB5_mem_used[1] & ZB1L9))) ) ) );


--UB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~1
UB7L2 = ( ZB1L11 & ( !VB7_mem_used[1] & ( (!QC1_W_alu_result[5] & (ZB1L2 & (ZB1L3 & UB7L1))) ) ) );


--QB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
QB1L9 = ( ZB1L11 & ( (BB1_rst1 & (!QC1_W_alu_result[5] & (ZB1L2 & ZB1L3))) ) );


--VB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

VB7_mem_used[0] = DFFEAS(VB7L4, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0
VB7L6 = (VB7_mem_used[1] & ((!WB7_read_latency_shift_reg[0]) # (!VB7_mem_used[0])));


--VB7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~1
VB7L7 = (!WB7_read_latency_shift_reg[0] & VB7_mem_used[0]);


--VB7L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~2
VB7L8 = ( VB7L6 & ( VB7L7 ) ) # ( !VB7L6 & ( VB7L7 & ( (!WB7_wait_latency_counter[1] & (QB1L9 & (!WB7_wait_latency_counter[0] $ (!UB7L2)))) ) ) ) # ( VB7L6 & ( !VB7L7 ) );


--WB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~0
WB7L11 = ( !WB7_wait_latency_counter[1] & ( WB7_wait_latency_counter[0] & ( (R1L4 & (T1L69 & (!VB7_mem_used[1] & ZB1L10))) ) ) ) # ( WB7_wait_latency_counter[1] & ( !WB7_wait_latency_counter[0] & ( (T1L69 & (!VB7_mem_used[1] & ZB1L10)) ) ) );


--WB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1
WB7L12 = ( WB7_wait_latency_counter[1] & ( !WB7_wait_latency_counter[0] & ( (T1L69 & (!VB7_mem_used[1] & ZB1L10)) ) ) ) # ( !WB7_wait_latency_counter[1] & ( !WB7_wait_latency_counter[0] & ( (!R1L4 & (T1L69 & (!VB7_mem_used[1] & ZB1L10))) ) ) );


--VB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

VB1_mem_used[0] = DFFEAS(VB1L3, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
WB1L27 = (BB1_rst1 & (QC1_d_read & !YB1_read_accepted));


--VB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
VB1L5 = ( VB1_mem_used[0] & ( WB1L27 & ( (!WB1_read_latency_shift_reg[0] & (((T1_av_waitrequest & ZB1L5)) # (VB1_mem_used[1]))) ) ) ) # ( !VB1_mem_used[0] & ( WB1L27 & ( VB1_mem_used[1] ) ) ) # ( VB1_mem_used[0] & ( !WB1L27 & ( (VB1_mem_used[1] & !WB1_read_latency_shift_reg[0]) ) ) ) # ( !VB1_mem_used[0] & ( !WB1L27 & ( VB1_mem_used[1] ) ) );


--WB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
WB1L28 = ( ZB1L3 & ( !VB1_mem_used[1] & ( (QC1_W_alu_result[3] & (QC1_W_alu_result[5] & (QC1_W_alu_result[4] & ZB1L2))) ) ) );


--T1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
T1L70 = (T1L69 & (!T1_av_waitrequest & WB1L28));


--HC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

HC1_top_priority_reg[0] = DFFEAS(HC1L6, CLOCK_50, !Y1_r_sync_rst,  , HC1L5,  ,  ,  ,  );


--HC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

HC1_top_priority_reg[1] = DFFEAS(HC1L1, CLOCK_50, !Y1_r_sync_rst,  , HC1L5,  ,  ,  ,  );


--QC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

QC1_i_read = DFFEAS(QC1L1011, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

YB2_read_accepted = DFFEAS(YB2L3, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

QC1_F_pc[13] = DFFEAS(QC1L656, CLOCK_50, !Y1_r_sync_rst,  , QC1_W_valid,  ,  ,  ,  );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
AC1L1 = ( !QC1_F_pc[11] & ( QC1_F_pc[9] & ( (QC1_F_pc[13] & (!QC1_F_pc[10] & (QC1_F_pc[14] & !QC1_F_pc[12]))) ) ) );


--RB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
RB1L1 = (BB1_rst1 & (!QC1_i_read & (!YB2_read_accepted & AC1L1)));


--HC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0
HC1L1 = ( HC1_top_priority_reg[1] & ( RB1L1 & ( (T1L69 & (ZB1L1 & (!QB1L10 & !HC1_top_priority_reg[0]))) ) ) ) # ( !HC1_top_priority_reg[1] & ( RB1L1 & ( (T1L69 & (ZB1L1 & (!QB1L10 & !HC1_top_priority_reg[0]))) ) ) ) # ( HC1_top_priority_reg[1] & ( !RB1L1 & ( (T1L69 & (ZB1L1 & !QB1L10)) ) ) ) # ( !HC1_top_priority_reg[1] & ( !RB1L1 & ( (T1L69 & (ZB1L1 & (!QB1L10 & !HC1_top_priority_reg[0]))) ) ) );


--QB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1
QB1L11 = ( QC1_d_read & ( YB1_read_accepted & ( (!QC1_W_alu_result[5] & (QC1_W_alu_result[4] & (ZB1L2 & ZB1L3))) ) ) ) # ( !QC1_d_read & ( YB1_read_accepted & ( (!QC1_W_alu_result[5] & (QC1_W_alu_result[4] & (ZB1L2 & ZB1L3))) ) ) ) # ( QC1_d_read & ( !YB1_read_accepted & ( (ZB1L2 & (ZB1L3 & ((!QC1_W_alu_result[5]) # (!QC1_W_alu_result[4])))) ) ) ) # ( !QC1_d_read & ( !YB1_read_accepted & ( (!QC1_W_alu_result[5] & (QC1_W_alu_result[4] & (ZB1L2 & ZB1L3))) ) ) );


--QB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~2
QB1L12 = ( ZB1L1 & ( !QB1L11 & ( (T1L69 & ((!ZB1L6) # ((!QC1_W_alu_result[3] & !YB1L9)))) ) ) );


--TB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress
--register power-up is low

TB1_packet_in_progress = DFFEAS(TB1L2, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]
--register power-up is low

TB1_saved_grant[1] = DFFEAS(HC1L2, CLOCK_50, !Y1_r_sync_rst,  , TB1L54,  ,  ,  ,  );


--TB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0
TB1L53 = ( TB1_saved_grant[1] & ( (BB1_rst1 & (!QC1_i_read & (!YB2_read_accepted & AC1L1))) ) );


--TB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0
TB1L54 = ( TB1_saved_grant[1] & ( TB1L53 & ( VB3L19 ) ) ) # ( !TB1_saved_grant[1] & ( TB1L53 & ( (TB1_saved_grant[0] & VB3L19) ) ) ) # ( TB1_saved_grant[1] & ( !TB1L53 & ( (!TB1_saved_grant[0] & (((!TB1_packet_in_progress)))) # (TB1_saved_grant[0] & ((!QB1L12 & ((!TB1_packet_in_progress))) # (QB1L12 & (VB3L19)))) ) ) ) # ( !TB1_saved_grant[1] & ( !TB1L53 & ( (!TB1_saved_grant[0] & (((!TB1_packet_in_progress)))) # (TB1_saved_grant[0] & ((!QB1L12 & ((!TB1_packet_in_progress))) # (QB1L12 & (VB3L19)))) ) ) );


--TC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

TC1_write = DFFEAS(TC1L92, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

TC1_address[8] = DFFEAS(TB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

JD1_jtag_ram_access = DFFEAS(JD1L108, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
JD1L163 = (!TC1_address[8] & JD1_jtag_ram_access);


--TC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

TC1_read = DFFEAS(TC1L54, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

JD1_avalon_ociram_readdata_ready = DFFEAS(JD1L106, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
JD1L164 = ( JD1_avalon_ociram_readdata_ready & ( (!JD1_waitrequest) # ((!TC1_write & ((!TC1_read))) # (TC1_write & (JD1L163))) ) ) # ( !JD1_avalon_ociram_readdata_ready & ( (!JD1_waitrequest) # ((!TC1_write) # (JD1L163)) ) );


--VB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
VB3L16 = ( TB1_saved_grant[1] & ( (!YB1L9 & (((!QC1_i_read & !YB2_read_accepted)))) # (YB1L9 & (((!QC1_i_read & !YB2_read_accepted)) # (TB1_saved_grant[0]))) ) ) # ( !TB1_saved_grant[1] & ( (YB1L9 & TB1_saved_grant[0]) ) );


--VB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

VB3_mem_used[0] = DFFEAS(VB3L10, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
VB3L12 = (VB3_mem_used[1] & ((!WB3_read_latency_shift_reg[0]) # (!VB3_mem_used[0])));


--VB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
VB3L13 = (!VB3_mem_used[0]) # (WB3_read_latency_shift_reg[0]);


--VB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2
VB3L14 = (!JD1_waitrequest & !VB3L13);


--VB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3
VB3L15 = ( VB3L12 & ( VB3L14 ) ) # ( !VB3L12 & ( VB3L14 & ( (VB3L16 & (((TB1_saved_grant[0] & QB1L12)) # (TB1L53))) ) ) ) # ( VB3L12 & ( !VB3L14 ) );


--HC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

HC2_top_priority_reg[0] = DFFEAS(HC2L6, CLOCK_50, !Y1_r_sync_rst,  , HC2L5,  ,  ,  ,  );


--HC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

HC2_top_priority_reg[1] = DFFEAS(HC2L1, CLOCK_50, !Y1_r_sync_rst,  , HC2L5,  ,  ,  ,  );


--RB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
RB1L2 = (BB1_rst1 & (!QC1_i_read & (!YB2_read_accepted & !AC1L1)));


--HC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
HC2L1 = ( HC2_top_priority_reg[1] & ( RB1L2 & ( (T1L69 & (!ZB1L1 & (!QB1L10 & !HC2_top_priority_reg[0]))) ) ) ) # ( !HC2_top_priority_reg[1] & ( RB1L2 & ( (T1L69 & (!ZB1L1 & (!QB1L10 & !HC2_top_priority_reg[0]))) ) ) ) # ( HC2_top_priority_reg[1] & ( !RB1L2 & ( (T1L69 & (!ZB1L1 & !QB1L10)) ) ) ) # ( !HC2_top_priority_reg[1] & ( !RB1L2 & ( (T1L69 & (!ZB1L1 & (!QB1L10 & !HC2_top_priority_reg[0]))) ) ) );


--QB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
QB1L13 = ( !ZB1L1 & ( !QB1L11 & ( (T1L69 & ((!ZB1L6) # ((!QC1_W_alu_result[3] & !YB1L9)))) ) ) );


--TB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress
--register power-up is low

TB2_packet_in_progress = DFFEAS(TB2L2, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]
--register power-up is low

TB2_saved_grant[1] = DFFEAS(HC2L2, CLOCK_50, !Y1_r_sync_rst,  , TB2L57,  ,  ,  ,  );


--TB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0
TB2L57 = ( TB2_packet_in_progress & ( TB2_saved_grant[1] & ( (WB4L3 & (((TB2_saved_grant[0] & QB1L13)) # (RB1L2))) ) ) ) # ( !TB2_packet_in_progress & ( TB2_saved_grant[1] & ( ((!RB1L2 & ((!TB2_saved_grant[0]) # (!QB1L13)))) # (WB4L3) ) ) ) # ( TB2_packet_in_progress & ( !TB2_saved_grant[1] & ( (TB2_saved_grant[0] & (WB4L3 & QB1L13)) ) ) ) # ( !TB2_packet_in_progress & ( !TB2_saved_grant[1] & ( (!TB2_saved_grant[0]) # ((!QB1L13) # (WB4L3)) ) ) );


--TB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_valid~0
TB2L56 = ( TB2_saved_grant[1] & ( (BB1_rst1 & (!QC1_i_read & (!YB2_read_accepted & !AC1L1))) ) );


--VB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
VB4L16 = ( TB2_saved_grant[1] & ( (!YB1L9 & (((!QC1_i_read & !YB2_read_accepted)))) # (YB1L9 & (((!QC1_i_read & !YB2_read_accepted)) # (TB2_saved_grant[0]))) ) ) # ( !TB2_saved_grant[1] & ( (YB1L9 & TB2_saved_grant[0]) ) );


--VB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

VB4_mem_used[0] = DFFEAS(VB4L10, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
VB4L12 = (VB4_mem_used[1] & ((!WB4_read_latency_shift_reg[0]) # (!VB4_mem_used[0])));


--VB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
VB4L13 = (!VB4_mem_used[0]) # (WB4_read_latency_shift_reg[0]);


--VB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2
VB4L14 = (BB1_rst1 & !VB4L13);


--VB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3
VB4L15 = ( VB4L12 & ( VB4L14 ) ) # ( !VB4L12 & ( VB4L14 & ( (VB4L16 & (((TB2_saved_grant[0] & QB1L13)) # (TB2L56))) ) ) ) # ( VB4L12 & ( !VB4L14 ) );


--QB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
QB1L4 = ( QB1L10 & ( !WB6L11 & ( ((!T1_av_waitrequest) # (!ZB1L5)) # (VB1_mem_used[1]) ) ) ) # ( !QB1L10 & ( !WB6L11 & ( (!QB1L1 & (((!T1_av_waitrequest) # (!ZB1L5)) # (VB1_mem_used[1]))) ) ) );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
YB1L5 = (!R1L4 & (!YB1L9 & !YB1_end_begintransfer));


--YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
YB1L6 = ( QB1L4 & ( !YB1L5 & ( (!BB1_rst1) # ((!QB1L5 & (!QB1L6 & !QB1L7))) ) ) ) # ( !QB1L4 & ( !YB1L5 & ( !BB1_rst1 ) ) );


--WB3L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
WB3L36 = ( TB1L53 & ( VB3L16 & ( (BB1_rst1 & VB3L19) ) ) ) # ( !TB1L53 & ( VB3L16 & ( (BB1_rst1 & (TB1_saved_grant[0] & (VB3L19 & QB1L12))) ) ) );


--VB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

VB3_mem[1][74] = DFFEAS(VB3L17, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
VB3L17 = (!VB3_mem_used[1] & (TB1_saved_grant[1])) # (VB3_mem_used[1] & ((VB3_mem[1][74])));


--VB3_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]
--register power-up is low

VB3_mem[1][56] = DFFEAS(VB3L18, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
VB3L18 = (!VB3_mem_used[1] & (VB3L16)) # (VB3_mem_used[1] & ((VB3_mem[1][56])));


--WB4L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
WB4L4 = ( VB4L16 & ( (WB4L3 & (((TB2_saved_grant[0] & QB1L13)) # (TB2L56))) ) );


--VB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

VB4_mem[1][74] = DFFEAS(VB4L17, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
VB4L17 = (!VB4_mem_used[1] & (TB2_saved_grant[1])) # (VB4_mem_used[1] & ((VB4_mem[1][74])));


--VB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]
--register power-up is low

VB4_mem[1][56] = DFFEAS(VB4L18, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
VB4L18 = (!VB4_mem_used[1] & (VB4L16)) # (VB4_mem_used[1] & ((VB4_mem[1][56])));


--WB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2
WB1L29 = (T1_av_waitrequest & (WB1L27 & WB1L28));


--QC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
QC1L802 = ( QC1_W_alu_result[1] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte0_data[1])))) ) ) # ( !QC1_W_alu_result[1] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte0_data[1]) ) );


--QC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
QC1L803 = ( QC1_av_ld_byte0_data[2] & ( ((QC1_W_alu_result[2] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[2] & ( (QC1_W_alu_result[2] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
QC1L804 = ( QC1_av_ld_byte0_data[3] & ( ((QC1_W_alu_result[3] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[3] & ( (QC1_W_alu_result[3] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
QC1L805 = ( QC1_av_ld_byte0_data[4] & ( ((QC1_W_alu_result[4] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[4] & ( (QC1_W_alu_result[4] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
QC1L806 = ( QC1_av_ld_byte0_data[5] & ( ((QC1_W_alu_result[5] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[5] & ( (QC1_W_alu_result[5] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
QC1L807 = ( QC1_av_ld_byte0_data[6] & ( ((QC1_W_alu_result[6] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[6] & ( (QC1_W_alu_result[6] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--BB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
BB1L44 = AMPP_FUNCTION(!A1L142, !A1L147, !A1L137);


--BB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
BB1L81 = AMPP_FUNCTION(!A1L138, !BB1_td_shift[0], !BB1_state, !BB1_user_saw_rvalid, !BB1L44, !BB1_count[0]);


--BB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

BB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[7], !Y1_r_sync_rst, BB1L22);


--BB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
BB1L70 = AMPP_FUNCTION(!BB1_count[9], !BB1_td_shift[10], !BB1_rdata[7]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

T1_t_dav = DFFEAS(KB2_b_full, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

BB1_write_stalled = AMPP_FUNCTION(A1L144, BB1L96, !A1L136, BB1L97);


--BB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
BB1L71 = AMPP_FUNCTION(!A1L138, !BB1_state, !BB1_count[1], !BB1_user_saw_rvalid, !BB1_td_shift[9]);


--BB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

BB1_td_shift[2] = AMPP_FUNCTION(A1L144, BB1L73, !A1L136, BB1L57);


--BB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
BB1L72 = AMPP_FUNCTION(!A1L138, !BB1_count[9], !A1L142, !BB1_write_stalled, !BB1L71, !BB1_td_shift[2]);


--BB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
BB1L15 = AMPP_FUNCTION(!A1L138, !BB1_state, !A1L145, !A1L142, !BB1_count[8]);


--BB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

BB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, BB1L42, !Y1_r_sync_rst);


--BD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

BD1_monitor_ready = DFFEAS(BD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
MD1L58 = ( JD1_MonDReg[1] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[1])))) # (KD1L2 & (((MD1_sr[3])))) ) ) # ( !JD1_MonDReg[1] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[1])))) # (KD1L2 & (((MD1_sr[3])))) ) );


--LD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

LD1_jdo[0] = DFFEAS(MD1_sr[0], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

LD1_jdo[36] = DFFEAS(MD1_sr[36], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

LD1_jdo[37] = DFFEAS(MD1_sr[37], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

LD1_ir[1] = DFFEAS(A1L151, CLOCK_50,  ,  , LD1_jxuir,  ,  ,  ,  );


--LD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

LD1_ir[0] = DFFEAS(A1L150, CLOCK_50,  ,  , LD1_jxuir,  ,  ,  ,  );


--LD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

LD1_enable_action_strobe = DFFEAS(LD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~0
ZC1L4 = (LD1_ir[1] & (!LD1_ir[0] & LD1_enable_action_strobe));


--ZC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~1
ZC1L5 = (!LD1_jdo[36] & (!LD1_jdo[37] & ZC1L4));


--LD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

LD1_jdo[35] = DFFEAS(MD1_sr[35], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
LD1_take_action_ocimem_b = (!LD1_ir[1] & (!LD1_ir[0] & (LD1_enable_action_strobe & LD1_jdo[35])));


--LD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

LD1_jdo[3] = DFFEAS(MD1_sr[3], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

JD1_jtag_ram_rd_d1 = DFFEAS(JD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
JD1L89 = (!JD1_jtag_ram_rd_d1 & (JD1_MonAReg[2] & (!JD1_MonAReg[4] & !JD1_MonAReg[3])));


--JD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
JD1L90 = ( JD1L89 & ( (!LD1_take_action_ocimem_b) # (LD1_jdo[3]) ) ) # ( !JD1L89 & ( (!LD1_take_action_ocimem_b & (((JD1_jtag_ram_rd_d1 & VD1_q_a[0])))) # (LD1_take_action_ocimem_b & (LD1_jdo[3])) ) );


--JD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

JD1_jtag_rd_d1 = DFFEAS(JD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
JD1L50 = ( JD1_jtag_rd_d1 & ( (((!LD1_enable_action_strobe) # (LD1_jdo[35])) # (LD1_ir[0])) # (LD1_ir[1]) ) ) # ( !JD1_jtag_rd_d1 & ( (!LD1_ir[1] & (!LD1_ir[0] & (LD1_enable_action_strobe & LD1_jdo[35]))) ) );


--QC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

QC1_hbreak_enabled = DFFEAS(QC1L1006, CLOCK_50, !Y1_r_sync_rst,  , QC1_E_valid_from_R,  ,  ,  ,  );


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--QC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
QC1L555 = ( !QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & (!QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
QC1L568 = ( QC1_D_iw[15] & ( QC1_D_iw[16] & ( (!QC1_D_iw[11] & (QC1_D_iw[12] & (QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
QC1L569 = ( QC1_D_iw[15] & ( QC1_D_iw[16] & ( (QC1_D_iw[11] & (QC1_D_iw[12] & (QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
QC1L556 = ( !QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (!QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
QC1L557 = ( !QC1_D_iw[4] & ( QC1_D_iw[5] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & (QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
QC1L558 = ( !QC1_D_iw[4] & ( QC1_D_iw[5] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (!QC1_D_iw[2] & QC1_D_iw[3]))) ) ) );


--QC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
QC1L210 = ( !QC1L215 & ( !QC1L214 & ( (!QC1L556 & (!QC1L557 & (!QC1L558 & !QC1L216))) ) ) );


--QC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
QC1L206 = ( QC1_D_iw[5] & ( QC1_D_iw[4] & ( (!QC1_D_iw[1] & (!QC1_D_iw[0] & ((!QC1_D_iw[3]) # (QC1_D_iw[2])))) # (QC1_D_iw[1] & (QC1_D_iw[0] & ((!QC1_D_iw[3]) # (!QC1_D_iw[2])))) ) ) ) # ( !QC1_D_iw[5] & ( QC1_D_iw[4] & ( (!QC1_D_iw[1] & (((!QC1_D_iw[0])))) # (QC1_D_iw[1] & (QC1_D_iw[0] & ((!QC1_D_iw[3]) # (!QC1_D_iw[2])))) ) ) ) # ( QC1_D_iw[5] & ( !QC1_D_iw[4] & ( (!QC1_D_iw[1] & (!QC1_D_iw[0] & ((!QC1_D_iw[2]) # (QC1_D_iw[3])))) # (QC1_D_iw[1] & (((QC1_D_iw[0])))) ) ) ) # ( !QC1_D_iw[5] & ( !QC1_D_iw[4] & ( (!QC1_D_iw[1] & ((!QC1_D_iw[0]) # ((!QC1_D_iw[3] & !QC1_D_iw[2])))) # (QC1_D_iw[1] & (((QC1_D_iw[0])))) ) ) );


--QC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
QC1L257 = (!QC1L206 & ((QC1_D_iw[18]))) # (QC1L206 & (QC1_D_iw[23]));


--QC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
QC1L258 = ( QC1L210 & ( QC1L257 & ( (!QC1L548) # (((!QC1L223 & !QC1L222)) # (QC1L555)) ) ) ) # ( !QC1L210 & ( QC1L257 & ( QC1L555 ) ) ) # ( QC1L210 & ( !QC1L257 & ( QC1L555 ) ) ) # ( !QC1L210 & ( !QC1L257 & ( QC1L555 ) ) );


--QC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~2
QC1L261 = (!QC1L206 & ((QC1_D_iw[20]))) # (QC1L206 & (QC1_D_iw[25]));


--QC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~3
QC1L262 = ( QC1L210 & ( QC1L261 ) ) # ( !QC1L210 & ( QC1L261 ) ) # ( QC1L210 & ( !QC1L261 & ( ((QC1L548 & ((QC1L222) # (QC1L223)))) # (QC1L555) ) ) ) # ( !QC1L210 & ( !QC1L261 ) );


--QC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
QC1L259 = (!QC1L206 & ((QC1_D_iw[19]))) # (QC1L206 & (QC1_D_iw[24]));


--QC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
QC1L260 = ( QC1L210 & ( QC1L259 ) ) # ( !QC1L210 & ( QC1L259 ) ) # ( QC1L210 & ( !QC1L259 & ( ((QC1L548 & ((QC1L222) # (QC1L223)))) # (QC1L555) ) ) ) # ( !QC1L210 & ( !QC1L259 ) );


--QC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6
QC1L263 = (!QC1L206 & ((QC1_D_iw[21]))) # (QC1L206 & (QC1_D_iw[26]));


--QC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7
QC1L264 = ( QC1L210 & ( QC1L263 ) ) # ( !QC1L210 & ( QC1L263 ) ) # ( QC1L210 & ( !QC1L263 & ( ((QC1L548 & ((QC1L222) # (QC1L223)))) # (QC1L555) ) ) ) # ( !QC1L210 & ( !QC1L263 ) );


--QC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~8
QC1L255 = (!QC1L206 & ((QC1_D_iw[17]))) # (QC1L206 & (QC1_D_iw[22]));


--QC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~9
QC1L256 = ( QC1L210 & ( QC1L255 ) ) # ( !QC1L210 & ( QC1L255 ) ) # ( QC1L210 & ( !QC1L255 & ( ((QC1L548 & ((QC1L222) # (QC1L223)))) # (QC1L555) ) ) ) # ( !QC1L210 & ( !QC1L255 ) );


--QC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
QC1L559 = ( !QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (QC1_D_iw[0] & (!QC1_D_iw[1] & (!QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
QC1L672 = (QC1L670 & QC1L671);


--QC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
QC1L309 = (!QC1L559 & (!QC1L672 & !QC1L749));


--QC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
QC1_D_wr_dst_reg = ( QC1L256 & ( QC1L309 ) ) # ( !QC1L256 & ( QC1L309 & ( (((QC1L264) # (QC1L260)) # (QC1L262)) # (QC1L258) ) ) );


--QC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

QC1_av_ld_aligning_data = DFFEAS(QC1L847, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

QC1_av_ld_align_cycle[1] = DFFEAS(QC1L844, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

QC1_av_ld_align_cycle[0] = DFFEAS(QC1L843, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
QC1L235 = (QC1_D_iw[0] & (QC1_D_iw[3] & ((QC1_D_iw[2]) # (QC1_D_iw[1]))));


--QC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
QC1L237 = (!QC1_D_iw[3] & QC1_D_iw[4]);


--QC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
QC1L846 = ( !QC1_av_ld_aligning_data & ( QC1L237 & ( (QC1_d_read & (!EC1_WideOr1 & ((!QC1_D_iw[0]) # (!QC1_D_iw[2])))) ) ) ) # ( !QC1_av_ld_aligning_data & ( !QC1L237 & ( (QC1_d_read & !EC1_WideOr1) ) ) );


--QC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
QC1L847 = ( QC1L235 & ( QC1L846 ) ) # ( !QC1L235 & ( QC1L846 ) ) # ( QC1L235 & ( !QC1L846 & ( (QC1_av_ld_aligning_data & ((!QC1_av_ld_align_cycle[1]) # (!QC1_D_iw[4] $ (!QC1_av_ld_align_cycle[0])))) ) ) ) # ( !QC1L235 & ( !QC1L846 & ( (QC1_av_ld_aligning_data & ((!QC1_av_ld_align_cycle[1]) # (!QC1_av_ld_align_cycle[0]))) ) ) );


--QC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

QC1_av_ld_waiting_for_data = DFFEAS(QC1L962, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
QC1L962 = (!QC1_av_ld_waiting_for_data & (((QC1L352)))) # (QC1_av_ld_waiting_for_data & ((!QC1_d_read) # ((EC1_WideOr1))));


--QC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
QC1L541 = (QC1_R_ctrl_ld & QC1L962);


--QC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
QC1L542 = (!QC1_E_shift_rot_cnt[3] & (!QC1_E_shift_rot_cnt[2] & (!QC1_E_shift_rot_cnt[1] & !QC1_E_shift_rot_cnt[0])));


--QC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
QC1L543 = (QC1_R_ctrl_shift_rot & (((!QC1L542) # (QC1_E_shift_rot_cnt[4])) # (QC1_E_new_inst)));


--QC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~3
QC1L544 = (QC1_R_ctrl_ld & ((!QC1_D_iw[0]) # ((!QC1_D_iw[2]) # (!QC1L237))));


--QC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~4
QC1L545 = ( QC1L543 & ( QC1L544 & ( (!QC1L352 & !QC1_E_valid_from_R) ) ) ) # ( !QC1L543 & ( QC1L544 & ( (!QC1L352 & ((!QC1_E_valid_from_R) # ((!QC1L847 & !QC1L541)))) ) ) ) # ( QC1L543 & ( !QC1L544 & ( (!QC1L352 & !QC1_E_valid_from_R) ) ) ) # ( !QC1L543 & ( !QC1L544 & ( (!QC1L352 & ((!QC1_E_valid_from_R) # (!QC1L541))) ) ) );


--QC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
QC1L838 = ( QC1_E_valid_from_R & ( QC1L545 & ( (!QC1L971 & ((!QC1_d_write) # ((!YB1L2 & YB1L3)))) ) ) );


--QC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
QC1L228 = ( QC1_D_iw[2] & ( (QC1_D_iw[0] & (QC1_D_iw[1] & ((!QC1_D_iw[4]) # (!QC1_D_iw[3])))) ) );


--WB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0]
--register power-up is low

WB5_av_readdata_pre[0] = DFFEAS(Z1_readdata[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]
--register power-up is low

WB2_av_readdata_pre[0] = DFFEAS(VCC, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

WB3_av_readdata_pre[0] = DFFEAS(TC1_readdata[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[0]
--register power-up is low

WB6_av_readdata_pre[0] = DFFEAS(R1_readdata[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0]
--register power-up is low

WB7_av_readdata_pre[0] = DFFEAS(X1_readdata[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
EC1_src_data[0] = ( EC1L5 & ( EC1L6 ) ) # ( !EC1L5 & ( EC1L6 ) ) # ( EC1L5 & ( !EC1L6 & ( (!WB5_read_latency_shift_reg[0] & (((RB3L1 & WD1_q_a[0])))) # (WB5_read_latency_shift_reg[0] & (((RB3L1 & WD1_q_a[0])) # (WB5_av_readdata_pre[0]))) ) ) ) # ( !EC1L5 & ( !EC1L6 ) );


--QC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

QC1_av_ld_byte1_data[0] = DFFEAS(QC1L869, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
QC1L960 = ( QC1_av_ld_align_cycle[0] & ( (QC1_W_alu_result[1] & (QC1_av_ld_aligning_data & !QC1_av_ld_align_cycle[1])) ) ) # ( !QC1_av_ld_align_cycle[0] & ( (QC1_av_ld_aligning_data & ((!QC1_W_alu_result[0] & (QC1_W_alu_result[1] & !QC1_av_ld_align_cycle[1])) # (QC1_W_alu_result[0] & ((!QC1_av_ld_align_cycle[1]) # (QC1_W_alu_result[1]))))) ) );


--QC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]~0
QC1L850 = ( QC1_av_ld_align_cycle[0] & ( (!QC1_av_ld_aligning_data) # ((QC1_W_alu_result[1] & !QC1_av_ld_align_cycle[1])) ) ) # ( !QC1_av_ld_align_cycle[0] & ( (!QC1_av_ld_aligning_data) # ((!QC1_W_alu_result[0] & (QC1_W_alu_result[1] & !QC1_av_ld_align_cycle[1])) # (QC1_W_alu_result[0] & ((!QC1_av_ld_align_cycle[1]) # (QC1_W_alu_result[1])))) ) );


--QC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

QC1_R_compare_op[0] = DFFEAS(QC1L301, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

QC1_E_src2[1] = DFFEAS(QC1L738, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15
QC1L354 = (!QC1_E_src2[1] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[1])) # (QC1_R_logic_op[1] & ((QC1_E_src1[1]))))) # (QC1_E_src2[1] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[1])))));


--QC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~16
QC1L377 = (!QC1_E_src2[24] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[24])) # (QC1_R_logic_op[1] & ((QC1_E_src1[24]))))) # (QC1_E_src2[24] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[24])))));


--QC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
QC1L579 = (!QC1L354 & !QC1L377);


--QC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~17
QC1L375 = (!QC1_E_src2[22] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[22])) # (QC1_R_logic_op[1] & ((QC1_E_src1[22]))))) # (QC1_E_src2[22] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[22])))));


--QC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~18
QC1L374 = (!QC1_E_src2[21] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[21])) # (QC1_R_logic_op[1] & ((QC1_E_src1[21]))))) # (QC1_E_src2[21] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[21])))));


--QC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~19
QC1L373 = (!QC1_E_src2[20] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[20])) # (QC1_R_logic_op[1] & ((QC1_E_src1[20]))))) # (QC1_E_src2[20] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[20])))));


--QC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~20
QC1L372 = (!QC1_E_src2[19] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[19])) # (QC1_R_logic_op[1] & ((QC1_E_src1[19]))))) # (QC1_E_src2[19] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[19])))));


--QC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~21
QC1L371 = (!QC1_E_src2[18] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[18])) # (QC1_R_logic_op[1] & ((QC1_E_src1[18]))))) # (QC1_E_src2[18] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[18])))));


--QC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~22
QC1L370 = (!QC1_E_src2[17] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[17])) # (QC1_R_logic_op[1] & ((QC1_E_src1[17]))))) # (QC1_E_src2[17] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[17])))));


--QC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
QC1L580 = ( !QC1L371 & ( !QC1L370 & ( (!QC1L375 & (!QC1L374 & (!QC1L373 & !QC1L372))) ) ) );


--QC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
QC1L581 = ( !QC1L357 & ( (!QC1_E_src1[5] & ((!QC1_R_logic_op[1] & ((QC1_E_src2[5]) # (QC1_R_logic_op[0]))) # (QC1_R_logic_op[1] & ((!QC1_E_src2[5]))))) # (QC1_E_src1[5] & (!QC1_R_logic_op[1] $ (((QC1_R_logic_op[0] & QC1_E_src2[5]))))) ) );


--QC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
QC1L582 = ( QC1_E_src2[6] & ( QC1_E_src1[6] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src1[7]) # (QC1_E_src2[7])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src2[7] $ (QC1_E_src1[7])))) ) ) ) # ( !QC1_E_src2[6] & ( QC1_E_src1[6] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[7]) # (QC1_E_src2[7]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[7]) # (!QC1_E_src1[7]))))) ) ) ) # ( QC1_E_src2[6] & ( !QC1_E_src1[6] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[7]) # (QC1_E_src2[7]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[7]) # (!QC1_E_src1[7]))))) ) ) ) # ( !QC1_E_src2[6] & ( !QC1_E_src1[6] & ( (!QC1_E_src2[7] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src1[7]))))) # (QC1_E_src2[7] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src1[7])))) ) ) );


--QC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
QC1L583 = ( QC1_E_src2[8] & ( QC1_E_src1[8] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src1[9]) # (QC1_E_src2[9])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src2[9] $ (QC1_E_src1[9])))) ) ) ) # ( !QC1_E_src2[8] & ( QC1_E_src1[8] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[9]) # (QC1_E_src2[9]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[9]) # (!QC1_E_src1[9]))))) ) ) ) # ( QC1_E_src2[8] & ( !QC1_E_src1[8] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[9]) # (QC1_E_src2[9]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[9]) # (!QC1_E_src1[9]))))) ) ) ) # ( !QC1_E_src2[8] & ( !QC1_E_src1[8] & ( (!QC1_E_src2[9] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src1[9]))))) # (QC1_E_src2[9] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src1[9])))) ) ) );


--QC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
QC1L584 = ( QC1_E_src2[10] & ( QC1_E_src1[10] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src1[11]) # (QC1_E_src2[11])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src2[11] $ (QC1_E_src1[11])))) ) ) ) # ( !QC1_E_src2[10] & ( QC1_E_src1[10] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[11]) # (QC1_E_src2[11]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[11]) # (!QC1_E_src1[11]))))) ) ) ) # ( QC1_E_src2[10] & ( !QC1_E_src1[10] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[11]) # (QC1_E_src2[11]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[11]) # (!QC1_E_src1[11]))))) ) ) ) # ( !QC1_E_src2[10] & ( !QC1_E_src1[10] & ( (!QC1_E_src2[11] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src1[11]))))) # (QC1_E_src2[11] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src1[11])))) ) ) );


--QC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
QC1L585 = ( QC1_E_src2[14] & ( QC1_E_src1[14] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src2[15]) # (QC1_E_src1[15])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src1[15] $ (QC1_E_src2[15])))) ) ) ) # ( !QC1_E_src2[14] & ( QC1_E_src1[14] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src2[15]) # (QC1_E_src1[15]))) # (QC1_R_logic_op[0] & ((!QC1_E_src1[15]) # (!QC1_E_src2[15]))))) ) ) ) # ( QC1_E_src2[14] & ( !QC1_E_src1[14] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src2[15]) # (QC1_E_src1[15]))) # (QC1_R_logic_op[0] & ((!QC1_E_src1[15]) # (!QC1_E_src2[15]))))) ) ) ) # ( !QC1_E_src2[14] & ( !QC1_E_src1[14] & ( (!QC1_E_src1[15] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src2[15]))))) # (QC1_E_src1[15] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src2[15])))) ) ) );


--QC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
QC1L586 = ( QC1L584 & ( QC1L585 & ( (!QC1L365 & (!QC1L366 & (QC1L582 & QC1L583))) ) ) );


--QC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
QC1L587 = ( QC1_E_src2[23] & ( QC1_E_src1[23] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src1[25]) # (QC1_E_src2[25])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src2[25] $ (QC1_E_src1[25])))) ) ) ) # ( !QC1_E_src2[23] & ( QC1_E_src1[23] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[25]) # (QC1_E_src2[25]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[25]) # (!QC1_E_src1[25]))))) ) ) ) # ( QC1_E_src2[23] & ( !QC1_E_src1[23] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[25]) # (QC1_E_src2[25]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[25]) # (!QC1_E_src1[25]))))) ) ) ) # ( !QC1_E_src2[23] & ( !QC1_E_src1[23] & ( (!QC1_E_src2[25] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src1[25]))))) # (QC1_E_src2[25] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src1[25])))) ) ) );


--QC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
QC1L588 = ( QC1_E_src2[26] & ( QC1_E_src1[26] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src1[27]) # (QC1_E_src2[27])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src2[27] $ (QC1_E_src1[27])))) ) ) ) # ( !QC1_E_src2[26] & ( QC1_E_src1[26] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[27]) # (QC1_E_src2[27]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[27]) # (!QC1_E_src1[27]))))) ) ) ) # ( QC1_E_src2[26] & ( !QC1_E_src1[26] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[27]) # (QC1_E_src2[27]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[27]) # (!QC1_E_src1[27]))))) ) ) ) # ( !QC1_E_src2[26] & ( !QC1_E_src1[26] & ( (!QC1_E_src2[27] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src1[27]))))) # (QC1_E_src2[27] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src1[27])))) ) ) );


--QC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
QC1L589 = ( QC1_E_src2[28] & ( QC1_E_src1[28] & ( (!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & ((QC1_E_src1[29]) # (QC1_E_src2[29])))) # (QC1_R_logic_op[1] & (QC1_R_logic_op[0] & (!QC1_E_src2[29] $ (QC1_E_src1[29])))) ) ) ) # ( !QC1_E_src2[28] & ( QC1_E_src1[28] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[29]) # (QC1_E_src2[29]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[29]) # (!QC1_E_src1[29]))))) ) ) ) # ( QC1_E_src2[28] & ( !QC1_E_src1[28] & ( (!QC1_R_logic_op[1] & ((!QC1_R_logic_op[0] & ((QC1_E_src1[29]) # (QC1_E_src2[29]))) # (QC1_R_logic_op[0] & ((!QC1_E_src2[29]) # (!QC1_E_src1[29]))))) ) ) ) # ( !QC1_E_src2[28] & ( !QC1_E_src1[28] & ( (!QC1_E_src2[29] & ((!QC1_R_logic_op[1] & (QC1_R_logic_op[0])) # (QC1_R_logic_op[1] & ((!QC1_E_src1[29]))))) # (QC1_E_src2[29] & (QC1_R_logic_op[0] & (!QC1_R_logic_op[1] $ (QC1_E_src1[29])))) ) ) );


--QC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

QC1_E_src2[0] = DFFEAS(QC1L737, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23
QC1L353 = (!QC1_E_src2[0] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[0])) # (QC1_R_logic_op[1] & ((QC1_E_src1[0]))))) # (QC1_E_src2[0] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[0])))));


--QC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

QC1_E_src2[31] = DFFEAS(QC1L735, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~24
QC1L384 = (!QC1_E_src2[31] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[31])) # (QC1_R_logic_op[1] & ((QC1_E_src1[31]))))) # (QC1_E_src2[31] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[31])))));


--QC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~25
QC1L383 = (!QC1_E_src2[30] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[30])) # (QC1_R_logic_op[1] & ((QC1_E_src1[30]))))) # (QC1_E_src2[30] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[30])))));


--QC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
QC1L590 = ( !QC1L384 & ( !QC1L383 & ( (!QC1L356 & (!QC1L355 & (!QC1L369 & !QC1L353))) ) ) );


--QC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
QC1L591 = ( QC1L589 & ( QC1L590 & ( (QC1L581 & (QC1L586 & (QC1L587 & QC1L588))) ) ) );


--QC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

QC1_R_compare_op[1] = DFFEAS(QC1L302, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
QC1L345 = ( QC1L591 & ( QC1_R_compare_op[1] & ( (!QC1_R_compare_op[0] & (QC1L126)) # (QC1_R_compare_op[0] & (((!QC1L579) # (!QC1L580)))) ) ) ) # ( !QC1L591 & ( QC1_R_compare_op[1] & ( (QC1_R_compare_op[0]) # (QC1L126) ) ) ) # ( QC1L591 & ( !QC1_R_compare_op[1] & ( (!QC1_R_compare_op[0] & (((QC1L579 & QC1L580)))) # (QC1_R_compare_op[0] & (!QC1L126)) ) ) ) # ( !QC1L591 & ( !QC1_R_compare_op[1] & ( (!QC1L126 & QC1_R_compare_op[0]) ) ) );


--QC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

QC1_W_status_reg_pie = DFFEAS(QC1L836, CLOCK_50, !Y1_r_sync_rst,  , QC1_E_valid_from_R,  ,  ,  ,  );


--QC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
QC1L592 = ( !QC1_D_iw[10] & ( (!QC1_D_iw[7] & (!QC1_D_iw[9] & (!QC1_D_iw[6] & !QC1_D_iw[8]))) ) );


--QC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
QC1L593 = ( !QC1_D_iw[10] & ( (!QC1_D_iw[7] & (!QC1_D_iw[9] & (QC1_D_iw[6] & !QC1_D_iw[8]))) ) );


--QC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

QC1_W_bstatus_reg = DFFEAS(QC1L786, CLOCK_50, !Y1_r_sync_rst,  , QC1_E_valid_from_R,  ,  ,  ,  );


--QC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
QC1L594 = ( !QC1_D_iw[10] & ( (QC1_D_iw[7] & (!QC1_D_iw[9] & (!QC1_D_iw[6] & !QC1_D_iw[8]))) ) );


--QC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

QC1_W_ienable_reg[0] = DFFEAS(QC1L794, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0
QC1L595 = ( !QC1_D_iw[10] & ( (QC1_D_iw[7] & (!QC1_D_iw[9] & (QC1_D_iw[6] & !QC1_D_iw[8]))) ) );


--QC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

QC1_W_ipending_reg[0] = DFFEAS(QC1L797, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
QC1L346 = ( !QC1_D_iw[10] & ( QC1_W_ipending_reg[0] & ( (!QC1_D_iw[7] & (!QC1_D_iw[9] & (!QC1_D_iw[6] & QC1_D_iw[8]))) ) ) );


--QC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
QC1L347 = ( QC1L346 & ( (!QC1_W_bstatus_reg & QC1L594) ) ) # ( !QC1L346 & ( (!QC1L594 & (((!QC1_W_ienable_reg[0]) # (!QC1L595)))) # (QC1L594 & (!QC1_W_bstatus_reg)) ) );


--QC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
QC1L348 = ( QC1L347 & ( (!QC1L592 & (((QC1L593 & QC1_W_estatus_reg)))) # (QC1L592 & (QC1_W_status_reg_pie)) ) ) # ( !QC1L347 & ( (!QC1L592 & (((!QC1L593) # (QC1_W_estatus_reg)))) # (QC1L592 & (QC1_W_status_reg_pie)) ) );


--QC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16
QC1L310 = ( QC1L130 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L353)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[0])))) ) ) # ( !QC1L130 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L353))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[0])))) ) );


--QC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
QC1_intr_req = (QC1_W_status_reg_pie & QC1_W_ipending_reg[0]);


--WB3_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

WB3_av_readdata_pre[22] = DFFEAS(TC1_readdata[22], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src1_valid~0
RB2L2 = (WB3_read_latency_shift_reg[0] & (VB3_mem[0][74] & VB3_mem[0][56]));


--RB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
RB3L2 = (WB4_read_latency_shift_reg[0] & (VB4_mem[0][74] & VB4_mem[0][56]));


--QC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
QC1L618 = ( RB3L2 & ( (!QC1_intr_req & (((WB3_av_readdata_pre[22] & RB2L2)) # (WD1_q_a[22]))) ) ) # ( !RB3L2 & ( (!QC1_intr_req & (WB3_av_readdata_pre[22] & RB2L2)) ) );


--QC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

QC1_hbreak_pending = DFFEAS(QC1L1008, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

BD1_jtag_break = DFFEAS(BD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

QC1_wait_for_one_post_bret_inst = DFFEAS(QC1L1014, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L1009 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
QC1L1009 = ( QC1_wait_for_one_post_bret_inst & ( (QC1_W_valid & (!QC1_hbreak_enabled & ((BD1_jtag_break) # (QC1_hbreak_pending)))) ) ) # ( !QC1_wait_for_one_post_bret_inst & ( (!QC1_hbreak_enabled & ((BD1_jtag_break) # (QC1_hbreak_pending))) ) );


--QC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
QC1L663 = (!QC1_i_read & ((RB3L2) # (RB2L2)));


--WB3_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

WB3_av_readdata_pre[23] = DFFEAS(TC1_readdata[23], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
QC1L619 = ( WD1_q_a[23] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[23])) # (RB3L2))) ) ) # ( !WD1_q_a[23] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[23])) ) );


--WB3_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

WB3_av_readdata_pre[24] = DFFEAS(TC1_readdata[24], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
QC1L620 = ( WD1_q_a[24] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[24])) # (RB3L2))) ) ) # ( !WD1_q_a[24] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[24])) ) );


--WB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

WB3_av_readdata_pre[25] = DFFEAS(TC1_readdata[25], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
QC1L621 = ( WD1_q_a[25] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[25])) # (RB3L2))) ) ) # ( !WD1_q_a[25] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[25])) ) );


--WB3_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

WB3_av_readdata_pre[26] = DFFEAS(TC1_readdata[26], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
QC1L622 = ( WD1_q_a[26] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[26])) # (RB3L2))) ) ) # ( !WD1_q_a[26] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[26])) ) );


--Y1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Y1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

Y1_r_sync_rst_chain[3] = DFFEAS(Y1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
Y1L18 = (Y1_altera_reset_synchronizer_int_chain[2] & Y1_r_sync_rst_chain[3]);


--WB3_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

WB3_av_readdata_pre[11] = DFFEAS(TC1_readdata[11], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L272 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]~0
QC1L272 = (!QC1_intr_req & !QC1L1009);


--QC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
QC1L607 = ( QC1L272 & ( (!RB2L2 & (RB3L2 & ((WD1_q_a[11])))) # (RB2L2 & (((RB3L2 & WD1_q_a[11])) # (WB3_av_readdata_pre[11]))) ) ) # ( !QC1L272 );


--WB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

WB3_av_readdata_pre[12] = DFFEAS(TC1_readdata[12], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
QC1L608 = ( WD1_q_a[12] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[12])) # (RB3L2))) ) ) # ( !WD1_q_a[12] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[12])) ) );


--WB3_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

WB3_av_readdata_pre[13] = DFFEAS(TC1_readdata[13], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
QC1L609 = ( WD1_q_a[13] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[13]))) # (RB3L2) ) ) # ( !WD1_q_a[13] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[13])) ) );


--WB3_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

WB3_av_readdata_pre[14] = DFFEAS(TC1_readdata[14], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
QC1L610 = ( WD1_q_a[14] & ( (((RB2L2 & WB3_av_readdata_pre[14])) # (RB3L2)) # (QC1_intr_req) ) ) # ( !WD1_q_a[14] & ( ((RB2L2 & WB3_av_readdata_pre[14])) # (QC1_intr_req) ) );


--WB3_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

WB3_av_readdata_pre[15] = DFFEAS(TC1_readdata[15], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
QC1L611 = ( WD1_q_a[15] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[15]))) # (RB3L2) ) ) # ( !WD1_q_a[15] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[15])) ) );


--WB3_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

WB3_av_readdata_pre[16] = DFFEAS(TC1_readdata[16], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
QC1L612 = ( WD1_q_a[16] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[16]))) # (RB3L2) ) ) # ( !WD1_q_a[16] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[16])) ) );


--QC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
QC1L596 = ( RB3L2 & ( (!QC1_intr_req & (((WB3_av_readdata_pre[0] & RB2L2)) # (WD1_q_a[0]))) ) ) # ( !RB3L2 & ( (WB3_av_readdata_pre[0] & (!QC1_intr_req & RB2L2)) ) );


--WB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

WB3_av_readdata_pre[1] = DFFEAS(TC1_readdata[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
QC1L597 = ( WD1_q_a[1] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[1]))) # (RB3L2) ) ) # ( !WD1_q_a[1] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[1])) ) );


--WB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

WB3_av_readdata_pre[2] = DFFEAS(TC1_readdata[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
QC1L598 = ( WD1_q_a[2] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[2])) # (RB3L2))) ) ) # ( !WD1_q_a[2] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[2])) ) );


--WB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

WB3_av_readdata_pre[3] = DFFEAS(TC1_readdata[3], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
QC1L599 = ( WD1_q_a[3] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[3]))) # (RB3L2) ) ) # ( !WD1_q_a[3] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[3])) ) );


--WB3_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

WB3_av_readdata_pre[4] = DFFEAS(TC1_readdata[4], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
QC1L600 = ( WD1_q_a[4] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[4]))) # (RB3L2) ) ) # ( !WD1_q_a[4] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[4])) ) );


--WB3_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

WB3_av_readdata_pre[5] = DFFEAS(TC1_readdata[5], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
QC1L601 = ( WD1_q_a[5] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[5]))) # (RB3L2) ) ) # ( !WD1_q_a[5] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[5])) ) );


--QC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
QC1L244 = (QC1_D_iw[12] & (((QC1_D_iw[11] & !QC1_D_iw[16])) # (QC1_D_iw[15])));


--QC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
QC1L245 = (!QC1_D_iw[13] & (QC1_D_iw[14] & (QC1L548 & QC1L244)));


--QC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
QC1L547 = ( QC1_R_valid & ( QC1L545 ) ) # ( !QC1_R_valid & ( QC1L545 & ( ((QC1_d_write & ((!YB1L3) # (YB1L2)))) # (QC1L971) ) ) ) # ( QC1_R_valid & ( !QC1L545 ) ) # ( !QC1_R_valid & ( !QC1L545 ) );


--QC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

QC1_D_valid = DFFEAS(QC1L663, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
QC1L211 = (!QC1L558 & (!QC1L216 & (!QC1L215 & !QC1L214)));


--QC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
QC1L570 = ( QC1_D_iw[15] & ( QC1_D_iw[16] & ( (!QC1_D_iw[11] & (!QC1_D_iw[12] & (QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
QC1L571 = ( QC1_D_iw[15] & ( QC1_D_iw[16] & ( (QC1_D_iw[11] & (!QC1_D_iw[12] & (QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
QC1L572 = ( QC1_D_iw[15] & ( QC1_D_iw[16] & ( (QC1_D_iw[11] & (!QC1_D_iw[12] & (QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
QC1L573 = ( QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (QC1_D_iw[11] & (!QC1_D_iw[12] & (QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
QC1L238 = (!QC1L555 & (!QC1L556 & ((!QC1L548) # (!QC1L240))));


--QC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
QC1L239 = ( QC1L241 & ( QC1L238 & ( ((!QC1L211) # (QC1L557)) # (QC1L548) ) ) ) # ( !QC1L241 & ( QC1L238 & ( ((!QC1L211) # ((QC1L548 & QC1L223))) # (QC1L557) ) ) ) # ( QC1L241 & ( !QC1L238 ) ) # ( !QC1L241 & ( !QC1L238 ) );


--QC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
QC1L227 = ( !QC1_D_iw[5] & ( (!QC1_D_iw[1] & (!QC1_D_iw[2] & (!QC1_D_iw[3] & !QC1_D_iw[4]))) ) );


--WB3_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

WB3_av_readdata_pre[9] = DFFEAS(TC1_readdata[9], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17
QC1L605 = ( WD1_q_a[9] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[9])) # (RB3L2))) ) ) # ( !WD1_q_a[9] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[9])) ) );


--QC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
QC1L248 = (!QC1_D_iw[11] & ((!QC1_D_iw[14] & ((!QC1_D_iw[16]))) # (QC1_D_iw[14] & (QC1_D_iw[15]))));


--QC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
QC1L249 = (QC1_D_iw[12] & (!QC1_D_iw[13] & (QC1L548 & QC1L248)));


--QC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
QC1L220 = ( QC1_D_iw[2] & ( QC1_D_iw[5] & ( (!QC1_D_iw[0] & (!QC1_D_iw[1] & ((QC1_D_iw[3]) # (QC1_D_iw[4])))) ) ) );


--QC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
QC1L221 = ( !QC1L224 & ( (!QC1L568 & (!QC1L569 & (!QC1L226 & !QC1L225))) ) );


--QC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
QC1L574 = ( !QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (QC1_D_iw[11] & (!QC1_D_iw[12] & (QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
QC1L575 = ( !QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (QC1_D_iw[11] & (!QC1_D_iw[12] & (QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
QC1L217 = ( !QC1L575 & ( (!QC1L570 & (!QC1L571 & (!QC1L572 & !QC1L574))) ) );


--QC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
QC1L576 = ( !QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (QC1_D_iw[11] & (!QC1_D_iw[12] & (!QC1_D_iw[13] & !QC1_D_iw[14]))) ) ) );


--QC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
QC1L577 = ( !QC1_D_iw[15] & ( !QC1_D_iw[16] & ( (QC1_D_iw[11] & (!QC1_D_iw[12] & (!QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
QC1L218 = (!QC1L559 & ((!QC1L548) # ((!QC1L576 & !QC1L577))));


--QC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
QC1L219 = ( QC1L238 & ( QC1L218 & ( (!QC1L211) # ((QC1L548 & ((!QC1L221) # (!QC1L217)))) ) ) ) # ( !QC1L238 & ( QC1L218 ) ) # ( QC1L238 & ( !QC1L218 ) ) # ( !QC1L238 & ( !QC1L218 ) );


--QC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
QC1L744 = ( QC1L749 ) # ( !QC1L749 & ( (((QC1_R_valid & QC1L672)) # (QC1L745)) # (QC1L206) ) );


--QC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
QC1L560 = ( QC1_D_iw[4] & ( !QC1_D_iw[5] & ( (!QC1_D_iw[0] & (QC1_D_iw[1] & (QC1_D_iw[2] & !QC1_D_iw[3]))) ) ) );


--QC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
QC1L344 = ( QC1L203 & ( QC1_R_valid ) ) # ( !QC1L203 & ( (QC1_R_valid & (((QC1L548 & QC1L204)) # (QC1L205))) ) );


--WB3_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

WB3_av_readdata_pre[10] = DFFEAS(TC1_readdata[10], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18
QC1L606 = ( WD1_q_a[10] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[10])) # (RB3L2))) ) ) # ( !WD1_q_a[10] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[10])) ) );


--WB3_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

WB3_av_readdata_pre[8] = DFFEAS(TC1_readdata[8], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19
QC1L604 = ( WD1_q_a[8] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[8])) # (RB3L2))) ) ) # ( !WD1_q_a[8] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[8])) ) );


--QC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

QC1_av_ld_byte1_data[4] = DFFEAS(QC1L886, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~6
QC1L813 = ( QC1_av_ld_byte1_data[4] & ( ((QC1_W_alu_result[12] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[4] & ( (QC1_W_alu_result[12] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--WB3_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

WB3_av_readdata_pre[18] = DFFEAS(TC1_readdata[18], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~20
QC1L614 = ( WB3_av_readdata_pre[18] & ( WD1_q_a[18] & ( ((!QC1_intr_req & ((RB3L2) # (RB2L2)))) # (QC1L1009) ) ) ) # ( !WB3_av_readdata_pre[18] & ( WD1_q_a[18] & ( ((!QC1_intr_req & RB3L2)) # (QC1L1009) ) ) ) # ( WB3_av_readdata_pre[18] & ( !WD1_q_a[18] & ( ((!QC1_intr_req & RB2L2)) # (QC1L1009) ) ) ) # ( !WB3_av_readdata_pre[18] & ( !WD1_q_a[18] & ( QC1L1009 ) ) );


--WB3_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

WB3_av_readdata_pre[17] = DFFEAS(TC1_readdata[17], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~21
QC1L613 = ( WD1_q_a[17] & ( (((RB2L2 & WB3_av_readdata_pre[17])) # (RB3L2)) # (QC1_intr_req) ) ) # ( !WD1_q_a[17] & ( ((RB2L2 & WB3_av_readdata_pre[17])) # (QC1_intr_req) ) );


--QC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

QC1_av_ld_byte1_data[3] = DFFEAS(QC1L883, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7
QC1L812 = ( QC1_av_ld_byte1_data[3] & ( ((QC1_W_alu_result[11] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[3] & ( (QC1_W_alu_result[11] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

QC1_av_ld_byte1_data[2] = DFFEAS(QC1L879, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~8
QC1L811 = ( QC1_av_ld_byte1_data[2] & ( ((QC1_W_alu_result[10] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[2] & ( (QC1_W_alu_result[10] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

QC1_av_ld_byte1_data[1] = DFFEAS(QC1L874, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~9
QC1L810 = ( QC1_av_ld_byte1_data[1] & ( ((QC1_W_alu_result[9] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[1] & ( (QC1_W_alu_result[9] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~10
QC1L809 = ( QC1_av_ld_byte1_data[0] & ( ((QC1_W_alu_result[8] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[0] & ( (QC1_W_alu_result[8] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~11
QC1L808 = ( QC1_av_ld_byte0_data[7] & ( ((QC1_W_alu_result[7] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte0_data[7] & ( (QC1_W_alu_result[7] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--WB3_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

WB3_av_readdata_pre[19] = DFFEAS(TC1_readdata[19], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22
QC1L615 = ( WD1_q_a[19] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[19]))) # (RB3L2) ) ) # ( !WD1_q_a[19] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[19])) ) );


--QC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

QC1_av_ld_byte1_data[7] = DFFEAS(QC1L901, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12
QC1L816 = ( QC1_av_ld_byte1_data[7] & ( ((QC1_W_alu_result[15] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[7] & ( (QC1_W_alu_result[15] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--WB3_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

WB3_av_readdata_pre[21] = DFFEAS(TC1_readdata[21], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~23
QC1L617 = ( WD1_q_a[21] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[21]))) # (RB3L2) ) ) # ( !WD1_q_a[21] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[21])) ) );


--WB3_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

WB3_av_readdata_pre[20] = DFFEAS(TC1_readdata[20], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~24
QC1L616 = ( WD1_q_a[20] & ( ((!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[20]))) # (RB3L2) ) ) # ( !WD1_q_a[20] & ( (!QC1L272) # ((RB2L2 & WB3_av_readdata_pre[20])) ) );


--QC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

QC1_av_ld_byte1_data[6] = DFFEAS(QC1L896, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13
QC1L815 = ( QC1_av_ld_byte1_data[6] & ( ((QC1_W_alu_result[14] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[6] & ( (QC1_W_alu_result[14] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

QC1_av_ld_byte1_data[5] = DFFEAS(QC1L891, CLOCK_50, !Y1_r_sync_rst,  , QC1L867,  ,  ,  ,  );


--QC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14
QC1L814 = ( QC1_av_ld_byte1_data[5] & ( ((QC1_W_alu_result[13] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte1_data[5] & ( (QC1_W_alu_result[13] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--QC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15
QC1L448 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[16])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[18])));


--QC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

QC1_av_ld_byte2_data[0] = DFFEAS(QC1L915, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
QC1L817 = ( QC1_av_ld_byte2_data[0] & ( ((QC1_W_alu_result[16] & (!QC1_R_ctrl_rd_ctl_reg & !QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld) ) ) # ( !QC1_av_ld_byte2_data[0] & ( (QC1_W_alu_result[16] & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp & !QC1_R_ctrl_ld))) ) );


--WB3_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

WB3_av_readdata_pre[6] = DFFEAS(TC1_readdata[6], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~25
QC1L602 = ( WD1_q_a[6] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[6])) # (RB3L2))) ) ) # ( !WD1_q_a[6] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[6])) ) );


--QC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
QC1L253 = ((QC1L232) # (QC1L745)) # (QC1L254);


--WB3_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

WB3_av_readdata_pre[7] = DFFEAS(TC1_readdata[7], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26
QC1L603 = ( WD1_q_a[7] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[7])) # (RB3L2))) ) ) # ( !WD1_q_a[7] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[7])) ) );


--QC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16
QC1L432 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[0]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[2]));


--VB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3
VB2L3 = (VB2_mem_used[0] & ((!WB2_read_latency_shift_reg[0]) # (VB2_mem_used[1])));


--VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4
VB2L4 = ( WB2L4 & ( VB2L3 ) ) # ( !WB2L4 & ( VB2L3 ) ) # ( WB2L4 & ( !VB2L3 & ( (BB1_rst1 & (!VB2_mem_used[1] & (!WB2_wait_latency_counter[1] & ZB1L8))) ) ) );


--VB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~3
VB5L3 = (VB5_mem_used[0] & ((!WB5_read_latency_shift_reg[0]) # (VB5_mem_used[1])));


--VB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~4
VB5L4 = ( QB1L8 & ( VB5L3 ) ) # ( !QB1L8 & ( VB5L3 ) ) # ( QB1L8 & ( !VB5L3 & ( (!VB5_mem_used[1] & (!WB5_wait_latency_counter[1] & (!WB5_wait_latency_counter[0] $ (!UB5L1)))) ) ) );


--VB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~3
VB7L3 = (VB7_mem_used[0] & ((!WB7_read_latency_shift_reg[0]) # (VB7_mem_used[1])));


--VB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~4
VB7L4 = ( QB1L9 & ( VB7L3 ) ) # ( !QB1L9 & ( VB7L3 ) ) # ( QB1L9 & ( !VB7L3 & ( (!VB7_mem_used[1] & (!WB7_wait_latency_counter[1] & (!WB7_wait_latency_counter[0] $ (!UB7L2)))) ) ) );


--VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
VB1L3 = ( VB1_mem_used[0] & ( WB1L27 & ( ((!WB1_read_latency_shift_reg[0]) # ((T1_av_waitrequest & ZB1L5))) # (VB1_mem_used[1]) ) ) ) # ( !VB1_mem_used[0] & ( WB1L27 & ( (!VB1_mem_used[1] & (T1_av_waitrequest & ZB1L5)) ) ) ) # ( VB1_mem_used[0] & ( !WB1L27 & ( (!WB1_read_latency_shift_reg[0]) # (VB1_mem_used[1]) ) ) );


--HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1
HC1L2 = ( HC1_top_priority_reg[1] & ( RB1L1 ) ) # ( !HC1_top_priority_reg[1] & ( RB1L1 & ( (!HC1_top_priority_reg[0] & ((!T1L69) # ((!ZB1L1) # (QB1L10)))) ) ) );


--HC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
HC1L5 = ( TB1_packet_in_progress & ( TB1_saved_grant[1] & ( (VB3L19 & (((TB1_saved_grant[0] & QB1L12)) # (RB1L1))) ) ) ) # ( !TB1_packet_in_progress & ( TB1_saved_grant[1] & ( (!RB1L1 & (QB1L12 & ((!TB1_saved_grant[0]) # (VB3L19)))) # (RB1L1 & (((VB3L19)))) ) ) ) # ( TB1_packet_in_progress & ( !TB1_saved_grant[1] & ( (TB1_saved_grant[0] & (VB3L19 & QB1L12)) ) ) ) # ( !TB1_packet_in_progress & ( !TB1_saved_grant[1] & ( (!QB1L12 & (((RB1L1)))) # (QB1L12 & ((!TB1_saved_grant[0]) # ((VB3L19)))) ) ) );


--QC1L1011 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
QC1L1011 = (!QC1_W_valid & (((RB3L2) # (RB2L2)) # (QC1_i_read)));


--YB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
YB2L2 = ( TB2_saved_grant[1] & ( (!AC1L1 & (((!VB4_mem_used[1])))) # (AC1L1 & (VB3L19 & ((TB1_saved_grant[1])))) ) ) # ( !TB2_saved_grant[1] & ( (VB3L19 & (AC1L1 & TB1_saved_grant[1])) ) );


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
YB2L3 = ( !RB3L2 & ( YB2L2 & ( (!RB2L2 & (((BB1_rst1 & !QC1_i_read)) # (YB2_read_accepted))) ) ) ) # ( !RB3L2 & ( !YB2L2 & ( (YB2_read_accepted & !RB2L2) ) ) );


--QC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

QC1_R_ctrl_exception = DFFEAS(QC1L212, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

QC1_R_ctrl_break = DFFEAS(QC1L209, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

QC1_R_ctrl_uncond_cti_non_br = DFFEAS(QC1L252, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

QC1_R_ctrl_br_uncond = DFFEAS(QC1L551, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
QC1L662 = (!QC1_R_ctrl_uncond_cti_non_br & (!QC1_R_ctrl_br_uncond & ((!QC1_W_cmp_result) # (!QC1_R_ctrl_br))));


--QC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0
QC1L656 = ( QC1L662 & ( (!QC1_R_ctrl_exception & ((!QC1L38) # (QC1_R_ctrl_break))) ) ) # ( !QC1L662 & ( (!QC1_R_ctrl_exception & ((!QC1L98) # (QC1_R_ctrl_break))) ) );


--QC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
QC1L659 = (!QC1_R_ctrl_exception & QC1_R_ctrl_break);


--QC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
QC1L660 = (!QC1_R_ctrl_exception & !QC1_R_ctrl_break);


--QC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1
QC1L661 = (QC1L660 & !QC1L662);


--QC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1
QC1L653 = (!QC1L659 & ((!QC1L661 & ((QC1L10))) # (QC1L661 & (QC1L70))));


--QC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~2
QC1L657 = ((!QC1L661 & ((QC1L50))) # (QC1L661 & (QC1L110))) # (QC1L659);


--QC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3
QC1L655 = (!QC1L659 & ((!QC1L661 & ((QC1L42))) # (QC1L661 & (QC1L102))));


--QC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4
QC1L654 = (!QC1L659 & ((!QC1L661 & ((QC1L46))) # (QC1L661 & (QC1L106))));


--QC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~5
QC1L652 = ((!QC1L661 & ((QC1L14))) # (QC1L661 & (QC1L74))) # (QC1L659);


--TB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46]
TB1_src_data[46] = (!QC1_W_alu_result[10] & (((TB1_saved_grant[1] & QC1_F_pc[8])))) # (QC1_W_alu_result[10] & (((TB1_saved_grant[1] & QC1_F_pc[8])) # (TB1_saved_grant[0])));


--LD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
LD1L49 = (!LD1_ir[1] & (!LD1_ir[0] & LD1_enable_action_strobe));


--LD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

LD1_jdo[34] = DFFEAS(MD1_sr[34], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

LD1_jdo[17] = DFFEAS(MD1_sr[17], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
JD1L108 = ( JD1L2 & ( (LD1L49 & (((!LD1_jdo[34]) # (!LD1_jdo[17])) # (LD1_jdo[35]))) ) ) # ( !JD1L2 & ( (LD1L49 & (!LD1_jdo[35] & (LD1_jdo[34] & !LD1_jdo[17]))) ) );


--JD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
JD1L106 = ( JD1_avalon_ociram_readdata_ready & ( (JD1_waitrequest & (((!JD1L163 & TC1_read)) # (TC1_write))) ) ) # ( !JD1_avalon_ociram_readdata_ready & ( (JD1_waitrequest & (!TC1_write & (!JD1L163 & TC1_read))) ) );


--VB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4
VB3L9 = (VB3_mem_used[0] & ((!WB3_read_latency_shift_reg[0]) # (VB3_mem_used[1])));


--VB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5
VB3L10 = ( VB3L16 & ( VB3L9 ) ) # ( !VB3L16 & ( VB3L9 ) ) # ( VB3L16 & ( !VB3L9 & ( (VB3L19 & (((TB1_saved_grant[0] & QB1L12)) # (TB1L53))) ) ) );


--HC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
HC2L2 = ( HC2_top_priority_reg[1] & ( RB1L2 ) ) # ( !HC2_top_priority_reg[1] & ( RB1L2 & ( (!HC2_top_priority_reg[0] & ((!T1L69) # ((QB1L10) # (ZB1L1)))) ) ) );


--HC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
HC2L5 = ( TB2_packet_in_progress & ( TB2_saved_grant[1] & ( (WB4L3 & (((TB2_saved_grant[0] & QB1L13)) # (RB1L2))) ) ) ) # ( !TB2_packet_in_progress & ( TB2_saved_grant[1] & ( (!RB1L2 & (QB1L13 & ((!TB2_saved_grant[0]) # (WB4L3)))) # (RB1L2 & (((WB4L3)))) ) ) ) # ( TB2_packet_in_progress & ( !TB2_saved_grant[1] & ( (TB2_saved_grant[0] & (WB4L3 & QB1L13)) ) ) ) # ( !TB2_packet_in_progress & ( !TB2_saved_grant[1] & ( (!QB1L13 & (((RB1L2)))) # (QB1L13 & ((!TB2_saved_grant[0]) # ((WB4L3)))) ) ) );


--VB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4
VB4L9 = (VB4_mem_used[0] & ((!WB4_read_latency_shift_reg[0]) # (VB4_mem_used[1])));


--VB4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5
VB4L10 = ( VB4L16 & ( VB4L9 ) ) # ( !VB4L16 & ( VB4L9 ) ) # ( VB4L16 & ( !VB4L9 & ( (WB4L3 & (((TB2_saved_grant[0] & QB1L13)) # (TB2L56))) ) ) );


--WB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[1]
--register power-up is low

WB7_av_readdata_pre[1] = DFFEAS(X1_readdata[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1]
--register power-up is low

WB5_av_readdata_pre[1] = DFFEAS(Z1_readdata[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[1]
--register power-up is low

WB6_av_readdata_pre[1] = DFFEAS(R1_readdata[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~0
EC1L8 = ( WB5_av_readdata_pre[1] & ( WB6_av_readdata_pre[1] & ( (!WB6_read_latency_shift_reg[0] & (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[1])))) ) ) ) # ( !WB5_av_readdata_pre[1] & ( WB6_av_readdata_pre[1] & ( (!WB6_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[1]))) ) ) ) # ( WB5_av_readdata_pre[1] & ( !WB6_av_readdata_pre[1] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[1]))) ) ) ) # ( !WB5_av_readdata_pre[1] & ( !WB6_av_readdata_pre[1] & ( (!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[1]) ) ) );


--EC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1
EC1L9 = ( EC1L8 & ( (!WB7_read_latency_shift_reg[0] & ((!RB2L1) # ((!WB3_av_readdata_pre[1])))) # (WB7_read_latency_shift_reg[0] & (!WB7_av_readdata_pre[1] & ((!RB2L1) # (!WB3_av_readdata_pre[1])))) ) );


--EC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]
EC1_src_data[1] = (!EC1L9) # ((RB3L1 & WD1_q_a[1]));


--QC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17
QC1L311 = ( QC1L354 & ( (!QC1_R_ctrl_shift_rot & (((QC1L122)) # (QC1_R_ctrl_logic))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[1])))) ) ) # ( !QC1L354 & ( (!QC1_R_ctrl_shift_rot & (!QC1_R_ctrl_logic & ((QC1L122)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[1])))) ) );


--WB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[2]
--register power-up is low

WB7_av_readdata_pre[2] = DFFEAS(X1_readdata[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2]
--register power-up is low

WB5_av_readdata_pre[2] = DFFEAS(Z1_readdata[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[2]
--register power-up is low

WB6_av_readdata_pre[2] = DFFEAS(R1_readdata[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2
EC1L11 = ( WB5_av_readdata_pre[2] & ( WB6_av_readdata_pre[2] & ( (!WB6_read_latency_shift_reg[0] & (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[2])))) ) ) ) # ( !WB5_av_readdata_pre[2] & ( WB6_av_readdata_pre[2] & ( (!WB6_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[2]))) ) ) ) # ( WB5_av_readdata_pre[2] & ( !WB6_av_readdata_pre[2] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[2]))) ) ) ) # ( !WB5_av_readdata_pre[2] & ( !WB6_av_readdata_pre[2] & ( (!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[2]) ) ) );


--EC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3
EC1L12 = ( EC1L11 & ( (!WB7_read_latency_shift_reg[0] & ((!RB2L1) # ((!WB3_av_readdata_pre[2])))) # (WB7_read_latency_shift_reg[0] & (!WB7_av_readdata_pre[2] & ((!RB2L1) # (!WB3_av_readdata_pre[2])))) ) );


--EC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]
EC1_src_data[2] = (!EC1L12) # ((RB3L1 & WD1_q_a[2]));


--WB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[3]
--register power-up is low

WB7_av_readdata_pre[3] = DFFEAS(X1_readdata[3], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3]
--register power-up is low

WB5_av_readdata_pre[3] = DFFEAS(Z1_readdata[3], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[3]
--register power-up is low

WB6_av_readdata_pre[3] = DFFEAS(R1_readdata[3], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4
EC1L14 = ( WB5_av_readdata_pre[3] & ( WB6_av_readdata_pre[3] & ( (!WB6_read_latency_shift_reg[0] & (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[3])))) ) ) ) # ( !WB5_av_readdata_pre[3] & ( WB6_av_readdata_pre[3] & ( (!WB6_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[3]))) ) ) ) # ( WB5_av_readdata_pre[3] & ( !WB6_av_readdata_pre[3] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[3]))) ) ) ) # ( !WB5_av_readdata_pre[3] & ( !WB6_av_readdata_pre[3] & ( (!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[3]) ) ) );


--EC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~5
EC1L15 = ( EC1L14 & ( (!WB7_read_latency_shift_reg[0] & ((!RB2L1) # ((!WB3_av_readdata_pre[3])))) # (WB7_read_latency_shift_reg[0] & (!WB7_av_readdata_pre[3] & ((!RB2L1) # (!WB3_av_readdata_pre[3])))) ) );


--EC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]
EC1_src_data[3] = (!EC1L15) # ((RB3L1 & WD1_q_a[3]));


--WB5_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4]
--register power-up is low

WB5_av_readdata_pre[4] = DFFEAS(Z1_readdata[4], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[4]
--register power-up is low

WB6_av_readdata_pre[4] = DFFEAS(R1_readdata[4], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
EC1L16 = ( WB5_av_readdata_pre[4] & ( WB6_av_readdata_pre[4] & ( (!WB6_read_latency_shift_reg[0] & (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[4])))) ) ) ) # ( !WB5_av_readdata_pre[4] & ( WB6_av_readdata_pre[4] & ( (!WB6_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[4]))) ) ) ) # ( WB5_av_readdata_pre[4] & ( !WB6_av_readdata_pre[4] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[4]))) ) ) ) # ( !WB5_av_readdata_pre[4] & ( !WB6_av_readdata_pre[4] & ( (!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[4]) ) ) );


--EC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
EC1L17 = ( EC1L16 & ( (!RB2L1 & (RB3L1 & ((WD1_q_a[4])))) # (RB2L1 & (((RB3L1 & WD1_q_a[4])) # (WB3_av_readdata_pre[4]))) ) ) # ( !EC1L16 );


--WB5_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]
--register power-up is low

WB5_av_readdata_pre[5] = DFFEAS(Z1_readdata[5], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[5]
--register power-up is low

WB6_av_readdata_pre[5] = DFFEAS(R1_readdata[5], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
EC1L18 = ( WB5_av_readdata_pre[5] & ( WB6_av_readdata_pre[5] & ( (!WB6_read_latency_shift_reg[0] & (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[5])))) ) ) ) # ( !WB5_av_readdata_pre[5] & ( WB6_av_readdata_pre[5] & ( (!WB6_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[5]))) ) ) ) # ( WB5_av_readdata_pre[5] & ( !WB6_av_readdata_pre[5] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[5]))) ) ) ) # ( !WB5_av_readdata_pre[5] & ( !WB6_av_readdata_pre[5] & ( (!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[5]) ) ) );


--EC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
EC1L19 = ( EC1L18 & ( (!RB2L1 & (RB3L1 & ((WD1_q_a[5])))) # (RB2L1 & (((RB3L1 & WD1_q_a[5])) # (WB3_av_readdata_pre[5]))) ) ) # ( !EC1L18 );


--WB5_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6]
--register power-up is low

WB5_av_readdata_pre[6] = DFFEAS(Z1_readdata[6], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[6]
--register power-up is low

WB6_av_readdata_pre[6] = DFFEAS(R1_readdata[6], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
EC1L20 = ( WB5_av_readdata_pre[6] & ( WB6_av_readdata_pre[6] & ( (!WB6_read_latency_shift_reg[0] & (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6])))) ) ) ) # ( !WB5_av_readdata_pre[6] & ( WB6_av_readdata_pre[6] & ( (!WB6_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6]))) ) ) ) # ( WB5_av_readdata_pre[6] & ( !WB6_av_readdata_pre[6] & ( (!WB5_read_latency_shift_reg[0] & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6]))) ) ) ) # ( !WB5_av_readdata_pre[6] & ( !WB6_av_readdata_pre[6] & ( (!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[6]) ) ) );


--EC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
EC1L21 = ( EC1L20 & ( (!RB2L1 & (RB3L1 & ((WD1_q_a[6])))) # (RB2L1 & (((RB3L1 & WD1_q_a[6])) # (WB3_av_readdata_pre[6]))) ) ) # ( !EC1L20 );


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

T1_r_val = DFFEAS(T1L85, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

BB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, BB1L41, !Y1_r_sync_rst);


--BB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
BB1L22 = AMPP_FUNCTION(!T1_r_val, !BB1_r_ena1);


--KB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

KB2_b_full = DFFEAS(KB2L7, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
BB1L96 = AMPP_FUNCTION(!A1L145, !BB1_tck_t_dav, !BB1_td_shift[10], !BB1_write_stalled);


--BB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
BB1L97 = AMPP_FUNCTION(!A1L138, !BB1_state, !BB1_count[1], !A1L142, !A1L147, !A1L137);


--BB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

BB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[0], !Y1_r_sync_rst, BB1L22);


--BB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

BB1_td_shift[3] = AMPP_FUNCTION(A1L144, BB1L74, !A1L136, BB1L57);


--BB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
BB1L73 = AMPP_FUNCTION(!A1L138, !BB1_count[9], !A1L142, !BB1L71, !BB1_rdata[0], !BB1_td_shift[3]);


--BB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
BB1L41 = AMPP_FUNCTION(!BB1_rvalid0, !T1_r_val, !BB1_r_ena1);


--BB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

BB1_read_req = AMPP_FUNCTION(A1L144, BB1_td_shift[9], !A1L136, BB1L97);


--BB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

BB1_read1 = AMPP_FUNCTION(CLOCK_50, BB1_read, !Y1_r_sync_rst);


--BB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

BB1_read2 = AMPP_FUNCTION(CLOCK_50, BB1_read1, !Y1_r_sync_rst);


--BB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

BB1_rst2 = AMPP_FUNCTION(CLOCK_50, BB1_rst1, !Y1_r_sync_rst);


--BB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
BB1L42 = AMPP_FUNCTION(!BB1_user_saw_rvalid, !BB1L41, !BB1_read_req, !BB1_read1, !BB1_read2, !BB1_rst2);


--LD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
LD1_take_action_ocimem_a = ( LD1_jdo[34] & ( (!LD1_ir[1] & (!LD1_ir[0] & (LD1_enable_action_strobe & !LD1_jdo[35]))) ) );


--LD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

LD1_jdo[25] = DFFEAS(MD1_sr[25], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

TC1_writedata[0] = DFFEAS(TB1L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

TC1_address[0] = DFFEAS(TB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

TC1_address[2] = DFFEAS(TB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

TC1_address[1] = DFFEAS(TB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

TC1_address[7] = DFFEAS(TB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

TC1_address[6] = DFFEAS(TB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

TC1_address[5] = DFFEAS(TB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

TC1_address[4] = DFFEAS(TB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

TC1_address[3] = DFFEAS(TB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
YC1L1 = ( !TC1_address[4] & ( !TC1_address[3] & ( (TC1_address[8] & (!TC1_address[7] & (!TC1_address[6] & !TC1_address[5]))) ) ) );


--YC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
YC1L2 = (!TC1_address[2] & (!TC1_address[1] & YC1L1));


--TC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

TC1_debugaccess = DFFEAS(TB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
YC1L12 = (TC1_write & (!TC1_address[0] & (YC1L2 & TC1_debugaccess)));


--BD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
BD1L10 = ( YC1L12 & ( (!BD1_monitor_ready & (TC1_writedata[0] & ((!LD1_take_action_ocimem_a) # (!LD1_jdo[25])))) # (BD1_monitor_ready & ((!LD1_take_action_ocimem_a) # ((!LD1_jdo[25])))) ) ) # ( !YC1L12 & ( (BD1_monitor_ready & ((!LD1_take_action_ocimem_a) # (!LD1_jdo[25]))) ) );


--MD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
MD1L59 = ( JD1_MonDReg[2] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[2])))) # (KD1L2 & (((MD1_sr[4])))) ) ) # ( !JD1_MonDReg[2] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[2])))) # (KD1L2 & (((MD1_sr[4])))) ) );


--LD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

LD1_jdo[1] = DFFEAS(MD1_sr[1], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

LD1_jdo[4] = DFFEAS(MD1_sr[4], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~3
JD1L78 = (!LD1_take_action_ocimem_b & !JD1_jtag_ram_rd_d1);


--LD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

LD1_update_jdo_strobe = DFFEAS(LD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

MD1_sr[36] = DFFEAS(MD1L61, A1L170,  ,  , MD1L53,  ,  ,  ,  );


--MD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

MD1_sr[37] = DFFEAS(MD1L62, A1L170,  ,  , MD1L53,  ,  ,  ,  );


--LD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

LD1_jxuir = DFFEAS(LD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

MD1_sr[35] = DFFEAS(MD1L63, A1L170,  ,  ,  ,  ,  ,  ,  );


--JD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

JD1_jtag_ram_rd = DFFEAS(JD1L111, CLOCK_50,  ,  , !LD1_take_action_ocimem_b,  ,  ,  ,  );


--JD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

JD1_jtag_ram_wr = DFFEAS(JD1L113, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
JD1L161 = ( JD1_jtag_ram_wr & ( ((TC1_write & (!TC1_address[8] & TC1_debugaccess))) # (JD1_jtag_ram_access) ) ) # ( !JD1_jtag_ram_wr & ( (TC1_write & (!TC1_address[8] & (!JD1_jtag_ram_access & TC1_debugaccess))) ) );


--Y1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

Y1_r_early_rst = DFFEAS(Y1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
JD1_ociram_reset_req = (!Y1_r_early_rst) # (JD1_jtag_ram_access);


--JD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
JD1L129 = (!JD1_jtag_ram_access & ((TC1_writedata[0]))) # (JD1_jtag_ram_access & (JD1_MonDReg[0]));


--JD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
JD1L116 = (!JD1_jtag_ram_access & ((TC1_address[0]))) # (JD1_jtag_ram_access & (JD1_MonAReg[2]));


--JD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
JD1L117 = (!JD1_jtag_ram_access & ((TC1_address[1]))) # (JD1_jtag_ram_access & (JD1_MonAReg[3]));


--JD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
JD1L118 = (!JD1_jtag_ram_access & ((TC1_address[2]))) # (JD1_jtag_ram_access & (JD1_MonAReg[4]));


--JD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
JD1L119 = (!JD1_jtag_ram_access & ((TC1_address[3]))) # (JD1_jtag_ram_access & (JD1_MonAReg[5]));


--JD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
JD1L120 = (!JD1_jtag_ram_access & ((TC1_address[4]))) # (JD1_jtag_ram_access & (JD1_MonAReg[6]));


--JD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
JD1L121 = (!JD1_jtag_ram_access & ((TC1_address[5]))) # (JD1_jtag_ram_access & (JD1_MonAReg[7]));


--JD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
JD1L122 = (!JD1_jtag_ram_access & ((TC1_address[6]))) # (JD1_jtag_ram_access & (JD1_MonAReg[8]));


--JD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
JD1L123 = (!JD1_jtag_ram_access & ((TC1_address[7]))) # (JD1_jtag_ram_access & (JD1_MonAReg[9]));


--TC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

TC1_byteenable[0] = DFFEAS(TB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
JD1L124 = (TC1_byteenable[0]) # (JD1_jtag_ram_access);


--LD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

LD1_jdo[26] = DFFEAS(MD1_sr[26], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

LD1_jdo[28] = DFFEAS(MD1_sr[28], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

LD1_jdo[27] = DFFEAS(MD1_sr[27], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

JD1_jtag_rd = DFFEAS(LD1L50, CLOCK_50,  ,  , !LD1_take_action_ocimem_b,  ,  ,  ,  );


--QC1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret
QC1_D_op_bret = (QC1L548 & QC1L577);


--QC1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
QC1L1006 = ((QC1_hbreak_enabled & !QC1_D_op_bret)) # (QC1_R_ctrl_break);


--QC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
QC1L844 = (!QC1_d_read & ((!QC1_av_ld_align_cycle[1] $ (!QC1_av_ld_align_cycle[0])))) # (QC1_d_read & (EC1_WideOr1 & (!QC1_av_ld_align_cycle[1] $ (!QC1_av_ld_align_cycle[0]))));


--QC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
QC1L843 = (!QC1_av_ld_align_cycle[0] & ((!QC1_d_read) # (EC1_WideOr1)));


--QC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
QC1L197 = !QC1_E_shift_rot_cnt[4] $ (!QC1L542);


--QC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
QC1L198 = !QC1_E_shift_rot_cnt[3] $ ((((QC1_E_shift_rot_cnt[0]) # (QC1_E_shift_rot_cnt[1])) # (QC1_E_shift_rot_cnt[2])));


--QC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
QC1L199 = !QC1_E_shift_rot_cnt[2] $ (((QC1_E_shift_rot_cnt[0]) # (QC1_E_shift_rot_cnt[1])));


--QC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
QC1L200 = !QC1_E_shift_rot_cnt[1] $ (QC1_E_shift_rot_cnt[0]);


--Z1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0]
--register power-up is low

Z1_readdata[0] = DFFEAS(Z1_read_mux_out[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

T1_ien_AF = DFFEAS(QC1_d_writedata[0], CLOCK_50, !Y1_r_sync_rst,  , T1L80,  ,  ,  ,  );


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

T1_read_0 = DFFEAS(T1L76, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[0] is nios_system:u0|nios_system_hex0:hex0|readdata[0]
R1_readdata[0] = (R1_data_out[0] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--W1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
W1L1 = (QC1_d_write & (!YB1_write_accepted & (TB2_saved_grant[0] & !VB4_mem_used[1])));


--W1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
W1L2 = ( !TB2L56 & ( W1L1 & ( (!T1L69) # ((!TB2_saved_grant[0]) # ((QB1L10) # (ZB1L1))) ) ) ) # ( TB2L56 & ( !W1L1 ) ) # ( !TB2L56 & ( !W1L1 ) );


--TB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0
TB2L24 = (QC1_d_writedata[0] & TB2_saved_grant[0]);


--TB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38]
TB2_src_data[38] = (!QC1_W_alu_result[2] & (((QC1_F_pc[0] & TB2_saved_grant[1])))) # (QC1_W_alu_result[2] & (((QC1_F_pc[0] & TB2_saved_grant[1])) # (TB2_saved_grant[0])));


--TB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39]
TB2_src_data[39] = (!QC1_W_alu_result[3] & (((QC1_F_pc[1] & TB2_saved_grant[1])))) # (QC1_W_alu_result[3] & (((QC1_F_pc[1] & TB2_saved_grant[1])) # (TB2_saved_grant[0])));


--TB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40]
TB2_src_data[40] = (!QC1_W_alu_result[4] & (((TB2_saved_grant[1] & QC1_F_pc[2])))) # (QC1_W_alu_result[4] & (((TB2_saved_grant[1] & QC1_F_pc[2])) # (TB2_saved_grant[0])));


--TB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41]
TB2_src_data[41] = (!QC1_W_alu_result[5] & (((TB2_saved_grant[1] & QC1_F_pc[3])))) # (QC1_W_alu_result[5] & (((TB2_saved_grant[1] & QC1_F_pc[3])) # (TB2_saved_grant[0])));


--TB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42]
TB2_src_data[42] = (!QC1_W_alu_result[6] & (((TB2_saved_grant[1] & QC1_F_pc[4])))) # (QC1_W_alu_result[6] & (((TB2_saved_grant[1] & QC1_F_pc[4])) # (TB2_saved_grant[0])));


--TB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43]
TB2_src_data[43] = (!QC1_W_alu_result[7] & (((TB2_saved_grant[1] & QC1_F_pc[5])))) # (QC1_W_alu_result[7] & (((TB2_saved_grant[1] & QC1_F_pc[5])) # (TB2_saved_grant[0])));


--TB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44]
TB2_src_data[44] = (!QC1_W_alu_result[8] & (((TB2_saved_grant[1] & QC1_F_pc[6])))) # (QC1_W_alu_result[8] & (((TB2_saved_grant[1] & QC1_F_pc[6])) # (TB2_saved_grant[0])));


--TB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45]
TB2_src_data[45] = (!QC1_W_alu_result[9] & (((TB2_saved_grant[1] & QC1_F_pc[7])))) # (QC1_W_alu_result[9] & (((TB2_saved_grant[1] & QC1_F_pc[7])) # (TB2_saved_grant[0])));


--TB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46]
TB2_src_data[46] = (!QC1_W_alu_result[10] & (((TB2_saved_grant[1] & QC1_F_pc[8])))) # (QC1_W_alu_result[10] & (((TB2_saved_grant[1] & QC1_F_pc[8])) # (TB2_saved_grant[0])));


--TB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[47]
TB2_src_data[47] = (!QC1_W_alu_result[11] & (((QC1_F_pc[9] & TB2_saved_grant[1])))) # (QC1_W_alu_result[11] & (((QC1_F_pc[9] & TB2_saved_grant[1])) # (TB2_saved_grant[0])));


--TB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[48]
TB2_src_data[48] = (!QC1_W_alu_result[12] & (((QC1_F_pc[10] & TB2_saved_grant[1])))) # (QC1_W_alu_result[12] & (((QC1_F_pc[10] & TB2_saved_grant[1])) # (TB2_saved_grant[0])));


--TB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[49]
TB2_src_data[49] = (!QC1_W_alu_result[13] & (((QC1_F_pc[11] & TB2_saved_grant[1])))) # (QC1_W_alu_result[13] & (((QC1_F_pc[11] & TB2_saved_grant[1])) # (TB2_saved_grant[0])));


--TB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[50]
TB2_src_data[50] = (!QC1_W_alu_result[14] & (((QC1_F_pc[12] & TB2_saved_grant[1])))) # (QC1_W_alu_result[14] & (((QC1_F_pc[12] & TB2_saved_grant[1])) # (TB2_saved_grant[0])));


--QC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

QC1_d_byteenable[0] = DFFEAS(QC1L388, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32]
TB2_src_data[32] = ((TB2_saved_grant[0] & QC1_d_byteenable[0])) # (TB2_saved_grant[1]);


--X1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0]
--register power-up is low

X1_readdata[0] = DFFEAS(X1_read_mux_out[0], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
QC1L664 = (!QC1_W_alu_result[1] & (QC1_W_alu_result[0] & (!QC1_av_ld_align_cycle[1] & !QC1_av_ld_align_cycle[0]))) # (QC1_W_alu_result[1] & ((!QC1_av_ld_align_cycle[1]) # ((QC1_W_alu_result[0] & !QC1_av_ld_align_cycle[0]))));


--WB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

WB2_av_readdata_pre[30] = DFFEAS(QC1_W_alu_result[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
EC1L22 = (WB2_read_latency_shift_reg[0] & WB2_av_readdata_pre[30]);


--WB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

WB1_av_readdata_pre[8] = DFFEAS(T1L66, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

QC1_R_ctrl_ld_signed = DFFEAS(QC1L228, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
QC1L839 = ( QC1_R_ctrl_ld_signed & ( (!QC1_D_iw[4] & ((!QC1L235 & (QC1_av_ld_byte0_data[7])) # (QC1L235 & ((QC1_av_ld_byte1_data[7]))))) # (QC1_D_iw[4] & (((QC1_av_ld_byte0_data[7])))) ) );


--QC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
QC1L867 = ((!QC1L235) # (QC1L850)) # (QC1_D_iw[4]);


--QC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
QC1L738 = ( !QC1_R_ctrl_force_src2_zero & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1L742 & ((QC1_D_iw[7]))) # (QC1L742 & (WC2_q_b[1])))) ) );


--QC1L493 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~0
QC1L493 = (QC1L719) # (QC1L718);


--QC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~2
QC1L728 = ( WC2_q_b[24] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm) # (QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[14])) ) ) # ( !WC2_q_b[24] & ( (!QC1_R_ctrl_hi_imm16 & (((QC1_R_src2_use_imm & QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[14])) ) );


--QC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~3
QC1L726 = ( WC2_q_b[22] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm) # (QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[12])) ) ) # ( !WC2_q_b[22] & ( (!QC1_R_ctrl_hi_imm16 & (((QC1_R_src2_use_imm & QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[12])) ) );


--QC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~4
QC1L725 = ( WC2_q_b[21] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm) # (QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[11])) ) ) # ( !WC2_q_b[21] & ( (!QC1_R_ctrl_hi_imm16 & (((QC1_R_src2_use_imm & QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[11])) ) );


--QC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~5
QC1L724 = ( WC2_q_b[20] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[10])))) ) ) # ( !WC2_q_b[20] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[10])))) ) );


--QC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~6
QC1L723 = ( WC2_q_b[19] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[9])))) ) ) # ( !WC2_q_b[19] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[9])))) ) );


--QC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~7
QC1L722 = ( WC2_q_b[18] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[8])))) ) ) # ( !WC2_q_b[18] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[8])))) ) );


--QC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~8
QC1L721 = ( WC2_q_b[17] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm) # (QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[7])) ) ) # ( !WC2_q_b[17] & ( (!QC1_R_ctrl_hi_imm16 & (((QC1_R_src2_use_imm & QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[7])) ) );


--QC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9
QC1L729 = ( WC2_q_b[25] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm) # (QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[15])) ) ) # ( !WC2_q_b[25] & ( (!QC1_R_ctrl_hi_imm16 & (((QC1_R_src2_use_imm & QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[15])) ) );


--QC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~10
QC1L727 = ( WC2_q_b[23] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm) # (QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[13])) ) ) # ( !WC2_q_b[23] & ( (!QC1_R_ctrl_hi_imm16 & (((QC1_R_src2_use_imm & QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[13])) ) );


--QC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11
QC1L731 = ( WC2_q_b[27] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[17])))) ) ) # ( !WC2_q_b[27] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[17])))) ) );


--QC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12
QC1L730 = ( WC2_q_b[26] & ( (!QC1_R_ctrl_hi_imm16 & (((!QC1_R_src2_use_imm) # (QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[16])) ) ) # ( !WC2_q_b[26] & ( (!QC1_R_ctrl_hi_imm16 & (((QC1_R_src2_use_imm & QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (QC1_D_iw[16])) ) );


--QC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13
QC1L733 = ( WC2_q_b[29] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[19])))) ) ) # ( !WC2_q_b[29] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[19])))) ) );


--QC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14
QC1L732 = ( WC2_q_b[28] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[18])))) ) ) # ( !WC2_q_b[28] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[18])))) ) );


--QC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
QC1L737 = ( QC1_D_iw[6] & ( (!QC1_R_ctrl_hi_imm16 & (!QC1_R_ctrl_force_src2_zero & ((!QC1L742) # (WC2_q_b[0])))) ) ) # ( !QC1_D_iw[6] & ( (WC2_q_b[0] & (QC1L742 & (!QC1_R_ctrl_hi_imm16 & !QC1_R_ctrl_force_src2_zero))) ) );


--QC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15
QC1L735 = ( WC2_q_b[31] & ( (!QC1L736 & (((!QC1_R_src2_use_imm & !QC1_R_ctrl_hi_imm16)) # (QC1_D_iw[21]))) ) ) # ( !WC2_q_b[31] & ( (QC1_D_iw[21] & (!QC1L736 & ((QC1_R_ctrl_hi_imm16) # (QC1_R_src2_use_imm)))) ) );


--QC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16
QC1L734 = ( WC2_q_b[30] & ( (!QC1_R_ctrl_hi_imm16 & ((!QC1_R_src2_use_imm) # ((QC1_D_iw[21])))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[20])))) ) ) # ( !WC2_q_b[30] & ( (!QC1_R_ctrl_hi_imm16 & (QC1_R_src2_use_imm & (QC1_D_iw[21]))) # (QC1_R_ctrl_hi_imm16 & (((QC1_D_iw[20])))) ) );


--QC1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret
QC1_D_op_eret = (QC1L548 & QC1L576);


--QC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

QC1_R_ctrl_wrctl_inst = DFFEAS(QC1_D_op_wrctl, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
QC1L835 = (!QC1L592 & (((QC1_W_status_reg_pie)))) # (QC1L592 & ((!QC1_R_ctrl_wrctl_inst & ((QC1_W_status_reg_pie))) # (QC1_R_ctrl_wrctl_inst & (QC1_E_src1[0]))));


--QC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
QC1L836 = ( QC1L660 & ( QC1L835 & ( (!QC1_D_op_eret & (((!QC1_D_op_bret) # (QC1_W_bstatus_reg)))) # (QC1_D_op_eret & (QC1_W_estatus_reg)) ) ) ) # ( QC1L660 & ( !QC1L835 & ( (!QC1_D_op_eret & (((QC1_W_bstatus_reg & QC1_D_op_bret)))) # (QC1_D_op_eret & (QC1_W_estatus_reg)) ) ) );


--QC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
QC1L791 = (!QC1L593 & (((QC1_W_estatus_reg)))) # (QC1L593 & ((!QC1_R_ctrl_wrctl_inst & ((QC1_W_estatus_reg))) # (QC1_R_ctrl_wrctl_inst & (QC1_E_src1[0]))));


--QC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
QC1L786 = ( QC1_R_ctrl_break & ( QC1_R_ctrl_wrctl_inst & ( QC1_W_status_reg_pie ) ) ) # ( !QC1_R_ctrl_break & ( QC1_R_ctrl_wrctl_inst & ( (!QC1L594 & ((QC1_W_bstatus_reg))) # (QC1L594 & (QC1_E_src1[0])) ) ) ) # ( QC1_R_ctrl_break & ( !QC1_R_ctrl_wrctl_inst & ( QC1_W_status_reg_pie ) ) ) # ( !QC1_R_ctrl_break & ( !QC1_R_ctrl_wrctl_inst & ( QC1_W_bstatus_reg ) ) );


--QC1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0
QC1L794 = ( QC1_R_ctrl_wrctl_inst & ( (!QC1_E_valid_from_R & (((QC1_W_ienable_reg[0])))) # (QC1_E_valid_from_R & ((!QC1L595 & ((QC1_W_ienable_reg[0]))) # (QC1L595 & (QC1_E_src1[0])))) ) ) # ( !QC1_R_ctrl_wrctl_inst & ( QC1_W_ienable_reg[0] ) );


--YC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

YC1_oci_ienable[0] = DFFEAS(YC1L5, CLOCK_50, !Y1_r_sync_rst,  , YC1L11,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

T1_ien_AE = DFFEAS(QC1_d_writedata[1], CLOCK_50, !Y1_r_sync_rst,  , T1L80,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
T1_av_readdata[9] = (T1_fifo_AE & T1_ien_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

T1_pause_irq = DFFEAS(T1L83, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
T1L66 = (T1_ien_AF & ((T1_fifo_AF) # (T1_pause_irq)));


--QC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
QC1L797 = (QC1_W_ienable_reg[0] & (!YC1_oci_ienable[0] & ((T1L66) # (T1_av_readdata[9]))));


--QC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

QC1_R_ctrl_shift_logical = DFFEAS(QC1L243, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

QC1_R_ctrl_rot_right = DFFEAS(QC1_R_ctrl_rot_right_nxt, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
QC1L397 = (!QC1_R_ctrl_shift_logical & ((!QC1_R_ctrl_rot_right & ((QC1_E_shift_rot_result[31]))) # (QC1_R_ctrl_rot_right & (QC1_E_shift_rot_result[0]))));


--QC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
QC1L431 = (!QC1_R_ctrl_shift_rot_right & ((QC1L397))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[1]));


--TB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1
TB2L25 = (TB2_saved_grant[0] & QC1_d_writedata[22]);


--QC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

QC1_d_byteenable[2] = DFFEAS(QC1L386, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34]
TB2_src_data[34] = ((TB2_saved_grant[0] & QC1_d_byteenable[2])) # (TB2_saved_grant[1]);


--QC1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
QC1L1008 = (!QC1_hbreak_pending & ((QC1L1009))) # (QC1_hbreak_pending & (!QC1_hbreak_enabled));


--LD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

LD1_jdo[21] = DFFEAS(MD1_sr[21], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

LD1_jdo[20] = DFFEAS(MD1_sr[20], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--BD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

BD1_break_on_reset = DFFEAS(BD1L2, CLOCK_50,  ,  , LD1_take_action_ocimem_a,  ,  ,  ,  );


--PD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

PD1_dreg[0] = DFFEAS(PD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
BD1L4 = ( BD1_break_on_reset & ( PD1_dreg[0] & ( (!LD1_take_action_ocimem_a) # (((BD1_jtag_break & !LD1_jdo[20])) # (LD1_jdo[21])) ) ) ) # ( !BD1_break_on_reset & ( PD1_dreg[0] & ( (LD1_take_action_ocimem_a & (((BD1_jtag_break & !LD1_jdo[20])) # (LD1_jdo[21]))) ) ) ) # ( BD1_break_on_reset & ( !PD1_dreg[0] & ( (!LD1_take_action_ocimem_a & (BD1_jtag_break)) # (LD1_take_action_ocimem_a & (((BD1_jtag_break & !LD1_jdo[20])) # (LD1_jdo[21]))) ) ) ) # ( !BD1_break_on_reset & ( !PD1_dreg[0] & ( (!LD1_take_action_ocimem_a & (BD1_jtag_break)) # (LD1_take_action_ocimem_a & (((BD1_jtag_break & !LD1_jdo[20])) # (LD1_jdo[21]))) ) ) );


--YC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

YC1_oci_single_step_mode = DFFEAS(YC1L10, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L1014 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
QC1L1014 = (YC1_oci_single_step_mode & (((QC1_wait_for_one_post_bret_inst & !QC1L663)) # (QC1_hbreak_enabled)));


--TB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2
TB2L26 = (TB2_saved_grant[0] & QC1_d_writedata[23]);


--QC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

QC1_d_writedata[24] = DFFEAS(QC1L532, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3
TB2L27 = (TB2_saved_grant[0] & QC1_d_writedata[24]);


--QC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

QC1_d_byteenable[3] = DFFEAS(QC1L387, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35]
TB2_src_data[35] = ((TB2_saved_grant[0] & QC1_d_byteenable[3])) # (TB2_saved_grant[1]);


--QC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

QC1_d_writedata[25] = DFFEAS(QC1L533, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4
TB2L28 = (TB2_saved_grant[0] & QC1_d_writedata[25]);


--QC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

QC1_d_writedata[26] = DFFEAS(QC1L534, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5
TB2L29 = (TB2_saved_grant[0] & QC1_d_writedata[26]);


--Y1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

Y1_altera_reset_synchronizer_int_chain[0] = DFFEAS(XD1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6
TB2L30 = (TB2_saved_grant[0] & QC1_d_writedata[11]);


--QC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

QC1_d_byteenable[1] = DFFEAS(QC1L385, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33]
TB2_src_data[33] = ((TB2_saved_grant[0] & QC1_d_byteenable[1])) # (TB2_saved_grant[1]);


--TB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7
TB2L31 = (TB2_saved_grant[0] & QC1_d_writedata[12]);


--TB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8
TB2L32 = (TB2_saved_grant[0] & QC1_d_writedata[13]);


--TB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9
TB2L33 = (TB2_saved_grant[0] & QC1_d_writedata[14]);


--TB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10
TB2L34 = (TB2_saved_grant[0] & QC1_d_writedata[15]);


--TB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11
TB2L35 = (TB2_saved_grant[0] & QC1_d_writedata[16]);


--TB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12
TB2L36 = (QC1_d_writedata[1] & TB2_saved_grant[0]);


--TB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13
TB2L37 = (QC1_d_writedata[2] & TB2_saved_grant[0]);


--TB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14
TB2L38 = (QC1_d_writedata[3] & TB2_saved_grant[0]);


--TB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15
TB2L39 = (QC1_d_writedata[4] & TB2_saved_grant[0]);


--TB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16
TB2L40 = (QC1_d_writedata[5] & TB2_saved_grant[0]);


--TB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17
TB2L41 = (TB2_saved_grant[0] & QC1_d_writedata[9]);


--QC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~6
QC1L658 = ((!QC1L661 & ((QC1L2))) # (QC1L661 & (QC1L62))) # (QC1L659);


--WB3_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

WB3_av_readdata_pre[27] = DFFEAS(TC1_readdata[27], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
QC1L623 = ( WD1_q_a[27] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[27])) # (RB3L2))) ) ) # ( !WD1_q_a[27] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[27])) ) );


--WB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

WB3_av_readdata_pre[28] = DFFEAS(TC1_readdata[28], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
QC1L624 = ( WD1_q_a[28] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[28])) # (RB3L2))) ) ) # ( !WD1_q_a[28] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[28])) ) );


--WB3_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

WB3_av_readdata_pre[29] = DFFEAS(TC1_readdata[29], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
QC1L625 = ( WD1_q_a[29] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[29])) # (RB3L2))) ) ) # ( !WD1_q_a[29] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[29])) ) );


--WB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

WB3_av_readdata_pre[30] = DFFEAS(TC1_readdata[30], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
QC1L626 = ( WD1_q_a[30] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[30])) # (RB3L2))) ) ) # ( !WD1_q_a[30] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[30])) ) );


--WB3_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

WB3_av_readdata_pre[31] = DFFEAS(TC1_readdata[31], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
QC1L627 = ( WD1_q_a[31] & ( (!QC1_intr_req & (((RB2L2 & WB3_av_readdata_pre[31])) # (RB3L2))) ) ) # ( !WD1_q_a[31] & ( (!QC1_intr_req & (RB2L2 & WB3_av_readdata_pre[31])) ) );


--TB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18
TB2L42 = (TB2_saved_grant[0] & QC1_d_writedata[10]);


--TB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19
TB2L43 = (TB2_saved_grant[0] & QC1_d_writedata[8]);


--QC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7
QC1L646 = (!QC1L659 & ((!QC1L661 & ((QC1L6))) # (QC1L661 & (QC1L66))));


--WB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

WB1_av_readdata_pre[12] = DFFEAS(KB2_b_non_empty, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

QC1_av_ld_byte2_data[4] = DFFEAS(QC1L935, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20
TB2L44 = (TB2_saved_grant[0] & QC1_d_writedata[18]);


--TB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21
TB2L45 = (TB2_saved_grant[0] & QC1_d_writedata[17]);


--QC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

QC1_av_ld_byte2_data[3] = DFFEAS(QC1L930, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0
QC1L883 = ( WD1_q_a[11] & ( QC1L884 & ( (!QC1_av_ld_aligning_data & (((RB3L1)))) # (QC1_av_ld_aligning_data & (!QC1L664 & (QC1L839))) ) ) ) # ( !WD1_q_a[11] & ( QC1L884 & ( (QC1_av_ld_aligning_data & (!QC1L664 & QC1L839)) ) ) ) # ( WD1_q_a[11] & ( !QC1L884 & ( (!QC1_av_ld_aligning_data) # ((QC1L839) # (QC1L664)) ) ) ) # ( !WD1_q_a[11] & ( !QC1L884 & ( (!QC1_av_ld_aligning_data) # ((QC1L839) # (QC1L664)) ) ) );


--WB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

WB1_av_readdata_pre[10] = DFFEAS(T1_ac, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

QC1_av_ld_byte2_data[2] = DFFEAS(QC1L925, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~8
QC1L651 = (!QC1L659 & ((!QC1L661 & ((QC1L18))) # (QC1L661 & (QC1L78))));


--WB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

WB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

QC1_av_ld_byte2_data[1] = DFFEAS(QC1L920, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~9
QC1L650 = (!QC1L659 & ((!QC1L661 & ((QC1L22))) # (QC1L661 & (QC1L82))));


--QC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~10
QC1L649 = (!QC1L659 & ((!QC1L661 & ((QC1L26))) # (QC1L661 & (QC1L86))));


--WB5_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]
--register power-up is low

WB5_av_readdata_pre[7] = DFFEAS(Z1_readdata[7], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
EC1L23 = ( WB5_av_readdata_pre[7] & ( (!WB5_read_latency_shift_reg[0] & (!EC1L22 & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[7])))) ) ) # ( !WB5_av_readdata_pre[7] & ( (!EC1L22 & ((!WB1_read_latency_shift_reg[0]) # (!WB1_av_readdata_pre[7]))) ) );


--EC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
EC1L24 = ( EC1L23 & ( (!RB2L1 & (RB3L1 & ((WD1_q_a[7])))) # (RB2L1 & (((RB3L1 & WD1_q_a[7])) # (WB3_av_readdata_pre[7]))) ) ) # ( !EC1L23 );


--QC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~11
QC1L648 = (!QC1L659 & ((!QC1L661 & ((QC1L30))) # (QC1L661 & (QC1L90))));


--QC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~12
QC1L647 = (!QC1L659 & ((!QC1L661 & ((QC1L34))) # (QC1L661 & (QC1L94))));


--TB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22
TB2L46 = (TB2_saved_grant[0] & QC1_d_writedata[19]);


--WB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

WB1_av_readdata_pre[15] = DFFEAS(T1_rvalid, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

QC1_av_ld_byte2_data[7] = DFFEAS(QC1L949, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23
TB2L47 = (TB2_saved_grant[0] & QC1_d_writedata[21]);


--TB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24
TB2L48 = (TB2_saved_grant[0] & QC1_d_writedata[20]);


--WB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

WB1_av_readdata_pre[14] = DFFEAS(T1_woverflow, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

QC1_av_ld_byte2_data[6] = DFFEAS(QC1L945, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

WB1_av_readdata_pre[13] = DFFEAS(WB1L15, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

QC1_av_ld_byte2_data[5] = DFFEAS(QC1L940, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
QC1L449 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[17])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[19])));


--TB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25
TB2L49 = (QC1_d_writedata[6] & TB2_saved_grant[0]);


--QC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~13
QC1L645 = (!QC1L659 & ((!QC1L661 & ((QC1L54))) # (QC1L661 & (QC1L114))));


--QC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

QC1_d_writedata[7] = DFFEAS(WC2_q_b[7], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26
TB2L50 = (TB2_saved_grant[0] & QC1_d_writedata[7]);


--QC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~14
QC1L644 = (!QC1L659 & ((!QC1L661 & ((QC1L58))) # (QC1L661 & (QC1L118))));


--QC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
QC1L212 = (!QC1L210) # ((QC1L548 & ((QC1L213) # (QC1L223))));


--QC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
QC1L209 = ( QC1_D_iw[16] & ( QC1L548 & ( (!QC1_D_iw[12] & (QC1_D_iw[13] & (!QC1_D_iw[14] & QC1_D_iw[15]))) ) ) );


--QC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
QC1L251 = (QC1L548 & (((QC1L575) # (QC1L574)) # (QC1L573)));


--QC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
QC1L252 = (((QC1L227) # (QC1L251)) # (QC1_D_op_bret)) # (QC1_D_op_eret);


--MD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

MD1_sr[34] = DFFEAS(MD1L64, A1L170,  ,  , MD1L30,  ,  ,  ,  );


--X1_readdata[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[1]
--register power-up is low

X1_readdata[1] = DFFEAS(X1_read_mux_out[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1]
--register power-up is low

Z1_readdata[1] = DFFEAS(Z1_read_mux_out[1], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[1] is nios_system:u0|nios_system_hex0:hex0|readdata[1]
R1_readdata[1] = (R1_data_out[1] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--X1_readdata[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[2]
--register power-up is low

X1_readdata[2] = DFFEAS(X1_read_mux_out[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2]
--register power-up is low

Z1_readdata[2] = DFFEAS(Z1_read_mux_out[2], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[2] is nios_system:u0|nios_system_hex0:hex0|readdata[2]
R1_readdata[2] = (R1_data_out[2] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--X1_readdata[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[3]
--register power-up is low

X1_readdata[3] = DFFEAS(X1_read_mux_out[3], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3]
--register power-up is low

Z1_readdata[3] = DFFEAS(Z1_read_mux_out[3], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[3] is nios_system:u0|nios_system_hex0:hex0|readdata[3]
R1_readdata[3] = (R1_data_out[3] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--Z1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4]
--register power-up is low

Z1_readdata[4] = DFFEAS(Z1_read_mux_out[4], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[4] is nios_system:u0|nios_system_hex0:hex0|readdata[4]
R1_readdata[4] = (R1_data_out[4] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--Z1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5]
--register power-up is low

Z1_readdata[5] = DFFEAS(Z1_read_mux_out[5], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[5] is nios_system:u0|nios_system_hex0:hex0|readdata[5]
R1_readdata[5] = (R1_data_out[5] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--Z1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6]
--register power-up is low

Z1_readdata[6] = DFFEAS(Z1_read_mux_out[6], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--R1_readdata[6] is nios_system:u0|nios_system_hex0:hex0|readdata[6]
R1_readdata[6] = (R1_data_out[6] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

T1_fifo_wr = DFFEAS(T1L78, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

KB1_b_non_empty = DFFEAS(KB1L8, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
T1L85 = (!BB1_rvalid0 & (KB1_b_non_empty & ((!T1_r_val) # (!BB1_r_ena1))));


--MB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

MB2_counter_reg_bit[0] = DFFEAS(MB2_counter_comb_bita0, CLOCK_50, !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

MB2_counter_reg_bit[1] = DFFEAS(MB2_counter_comb_bita1, CLOCK_50, !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

MB2_counter_reg_bit[2] = DFFEAS(MB2_counter_comb_bita2, CLOCK_50, !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

MB2_counter_reg_bit[3] = DFFEAS(MB2_counter_comb_bita3, CLOCK_50, !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

MB2_counter_reg_bit[4] = DFFEAS(MB2_counter_comb_bita4, CLOCK_50, !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

MB2_counter_reg_bit[5] = DFFEAS(MB2_counter_comb_bita5, CLOCK_50, !Y1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--MB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

MB1_counter_reg_bit[0] = DFFEAS(MB1_counter_comb_bita0, CLOCK_50, !Y1_r_sync_rst,  , T1L85,  ,  ,  ,  );


--MB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

MB1_counter_reg_bit[1] = DFFEAS(MB1_counter_comb_bita1, CLOCK_50, !Y1_r_sync_rst,  , T1L85,  ,  ,  ,  );


--MB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

MB1_counter_reg_bit[2] = DFFEAS(MB1_counter_comb_bita2, CLOCK_50, !Y1_r_sync_rst,  , T1L85,  ,  ,  ,  );


--MB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

MB1_counter_reg_bit[3] = DFFEAS(MB1_counter_comb_bita3, CLOCK_50, !Y1_r_sync_rst,  , T1L85,  ,  ,  ,  );


--MB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

MB1_counter_reg_bit[4] = DFFEAS(MB1_counter_comb_bita4, CLOCK_50, !Y1_r_sync_rst,  , T1L85,  ,  ,  ,  );


--MB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

MB1_counter_reg_bit[5] = DFFEAS(MB1_counter_comb_bita5, CLOCK_50, !Y1_r_sync_rst,  , T1L85,  ,  ,  ,  );


--KB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

KB2_b_non_empty = DFFEAS(KB2L9, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
T1L74 = (!QC1_W_alu_result[2] & !T1_av_waitrequest);


--NB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

NB2_counter_reg_bit[1] = DFFEAS(NB2_counter_comb_bita1, CLOCK_50, !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

NB2_counter_reg_bit[0] = DFFEAS(NB2_counter_comb_bita0, CLOCK_50, !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--BB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

BB1L50Q = AMPP_FUNCTION(CLOCK_50, BB1L49, !Y1_r_sync_rst);


--NB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

NB2_counter_reg_bit[5] = DFFEAS(NB2_counter_comb_bita5, CLOCK_50, !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

NB2_counter_reg_bit[4] = DFFEAS(NB2_counter_comb_bita4, CLOCK_50, !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

NB2_counter_reg_bit[3] = DFFEAS(NB2_counter_comb_bita3, CLOCK_50, !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--NB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

NB2_counter_reg_bit[2] = DFFEAS(NB2_counter_comb_bita2, CLOCK_50, !Y1_r_sync_rst,  , KB2L3,  ,  ,  ,  );


--KB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
KB2L5 = ( NB2_counter_reg_bit[2] & ( (KB2_b_non_empty & (NB2_counter_reg_bit[5] & (NB2_counter_reg_bit[4] & NB2_counter_reg_bit[3]))) ) );


--KB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
KB2L6 = ( KB2L5 & ( (!KB2_b_full & ((!NB2_counter_reg_bit[1]) # ((!NB2_counter_reg_bit[0]) # (!BB1L50Q)))) ) ) # ( !KB2L5 & ( !KB2_b_full ) );


--KB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2
KB2L7 = ( !KB2L6 & ( (!WB1L27) # ((!WB1L28) # ((!KB2_b_non_empty) # (!T1L74))) ) );


--BB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

BB1_td_shift[4] = AMPP_FUNCTION(A1L144, BB1L75, !A1L136, BB1L57);


--BB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

BB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[1], !Y1_r_sync_rst, BB1L22);


--BB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
BB1L74 = AMPP_FUNCTION(!BB1_count[9], !A1L142, !BB1L71, !BB1_td_shift[4], !BB1_rdata[1]);


--BB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

BB1_read = AMPP_FUNCTION(A1L144, BB1L36, !A1L136, BB1L97);


--TB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0
TB1L20 = (QC1_d_writedata[0] & TB1_saved_grant[0]);


--TB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38]
TB1_src_data[38] = (!QC1_W_alu_result[2] & (((QC1_F_pc[0] & TB1_saved_grant[1])))) # (QC1_W_alu_result[2] & (((QC1_F_pc[0] & TB1_saved_grant[1])) # (TB1_saved_grant[0])));


--TB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40]
TB1_src_data[40] = (!QC1_W_alu_result[4] & (((TB1_saved_grant[1] & QC1_F_pc[2])))) # (QC1_W_alu_result[4] & (((TB1_saved_grant[1] & QC1_F_pc[2])) # (TB1_saved_grant[0])));


--TB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39]
TB1_src_data[39] = (!QC1_W_alu_result[3] & (((QC1_F_pc[1] & TB1_saved_grant[1])))) # (QC1_W_alu_result[3] & (((QC1_F_pc[1] & TB1_saved_grant[1])) # (TB1_saved_grant[0])));


--TB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[45]
TB1_src_data[45] = (!QC1_W_alu_result[9] & (((TB1_saved_grant[1] & QC1_F_pc[7])))) # (QC1_W_alu_result[9] & (((TB1_saved_grant[1] & QC1_F_pc[7])) # (TB1_saved_grant[0])));


--TB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[44]
TB1_src_data[44] = (!QC1_W_alu_result[8] & (((TB1_saved_grant[1] & QC1_F_pc[6])))) # (QC1_W_alu_result[8] & (((TB1_saved_grant[1] & QC1_F_pc[6])) # (TB1_saved_grant[0])));


--TB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[43]
TB1_src_data[43] = (!QC1_W_alu_result[7] & (((TB1_saved_grant[1] & QC1_F_pc[5])))) # (QC1_W_alu_result[7] & (((TB1_saved_grant[1] & QC1_F_pc[5])) # (TB1_saved_grant[0])));


--TB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[42]
TB1_src_data[42] = (!QC1_W_alu_result[6] & (((TB1_saved_grant[1] & QC1_F_pc[4])))) # (QC1_W_alu_result[6] & (((TB1_saved_grant[1] & QC1_F_pc[4])) # (TB1_saved_grant[0])));


--TB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[41]
TB1_src_data[41] = (!QC1_W_alu_result[5] & (((TB1_saved_grant[1] & QC1_F_pc[3])))) # (QC1_W_alu_result[5] & (((TB1_saved_grant[1] & QC1_F_pc[3])) # (TB1_saved_grant[0])));


--TB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1
TB1L21 = (TB1_saved_grant[0] & QC1_hbreak_enabled);


--MD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
MD1L60 = ( JD1_MonDReg[3] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[3])))) # (KD1L2 & (((MD1_sr[5])))) ) ) # ( !JD1_MonDReg[3] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[3])))) # (KD1L2 & (((MD1_sr[5])))) ) );


--LD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

LD1_jdo[2] = DFFEAS(MD1_sr[2], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

LD1_jdo[5] = DFFEAS(MD1_sr[5], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

TC1_writedata[1] = DFFEAS(TB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
JD1L130 = (!JD1_jtag_ram_access & ((TC1_writedata[1]))) # (JD1_jtag_ram_access & (JD1_MonDReg[1]));


--LD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

LD1_sync2_udr = DFFEAS(PD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

PD4_dreg[0] = DFFEAS(PD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
LD1L53 = (!LD1_sync2_udr & PD4_dreg[0]);


--MD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
MD1L61 = (A1L163 & (!A1L174 & (A1L149 & MD1_sr[37])));


--MD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
MD1L53 = ( A1L150 & ( A1L151 & ( (A1L163 & (!A1L174 & A1L149)) ) ) ) # ( !A1L150 & ( A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( !A1L150 & ( !A1L151 & ( (A1L163 & (!A1L174 & A1L149)) ) ) );


--MD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
MD1L62 = (A1L163 & (!A1L174 & (A1L149 & A1L172)));


--LD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

LD1_sync2_uir = DFFEAS(PD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

PD5_dreg[0] = DFFEAS(PD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
LD1L45 = (!LD1_sync2_uir & PD5_dreg[0]);


--KD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
KD1_virtual_state_cdr = (!A1L174 & (A1L149 & A1L154));


--MD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

MD1_DRsize.100 = DFFEAS(MD1L4, A1L170,  ,  , KD1_virtual_state_uir,  ,  ,  ,  );


--MD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
MD1L63 = ( MD1L98 & ( (!KD1L2) # ((!MD1_DRsize.100 & ((MD1_sr[36]))) # (MD1_DRsize.100 & (A1L172))) ) ) # ( !MD1L98 & ( (KD1L2 & ((!MD1_DRsize.100 & ((MD1_sr[36]))) # (MD1_DRsize.100 & (A1L172)))) ) );


--LD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
LD1L50 = (!LD1_ir[1] & (!LD1_ir[0] & (LD1_enable_action_strobe & !LD1_jdo[35])));


--JD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
JD1L111 = (LD1L50 & ((!LD1_jdo[34] & ((JD1L2))) # (LD1_jdo[34] & (!LD1_jdo[17]))));


--JD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
JD1L113 = (LD1L49 & ((!LD1_jdo[35] & ((JD1_jtag_ram_wr))) # (LD1_jdo[35] & (JD1L2))));


--XD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

XD2_altera_reset_synchronizer_int_chain_out = DFFEAS(XD2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
Y1L9 = (!Y1_r_sync_rst_chain[2]) # (XD2_altera_reset_synchronizer_int_chain_out);


--LD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

LD1_jdo[29] = DFFEAS(MD1_sr[29], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

LD1_jdo[30] = DFFEAS(MD1_sr[30], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

LD1_jdo[31] = DFFEAS(MD1_sr[31], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

LD1_jdo[32] = DFFEAS(MD1_sr[32], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

LD1_jdo[33] = DFFEAS(MD1_sr[33], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[32]
TB1_src_data[32] = ((TB1_saved_grant[0] & QC1_d_byteenable[0])) # (TB1_saved_grant[1]);


--Z1_read_mux_out[0] is nios_system:u0|nios_system_switches:switches|read_mux_out[0]
Z1_read_mux_out[0] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[0]));


--T1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0
T1L64 = (QC1_d_write & (!YB1_write_accepted & BB1_rst1));


--T1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
T1L80 = (QC1_W_alu_result[2] & (!T1_av_waitrequest & (WB1L28 & T1L64)));


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
T1_wr_rfifo = (!KB2_b_full & BB1L50Q);


--T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
T1L75 = (WB1L27 & (WB1L28 & (KB2_b_non_empty & T1L74)));


--BB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

BB1_wdata[0] = AMPP_FUNCTION(A1L144, A1L145, !A1L136, BB1L97);


--MB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

MB4_counter_reg_bit[0] = DFFEAS(MB4_counter_comb_bita0, CLOCK_50, !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

MB4_counter_reg_bit[1] = DFFEAS(MB4_counter_comb_bita1, CLOCK_50, !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

MB4_counter_reg_bit[2] = DFFEAS(MB4_counter_comb_bita2, CLOCK_50, !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

MB4_counter_reg_bit[3] = DFFEAS(MB4_counter_comb_bita3, CLOCK_50, !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

MB4_counter_reg_bit[4] = DFFEAS(MB4_counter_comb_bita4, CLOCK_50, !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

MB4_counter_reg_bit[5] = DFFEAS(MB4_counter_comb_bita5, CLOCK_50, !Y1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--MB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

MB3_counter_reg_bit[0] = DFFEAS(MB3_counter_comb_bita0, CLOCK_50, !Y1_r_sync_rst,  , T1L75,  ,  ,  ,  );


--MB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

MB3_counter_reg_bit[1] = DFFEAS(MB3_counter_comb_bita1, CLOCK_50, !Y1_r_sync_rst,  , T1L75,  ,  ,  ,  );


--MB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

MB3_counter_reg_bit[2] = DFFEAS(MB3_counter_comb_bita2, CLOCK_50, !Y1_r_sync_rst,  , T1L75,  ,  ,  ,  );


--MB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

MB3_counter_reg_bit[3] = DFFEAS(MB3_counter_comb_bita3, CLOCK_50, !Y1_r_sync_rst,  , T1L75,  ,  ,  ,  );


--MB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

MB3_counter_reg_bit[4] = DFFEAS(MB3_counter_comb_bita4, CLOCK_50, !Y1_r_sync_rst,  , T1L75,  ,  ,  ,  );


--MB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

MB3_counter_reg_bit[5] = DFFEAS(MB3_counter_comb_bita5, CLOCK_50, !Y1_r_sync_rst,  , T1L75,  ,  ,  ,  );


--T1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
T1L76 = (WB1L27 & (WB1L28 & T1L74));


--BD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

BD1_monitor_error = DFFEAS(BD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0
YC1L7 = (YC1L2 & ((!TC1_address[0] & ((BD1_monitor_error))) # (TC1_address[0] & (!YC1_oci_ienable[0]))));


--QC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
QC1L236 = (!QC1_D_iw[4] & QC1L235);


--QC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
QC1L233 = (QC1_D_iw[0] & (!QC1_D_iw[3] & ((QC1_D_iw[2]) # (QC1_D_iw[1]))));


--QC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
QC1L234 = (!QC1L233) # (QC1_D_iw[4]);


--QC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
QC1L388 = (!QC1L122 & (((!QC1L130) # (QC1L234)) # (QC1L236))) # (QC1L122 & (!QC1L236 $ (((!QC1L234)))));


--X1_read_mux_out[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]
X1_read_mux_out[0] = (key0_d3[0] & (!QC1_W_alu_result[3] & !QC1_W_alu_result[2]));


--QC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

QC1_E_invert_arith_src_msb = DFFEAS(QC1L351, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~16
QC1L825 = ( QC1_W_alu_result[24] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[0])))) ) ) # ( !QC1_W_alu_result[24] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[0]) ) );


--QC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~17
QC1L823 = ( QC1_W_alu_result[22] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[6])))) ) ) # ( !QC1_W_alu_result[22] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[6]) ) );


--QC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~18
QC1L822 = ( QC1_W_alu_result[21] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[5])))) ) ) # ( !QC1_W_alu_result[21] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[5]) ) );


--QC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~19
QC1L821 = ( QC1_W_alu_result[20] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[4])))) ) ) # ( !QC1_W_alu_result[20] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[4]) ) );


--QC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~20
QC1L820 = ( QC1_W_alu_result[19] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[3])))) ) ) # ( !QC1_W_alu_result[19] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[3]) ) );


--QC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~21
QC1L819 = ( QC1_W_alu_result[18] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[2])))) ) ) # ( !QC1_W_alu_result[18] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[2]) ) );


--QC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~22
QC1L818 = ( QC1_W_alu_result[17] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[1])))) ) ) # ( !QC1_W_alu_result[17] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[1]) ) );


--QC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23
QC1L826 = ( QC1_W_alu_result[25] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[1])))) ) ) # ( !QC1_W_alu_result[25] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[1]) ) );


--QC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~24
QC1L824 = ( QC1_W_alu_result[23] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte2_data[7])))) ) ) # ( !QC1_W_alu_result[23] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte2_data[7]) ) );


--QC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25
QC1L828 = ( QC1_W_alu_result[27] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[3])))) ) ) # ( !QC1_W_alu_result[27] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[3]) ) );


--QC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26
QC1L827 = ( QC1_W_alu_result[26] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[2])))) ) ) # ( !QC1_W_alu_result[26] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[2]) ) );


--QC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27
QC1L830 = ( QC1_W_alu_result[29] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[5])))) ) ) # ( !QC1_W_alu_result[29] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[5]) ) );


--QC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28
QC1L829 = ( QC1_W_alu_result[28] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[4])))) ) ) # ( !QC1_W_alu_result[28] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[4]) ) );


--QC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29
QC1L832 = ( QC1_W_alu_result[31] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[7])))) ) ) # ( !QC1_W_alu_result[31] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[7]) ) );


--QC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30
QC1L831 = ( QC1_W_alu_result[30] & ( (!QC1_R_ctrl_ld & (!QC1_R_ctrl_rd_ctl_reg & (!QC1_R_ctrl_br_cmp))) # (QC1_R_ctrl_ld & (((QC1_av_ld_byte3_data[6])))) ) ) # ( !QC1_W_alu_result[30] & ( (QC1_R_ctrl_ld & QC1_av_ld_byte3_data[6]) ) );


--QC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17
QC1L578 = ( !QC1_D_iw[15] & ( QC1_D_iw[16] & ( (!QC1_D_iw[11] & (QC1_D_iw[12] & (QC1_D_iw[13] & QC1_D_iw[14]))) ) ) );


--QC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
QC1_D_op_wrctl = (QC1L548 & QC1L578);


--YC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
YC1L11 = ( YC1L1 & ( TC1_debugaccess & ( (TC1_write & (TC1_address[0] & (!TC1_address[2] & !TC1_address[1]))) ) ) );


--KB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

KB1_b_full = DFFEAS(KB1L4, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

NB1_counter_reg_bit[3] = DFFEAS(NB1_counter_comb_bita3, CLOCK_50, !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

NB1_counter_reg_bit[0] = DFFEAS(NB1_counter_comb_bita0, CLOCK_50, !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

NB1_counter_reg_bit[2] = DFFEAS(NB1_counter_comb_bita2, CLOCK_50, !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

NB1_counter_reg_bit[1] = DFFEAS(NB1_counter_comb_bita1, CLOCK_50, !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
T1L57 = (NB1_counter_reg_bit[3] & (((NB1_counter_reg_bit[1]) # (NB1_counter_reg_bit[2])) # (NB1_counter_reg_bit[0])));


--NB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

NB1_counter_reg_bit[5] = DFFEAS(NB1_counter_comb_bita5, CLOCK_50, !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--NB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

NB1_counter_reg_bit[4] = DFFEAS(NB1_counter_comb_bita4, CLOCK_50, !Y1_r_sync_rst,  , KB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
T1L58 = (!KB1_b_full & (!T1L57 & (!NB1_counter_reg_bit[5] & !NB1_counter_reg_bit[4])));


--BB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

BB1L52Q = AMPP_FUNCTION(CLOCK_50, BB1L51, !Y1_r_sync_rst);


--T1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
T1L83 = (!T1_read_0 & (((KB2_b_non_empty & BB1L52Q)) # (T1_pause_irq))) # (T1_read_0 & (((KB2_b_non_empty & BB1L52Q))));


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
T1L59 = (T1L18 & (((T1L26) # (T1L22)) # (NB2_counter_reg_bit[0])));


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
T1L60 = ( !T1L59 & ( (!T1L2 & (!T1L6 & (!T1L10 & !T1L14))) ) );


--QC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
QC1L243 = (QC1L548 & (((QC1L242) # (QC1L563)) # (QC1L561)));


--QC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
QC1_R_ctrl_rot_right_nxt = (QC1L562 & QC1L548);


--QC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19
QC1L462 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[30]))) # (QC1_R_ctrl_shift_rot_right & (QC1L397));


--YC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

YC1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !Y1_r_sync_rst,  , YC1L11,  ,  ,  ,  );


--YC1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1
YC1L8 = (TC1_address[0] & (YC1L2 & YC1_oci_ienable[31]));


--QC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
QC1L531 = ((!QC1L235 & !QC1L233)) # (QC1_D_iw[4]);


--QC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
QC1L386 = (!QC1L122 & (!QC1L236 $ (((!QC1L234))))) # (QC1L122 & (((!QC1L130) # (QC1L234)) # (QC1L236)));


--LD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

LD1_jdo[19] = DFFEAS(MD1_sr[19], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

LD1_jdo[18] = DFFEAS(MD1_sr[18], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--BD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
BD1L2 = ((BD1_break_on_reset & !LD1_jdo[18])) # (LD1_jdo[19]);


--PD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

PD1_din_s1 = DFFEAS(Y1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

TC1_writedata[3] = DFFEAS(TB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
YC1L10 = (!YC1L12 & (YC1_oci_single_step_mode)) # (YC1L12 & ((TC1_writedata[3])));


--QC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
QC1L532 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[24]))) # (QC1L236 & (WC2_q_b[8])) ) ) # ( !QC1L234 & ( WC2_q_b[0] ) );


--QC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
QC1L387 = (!QC1L122 & (!QC1L236 $ (((!QC1L234))))) # (QC1L122 & (((QC1L234) # (QC1L130)) # (QC1L236)));


--QC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
QC1L533 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[25]))) # (QC1L236 & (WC2_q_b[9])) ) ) # ( !QC1L234 & ( WC2_q_b[1] ) );


--QC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
QC1L534 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[26]))) # (QC1L236 & (WC2_q_b[10])) ) ) # ( !QC1L234 & ( WC2_q_b[2] ) );


--XD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

XD1_altera_reset_synchronizer_int_chain_out = DFFEAS(XD1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !Y1L10,  ,  ,  ,  ,  ,  );


--QC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
QC1L385 = (!QC1L122 & (((QC1L234) # (QC1L130)) # (QC1L236))) # (QC1L122 & (!QC1L236 $ (((!QC1L234)))));


--TC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
TC1L51 = (YC1L2 & ((!TC1_address[0] & (BD1_monitor_ready)) # (TC1_address[0] & ((YC1_oci_ienable[31])))));


--BD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

BD1_monitor_go = DFFEAS(BD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
TC1L52 = (YC1L2 & ((!TC1_address[0] & ((BD1_monitor_go))) # (TC1_address[0] & (YC1_oci_ienable[31]))));


--TC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
TC1L53 = (YC1L2 & ((!TC1_address[0] & (YC1_oci_single_step_mode)) # (TC1_address[0] & ((YC1_oci_ienable[31])))));


--QC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

QC1_d_writedata[27] = DFFEAS(QC1L535, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27
TB2L51 = (TB2_saved_grant[0] & QC1_d_writedata[27]);


--QC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

QC1_d_writedata[28] = DFFEAS(QC1L536, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28
TB2L52 = (TB2_saved_grant[0] & QC1_d_writedata[28]);


--QC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

QC1_d_writedata[29] = DFFEAS(QC1L537, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29
TB2L53 = (TB2_saved_grant[0] & QC1_d_writedata[29]);


--QC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

QC1_d_writedata[30] = DFFEAS(QC1L538, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30
TB2L54 = (TB2_saved_grant[0] & QC1_d_writedata[30]);


--QC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

QC1_d_writedata[31] = DFFEAS(QC1L539, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31
TB2L55 = (TB2_saved_grant[0] & QC1_d_writedata[31]);


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

T1_ac = DFFEAS(T1L63, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7]
--register power-up is low

Z1_readdata[7] = DFFEAS(Z1_read_mux_out[7], CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

T1_rvalid = DFFEAS(T1L88, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0
QC1L949 = ( WD1_q_a[23] & ( QC1L950 & ( (!QC1_av_ld_aligning_data & (((RB3L1)))) # (QC1_av_ld_aligning_data & (!QC1L664 & (QC1L839))) ) ) ) # ( !WD1_q_a[23] & ( QC1L950 & ( (QC1_av_ld_aligning_data & (!QC1L664 & QC1L839)) ) ) ) # ( WD1_q_a[23] & ( !QC1L950 & ( (!QC1_av_ld_aligning_data) # ((QC1L839) # (QC1L664)) ) ) ) # ( !WD1_q_a[23] & ( !QC1L950 & ( (!QC1_av_ld_aligning_data) # ((QC1L839) # (QC1L664)) ) ) );


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

T1_woverflow = DFFEAS(T1L91, CLOCK_50, !Y1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20
QC1L450 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[18])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[20])));


--EC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
EC1L25 = (!RB2L1 & (RB3L1 & ((WD1_q_a[24])))) # (RB2L1 & (((RB3L1 & WD1_q_a[24])) # (WB3_av_readdata_pre[24])));


--MD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
MD1L4 = (!A1L150 & !A1L151);


--MD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
MD1L64 = (!KD1L2 & (MD1L4 & ((BD1_monitor_error)))) # (KD1L2 & (((MD1_sr[35]))));


--MD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~19
MD1L30 = ( A1L150 & ( A1L151 & ( (A1L163 & (!A1L174 & A1L149)) ) ) ) # ( !A1L150 & ( A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) ) # ( !A1L150 & ( !A1L151 & ( (!A1L174 & (A1L149 & ((A1L154) # (A1L163)))) ) ) );


--MD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
MD1L65 = ( JD1_MonDReg[16] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[16])))) # (KD1L2 & (((MD1_sr[18])))) ) ) # ( !JD1_MonDReg[16] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[16])))) # (KD1L2 & (((MD1_sr[18])))) ) );


--MD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~21
MD1L31 = ( !A1L151 & ( (A1L150 & ((!A1L163) # ((!A1L149) # (A1L174)))) ) );


--key0_d3[1] is key0_d3[1]
--register power-up is low

key0_d3[1] = DFFEAS(key0_d2[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_read_mux_out[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[1]
X1_read_mux_out[1] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & key0_d3[1]));


--BB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

BB1_wdata[1] = AMPP_FUNCTION(A1L144, BB1_td_shift[5], !A1L136, BB1L85);


--Z1_read_mux_out[1] is nios_system:u0|nios_system_switches:switches|read_mux_out[1]
Z1_read_mux_out[1] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[1]));


--key0_d3[2] is key0_d3[2]
--register power-up is low

key0_d3[2] = DFFEAS(key0_d2[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_read_mux_out[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[2]
X1_read_mux_out[2] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & key0_d3[2]));


--BB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

BB1_wdata[2] = AMPP_FUNCTION(A1L144, BB1_td_shift[6], !A1L136, BB1L85);


--Z1_read_mux_out[2] is nios_system:u0|nios_system_switches:switches|read_mux_out[2]
Z1_read_mux_out[2] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[2]));


--key0_d3[3] is key0_d3[3]
--register power-up is low

key0_d3[3] = DFFEAS(key0_d2[3], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--X1_read_mux_out[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[3]
X1_read_mux_out[3] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & key0_d3[3]));


--BB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

BB1_wdata[3] = AMPP_FUNCTION(A1L144, BB1_td_shift[7], !A1L136, BB1L85);


--Z1_read_mux_out[3] is nios_system:u0|nios_system_switches:switches|read_mux_out[3]
Z1_read_mux_out[3] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[3]));


--BB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

BB1_wdata[4] = AMPP_FUNCTION(A1L144, BB1_td_shift[8], !A1L136, BB1L85);


--Z1_read_mux_out[4] is nios_system:u0|nios_system_switches:switches|read_mux_out[4]
Z1_read_mux_out[4] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[4]));


--BB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

BB1_wdata[5] = AMPP_FUNCTION(A1L144, BB1_td_shift[9], !A1L136, BB1L85);


--Z1_read_mux_out[5] is nios_system:u0|nios_system_switches:switches|read_mux_out[5]
Z1_read_mux_out[5] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[5]));


--BB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

BB1_wdata[6] = AMPP_FUNCTION(A1L144, BB1_td_shift[10], !A1L136, BB1L85);


--Z1_read_mux_out[6] is nios_system:u0|nios_system_switches:switches|read_mux_out[6]
Z1_read_mux_out[6] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[6]));


--T1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
T1L78 = ( !KB1_b_full & ( (!QC1_W_alu_result[2] & (!T1_av_waitrequest & (WB1L28 & T1L64))) ) );


--KB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
KB1L6 = (!NB1_counter_reg_bit[2] & (!NB1_counter_reg_bit[1] & (!NB1_counter_reg_bit[5] & !NB1_counter_reg_bit[4])));


--KB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
KB1L7 = (T1L85 & (!NB1_counter_reg_bit[3] & (NB1_counter_reg_bit[0] & KB1L6)));


--KB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
KB1L8 = (((KB1_b_non_empty & !KB1L7)) # (KB1_b_full)) # (T1_fifo_wr);


--KB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
KB2L1 = (!NB2_counter_reg_bit[5] & (!NB2_counter_reg_bit[4] & (!NB2_counter_reg_bit[3] & !T1_wr_rfifo)));


--KB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
KB2L2 = (((!NB2_counter_reg_bit[0]) # (!KB2L1)) # (NB2_counter_reg_bit[1])) # (NB2_counter_reg_bit[2]);


--KB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
KB2L3 = ( T1_wr_rfifo & ( (!WB1L27) # ((!WB1L28) # ((!KB2_b_non_empty) # (!T1L74))) ) ) # ( !T1_wr_rfifo & ( (WB1L27 & (WB1L28 & (KB2_b_non_empty & T1L74))) ) );


--BB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

BB1_write1 = AMPP_FUNCTION(CLOCK_50, BB1_write, !Y1_r_sync_rst);


--BB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

BB1_write2 = AMPP_FUNCTION(CLOCK_50, BB1_write1, !Y1_r_sync_rst);


--BB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
BB1L2 = AMPP_FUNCTION(!BB1_write1, !BB1_write2);


--BB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

BB1_write_valid = AMPP_FUNCTION(A1L144, BB1_td_shift[10], !A1L136, BB1L97);


--BB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
BB1L49 = AMPP_FUNCTION(!T1_t_dav, !BB1_write_stalled, !BB1_rst2, !BB1L50Q, !BB1L2, !BB1_write_valid);


--BB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

BB1_td_shift[5] = AMPP_FUNCTION(A1L144, BB1L76, !A1L136, BB1L57);


--BB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

BB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[2], !Y1_r_sync_rst, BB1L22);


--BB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
BB1L75 = AMPP_FUNCTION(!BB1_count[9], !A1L142, !BB1L71, !BB1_td_shift[5], !BB1_rdata[2]);


--MD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
MD1L66 = ( JD1_MonDReg[24] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[24])))) # (KD1L2 & (((MD1_sr[26])))) ) ) # ( !JD1_MonDReg[24] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[24])))) # (KD1L2 & (((MD1_sr[26])))) ) );


--JD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

JD1_MonDReg[4] = DFFEAS(JD1L91, CLOCK_50,  ,  , JD1L50,  ,  ,  ,  );


--MD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
MD1L67 = ( JD1_MonDReg[4] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[4])))) # (KD1L2 & (((MD1_sr[6])))) ) ) # ( !JD1_MonDReg[4] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[4])))) # (KD1L2 & (((MD1_sr[6])))) ) );


--LD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

LD1_jdo[6] = DFFEAS(MD1_sr[6], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

TC1_writedata[2] = DFFEAS(TB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
JD1L131 = (!JD1_jtag_ram_access & ((TC1_writedata[2]))) # (JD1_jtag_ram_access & (JD1_MonDReg[2]));


--TB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2
TB1L22 = (QC1_d_writedata[1] & TB1_saved_grant[0]);


--PD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

PD4_din_s1 = DFFEAS(KD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

PD5_din_s1 = DFFEAS(KD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

XD2_altera_reset_synchronizer_int_chain[0] = DFFEAS(XD2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

MD1_sr[31] = DFFEAS(MD1L79, A1L170,  ,  ,  ,  ,  ,  ,  );


--MD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

MD1_sr[33] = DFFEAS(MD1L81, A1L170,  ,  , MD1L30,  ,  ,  ,  );


--MD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
MD1L68 = ( JD1_MonDReg[25] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[25])))) # (KD1L2 & (((MD1_sr[27])))) ) ) # ( !JD1_MonDReg[25] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[25])))) # (KD1L2 & (((MD1_sr[27])))) ) );


--MD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
MD1L69 = ( JD1_MonDReg[27] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[27])))) # (KD1L2 & (((MD1_sr[29])))) ) ) # ( !JD1_MonDReg[27] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[27])))) # (KD1L2 & (((MD1_sr[29])))) ) );


--MD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
MD1L70 = ( JD1_MonDReg[26] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[26])))) # (KD1L2 & (((MD1_sr[28])))) ) ) # ( !JD1_MonDReg[26] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[26])))) # (KD1L2 & (((MD1_sr[28])))) ) );


--BD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
BD1L6 = ( BD1_monitor_error & ( (!LD1_take_action_ocimem_a) # (!LD1_jdo[25]) ) ) # ( !BD1_monitor_error & ( (YC1L12 & (TC1_writedata[1] & ((!LD1_take_action_ocimem_a) # (!LD1_jdo[25])))) ) );


--QC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
QC1L350 = ( QC1L566 & ( (!QC1L548 & (!QC1L549 & !QC1L550)) ) ) # ( !QC1L566 & ( (!QC1L549 & (!QC1L550 & ((!QC1L548) # (!QC1L564)))) ) );


--QC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
QC1L351 = (QC1_R_valid & (((!QC1L350) # (QC1L560)) # (QC1L554)));


--QC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~18
QC1L334 = ( QC1L150 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L377)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[24])))) ) ) # ( !QC1L150 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L377))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[24])))) ) );


--QC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~19
QC1L332 = ( QC1L154 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L375)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[22])))) ) ) # ( !QC1L154 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L375))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[22])))) ) );


--QC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~20
QC1L331 = ( QC1L158 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L374)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[21])))) ) ) # ( !QC1L158 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L374))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[21])))) ) );


--QC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~21
QC1L330 = ( QC1L162 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L373)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[20])))) ) ) # ( !QC1L162 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L373))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[20])))) ) );


--QC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~22
QC1L329 = ( QC1L166 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L372)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[19])))) ) ) # ( !QC1L166 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L372))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[19])))) ) );


--QC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~23
QC1L328 = ( QC1L170 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L371)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[18])))) ) ) # ( !QC1L170 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L371))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[18])))) ) );


--QC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~24
QC1L327 = ( QC1L174 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L370)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[17])))) ) ) # ( !QC1L174 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & ((QC1L370)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[17])))) ) );


--EC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
EC1L26 = (!RB2L1 & (RB3L1 & ((WD1_q_a[25])))) # (RB2L1 & (((RB3L1 & WD1_q_a[25])) # (WB3_av_readdata_pre[25])));


--QC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~26
QC1L378 = (!QC1_E_src2[25] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[25])) # (QC1_R_logic_op[1] & ((QC1_E_src1[25]))))) # (QC1_E_src2[25] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[25])))));


--QC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25
QC1L335 = ( QC1L178 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L378)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[25])))) ) ) # ( !QC1L178 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L378))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[25])))) ) );


--QC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~27
QC1L376 = (!QC1_E_src2[23] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[23])) # (QC1_R_logic_op[1] & ((QC1_E_src1[23]))))) # (QC1_E_src2[23] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[23])))));


--QC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~26
QC1L333 = ( QC1L182 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L376)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[23])))) ) ) # ( !QC1L182 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L376))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[23])))) ) );


--EC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
EC1L27 = (!RB2L1 & (RB3L1 & ((WD1_q_a[27])))) # (RB2L1 & (((RB3L1 & WD1_q_a[27])) # (WB3_av_readdata_pre[27])));


--QC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28
QC1L380 = (!QC1_E_src2[27] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[27])) # (QC1_R_logic_op[1] & ((QC1_E_src1[27]))))) # (QC1_E_src2[27] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[27])))));


--QC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27
QC1L337 = ( QC1L186 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L380)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[27])))) ) ) # ( !QC1L186 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L380))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[27])))) ) );


--EC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
EC1L28 = ( EC1L22 ) # ( !EC1L22 & ( (!RB2L1 & (RB3L1 & ((WD1_q_a[26])))) # (RB2L1 & (((RB3L1 & WD1_q_a[26])) # (WB3_av_readdata_pre[26]))) ) );


--QC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~29
QC1L379 = (!QC1_E_src2[26] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[26])) # (QC1_R_logic_op[1] & ((QC1_E_src1[26]))))) # (QC1_E_src2[26] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[26])))));


--QC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28
QC1L336 = ( QC1L190 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L379)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[26])))) ) ) # ( !QC1L190 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L379))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[26])))) ) );


--EC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
EC1L29 = ( WD1_q_a[29] & ( (((RB2L1 & WB3_av_readdata_pre[29])) # (EC1L22)) # (RB3L1) ) ) # ( !WD1_q_a[29] & ( ((RB2L1 & WB3_av_readdata_pre[29])) # (EC1L22) ) );


--QC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30
QC1L382 = (!QC1_E_src2[29] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[29])) # (QC1_R_logic_op[1] & ((QC1_E_src1[29]))))) # (QC1_E_src2[29] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[29])))));


--QC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29
QC1L339 = ( QC1_E_shift_rot_result[29] & ( ((!QC1_R_ctrl_logic & ((QC1L146))) # (QC1_R_ctrl_logic & (QC1L382))) # (QC1_R_ctrl_shift_rot) ) ) # ( !QC1_E_shift_rot_result[29] & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic & ((QC1L146))) # (QC1_R_ctrl_logic & (QC1L382)))) ) );


--EC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
EC1L30 = (!RB2L1 & (RB3L1 & ((WD1_q_a[28])))) # (RB2L1 & (((RB3L1 & WD1_q_a[28])) # (WB3_av_readdata_pre[28])));


--QC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31
QC1L381 = (!QC1_E_src2[28] & ((!QC1_R_logic_op[1] & (!QC1_R_logic_op[0] & !QC1_E_src1[28])) # (QC1_R_logic_op[1] & ((QC1_E_src1[28]))))) # (QC1_E_src2[28] & (!QC1_R_logic_op[1] $ (((!QC1_R_logic_op[0]) # (!QC1_E_src1[28])))));


--QC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30
QC1L338 = ( QC1L194 & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic) # ((QC1L381)))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[28])))) ) ) # ( !QC1L194 & ( (!QC1_R_ctrl_shift_rot & (QC1_R_ctrl_logic & (QC1L381))) # (QC1_R_ctrl_shift_rot & (((QC1_E_shift_rot_result[28])))) ) );


--EC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15
EC1L31 = (!RB2L1 & (RB3L1 & ((WD1_q_a[31])))) # (RB2L1 & (((RB3L1 & WD1_q_a[31])) # (WB3_av_readdata_pre[31])));


--QC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31
QC1L341 = ( QC1_E_shift_rot_result[31] & ( ((!QC1_R_ctrl_logic & ((QC1L134))) # (QC1_R_ctrl_logic & (QC1L384))) # (QC1_R_ctrl_shift_rot) ) ) # ( !QC1_E_shift_rot_result[31] & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic & ((QC1L134))) # (QC1_R_ctrl_logic & (QC1L384)))) ) );


--EC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16
EC1L32 = ( WD1_q_a[30] & ( (((RB2L1 & WB3_av_readdata_pre[30])) # (EC1L22)) # (RB3L1) ) ) # ( !WD1_q_a[30] & ( ((RB2L1 & WB3_av_readdata_pre[30])) # (EC1L22) ) );


--QC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32
QC1L340 = ( QC1_E_shift_rot_result[30] & ( ((!QC1_R_ctrl_logic & ((QC1L142))) # (QC1_R_ctrl_logic & (QC1L383))) # (QC1_R_ctrl_shift_rot) ) ) # ( !QC1_E_shift_rot_result[30] & ( (!QC1_R_ctrl_shift_rot & ((!QC1_R_ctrl_logic & ((QC1L142))) # (QC1_R_ctrl_logic & (QC1L383)))) ) );


--KB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
KB1L3 = ( NB1_counter_reg_bit[4] & ( (T1_fifo_wr & (KB1_b_non_empty & (NB1_counter_reg_bit[3] & NB1_counter_reg_bit[5]))) ) );


--KB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
KB1L4 = ( NB1_counter_reg_bit[1] & ( KB1L3 & ( (!T1L85 & (((NB1_counter_reg_bit[0] & NB1_counter_reg_bit[2])) # (KB1_b_full))) ) ) ) # ( !NB1_counter_reg_bit[1] & ( KB1L3 & ( (!T1L85 & KB1_b_full) ) ) ) # ( NB1_counter_reg_bit[1] & ( !KB1L3 & ( (!T1L85 & KB1_b_full) ) ) ) # ( !NB1_counter_reg_bit[1] & ( !KB1L3 & ( (!T1L85 & KB1_b_full) ) ) );


--KB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
KB1L1 = ( KB1_b_non_empty & ( !T1_fifo_wr $ ((((T1_r_val & BB1_r_ena1)) # (BB1_rvalid0))) ) ) # ( !KB1_b_non_empty & ( T1_fifo_wr ) );


--BB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

BB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, BB1_jupdate, !Y1_r_sync_rst);


--BB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

BB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, BB1_jupdate1, !Y1_r_sync_rst);


--BB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
BB1L3 = AMPP_FUNCTION(!BB1_jupdate1, !BB1_jupdate2);


--BB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
BB1L51 = AMPP_FUNCTION(!T1_t_dav, !BB1_write_stalled, !BB1_rst2, !BB1L2, !BB1_write_valid, !BB1L3);


--QC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21
QC1L461 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[29]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[31]));


--TC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

TC1_writedata[22] = DFFEAS(TB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
JD1L151 = (!JD1_jtag_ram_access & ((TC1_writedata[22]))) # (JD1_jtag_ram_access & (JD1_MonDReg[22]));


--TC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

TC1_byteenable[2] = DFFEAS(TB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
JD1L126 = (TC1_byteenable[2]) # (JD1_jtag_ram_access);


--MD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
MD1L71 = ( JD1_MonDReg[20] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[20])))) # (KD1L2 & (((MD1_sr[22])))) ) ) # ( !JD1_MonDReg[20] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[20])))) # (KD1L2 & (((MD1_sr[22])))) ) );


--MD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
MD1L72 = ( JD1_MonDReg[19] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[19])))) # (KD1L2 & (((MD1_sr[21])))) ) ) # ( !JD1_MonDReg[19] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[19])))) # (KD1L2 & (((MD1_sr[21])))) ) );


--TB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3
TB1L23 = (QC1_d_writedata[3] & TB1_saved_grant[0]);


--TC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

TC1_writedata[23] = DFFEAS(TB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
JD1L152 = (!JD1_jtag_ram_access & ((TC1_writedata[23]))) # (JD1_jtag_ram_access & (JD1_MonDReg[23]));


--TC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

TC1_writedata[24] = DFFEAS(TB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
JD1L153 = (!JD1_jtag_ram_access & ((TC1_writedata[24]))) # (JD1_jtag_ram_access & (JD1_MonDReg[24]));


--TC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

TC1_byteenable[3] = DFFEAS(TB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
JD1L127 = (TC1_byteenable[3]) # (JD1_jtag_ram_access);


--TC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

TC1_writedata[25] = DFFEAS(TB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
JD1L154 = (!JD1_jtag_ram_access & ((TC1_writedata[25]))) # (JD1_jtag_ram_access & (JD1_MonDReg[25]));


--TC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

TC1_writedata[26] = DFFEAS(TB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
JD1L155 = (!JD1_jtag_ram_access & ((TC1_writedata[26]))) # (JD1_jtag_ram_access & (JD1_MonDReg[26]));


--XD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

XD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(XD1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !Y1L10,  ,  ,  ,  ,  ,  );


--BD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

BD1_resetrequest = DFFEAS(LD1_jdo[22], CLOCK_50,  ,  , LD1_take_action_ocimem_a,  ,  ,  ,  );


--Y1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
Y1L10 = (!key0_d3[0]) # (BD1_resetrequest);


--TC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

TC1_writedata[11] = DFFEAS(TB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
JD1L140 = (!JD1_jtag_ram_access & ((TC1_writedata[11]))) # (JD1_jtag_ram_access & (JD1_MonDReg[11]));


--TC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

TC1_byteenable[1] = DFFEAS(TB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
JD1L125 = (TC1_byteenable[1]) # (JD1_jtag_ram_access);


--JD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

JD1_MonDReg[12] = DFFEAS(JD1L92, CLOCK_50,  ,  , JD1L50,  ,  ,  ,  );


--TC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

TC1_writedata[12] = DFFEAS(TB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
JD1L141 = (!JD1_jtag_ram_access & ((TC1_writedata[12]))) # (JD1_jtag_ram_access & (JD1_MonDReg[12]));


--TC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

TC1_writedata[13] = DFFEAS(TB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
JD1L142 = (!JD1_jtag_ram_access & ((TC1_writedata[13]))) # (JD1_jtag_ram_access & (JD1_MonDReg[13]));


--TC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

TC1_writedata[14] = DFFEAS(TB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
JD1L143 = (!JD1_jtag_ram_access & ((TC1_writedata[14]))) # (JD1_jtag_ram_access & (JD1_MonDReg[14]));


--JD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

JD1_MonDReg[15] = DFFEAS(JD1L68, CLOCK_50,  ,  , JD1L67,  ,  ,  ,  );


--TC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

TC1_writedata[15] = DFFEAS(TB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
JD1L144 = (!JD1_jtag_ram_access & ((TC1_writedata[15]))) # (JD1_jtag_ram_access & (JD1_MonDReg[15]));


--TC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

TC1_writedata[16] = DFFEAS(TB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
JD1L145 = (!JD1_jtag_ram_access & ((TC1_writedata[16]))) # (JD1_jtag_ram_access & (JD1_MonDReg[16]));


--LD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

LD1_jdo[23] = DFFEAS(MD1_sr[23], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--A1L162 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L162 = INPUT();


--BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
BD1L8 = (!LD1_take_action_ocimem_a & (BD1_monitor_go & ((!A1L162)))) # (LD1_take_action_ocimem_a & (((BD1_monitor_go & !A1L162)) # (LD1_jdo[23])));


--JD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
JD1L132 = (!JD1_jtag_ram_access & ((TC1_writedata[3]))) # (JD1_jtag_ram_access & (JD1_MonDReg[3]));


--TC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

TC1_writedata[4] = DFFEAS(TB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
JD1L133 = (!JD1_jtag_ram_access & ((TC1_writedata[4]))) # (JD1_jtag_ram_access & (JD1_MonDReg[4]));


--JD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

JD1_MonDReg[5] = DFFEAS(JD1L101, CLOCK_50,  ,  , JD1L50,  ,  ,  ,  );


--TC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

TC1_writedata[5] = DFFEAS(TB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
JD1L134 = (!JD1_jtag_ram_access & ((TC1_writedata[5]))) # (JD1_jtag_ram_access & (JD1_MonDReg[5]));


--TC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

TC1_writedata[9] = DFFEAS(TB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17
JD1L138 = (!JD1_jtag_ram_access & ((TC1_writedata[9]))) # (JD1_jtag_ram_access & (JD1_MonDReg[9]));


--QC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
QC1L535 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[27]))) # (QC1L236 & (WC2_q_b[11])) ) ) # ( !QC1L234 & ( WC2_q_b[3] ) );


--QC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
QC1L536 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[28]))) # (QC1L236 & (WC2_q_b[12])) ) ) # ( !QC1L234 & ( WC2_q_b[4] ) );


--QC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
QC1L537 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[29]))) # (QC1L236 & (WC2_q_b[13])) ) ) # ( !QC1L234 & ( WC2_q_b[5] ) );


--QC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
QC1L538 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[30]))) # (QC1L236 & (WC2_q_b[14])) ) ) # ( !QC1L234 & ( WC2_q_b[6] ) );


--QC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
QC1L539 = ( QC1L234 & ( (!QC1L236 & ((WC2_q_b[31]))) # (QC1L236 & (WC2_q_b[15])) ) ) # ( !QC1L234 & ( WC2_q_b[7] ) );


--TC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

TC1_writedata[10] = DFFEAS(TB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
JD1L139 = (!JD1_jtag_ram_access & ((TC1_writedata[10]))) # (JD1_jtag_ram_access & (JD1_MonDReg[10]));


--JD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

JD1_MonDReg[8] = DFFEAS(JD1L59, CLOCK_50,  ,  , JD1L67,  ,  ,  ,  );


--TC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

TC1_writedata[8] = DFFEAS(TB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
JD1L137 = (!JD1_jtag_ram_access & ((TC1_writedata[8]))) # (JD1_jtag_ram_access & (JD1_MonDReg[8]));


--JD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

JD1_MonDReg[18] = DFFEAS(JD1L97, CLOCK_50,  ,  , JD1L50,  ,  ,  ,  );


--TC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

TC1_writedata[18] = DFFEAS(TB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~20
JD1L147 = (!JD1_jtag_ram_access & ((TC1_writedata[18]))) # (JD1_jtag_ram_access & (JD1_MonDReg[18]));


--TC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

TC1_writedata[17] = DFFEAS(TB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21
JD1L146 = (!JD1_jtag_ram_access & ((TC1_writedata[17]))) # (JD1_jtag_ram_access & (JD1_MonDReg[17]));


--T1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2
T1L71 = (!VB1_mem_used[1] & (!T1_av_waitrequest & ZB1L5));


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
T1L62 = (!BB1L50Q & !BB1L52Q);


--T1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1
T1L63 = ( T1_ac & ( T1L62 & ( (!QC1_W_alu_result[2]) # ((!T1L71) # ((!QC1_d_writedata[10]) # (!T1L64))) ) ) ) # ( T1_ac & ( !T1L62 ) ) # ( !T1_ac & ( !T1L62 ) );


--BB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

BB1_wdata[7] = AMPP_FUNCTION(A1L144, A1L145, !A1L136, BB1L85);


--Z1_read_mux_out[7] is nios_system:u0|nios_system_switches:switches|read_mux_out[7]
Z1_read_mux_out[7] = (!QC1_W_alu_result[3] & (!QC1_W_alu_result[2] & sw_d2[7]));


--TC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

TC1_writedata[19] = DFFEAS(TB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22
JD1L148 = (!JD1_jtag_ram_access & ((TC1_writedata[19]))) # (JD1_jtag_ram_access & (JD1_MonDReg[19]));


--T1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
T1L88 = ( T1_rvalid & ( (!WB1L27) # ((!WB1L28) # ((!T1L74) # (KB2_b_non_empty))) ) ) # ( !T1_rvalid & ( (WB1L27 & (WB1L28 & (KB2_b_non_empty & T1L74))) ) );


--TC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

TC1_writedata[21] = DFFEAS(TB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~23
JD1L150 = (!JD1_jtag_ram_access & ((TC1_writedata[21]))) # (JD1_jtag_ram_access & (JD1_MonDReg[21]));


--TC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

TC1_writedata[20] = DFFEAS(TB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~24
JD1L149 = (!JD1_jtag_ram_access & ((TC1_writedata[20]))) # (JD1_jtag_ram_access & (JD1_MonDReg[20]));


--T1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
T1L91 = ( KB1_b_full & ( T1_woverflow ) ) # ( !KB1_b_full & ( T1_woverflow & ( (((!WB1L28) # (!T1L64)) # (T1_av_waitrequest)) # (QC1_W_alu_result[2]) ) ) ) # ( KB1_b_full & ( !T1_woverflow & ( (!QC1_W_alu_result[2] & (!T1_av_waitrequest & (WB1L28 & T1L64))) ) ) );


--QC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22
QC1L451 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[19])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[21])));


--TC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

TC1_writedata[6] = DFFEAS(TB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25
JD1L135 = (!JD1_jtag_ram_access & ((TC1_writedata[6]))) # (JD1_jtag_ram_access & (JD1_MonDReg[6]));


--TC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

TC1_writedata[7] = DFFEAS(TB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26
JD1L136 = (!JD1_jtag_ram_access & ((TC1_writedata[7]))) # (JD1_jtag_ram_access & (JD1_MonDReg[7]));


--MD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
MD1L73 = ( JD1_MonDReg[17] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[17])))) # (KD1L2 & (((MD1_sr[19])))) ) ) # ( !JD1_MonDReg[17] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[17])))) # (KD1L2 & (((MD1_sr[19])))) ) );


--LD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

LD1_jdo[16] = DFFEAS(MD1_sr[16], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--key0_d2[1] is key0_d2[1]
--register power-up is low

key0_d2[1] = DFFEAS(key0_d1[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
BB1L85 = AMPP_FUNCTION(!A1L138, !BB1_state, !A1L142, !A1L147, !A1L137, !BB1_count[8]);


--key0_d2[2] is key0_d2[2]
--register power-up is low

key0_d2[2] = DFFEAS(key0_d1[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

BB1_td_shift[6] = AMPP_FUNCTION(A1L144, BB1L77, !A1L136, BB1L57);


--key0_d2[3] is key0_d2[3]
--register power-up is low

key0_d2[3] = DFFEAS(key0_d1[3], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

BB1_td_shift[7] = AMPP_FUNCTION(A1L144, BB1L78, !A1L136, BB1L57);


--BB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

BB1_write = AMPP_FUNCTION(A1L144, BB1L99, !A1L136, BB1L85);


--BB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

BB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[3], !Y1_r_sync_rst, BB1L22);


--BB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
BB1L76 = AMPP_FUNCTION(!A1L138, !BB1_count[9], !A1L142, !BB1L71, !BB1_td_shift[6], !BB1_rdata[3]);


--LD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

LD1_jdo[24] = DFFEAS(MD1_sr[24], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

MD1_sr[7] = DFFEAS(MD1L85, A1L170,  ,  ,  ,  ,  ,  ,  );


--MD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
MD1L74 = ( ZC1_break_readreg[5] & ( (!KD1L2 & (((JD1_MonDReg[5])) # (A1L151))) # (KD1L2 & (((MD1_sr[7])))) ) ) # ( !ZC1_break_readreg[5] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[5]))) # (KD1L2 & (((MD1_sr[7])))) ) );


--LD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

LD1_jdo[7] = DFFEAS(MD1_sr[7], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
JD1L91 = ( LD1_jdo[7] & ( (((JD1_jtag_ram_rd_d1 & VD1_q_a[4])) # (JD1L89)) # (LD1_take_action_ocimem_b) ) ) # ( !LD1_jdo[7] & ( (!LD1_take_action_ocimem_b & (((JD1_jtag_ram_rd_d1 & VD1_q_a[4])) # (JD1L89))) ) );


--TB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4
TB1L24 = (QC1_d_writedata[2] & TB1_saved_grant[0]);


--KD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
KD1L3 = (!A1L174 & (A1L149 & A1L168));


--XD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

XD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(XD2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
MD1L75 = ( JD1_MonDReg[28] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[28])))) # (KD1L2 & (((MD1_sr[30])))) ) ) # ( !JD1_MonDReg[28] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[28])))) # (KD1L2 & (((MD1_sr[30])))) ) );


--JD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

JD1_MonDReg[29] = DFFEAS(JD1L93, CLOCK_50,  ,  , JD1L50,  ,  ,  ,  );


--MD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
MD1L76 = ( JD1_MonDReg[29] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[29])))) # (KD1L2 & (((MD1_sr[31])))) ) ) # ( !JD1_MonDReg[29] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[29])))) # (KD1L2 & (((MD1_sr[31])))) ) );


--MD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~33
MD1L32 = ( A1L151 & ( (!A1L174 & (A1L149 & (A1L154 & !A1L150))) ) ) # ( !A1L151 & ( (!A1L174 & (A1L149 & A1L154)) ) );


--MD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
MD1L77 = (!A1L151 & (JD1_MonDReg[30])) # (A1L151 & ((ZC1_break_readreg[30])));


--MD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
MD1L78 = (!A1L174 & (A1L149 & (A1L154 & !A1L150)));


--MD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
MD1L79 = ( MD1L77 & ( MD1L78 & ( (!KD1L2) # (MD1_sr[32]) ) ) ) # ( !MD1L77 & ( MD1L78 & ( (!KD1L2 & (!MD1L32 & (MD1_sr[31]))) # (KD1L2 & (((MD1_sr[32])))) ) ) ) # ( MD1L77 & ( !MD1L78 & ( (!KD1L2 & (!MD1L32 & (MD1_sr[31]))) # (KD1L2 & (((MD1_sr[32])))) ) ) ) # ( !MD1L77 & ( !MD1L78 & ( (!KD1L2 & (!MD1L32 & (MD1_sr[31]))) # (KD1L2 & (((MD1_sr[32])))) ) ) );


--MD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
MD1L80 = ( JD1_MonDReg[31] & ( (!KD1L2 & ((!A1L151) # ((ZC1_break_readreg[31])))) # (KD1L2 & (((MD1_sr[33])))) ) ) # ( !JD1_MonDReg[31] & ( (!KD1L2 & (A1L151 & ((ZC1_break_readreg[31])))) # (KD1L2 & (((MD1_sr[33])))) ) );


--BD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

BD1_resetlatch = DFFEAS(BD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
MD1L81 = (!KD1L2 & (MD1L4 & ((BD1_resetlatch)))) # (KD1L2 & (((MD1_sr[34]))));


--SW[0] is SW[0]
SW[0] = INPUT();


--QC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~23
QC1L455 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[23]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[25]));


--QC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~24
QC1L453 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[21]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[23]));


--QC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~25
QC1L452 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[20])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[22])));


--QC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26
QC1L456 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[24]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[26]));


--QC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~27
QC1L454 = (!QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[22])) # (QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[24])));


--QC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28
QC1L458 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[26]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[28]));


--QC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29
QC1L457 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[25]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[27]));


--QC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30
QC1L460 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[28]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[30]));


--QC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31
QC1L459 = (!QC1_R_ctrl_shift_rot_right & ((QC1_E_shift_rot_result[27]))) # (QC1_R_ctrl_shift_rot_right & (QC1_E_shift_rot_result[29]));


--BB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

BB1_jupdate = AMPP_FUNCTION(!A1L144, BB1L20, !A1L136);


--TB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5
TB1L25 = (TB1_saved_grant[0] & QC1_d_writedata[22]);


--TB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[34]
TB1_src_data[34] = ((TB1_saved_grant[0] & QC1_d_byteenable[2])) # (TB1_saved_grant[1]);


--MD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
MD1L82 = ( ZC1_break_readreg[21] & ( (!KD1L2 & (((JD1_MonDReg[21])) # (A1L151))) # (KD1L2 & (((MD1_sr[23])))) ) ) # ( !ZC1_break_readreg[21] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[21]))) # (KD1L2 & (((MD1_sr[23])))) ) );


--LD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

LD1_jdo[22] = DFFEAS(MD1_sr[22], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
MD1L83 = ( ZC1_break_readreg[18] & ( (!KD1L2 & (((JD1_MonDReg[18])) # (A1L151))) # (KD1L2 & (((MD1_sr[20])))) ) ) # ( !ZC1_break_readreg[18] & ( (!KD1L2 & (!A1L151 & ((JD1_MonDReg[18])))) # (KD1L2 & (((MD1_sr[20])))) ) );


--TB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6
TB1L26 = (TB1_saved_grant[0] & QC1_d_writedata[23]);


--TB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7
TB1L27 = (TB1_saved_grant[0] & QC1_d_writedata[24]);


--TB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[35]
TB1_src_data[35] = ((TB1_saved_grant[0] & QC1_d_byteenable[3])) # (TB1_saved_grant[1]);


--TB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8
TB1L28 = (TB1_saved_grant[0] & QC1_d_writedata[25]);


--TB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9
TB1L29 = (TB1_saved_grant[0] & QC1_d_writedata[26]);


--XD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

XD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !Y1L10,  ,  ,  ,  ,  ,  );


--LD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

LD1_jdo[14] = DFFEAS(MD1_sr[14], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10
TB1L30 = (TB1_saved_grant[0] & QC1_d_writedata[11]);


--TB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[33]
TB1_src_data[33] = ((TB1_saved_grant[0] & QC1_d_byteenable[1])) # (TB1_saved_grant[1]);


--LD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

LD1_jdo[15] = DFFEAS(MD1_sr[15], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
JD1L92 = ( LD1_jdo[15] & ( (((JD1_jtag_ram_rd_d1 & VD1_q_a[12])) # (JD1L89)) # (LD1_take_action_ocimem_b) ) ) # ( !LD1_jdo[15] & ( (!LD1_take_action_ocimem_b & (((JD1_jtag_ram_rd_d1 & VD1_q_a[12])) # (JD1L89))) ) );


--TB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~11
TB1L31 = (TB1_saved_grant[0] & QC1_d_writedata[12]);


--TB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~12
TB1L32 = (TB1_saved_grant[0] & QC1_d_writedata[13]);


--TB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~13
TB1L33 = (TB1_saved_grant[0] & QC1_d_writedata[14]);


--JD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6
JD1L67 = ( JD1_jtag_rd_d1 & ( (((!LD1_enable_action_strobe) # (LD1_jdo[35])) # (LD1_ir[0])) # (LD1_ir[1]) ) ) # ( !JD1_jtag_rd_d1 & ( (!LD1_ir[1] & (!LD1_ir[0] & (LD1_enable_action_strobe & LD1_jdo[35]))) ) );


--TB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~14
TB1L34 = (TB1_saved_grant[0] & QC1_d_writedata[15]);


--TB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~15
TB1L35 = (TB1_saved_grant[0] & QC1_d_writedata[16]);


--TB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~16
TB1L36 = (QC1_d_writedata[4] & TB1_saved_grant[0]);


--LD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

LD1_jdo[8] = DFFEAS(MD1_sr[8], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~17
TB1L37 = (QC1_d_writedata[5] & TB1_saved_grant[0]);


--LD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

LD1_jdo[12] = DFFEAS(MD1_sr[12], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~18
TB1L38 = (TB1_saved_grant[0] & QC1_d_writedata[9]);


--TC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

TC1_writedata[27] = DFFEAS(TB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
JD1L156 = (!JD1_jtag_ram_access & ((TC1_writedata[27]))) # (JD1_jtag_ram_access & (JD1_MonDReg[27]));


--TC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

TC1_writedata[28] = DFFEAS(TB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
JD1L157 = (!JD1_jtag_ram_access & ((TC1_writedata[28]))) # (JD1_jtag_ram_access & (JD1_MonDReg[28]));


--TC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

TC1_writedata[29] = DFFEAS(TB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
JD1L158 = (!JD1_jtag_ram_access & ((TC1_writedata[29]))) # (JD1_jtag_ram_access & (JD1_MonDReg[29]));


--TC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

TC1_writedata[30] = DFFEAS(TB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
JD1L159 = (!JD1_jtag_ram_access & ((TC1_writedata[30]))) # (JD1_jtag_ram_access & (JD1_MonDReg[30]));


--TC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

TC1_writedata[31] = DFFEAS(TB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
JD1L160 = (!JD1_jtag_ram_access & ((TC1_writedata[31]))) # (JD1_jtag_ram_access & (JD1_MonDReg[31]));


--LD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

LD1_jdo[13] = DFFEAS(MD1_sr[13], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~19
TB1L39 = (TB1_saved_grant[0] & QC1_d_writedata[10]);


--LD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

LD1_jdo[11] = DFFEAS(MD1_sr[11], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--JD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7
JD1L59 = ( VD1_q_a[8] & ( LD1_jdo[11] & ( (((JD1_MonAReg[2] & !JD1_MonAReg[4])) # (JD1_jtag_ram_rd_d1)) # (LD1_take_action_ocimem_b) ) ) ) # ( !VD1_q_a[8] & ( LD1_jdo[11] & ( ((!JD1_jtag_ram_rd_d1 & (JD1_MonAReg[2] & !JD1_MonAReg[4]))) # (LD1_take_action_ocimem_b) ) ) ) # ( VD1_q_a[8] & ( !LD1_jdo[11] & ( (!LD1_take_action_ocimem_b & (((JD1_MonAReg[2] & !JD1_MonAReg[4])) # (JD1_jtag_ram_rd_d1))) ) ) ) # ( !VD1_q_a[8] & ( !LD1_jdo[11] & ( (!LD1_take_action_ocimem_b & (!JD1_jtag_ram_rd_d1 & (JD1_MonAReg[2] & !JD1_MonAReg[4]))) ) ) );


--TB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~20
TB1L40 = (TB1_saved_grant[0] & QC1_d_writedata[8]);


--TB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~21
TB1L41 = (TB1_saved_grant[0] & QC1_d_writedata[18]);


--TB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~22
TB1L42 = (TB1_saved_grant[0] & QC1_d_writedata[17]);


--TB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~23
TB1L43 = (TB1_saved_grant[0] & QC1_d_writedata[19]);


--TB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~24
TB1L44 = (TB1_saved_grant[0] & QC1_d_writedata[21]);


--TB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~25
TB1L45 = (TB1_saved_grant[0] & QC1_d_writedata[20]);


--LD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

LD1_jdo[9] = DFFEAS(MD1_sr[9], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~26
TB1L46 = (QC1_d_writedata[6] & TB1_saved_grant[0]);


--LD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

LD1_jdo[10] = DFFEAS(MD1_sr[10], CLOCK_50,  ,  , LD1_update_jdo_strobe,  ,  ,  ,  );


--TB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~27
TB1L47 = (TB1_saved_grant[0] & QC1_d_writedata[7]);


--key0_d1[1] is key0_d1[1]
--register power-up is low

key0_d1[1] = DFFEAS(KEY[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SW[1] is SW[1]
SW[1] = INPUT();


--key0_d1[2] is key0_d1[2]
--register power-up is low

key0_d1[2] = DFFEAS(KEY[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

BB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[4], !Y1_r_sync_rst, BB1L22);


--BB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
BB1L77 = AMPP_FUNCTION(!A1L138, !BB1_count[9], !A1L142, !BB1L71, !BB1_td_shift[7], !BB1_rdata[4]);


--SW[2] is SW[2]
SW[2] = INPUT();


--key0_d1[3] is key0_d1[3]
--register power-up is low

key0_d1[3] = DFFEAS(KEY[3], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

BB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[5], !Y1_r_sync_rst, BB1L22);


--BB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
BB1L78 = AMPP_FUNCTION(!BB1_count[9], !A1L142, !BB1L71, !BB1_td_shift[8], !BB1_rdata[5]);


--SW[3] is SW[3]
SW[3] = INPUT();


--BB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

BB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, LB1_q_b[6], !Y1_r_sync_rst, BB1L22);


--BB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
BB1L79 = AMPP_FUNCTION(!BB1_td_shift[9], !BB1_count[9], !BB1_rdata[6]);


--SW[4] is SW[4]
SW[4] = INPUT();


--SW[5] is SW[5]
SW[5] = INPUT();


--SW[6] is SW[6]
SW[6] = INPUT();


--MD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
MD1L84 = (!A1L151 & (JD1_MonDReg[6])) # (A1L151 & ((ZC1_break_readreg[6])));


--MD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
MD1L85 = ( MD1_sr[8] & ( MD1L84 & ( ((!KD1_virtual_state_cdr & ((MD1_sr[7]))) # (KD1_virtual_state_cdr & (!A1L150))) # (KD1L2) ) ) ) # ( !MD1_sr[8] & ( MD1L84 & ( (!KD1L2 & ((!KD1_virtual_state_cdr & ((MD1_sr[7]))) # (KD1_virtual_state_cdr & (!A1L150)))) ) ) ) # ( MD1_sr[8] & ( !MD1L84 & ( ((!KD1_virtual_state_cdr & MD1_sr[7])) # (KD1L2) ) ) ) # ( !MD1_sr[8] & ( !MD1L84 & ( (!KD1L2 & (!KD1_virtual_state_cdr & MD1_sr[7])) ) ) );


--BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
BD1L12 = (!LD1_take_action_ocimem_a & (((BD1_resetlatch)) # (PD1_dreg[0]))) # (LD1_take_action_ocimem_a & (((!LD1_jdo[24] & BD1_resetlatch))));


--A1L143 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L143 = INPUT();


--BB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
BB1L20 = AMPP_FUNCTION(!A1L138, !A1L147, !A1L137, !BB1_jupdate, !A1L143);


--MD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
MD1L86 = ( ZC1_break_readreg[22] & ( (!KD1L2 & (((JD1_MonDReg[22])) # (A1L151))) # (KD1L2 & (((MD1_sr[24])))) ) ) # ( !ZC1_break_readreg[22] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[22]))) # (KD1L2 & (((MD1_sr[24])))) ) );


--MD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

MD1_sr[15] = DFFEAS(MD1L92, A1L170,  ,  ,  ,  ,  ,  ,  );


--TB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~28
TB1L48 = (TB1_saved_grant[0] & QC1_d_writedata[27]);


--TB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~29
TB1L49 = (TB1_saved_grant[0] & QC1_d_writedata[28]);


--TB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~30
TB1L50 = (TB1_saved_grant[0] & QC1_d_writedata[29]);


--TB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~31
TB1L51 = (TB1_saved_grant[0] & QC1_d_writedata[30]);


--TB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~32
TB1L52 = (TB1_saved_grant[0] & QC1_d_writedata[31]);


--SW[7] is SW[7]
SW[7] = INPUT();


--MD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
MD1L87 = ( ZC1_break_readreg[15] & ( (!KD1L2 & (((JD1_MonDReg[15])) # (A1L151))) # (KD1L2 & (((MD1_sr[17])))) ) ) # ( !ZC1_break_readreg[15] & ( (!KD1L2 & (!A1L151 & ((JD1_MonDReg[15])))) # (KD1L2 & (((MD1_sr[17])))) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--MD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
MD1L88 = ( ZC1_break_readreg[23] & ( (!KD1L2 & (((JD1_MonDReg[23])) # (A1L151))) # (KD1L2 & (((MD1_sr[25])))) ) ) # ( !ZC1_break_readreg[23] & ( (!KD1L2 & (!A1L151 & ((JD1_MonDReg[23])))) # (KD1L2 & (((MD1_sr[25])))) ) );


--MD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
MD1L89 = ( ZC1_break_readreg[7] & ( (!KD1L2 & (((JD1_MonDReg[7])) # (A1L151))) # (KD1L2 & (((MD1_sr[9])))) ) ) # ( !ZC1_break_readreg[7] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[7]))) # (KD1L2 & (((MD1_sr[9])))) ) );


--MD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
MD1L90 = ( ZC1_break_readreg[13] & ( (!KD1L2 & (((JD1_MonDReg[13])) # (A1L151))) # (KD1L2 & (((MD1_sr[15])))) ) ) # ( !ZC1_break_readreg[13] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[13]))) # (KD1L2 & (((MD1_sr[15])))) ) );


--MD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

MD1_DRsize.010 = DFFEAS(MD1L33, A1L170,  ,  , KD1_virtual_state_uir,  ,  ,  ,  );


--MD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
MD1L91 = ( MD1_sr[15] & ( ZC1_break_readreg[14] & ( (!KD1_virtual_state_cdr) # ((!A1L150 & ((JD1_MonDReg[14]) # (A1L151)))) ) ) ) # ( !MD1_sr[15] & ( ZC1_break_readreg[14] & ( (KD1_virtual_state_cdr & (!A1L150 & ((JD1_MonDReg[14]) # (A1L151)))) ) ) ) # ( MD1_sr[15] & ( !ZC1_break_readreg[14] & ( (!KD1_virtual_state_cdr) # ((!A1L150 & (!A1L151 & JD1_MonDReg[14]))) ) ) ) # ( !MD1_sr[15] & ( !ZC1_break_readreg[14] & ( (KD1_virtual_state_cdr & (!A1L150 & (!A1L151 & JD1_MonDReg[14]))) ) ) );


--MD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
MD1L92 = ( MD1L91 & ( (!KD1L2) # ((!MD1_DRsize.010 & ((MD1_sr[16]))) # (MD1_DRsize.010 & (A1L172))) ) ) # ( !MD1L91 & ( (KD1L2 & ((!MD1_DRsize.010 & ((MD1_sr[16]))) # (MD1_DRsize.010 & (A1L172)))) ) );


--MD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
MD1L93 = ( ZC1_break_readreg[11] & ( (!KD1L2 & (((JD1_MonDReg[11])) # (A1L151))) # (KD1L2 & (((MD1_sr[13])))) ) ) # ( !ZC1_break_readreg[11] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[11]))) # (KD1L2 & (((MD1_sr[13])))) ) );


--MD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
MD1L94 = ( ZC1_break_readreg[12] & ( (!KD1L2 & (((JD1_MonDReg[12])) # (A1L151))) # (KD1L2 & (((MD1_sr[14])))) ) ) # ( !ZC1_break_readreg[12] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[12]))) # (KD1L2 & (((MD1_sr[14])))) ) );


--MD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
MD1L95 = ( ZC1_break_readreg[10] & ( (!KD1L2 & (((JD1_MonDReg[10])) # (A1L151))) # (KD1L2 & (((MD1_sr[12])))) ) ) # ( !ZC1_break_readreg[10] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[10]))) # (KD1L2 & (((MD1_sr[12])))) ) );


--MD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
MD1L96 = ( ZC1_break_readreg[8] & ( (!KD1L2 & (((JD1_MonDReg[8])) # (A1L151))) # (KD1L2 & (((MD1_sr[10])))) ) ) # ( !ZC1_break_readreg[8] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[8]))) # (KD1L2 & (((MD1_sr[10])))) ) );


--MD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
MD1L97 = ( ZC1_break_readreg[9] & ( (!KD1L2 & (((JD1_MonDReg[9])) # (A1L151))) # (KD1L2 & (((MD1_sr[11])))) ) ) # ( !ZC1_break_readreg[9] & ( (!KD1L2 & (!A1L151 & (JD1_MonDReg[9]))) # (KD1L2 & (((MD1_sr[11])))) ) );


--MD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~55
MD1L33 = (A1L150 & A1L151);


--QC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1
QC1L868 = ( WB1_av_readdata_pre[8] & ( (((RB2L1 & WB3_av_readdata_pre[8])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[8] & ( ((RB2L1 & WB3_av_readdata_pre[8])) # (EC1L22) ) );


--QC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~2
QC1L885 = ( WB1_av_readdata_pre[12] & ( (((RB2L1 & WB3_av_readdata_pre[12])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[12] & ( ((RB2L1 & WB3_av_readdata_pre[12])) # (EC1L22) ) );


--QC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3
QC1L884 = ( EC1L22 & ( (QC1_av_ld_aligning_data & !QC1_av_ld_byte2_data[3]) ) ) # ( !EC1L22 & ( (!QC1_av_ld_aligning_data & (((!RB2L1) # (!WB3_av_readdata_pre[11])))) # (QC1_av_ld_aligning_data & (!QC1_av_ld_byte2_data[3])) ) );


--QC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~4
QC1L878 = ( WB1_av_readdata_pre[10] & ( (((RB2L1 & WB3_av_readdata_pre[10])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[10] & ( ((RB2L1 & WB3_av_readdata_pre[10])) # (EC1L22) ) );


--QC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~5
QC1L873 = ( WB1_av_readdata_pre[9] & ( (((RB2L1 & WB3_av_readdata_pre[9])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[9] & ( ((RB2L1 & WB3_av_readdata_pre[9])) # (EC1L22) ) );


--QC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6
QC1L900 = ( WB1_av_readdata_pre[15] & ( (((RB2L1 & WB3_av_readdata_pre[15])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[15] & ( ((RB2L1 & WB3_av_readdata_pre[15])) # (EC1L22) ) );


--QC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~7
QC1L890 = ( WB1_av_readdata_pre[13] & ( (((RB2L1 & WB3_av_readdata_pre[13])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[13] & ( ((RB2L1 & WB3_av_readdata_pre[13])) # (EC1L22) ) );


--QC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1
QC1L914 = ( WB1_av_readdata_pre[16] & ( (((RB2L1 & WB3_av_readdata_pre[16])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[16] & ( ((RB2L1 & WB3_av_readdata_pre[16])) # (EC1L22) ) );


--MD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
MD1L98 = ( PD2_dreg[0] & ( (!KD1_virtual_state_cdr & (MD1_sr[35])) # (KD1_virtual_state_cdr & ((!A1L150 & ((!A1L151))) # (A1L150 & (MD1_sr[35] & A1L151)))) ) ) # ( !PD2_dreg[0] & ( (MD1_sr[35] & ((!KD1_virtual_state_cdr) # ((A1L150 & A1L151)))) ) );


--QC1L934 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~2
QC1L934 = ( WB1_av_readdata_pre[20] & ( (((RB2L1 & WB3_av_readdata_pre[20])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[20] & ( ((RB2L1 & WB3_av_readdata_pre[20])) # (EC1L22) ) );


--QC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~3
QC1L929 = ( WB1_av_readdata_pre[19] & ( (((RB2L1 & WB3_av_readdata_pre[19])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[19] & ( ((RB2L1 & WB3_av_readdata_pre[19])) # (EC1L22) ) );


--QC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~4
QC1L924 = ( WB1_av_readdata_pre[18] & ( (((RB2L1 & WB3_av_readdata_pre[18])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[18] & ( ((RB2L1 & WB3_av_readdata_pre[18])) # (EC1L22) ) );


--QC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~5
QC1L919 = ( WB1_av_readdata_pre[17] & ( (((RB2L1 & WB3_av_readdata_pre[17])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[17] & ( ((RB2L1 & WB3_av_readdata_pre[17])) # (EC1L22) ) );


--QC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~6
QC1L950 = ( EC1L22 & ( (QC1_av_ld_aligning_data & !QC1_av_ld_byte3_data[7]) ) ) # ( !EC1L22 & ( (!QC1_av_ld_aligning_data & (((!RB2L1) # (!WB3_av_readdata_pre[23])))) # (QC1_av_ld_aligning_data & (!QC1_av_ld_byte3_data[7])) ) );


--QC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~7
QC1L944 = ( WB1_av_readdata_pre[22] & ( (((RB2L1 & WB3_av_readdata_pre[22])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[22] & ( ((RB2L1 & WB3_av_readdata_pre[22])) # (EC1L22) ) );


--QC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~8
QC1L939 = ( WB1_av_readdata_pre[21] & ( (((RB2L1 & WB3_av_readdata_pre[21])) # (EC1L22)) # (WB1_read_latency_shift_reg[0]) ) ) # ( !WB1_av_readdata_pre[21] & ( ((RB2L1 & WB3_av_readdata_pre[21])) # (EC1L22) ) );


--EC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6
EC1L5 = ( !WB2_read_latency_shift_reg[0] & ( WB2_av_readdata_pre[0] & ( (!WB7_read_latency_shift_reg[0] & (((!RB2L1) # (!WB3_av_readdata_pre[0])))) # (WB7_read_latency_shift_reg[0] & (!WB7_av_readdata_pre[0] & ((!RB2L1) # (!WB3_av_readdata_pre[0])))) ) ) ) # ( WB2_read_latency_shift_reg[0] & ( !WB2_av_readdata_pre[0] & ( (!WB7_read_latency_shift_reg[0] & (((!RB2L1) # (!WB3_av_readdata_pre[0])))) # (WB7_read_latency_shift_reg[0] & (!WB7_av_readdata_pre[0] & ((!RB2L1) # (!WB3_av_readdata_pre[0])))) ) ) ) # ( !WB2_read_latency_shift_reg[0] & ( !WB2_av_readdata_pre[0] & ( (!WB7_read_latency_shift_reg[0] & (((!RB2L1) # (!WB3_av_readdata_pre[0])))) # (WB7_read_latency_shift_reg[0] & (!WB7_av_readdata_pre[0] & ((!RB2L1) # (!WB3_av_readdata_pre[0])))) ) ) );


--EC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~7
EC1L6 = (!WB6_read_latency_shift_reg[0] & (((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[0])))) # (WB6_read_latency_shift_reg[0] & (((WB1_read_latency_shift_reg[0] & WB1_av_readdata_pre[0])) # (WB6_av_readdata_pre[0])));


--QC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~8
QC1L895 = (!WB1_read_latency_shift_reg[0] & (RB2L1 & (WB3_av_readdata_pre[14]))) # (WB1_read_latency_shift_reg[0] & (((RB2L1 & WB3_av_readdata_pre[14])) # (WB1_av_readdata_pre[14])));


--QC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
QC1L213 = ( QC1_D_iw[16] & ( QC1_D_iw[15] & ( (QC1_D_iw[14] & (QC1_D_iw[13] & (!QC1_D_iw[12] & QC1_D_iw[11]))) ) ) ) # ( QC1_D_iw[16] & ( !QC1_D_iw[15] & ( (QC1_D_iw[13] & ((!QC1_D_iw[12]) # ((!QC1_D_iw[14] & QC1_D_iw[11])))) ) ) );


--QC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
QC1L203 = ( !QC1_D_iw[0] & ( (QC1_D_iw[4] & (!QC1_D_iw[3] & (!QC1_D_iw[2] $ (QC1_D_iw[1])))) ) );


--QC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
QC1L204 = ( !QC1_D_iw[12] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[15] & (QC1_D_iw[14] & !QC1_D_iw[13]))) ) ) ) # ( !QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[13] & (!QC1_D_iw[15] $ (!QC1_D_iw[14]))) ) ) );


--QC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
QC1L240 = ( !QC1_D_iw[12] & ( (QC1_D_iw[14] & (QC1_D_iw[13] & (!QC1_D_iw[16] $ (!QC1_D_iw[15])))) ) );


--QC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
QC1L241 = ( QC1_D_iw[12] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[15] & (!QC1_D_iw[14] & QC1_D_iw[13]))) ) ) ) # ( !QC1_D_iw[12] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[13] & ((!QC1_D_iw[14]) # (QC1_D_iw[15])))) ) ) ) # ( !QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[14] & QC1_D_iw[13])) ) ) );


--QC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
QC1L229 = ( QC1_D_iw[0] & ( (QC1_D_iw[1] & ((!QC1_D_iw[4]) # ((!QC1_D_iw[3] & QC1_D_iw[2])))) ) );


--QC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5
QC1L749 = ( QC1_D_iw[0] & ( (QC1_D_iw[2] & (!QC1_D_iw[1] & ((!QC1_D_iw[4]) # (!QC1_D_iw[3])))) ) );


--QC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
QC1L214 = ( QC1_D_iw[1] & ( QC1_D_iw[0] & ( (!QC1_D_iw[5] & (QC1_D_iw[4] & (QC1_D_iw[3] & QC1_D_iw[2]))) ) ) ) # ( !QC1_D_iw[1] & ( QC1_D_iw[0] & ( (!QC1_D_iw[5] & (QC1_D_iw[4] & (QC1_D_iw[3] & QC1_D_iw[2]))) # (QC1_D_iw[5] & (!QC1_D_iw[4] & ((!QC1_D_iw[2])))) ) ) ) # ( QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (QC1_D_iw[5] & (!QC1_D_iw[4] & (!QC1_D_iw[3] & !QC1_D_iw[2]))) ) ) );


--QC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
QC1L215 = ( !QC1_D_iw[1] & ( QC1_D_iw[0] & ( (!QC1_D_iw[5] & (!QC1_D_iw[2] & ((QC1_D_iw[3]) # (QC1_D_iw[4])))) ) ) ) # ( QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[5] & (!QC1_D_iw[2] & ((QC1_D_iw[3]) # (QC1_D_iw[4])))) ) ) );


--QC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
QC1L216 = ( QC1_D_iw[1] & ( QC1_D_iw[0] & ( (QC1_D_iw[5] & (QC1_D_iw[4] & (QC1_D_iw[3] & QC1_D_iw[2]))) ) ) ) # ( !QC1_D_iw[1] & ( QC1_D_iw[0] & ( (QC1_D_iw[5] & (QC1_D_iw[4] & ((!QC1_D_iw[2]) # (QC1_D_iw[3])))) ) ) ) # ( QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (QC1_D_iw[5] & (QC1_D_iw[4] & (QC1_D_iw[3] & QC1_D_iw[2]))) ) ) ) # ( !QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (QC1_D_iw[5] & (QC1_D_iw[4] & (QC1_D_iw[3] & !QC1_D_iw[2]))) ) ) );


--QC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
QC1L222 = ( QC1_D_iw[16] & ( !QC1_D_iw[15] & ( (QC1_D_iw[13] & ((!QC1_D_iw[11] & ((!QC1_D_iw[12]))) # (QC1_D_iw[11] & (!QC1_D_iw[14])))) ) ) );


--QC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
QC1L223 = ( QC1_D_iw[12] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & (((QC1_D_iw[13])))) # (QC1_D_iw[16] & ((!QC1_D_iw[15] & ((!QC1_D_iw[13]) # (QC1_D_iw[14]))) # (QC1_D_iw[15] & ((!QC1_D_iw[14]) # (QC1_D_iw[13]))))) ) ) ) # ( !QC1_D_iw[12] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & (QC1_D_iw[15] & ((!QC1_D_iw[14]) # (!QC1_D_iw[13])))) # (QC1_D_iw[16] & (!QC1_D_iw[15] & (!QC1_D_iw[14] & !QC1_D_iw[13]))) ) ) ) # ( QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[15] & (QC1_D_iw[14] & !QC1_D_iw[13]))) # (QC1_D_iw[16] & (!QC1_D_iw[13] $ (((QC1_D_iw[15] & QC1_D_iw[14]))))) ) ) ) # ( !QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[14] & (!QC1_D_iw[15] $ (QC1_D_iw[13])))) # (QC1_D_iw[16] & (QC1_D_iw[15] & (QC1_D_iw[14]))) ) ) );


--QC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
QC1L224 = ( QC1_D_iw[12] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[15] & !QC1_D_iw[13])) ) ) ) # ( !QC1_D_iw[12] & ( QC1_D_iw[11] & ( (!QC1_D_iw[13] & ((!QC1_D_iw[16] & (QC1_D_iw[15] & QC1_D_iw[14])) # (QC1_D_iw[16] & (!QC1_D_iw[15] & !QC1_D_iw[14])))) ) ) ) # ( QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (!QC1_D_iw[15] & !QC1_D_iw[13])) ) ) );


--QC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
QC1L225 = ( QC1_D_iw[12] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[15] & (QC1_D_iw[14] & QC1_D_iw[13]))) ) ) ) # ( !QC1_D_iw[12] & ( QC1_D_iw[11] & ( (!QC1_D_iw[16] & (QC1_D_iw[15] & !QC1_D_iw[14])) ) ) ) # ( QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[15] & (QC1_D_iw[14] & !QC1_D_iw[13]))) ) ) ) # ( !QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[16] & (!QC1_D_iw[14] & (!QC1_D_iw[15] $ (QC1_D_iw[13])))) ) ) );


--QC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
QC1L226 = ( QC1_D_iw[12] & ( QC1_D_iw[11] & ( (QC1_D_iw[16] & ((!QC1_D_iw[15] & (QC1_D_iw[14] & QC1_D_iw[13])) # (QC1_D_iw[15] & (!QC1_D_iw[14])))) ) ) ) # ( QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[15] & (!QC1_D_iw[14] & !QC1_D_iw[13]))) ) ) ) # ( !QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (QC1_D_iw[16] & (QC1_D_iw[15] & QC1_D_iw[14])) ) ) );


--QC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
QC1L254 = ( !QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (QC1_D_iw[5] & (!QC1_D_iw[2] & (!QC1_D_iw[4] $ (!QC1_D_iw[3])))) ) ) );


--QC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
QC1L201 = ( QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (QC1_D_iw[2] & ((!QC1_D_iw[4] & ((!QC1_D_iw[3]))) # (QC1_D_iw[4] & (!QC1_D_iw[5] & QC1_D_iw[3])))) ) ) ) # ( !QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[2] & ((!QC1_D_iw[5] & (QC1_D_iw[4] & QC1_D_iw[3])) # (QC1_D_iw[5] & (!QC1_D_iw[4] & !QC1_D_iw[3])))) ) ) );


--QC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
QC1L205 = ( !QC1_D_iw[0] & ( (!QC1_D_iw[4] & (QC1_D_iw[3] & (!QC1_D_iw[2] $ (QC1_D_iw[1])))) ) );


--QC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
QC1L202 = ( !QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[13] & ((!QC1_D_iw[16] & ((QC1_D_iw[14]))) # (QC1_D_iw[16] & (!QC1_D_iw[15])))) ) ) );


--QC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
QC1L231 = ( QC1_D_iw[0] & ( QC1L230 ) ) # ( !QC1_D_iw[0] & ( QC1L230 ) ) # ( !QC1_D_iw[0] & ( !QC1L230 & ( (QC1_D_iw[2] & (!QC1_D_iw[1] & ((QC1_D_iw[3]) # (QC1_D_iw[4])))) ) ) );


--QC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
QC1L232 = ( !QC1_D_iw[1] & ( !QC1_D_iw[0] & ( (!QC1_D_iw[5] & (QC1_D_iw[2] & ((QC1_D_iw[3]) # (QC1_D_iw[4])))) ) ) );


--QC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
QC1L246 = ( QC1_D_iw[12] & ( QC1_D_iw[11] & ( (!QC1_D_iw[13] & ((!QC1_D_iw[16]) # ((QC1_D_iw[15] & QC1_D_iw[14])))) ) ) ) # ( QC1_D_iw[12] & ( !QC1_D_iw[11] & ( (!QC1_D_iw[13] & ((!QC1_D_iw[14] & (!QC1_D_iw[16])) # (QC1_D_iw[14] & ((QC1_D_iw[15]))))) ) ) );


--QC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
QC1L247 = (QC1L246 & QC1L548);


--Y1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
Y1L8 = !Y1_altera_reset_synchronizer_int_chain[3];


--BB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
BB1L54 = AMPP_FUNCTION(!T1_t_dav);


--HC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
HC1L6 = !HC1L2;


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0
TB1L2 = !TB1L54;


--HC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
HC2L6 = !HC2L2;


--TB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0
TB2L2 = !TB2L57;


--YC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
YC1L5 = !TC1_writedata[0];


--WB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
WB1L15 = !KB1_b_full;


--BB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
BB1L36 = AMPP_FUNCTION(!BB1_read);


--BB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
BB1L99 = AMPP_FUNCTION(!BB1_write);


--XD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
XD2L4 = GND;


--A1L235 is ~GND
A1L235 = GND;


--BB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
BB1L16 = AMPP_FUNCTION(!BB1_count[9]);


--QC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
QC1L392 = !QC1_E_shift_rot_cnt[0];


--JD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
JD1L3 = !JD1L2;


