digraph "CFG for 'hex2byte' function" {
	label="CFG for 'hex2byte' function";

	Node0x556852321cf0 [shape=record,label="{%2:\l  %3 = alloca i32, align 4\l  %4 = alloca i8*, align 8\l  %5 = alloca i8*, align 8\l  store i8* %0, i8** %4, align 8\l  call void @llvm.dbg.declare(metadata i8** %4, metadata !2804, metadata\l... !DIExpression()), !dbg !2805\l  store i8* %1, i8** %5, align 8\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !2806, metadata\l... !DIExpression()), !dbg !2807\l  %6 = load i8*, i8** %5, align 8, !dbg !2808\l  %7 = getelementptr inbounds i8, i8* %6, i64 0, !dbg !2808\l  %8 = load i8, i8* %7, align 1, !dbg !2808\l  %9 = zext i8 %8 to i32, !dbg !2808\l  %10 = icmp sge i32 %9, 48, !dbg !2810\l  br i1 %10, label %11, label %25, !dbg !2811\l|{<s0>T|<s1>F}}"];
	Node0x556852321cf0:s0 -> Node0x556852321da0;
	Node0x556852321cf0:s1 -> Node0x556852321e40;
	Node0x556852321da0 [shape=record,label="{%11:\l11:                                               \l  %12 = load i8*, i8** %5, align 8, !dbg !2812\l  %13 = getelementptr inbounds i8, i8* %12, i64 0, !dbg !2812\l  %14 = load i8, i8* %13, align 1, !dbg !2812\l  %15 = zext i8 %14 to i32, !dbg !2812\l  %16 = icmp sle i32 %15, 57, !dbg !2813\l  br i1 %16, label %17, label %25, !dbg !2814\l|{<s0>T|<s1>F}}"];
	Node0x556852321da0:s0 -> Node0x556852321df0;
	Node0x556852321da0:s1 -> Node0x556852321e40;
	Node0x556852321df0 [shape=record,label="{%17:\l17:                                               \l  %18 = load i8*, i8** %5, align 8, !dbg !2815\l  %19 = getelementptr inbounds i8, i8* %18, i64 0, !dbg !2815\l  %20 = load i8, i8* %19, align 1, !dbg !2815\l  %21 = zext i8 %20 to i32, !dbg !2815\l  %22 = sub nsw i32 %21, 48, !dbg !2816\l  %23 = trunc i32 %22 to i8, !dbg !2817\l  %24 = load i8*, i8** %4, align 8, !dbg !2818\l  store i8 %23, i8* %24, align 1, !dbg !2819\l  br label %60, !dbg !2820\l}"];
	Node0x556852321df0 -> Node0x556852322070;
	Node0x556852321e40 [shape=record,label="{%25:\l25:                                               \l  %26 = load i8*, i8** %5, align 8, !dbg !2821\l  %27 = getelementptr inbounds i8, i8* %26, i64 0, !dbg !2821\l  %28 = load i8, i8* %27, align 1, !dbg !2821\l  %29 = zext i8 %28 to i32, !dbg !2821\l  %30 = icmp sge i32 %29, 97, !dbg !2823\l  br i1 %30, label %31, label %37, !dbg !2824\l|{<s0>T|<s1>F}}"];
	Node0x556852321e40:s0 -> Node0x556852321e90;
	Node0x556852321e40:s1 -> Node0x556852321ee0;
	Node0x556852321e90 [shape=record,label="{%31:\l31:                                               \l  %32 = load i8*, i8** %5, align 8, !dbg !2825\l  %33 = getelementptr inbounds i8, i8* %32, i64 0, !dbg !2825\l  %34 = load i8, i8* %33, align 1, !dbg !2825\l  %35 = zext i8 %34 to i32, !dbg !2825\l  %36 = icmp sle i32 %35, 102, !dbg !2826\l  br i1 %36, label %49, label %37, !dbg !2827\l|{<s0>T|<s1>F}}"];
	Node0x556852321e90:s0 -> Node0x556852321f80;
	Node0x556852321e90:s1 -> Node0x556852321ee0;
	Node0x556852321ee0 [shape=record,label="{%37:\l37:                                               \l  %38 = load i8*, i8** %5, align 8, !dbg !2828\l  %39 = getelementptr inbounds i8, i8* %38, i64 0, !dbg !2828\l  %40 = load i8, i8* %39, align 1, !dbg !2828\l  %41 = zext i8 %40 to i32, !dbg !2828\l  %42 = icmp sge i32 %41, 65, !dbg !2829\l  br i1 %42, label %43, label %58, !dbg !2830\l|{<s0>T|<s1>F}}"];
	Node0x556852321ee0:s0 -> Node0x556852321f30;
	Node0x556852321ee0:s1 -> Node0x556852321fd0;
	Node0x556852321f30 [shape=record,label="{%43:\l43:                                               \l  %44 = load i8*, i8** %5, align 8, !dbg !2831\l  %45 = getelementptr inbounds i8, i8* %44, i64 0, !dbg !2831\l  %46 = load i8, i8* %45, align 1, !dbg !2831\l  %47 = zext i8 %46 to i32, !dbg !2831\l  %48 = icmp sle i32 %47, 70, !dbg !2832\l  br i1 %48, label %49, label %58, !dbg !2833\l|{<s0>T|<s1>F}}"];
	Node0x556852321f30:s0 -> Node0x556852321f80;
	Node0x556852321f30:s1 -> Node0x556852321fd0;
	Node0x556852321f80 [shape=record,label="{%49:\l49:                                               \l  %50 = load i8*, i8** %5, align 8, !dbg !2834\l  %51 = getelementptr inbounds i8, i8* %50, i64 0, !dbg !2834\l  %52 = load i8, i8* %51, align 1, !dbg !2834\l  %53 = zext i8 %52 to i32, !dbg !2834\l  %54 = or i32 %53, 32, !dbg !2835\l  %55 = sub nsw i32 %54, 87, !dbg !2836\l  %56 = trunc i32 %55 to i8, !dbg !2837\l  %57 = load i8*, i8** %4, align 8, !dbg !2838\l  store i8 %56, i8* %57, align 1, !dbg !2839\l  br label %59, !dbg !2840\l}"];
	Node0x556852321f80 -> Node0x556852322020;
	Node0x556852321fd0 [shape=record,label="{%58:\l58:                                               \l  store i32 -1, i32* %3, align 4, !dbg !2841\l  br label %127, !dbg !2841\l}"];
	Node0x556852321fd0 -> Node0x5568523223e0;
	Node0x556852322020 [shape=record,label="{%59:\l59:                                               \l  br label %60\l}"];
	Node0x556852322020 -> Node0x556852322070;
	Node0x556852322070 [shape=record,label="{%60:\l60:                                               \l  %61 = load i8*, i8** %4, align 8, !dbg !2842\l  %62 = load i8, i8* %61, align 1, !dbg !2843\l  %63 = zext i8 %62 to i32, !dbg !2843\l  %64 = shl i32 %63, 4, !dbg !2843\l  %65 = trunc i32 %64 to i8, !dbg !2843\l  store i8 %65, i8* %61, align 1, !dbg !2843\l  %66 = load i8*, i8** %5, align 8, !dbg !2844\l  %67 = getelementptr inbounds i8, i8* %66, i64 1, !dbg !2844\l  %68 = load i8, i8* %67, align 1, !dbg !2844\l  %69 = zext i8 %68 to i32, !dbg !2844\l  %70 = icmp sge i32 %69, 48, !dbg !2846\l  br i1 %70, label %71, label %88, !dbg !2847\l|{<s0>T|<s1>F}}"];
	Node0x556852322070:s0 -> Node0x5568523220c0;
	Node0x556852322070:s1 -> Node0x556852322160;
	Node0x5568523220c0 [shape=record,label="{%71:\l71:                                               \l  %72 = load i8*, i8** %5, align 8, !dbg !2848\l  %73 = getelementptr inbounds i8, i8* %72, i64 1, !dbg !2848\l  %74 = load i8, i8* %73, align 1, !dbg !2848\l  %75 = zext i8 %74 to i32, !dbg !2848\l  %76 = icmp sle i32 %75, 57, !dbg !2849\l  br i1 %76, label %77, label %88, !dbg !2850\l|{<s0>T|<s1>F}}"];
	Node0x5568523220c0:s0 -> Node0x556852322110;
	Node0x5568523220c0:s1 -> Node0x556852322160;
	Node0x556852322110 [shape=record,label="{%77:\l77:                                               \l  %78 = load i8*, i8** %5, align 8, !dbg !2851\l  %79 = getelementptr inbounds i8, i8* %78, i64 1, !dbg !2851\l  %80 = load i8, i8* %79, align 1, !dbg !2851\l  %81 = zext i8 %80 to i32, !dbg !2851\l  %82 = sub nsw i32 %81, 48, !dbg !2852\l  %83 = load i8*, i8** %4, align 8, !dbg !2853\l  %84 = load i8, i8* %83, align 1, !dbg !2854\l  %85 = zext i8 %84 to i32, !dbg !2854\l  %86 = or i32 %85, %82, !dbg !2854\l  %87 = trunc i32 %86 to i8, !dbg !2854\l  store i8 %87, i8* %83, align 1, !dbg !2854\l  br label %126, !dbg !2855\l}"];
	Node0x556852322110 -> Node0x556852322390;
	Node0x556852322160 [shape=record,label="{%88:\l88:                                               \l  %89 = load i8*, i8** %5, align 8, !dbg !2856\l  %90 = getelementptr inbounds i8, i8* %89, i64 1, !dbg !2856\l  %91 = load i8, i8* %90, align 1, !dbg !2856\l  %92 = zext i8 %91 to i32, !dbg !2856\l  %93 = icmp sge i32 %92, 97, !dbg !2858\l  br i1 %93, label %94, label %100, !dbg !2859\l|{<s0>T|<s1>F}}"];
	Node0x556852322160:s0 -> Node0x5568523221b0;
	Node0x556852322160:s1 -> Node0x556852322200;
	Node0x5568523221b0 [shape=record,label="{%94:\l94:                                               \l  %95 = load i8*, i8** %5, align 8, !dbg !2860\l  %96 = getelementptr inbounds i8, i8* %95, i64 1, !dbg !2860\l  %97 = load i8, i8* %96, align 1, !dbg !2860\l  %98 = zext i8 %97 to i32, !dbg !2860\l  %99 = icmp sle i32 %98, 102, !dbg !2861\l  br i1 %99, label %112, label %100, !dbg !2862\l|{<s0>T|<s1>F}}"];
	Node0x5568523221b0:s0 -> Node0x5568523222a0;
	Node0x5568523221b0:s1 -> Node0x556852322200;
	Node0x556852322200 [shape=record,label="{%100:\l100:                                              \l  %101 = load i8*, i8** %5, align 8, !dbg !2863\l  %102 = getelementptr inbounds i8, i8* %101, i64 1, !dbg !2863\l  %103 = load i8, i8* %102, align 1, !dbg !2863\l  %104 = zext i8 %103 to i32, !dbg !2863\l  %105 = icmp sge i32 %104, 65, !dbg !2864\l  br i1 %105, label %106, label %124, !dbg !2865\l|{<s0>T|<s1>F}}"];
	Node0x556852322200:s0 -> Node0x556852322250;
	Node0x556852322200:s1 -> Node0x5568523222f0;
	Node0x556852322250 [shape=record,label="{%106:\l106:                                              \l  %107 = load i8*, i8** %5, align 8, !dbg !2866\l  %108 = getelementptr inbounds i8, i8* %107, i64 1, !dbg !2866\l  %109 = load i8, i8* %108, align 1, !dbg !2866\l  %110 = zext i8 %109 to i32, !dbg !2866\l  %111 = icmp sle i32 %110, 70, !dbg !2867\l  br i1 %111, label %112, label %124, !dbg !2868\l|{<s0>T|<s1>F}}"];
	Node0x556852322250:s0 -> Node0x5568523222a0;
	Node0x556852322250:s1 -> Node0x5568523222f0;
	Node0x5568523222a0 [shape=record,label="{%112:\l112:                                              \l  %113 = load i8*, i8** %5, align 8, !dbg !2869\l  %114 = getelementptr inbounds i8, i8* %113, i64 1, !dbg !2869\l  %115 = load i8, i8* %114, align 1, !dbg !2869\l  %116 = zext i8 %115 to i32, !dbg !2869\l  %117 = or i32 %116, 32, !dbg !2870\l  %118 = sub nsw i32 %117, 87, !dbg !2871\l  %119 = load i8*, i8** %4, align 8, !dbg !2872\l  %120 = load i8, i8* %119, align 1, !dbg !2873\l  %121 = zext i8 %120 to i32, !dbg !2873\l  %122 = or i32 %121, %118, !dbg !2873\l  %123 = trunc i32 %122 to i8, !dbg !2873\l  store i8 %123, i8* %119, align 1, !dbg !2873\l  br label %125, !dbg !2874\l}"];
	Node0x5568523222a0 -> Node0x556852322340;
	Node0x5568523222f0 [shape=record,label="{%124:\l124:                                              \l  store i32 -1, i32* %3, align 4, !dbg !2875\l  br label %127, !dbg !2875\l}"];
	Node0x5568523222f0 -> Node0x5568523223e0;
	Node0x556852322340 [shape=record,label="{%125:\l125:                                              \l  br label %126\l}"];
	Node0x556852322340 -> Node0x556852322390;
	Node0x556852322390 [shape=record,label="{%126:\l126:                                              \l  store i32 0, i32* %3, align 4, !dbg !2876\l  br label %127, !dbg !2876\l}"];
	Node0x556852322390 -> Node0x5568523223e0;
	Node0x5568523223e0 [shape=record,label="{%127:\l127:                                              \l  %128 = load i32, i32* %3, align 4, !dbg !2877\l  ret i32 %128, !dbg !2877\l}"];
}
