$date
	Sat Oct 22 21:23:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#746016
b10 !
1"
#746018
b10 &
b10 %
1$
#746019
0"
#746022
b1 &
1#
b1 %
#746026
b0 &
b0 %
0#
0$
#1738429
b11000 !
1"
#1738430
b11000 &
b11000 %
1$
#1738431
0"
#1738434
b1100 &
b1100 %
#1738438
b110 &
b110 %
#1738442
b11 &
b11 %
#1738446
b1010 &
b1010 %
#1738450
b101 &
b101 %
#1738454
b10000 &
b10000 %
#1738458
b1000 &
b1000 %
#1738462
b100 &
b100 %
#1738466
b10 &
b10 %
#1738470
b1 &
1#
b1 %
#1738474
b0 &
b0 %
0#
0$
#2796025
b11100 !
1"
#2796026
b11100 &
b11100 %
1$
#2796027
0"
#2796030
b1110 &
b1110 %
#2796034
b111 &
b111 %
#2796038
b10110 &
b10110 %
#2796042
b1011 &
b1011 %
#2796046
b100010 &
b100010 %
#2796050
b10001 &
b10001 %
#2796054
b110100 &
b110100 %
#2796058
b11010 &
b11010 %
#2796062
b1101 &
b1101 %
#2796066
b101000 &
b101000 %
#2796070
b10100 &
b10100 %
#2796074
b1010 &
b1010 %
#2796078
b101 &
b101 %
#2796082
b10000 &
b10000 %
#2796086
b1000 &
b1000 %
#2796090
b100 &
b100 %
#2796094
b10 &
b10 %
#2796098
b1 &
b1 %
1#
#2796102
b0 &
0#
b0 %
0$
#4500012
