$date
  Tue Aug 26 14:30:33 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_exemplo_basico $end
$var reg 1 ! clk $end
$var reg 1 " saida_var $end
$var reg 1 # saida_sig $end
$scope module dut $end
$var reg 1 $ clk $end
$var reg 1 % saida_var $end
$var reg 1 & saida_sig $end
$var reg 1 ' s_contador $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
U"
U#
0$
U%
U&
0'
#10000000
1!
1"
0#
1$
1%
0&
1'
#20000000
0!
0$
#30000000
1!
0"
1#
1$
0%
1&
0'
#40000000
0!
0$
#50000000
1!
1"
0#
1$
1%
0&
1'
#60000000
0!
0$
#70000000
1!
0"
1#
1$
0%
1&
0'
#80000000
0!
0$
#90000000
1!
1"
0#
1$
1%
0&
1'
#100000000
