$date
	Wed Jun 04 22:16:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d2x4tb $end
$var wire 4 ! y [3:0] $end
$var reg 1 " en $end
$var reg 2 # s [1:0] $end
$var integer 32 $ i [31:0] $end
$scope module decoder $end
$var wire 1 " en $end
$var wire 2 % s [1:0] $end
$var wire 2 & sn [1:0] $end
$var wire 4 ' y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b11 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#1000
b10 &
b1 #
b1 %
b1 $
#2000
b1 &
b10 #
b10 %
b10 $
#3000
b0 &
b11 #
b11 %
b11 $
#4000
b1 !
b1 '
b11 &
1"
b0 #
b0 %
b100 $
#5000
b10 !
b10 '
b10 &
b1 #
b1 %
b101 $
#6000
b100 !
b100 '
b1 &
b10 #
b10 %
b110 $
#7000
b1000 !
b1000 '
b0 &
b11 #
b11 %
b111 $
#8000
b1000 $
