Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 09:42:08 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_threshold_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_threshold_accel_0_0 (xilinx.com:hls:threshold_accel:1.0) from (Rev. 2101240935) to (Rev. 2101240938)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_threshold_accel_0_0'.


-Upgrade has removed interface 'img_inp'

-Upgrade has removed interface 'img_out'

-Upgrade has added interface 'm_axi_gmem1' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'm_axi_gmem2' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 's_axi_control_r' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_threshold_accel_0_0'. These changes may impact your design.


-Upgrade has removed port 'img_inp_TDATA'

-Upgrade has removed port 'img_inp_TREADY'

-Upgrade has removed port 'img_inp_TVALID'

-Upgrade has removed port 'img_out_TDATA'

-Upgrade has removed port 'img_out_TREADY'

-Upgrade has removed port 'img_out_TVALID'

-Upgrade has added port 'm_axi_gmem1_ARADDR'

-Upgrade has added port 'm_axi_gmem1_ARBURST'

-Upgrade has added port 'm_axi_gmem1_ARCACHE'

-Upgrade has added port 'm_axi_gmem1_ARLEN'

-Upgrade has added port 'm_axi_gmem1_ARLOCK'

-Upgrade has added port 'm_axi_gmem1_ARPROT'

-Upgrade has added port 'm_axi_gmem1_ARQOS'

-Upgrade has added port 'm_axi_gmem1_ARREADY'

-Upgrade has added port 'm_axi_gmem1_ARREGION'

-Upgrade has added port 'm_axi_gmem1_ARSIZE'

-Upgrade has added port 'm_axi_gmem1_ARVALID'

-Upgrade has added port 'm_axi_gmem1_AWADDR'

-Upgrade has added port 'm_axi_gmem1_AWBURST'

-Upgrade has added port 'm_axi_gmem1_AWCACHE'

-Upgrade has added port 'm_axi_gmem1_AWLEN'

-Upgrade has added port 'm_axi_gmem1_AWLOCK'

-Upgrade has added port 'm_axi_gmem1_AWPROT'

-Upgrade has added port 'm_axi_gmem1_AWQOS'

-Upgrade has added port 'm_axi_gmem1_AWREADY'

-Upgrade has added port 'm_axi_gmem1_AWREGION'

-Upgrade has added port 'm_axi_gmem1_AWSIZE'

-Upgrade has added port 'm_axi_gmem1_AWVALID'

-Upgrade has added port 'm_axi_gmem1_BREADY'

-Upgrade has added port 'm_axi_gmem1_BRESP'

-Upgrade has added port 'm_axi_gmem1_BVALID'

-Upgrade has added port 'm_axi_gmem1_RDATA'

-Upgrade has added port 'm_axi_gmem1_RLAST'

-Upgrade has added port 'm_axi_gmem1_RREADY'

-Upgrade has added port 'm_axi_gmem1_RRESP'

-Upgrade has added port 'm_axi_gmem1_RVALID'

-Upgrade has added port 'm_axi_gmem1_WDATA'

-Upgrade has added port 'm_axi_gmem1_WLAST'

-Upgrade has added port 'm_axi_gmem1_WREADY'

-Upgrade has added port 'm_axi_gmem1_WSTRB'

-Upgrade has added port 'm_axi_gmem1_WVALID'

-Upgrade has added port 'm_axi_gmem2_ARADDR'

-Upgrade has added port 'm_axi_gmem2_ARBURST'

-Upgrade has added port 'm_axi_gmem2_ARCACHE'

-Upgrade has added port 'm_axi_gmem2_ARLEN'

-Upgrade has added port 'm_axi_gmem2_ARLOCK'

-Upgrade has added port 'm_axi_gmem2_ARPROT'

-Upgrade has added port 'm_axi_gmem2_ARQOS'

-Upgrade has added port 'm_axi_gmem2_ARREADY'

-Upgrade has added port 'm_axi_gmem2_ARREGION'

-Upgrade has added port 'm_axi_gmem2_ARSIZE'

-Upgrade has added port 'm_axi_gmem2_ARVALID'

-Upgrade has added port 'm_axi_gmem2_AWADDR'

-Upgrade has added port 'm_axi_gmem2_AWBURST'

-Upgrade has added port 'm_axi_gmem2_AWCACHE'

-Upgrade has added port 'm_axi_gmem2_AWLEN'

-Upgrade has added port 'm_axi_gmem2_AWLOCK'

-Upgrade has added port 'm_axi_gmem2_AWPROT'

-Upgrade has added port 'm_axi_gmem2_AWQOS'

-Upgrade has added port 'm_axi_gmem2_AWREADY'

-Upgrade has added port 'm_axi_gmem2_AWREGION'

-Upgrade has added port 'm_axi_gmem2_AWSIZE'

-Upgrade has added port 'm_axi_gmem2_AWVALID'

-Upgrade has added port 'm_axi_gmem2_BREADY'

-Upgrade has added port 'm_axi_gmem2_BRESP'

-Upgrade has added port 'm_axi_gmem2_BVALID'

-Upgrade has added port 'm_axi_gmem2_RDATA'

-Upgrade has added port 'm_axi_gmem2_RLAST'

-Upgrade has added port 'm_axi_gmem2_RREADY'

-Upgrade has added port 'm_axi_gmem2_RRESP'

-Upgrade has added port 'm_axi_gmem2_RVALID'

-Upgrade has added port 'm_axi_gmem2_WDATA'

-Upgrade has added port 'm_axi_gmem2_WLAST'

-Upgrade has added port 'm_axi_gmem2_WREADY'

-Upgrade has added port 'm_axi_gmem2_WSTRB'

-Upgrade has added port 'm_axi_gmem2_WVALID'

-Upgrade has added port 's_axi_control_r_ARADDR'

-Upgrade has added port 's_axi_control_r_ARREADY'

-Upgrade has added port 's_axi_control_r_ARVALID'

-Upgrade has added port 's_axi_control_r_AWADDR'

-Upgrade has added port 's_axi_control_r_AWREADY'

-Upgrade has added port 's_axi_control_r_AWVALID'

-Upgrade has added port 's_axi_control_r_BREADY'

-Upgrade has added port 's_axi_control_r_BRESP'

-Upgrade has added port 's_axi_control_r_BVALID'

-Upgrade has added port 's_axi_control_r_RDATA'

-Upgrade has added port 's_axi_control_r_RREADY'

-Upgrade has added port 's_axi_control_r_RRESP'

-Upgrade has added port 's_axi_control_r_RVALID'

-Upgrade has added port 's_axi_control_r_WDATA'

-Upgrade has added port 's_axi_control_r_WREADY'

-Upgrade has added port 's_axi_control_r_WSTRB'

-Upgrade has added port 's_axi_control_r_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'base_threshold_accel_0_0'. These changes may impact your design.


-Upgrade has added address block 's_axi_control_r/Reg'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 09:42:08 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_resize_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_resize_accel_0_0 (xilinx.com:hls:resize_accel:1.0) from (Rev. 2101240935) to (Rev. 2101240940)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_resize_accel_0_0'.


-Upgrade has removed interface 'img_inp'

-Upgrade has removed interface 'img_out'

-Upgrade has added interface 'm_axi_gmem1' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'm_axi_gmem2' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_resize_accel_0_0'. These changes may impact your design.


-Upgraded port 's_axi_control_ARADDR' width 7 differs from original width 6

-Upgraded port 's_axi_control_AWADDR' width 7 differs from original width 6

-Upgrade has removed port 'img_inp_TDATA'

-Upgrade has removed port 'img_inp_TREADY'

-Upgrade has removed port 'img_inp_TVALID'

-Upgrade has removed port 'img_out_TDATA'

-Upgrade has removed port 'img_out_TREADY'

-Upgrade has removed port 'img_out_TVALID'

-Upgrade has added port 'm_axi_gmem1_ARADDR'

-Upgrade has added port 'm_axi_gmem1_ARBURST'

-Upgrade has added port 'm_axi_gmem1_ARCACHE'

-Upgrade has added port 'm_axi_gmem1_ARLEN'

-Upgrade has added port 'm_axi_gmem1_ARLOCK'

-Upgrade has added port 'm_axi_gmem1_ARPROT'

-Upgrade has added port 'm_axi_gmem1_ARQOS'

-Upgrade has added port 'm_axi_gmem1_ARREADY'

-Upgrade has added port 'm_axi_gmem1_ARREGION'

-Upgrade has added port 'm_axi_gmem1_ARSIZE'

-Upgrade has added port 'm_axi_gmem1_ARVALID'

-Upgrade has added port 'm_axi_gmem1_AWADDR'

-Upgrade has added port 'm_axi_gmem1_AWBURST'

-Upgrade has added port 'm_axi_gmem1_AWCACHE'

-Upgrade has added port 'm_axi_gmem1_AWLEN'

-Upgrade has added port 'm_axi_gmem1_AWLOCK'

-Upgrade has added port 'm_axi_gmem1_AWPROT'

-Upgrade has added port 'm_axi_gmem1_AWQOS'

-Upgrade has added port 'm_axi_gmem1_AWREADY'

-Upgrade has added port 'm_axi_gmem1_AWREGION'

-Upgrade has added port 'm_axi_gmem1_AWSIZE'

-Upgrade has added port 'm_axi_gmem1_AWVALID'

-Upgrade has added port 'm_axi_gmem1_BREADY'

-Upgrade has added port 'm_axi_gmem1_BRESP'

-Upgrade has added port 'm_axi_gmem1_BVALID'

-Upgrade has added port 'm_axi_gmem1_RDATA'

-Upgrade has added port 'm_axi_gmem1_RLAST'

-Upgrade has added port 'm_axi_gmem1_RREADY'

-Upgrade has added port 'm_axi_gmem1_RRESP'

-Upgrade has added port 'm_axi_gmem1_RVALID'

-Upgrade has added port 'm_axi_gmem1_WDATA'

-Upgrade has added port 'm_axi_gmem1_WLAST'

-Upgrade has added port 'm_axi_gmem1_WREADY'

-Upgrade has added port 'm_axi_gmem1_WSTRB'

-Upgrade has added port 'm_axi_gmem1_WVALID'

-Upgrade has added port 'm_axi_gmem2_ARADDR'

-Upgrade has added port 'm_axi_gmem2_ARBURST'

-Upgrade has added port 'm_axi_gmem2_ARCACHE'

-Upgrade has added port 'm_axi_gmem2_ARLEN'

-Upgrade has added port 'm_axi_gmem2_ARLOCK'

-Upgrade has added port 'm_axi_gmem2_ARPROT'

-Upgrade has added port 'm_axi_gmem2_ARQOS'

-Upgrade has added port 'm_axi_gmem2_ARREADY'

-Upgrade has added port 'm_axi_gmem2_ARREGION'

-Upgrade has added port 'm_axi_gmem2_ARSIZE'

-Upgrade has added port 'm_axi_gmem2_ARVALID'

-Upgrade has added port 'm_axi_gmem2_AWADDR'

-Upgrade has added port 'm_axi_gmem2_AWBURST'

-Upgrade has added port 'm_axi_gmem2_AWCACHE'

-Upgrade has added port 'm_axi_gmem2_AWLEN'

-Upgrade has added port 'm_axi_gmem2_AWLOCK'

-Upgrade has added port 'm_axi_gmem2_AWPROT'

-Upgrade has added port 'm_axi_gmem2_AWQOS'

-Upgrade has added port 'm_axi_gmem2_AWREADY'

-Upgrade has added port 'm_axi_gmem2_AWREGION'

-Upgrade has added port 'm_axi_gmem2_AWSIZE'

-Upgrade has added port 'm_axi_gmem2_AWVALID'

-Upgrade has added port 'm_axi_gmem2_BREADY'

-Upgrade has added port 'm_axi_gmem2_BRESP'

-Upgrade has added port 'm_axi_gmem2_BVALID'

-Upgrade has added port 'm_axi_gmem2_RDATA'

-Upgrade has added port 'm_axi_gmem2_RLAST'

-Upgrade has added port 'm_axi_gmem2_RREADY'

-Upgrade has added port 'm_axi_gmem2_RRESP'

-Upgrade has added port 'm_axi_gmem2_RVALID'

-Upgrade has added port 'm_axi_gmem2_WDATA'

-Upgrade has added port 'm_axi_gmem2_WLAST'

-Upgrade has added port 'm_axi_gmem2_WREADY'

-Upgrade has added port 'm_axi_gmem2_WSTRB'

-Upgrade has added port 'm_axi_gmem2_WVALID'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 09:42:08 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_dilation_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_dilation_accel_0_0 (xilinx.com:hls:dilation_accel:1.0) from (Rev. 2101240935) to (Rev. 2101240941)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_dilation_accel_0_0'.


-Upgrade has removed interface 'img_inp'

-Upgrade has removed interface 'img_out'

-Upgrade has added interface 'm_axi_gmem1' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'm_axi_gmem2' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_dilation_accel_0_0'. These changes may impact your design.


-Upgraded port 's_axi_control_ARADDR' width 6 differs from original width 5

-Upgraded port 's_axi_control_AWADDR' width 6 differs from original width 5

-Upgrade has removed port 'img_inp_TDATA'

-Upgrade has removed port 'img_inp_TREADY'

-Upgrade has removed port 'img_inp_TVALID'

-Upgrade has removed port 'img_out_TDATA'

-Upgrade has removed port 'img_out_TREADY'

-Upgrade has removed port 'img_out_TVALID'

-Upgrade has added port 'm_axi_gmem1_ARADDR'

-Upgrade has added port 'm_axi_gmem1_ARBURST'

-Upgrade has added port 'm_axi_gmem1_ARCACHE'

-Upgrade has added port 'm_axi_gmem1_ARLEN'

-Upgrade has added port 'm_axi_gmem1_ARLOCK'

-Upgrade has added port 'm_axi_gmem1_ARPROT'

-Upgrade has added port 'm_axi_gmem1_ARQOS'

-Upgrade has added port 'm_axi_gmem1_ARREADY'

-Upgrade has added port 'm_axi_gmem1_ARREGION'

-Upgrade has added port 'm_axi_gmem1_ARSIZE'

-Upgrade has added port 'm_axi_gmem1_ARVALID'

-Upgrade has added port 'm_axi_gmem1_AWADDR'

-Upgrade has added port 'm_axi_gmem1_AWBURST'

-Upgrade has added port 'm_axi_gmem1_AWCACHE'

-Upgrade has added port 'm_axi_gmem1_AWLEN'

-Upgrade has added port 'm_axi_gmem1_AWLOCK'

-Upgrade has added port 'm_axi_gmem1_AWPROT'

-Upgrade has added port 'm_axi_gmem1_AWQOS'

-Upgrade has added port 'm_axi_gmem1_AWREADY'

-Upgrade has added port 'm_axi_gmem1_AWREGION'

-Upgrade has added port 'm_axi_gmem1_AWSIZE'

-Upgrade has added port 'm_axi_gmem1_AWVALID'

-Upgrade has added port 'm_axi_gmem1_BREADY'

-Upgrade has added port 'm_axi_gmem1_BRESP'

-Upgrade has added port 'm_axi_gmem1_BVALID'

-Upgrade has added port 'm_axi_gmem1_RDATA'

-Upgrade has added port 'm_axi_gmem1_RLAST'

-Upgrade has added port 'm_axi_gmem1_RREADY'

-Upgrade has added port 'm_axi_gmem1_RRESP'

-Upgrade has added port 'm_axi_gmem1_RVALID'

-Upgrade has added port 'm_axi_gmem1_WDATA'

-Upgrade has added port 'm_axi_gmem1_WLAST'

-Upgrade has added port 'm_axi_gmem1_WREADY'

-Upgrade has added port 'm_axi_gmem1_WSTRB'

-Upgrade has added port 'm_axi_gmem1_WVALID'

-Upgrade has added port 'm_axi_gmem2_ARADDR'

-Upgrade has added port 'm_axi_gmem2_ARBURST'

-Upgrade has added port 'm_axi_gmem2_ARCACHE'

-Upgrade has added port 'm_axi_gmem2_ARLEN'

-Upgrade has added port 'm_axi_gmem2_ARLOCK'

-Upgrade has added port 'm_axi_gmem2_ARPROT'

-Upgrade has added port 'm_axi_gmem2_ARQOS'

-Upgrade has added port 'm_axi_gmem2_ARREADY'

-Upgrade has added port 'm_axi_gmem2_ARREGION'

-Upgrade has added port 'm_axi_gmem2_ARSIZE'

-Upgrade has added port 'm_axi_gmem2_ARVALID'

-Upgrade has added port 'm_axi_gmem2_AWADDR'

-Upgrade has added port 'm_axi_gmem2_AWBURST'

-Upgrade has added port 'm_axi_gmem2_AWCACHE'

-Upgrade has added port 'm_axi_gmem2_AWLEN'

-Upgrade has added port 'm_axi_gmem2_AWLOCK'

-Upgrade has added port 'm_axi_gmem2_AWPROT'

-Upgrade has added port 'm_axi_gmem2_AWQOS'

-Upgrade has added port 'm_axi_gmem2_AWREADY'

-Upgrade has added port 'm_axi_gmem2_AWREGION'

-Upgrade has added port 'm_axi_gmem2_AWSIZE'

-Upgrade has added port 'm_axi_gmem2_AWVALID'

-Upgrade has added port 'm_axi_gmem2_BREADY'

-Upgrade has added port 'm_axi_gmem2_BRESP'

-Upgrade has added port 'm_axi_gmem2_BVALID'

-Upgrade has added port 'm_axi_gmem2_RDATA'

-Upgrade has added port 'm_axi_gmem2_RLAST'

-Upgrade has added port 'm_axi_gmem2_RREADY'

-Upgrade has added port 'm_axi_gmem2_RRESP'

-Upgrade has added port 'm_axi_gmem2_RVALID'

-Upgrade has added port 'm_axi_gmem2_WDATA'

-Upgrade has added port 'm_axi_gmem2_WLAST'

-Upgrade has added port 'm_axi_gmem2_WREADY'

-Upgrade has added port 'm_axi_gmem2_WSTRB'

-Upgrade has added port 'm_axi_gmem2_WVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'base_dilation_accel_0_0'. These changes may impact your design.


-Upgrade has added address space 'Data_m_axi_gmem1'

-Upgrade has added address space 'Data_m_axi_gmem2'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 09:36:14 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_resize_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_resize_accel_0_0 (xilinx.com:hls:resize_accel:1.0) from (Rev. 2101240529) to (Rev. 2101240935)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_resize_accel_0_0'. These changes may impact your design.


-Upgrade has removed port 'img_inp_TKEEP'

-Upgrade has removed port 'img_inp_TLAST'

-Upgrade has removed port 'img_inp_TSTRB'

-Upgrade has removed port 'img_out_TKEEP'

-Upgrade has removed port 'img_out_TLAST'

-Upgrade has removed port 'img_out_TSTRB'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 05:29:49 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_resize_accel_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_resize_accel_0_0 (xilinx.com:hls:resize_accel:1.0) from (Rev. 2101240502) to (Rev. 2101240529)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 05:03:14 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_resize_accel_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_resize_accel_0_0 (xilinx.com:hls:resize_accel:1.0) from (Rev. 2101240226) to (Rev. 2101240502)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 02:30:28 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_resize_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_resize_accel_0_0 (xilinx.com:hls:resize_accel:1.0) from (Rev. 2101240100) to (Rev. 2101240226)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_resize_accel_0_0'. These changes may impact your design.


-Upgrade has added port 'img_inp_TKEEP'

-Upgrade has added port 'img_inp_TLAST'

-Upgrade has added port 'img_inp_TSTRB'

-Upgrade has added port 'img_out_TKEEP'

-Upgrade has added port 'img_out_TLAST'

-Upgrade has added port 'img_out_TSTRB'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 02:30:28 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_dilation_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_dilation_accel_0_0 (xilinx.com:hls:dilation_accel:1.0) from (Rev. 2101240058) to (Rev. 2101240230)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_dilation_accel_0_0'. These changes may impact your design.


-Upgrade has added port 'img_inp_TKEEP'

-Upgrade has added port 'img_inp_TLAST'

-Upgrade has added port 'img_inp_TSTRB'

-Upgrade has added port 'img_out_TKEEP'

-Upgrade has added port 'img_out_TLAST'

-Upgrade has added port 'img_out_TSTRB'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 02:20:27 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_threshold_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_threshold_accel_0_0 (xilinx.com:hls:threshold_accel:1.0) from (Rev. 2101240059) to (Rev. 2101240220)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_threshold_accel_0_0'. These changes may impact your design.


-Upgrade has added port 'img_inp_TKEEP'

-Upgrade has added port 'img_inp_TLAST'

-Upgrade has added port 'img_inp_TSTRB'

-Upgrade has added port 'img_out_TKEEP'

-Upgrade has added port 'img_out_TLAST'

-Upgrade has added port 'img_out_TSTRB'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 01:00:47 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_threshold_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_threshold_accel_0_0 (xilinx.com:hls:threshold_accel:1.0) from (Rev. 2101230601) to (Rev. 2101240059)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_threshold_accel_0_0'.


-Upgrade has removed interface 'm_axi_gmem1'

-Upgrade has removed interface 'm_axi_gmem2'

-Upgrade has removed interface 's_axi_control_r'

-Upgrade has added interface 'img_inp' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'img_out' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_threshold_accel_0_0'. These changes may impact your design.


-Upgrade has removed port 'm_axi_gmem1_ARADDR'

-Upgrade has removed port 'm_axi_gmem1_ARBURST'

-Upgrade has removed port 'm_axi_gmem1_ARCACHE'

-Upgrade has removed port 'm_axi_gmem1_ARLEN'

-Upgrade has removed port 'm_axi_gmem1_ARLOCK'

-Upgrade has removed port 'm_axi_gmem1_ARPROT'

-Upgrade has removed port 'm_axi_gmem1_ARQOS'

-Upgrade has removed port 'm_axi_gmem1_ARREADY'

-Upgrade has removed port 'm_axi_gmem1_ARREGION'

-Upgrade has removed port 'm_axi_gmem1_ARSIZE'

-Upgrade has removed port 'm_axi_gmem1_ARVALID'

-Upgrade has removed port 'm_axi_gmem1_AWADDR'

-Upgrade has removed port 'm_axi_gmem1_AWBURST'

-Upgrade has removed port 'm_axi_gmem1_AWCACHE'

-Upgrade has removed port 'm_axi_gmem1_AWLEN'

-Upgrade has removed port 'm_axi_gmem1_AWLOCK'

-Upgrade has removed port 'm_axi_gmem1_AWPROT'

-Upgrade has removed port 'm_axi_gmem1_AWQOS'

-Upgrade has removed port 'm_axi_gmem1_AWREADY'

-Upgrade has removed port 'm_axi_gmem1_AWREGION'

-Upgrade has removed port 'm_axi_gmem1_AWSIZE'

-Upgrade has removed port 'm_axi_gmem1_AWVALID'

-Upgrade has removed port 'm_axi_gmem1_BREADY'

-Upgrade has removed port 'm_axi_gmem1_BRESP'

-Upgrade has removed port 'm_axi_gmem1_BVALID'

-Upgrade has removed port 'm_axi_gmem1_RDATA'

-Upgrade has removed port 'm_axi_gmem1_RLAST'

-Upgrade has removed port 'm_axi_gmem1_RREADY'

-Upgrade has removed port 'm_axi_gmem1_RRESP'

-Upgrade has removed port 'm_axi_gmem1_RVALID'

-Upgrade has removed port 'm_axi_gmem1_WDATA'

-Upgrade has removed port 'm_axi_gmem1_WLAST'

-Upgrade has removed port 'm_axi_gmem1_WREADY'

-Upgrade has removed port 'm_axi_gmem1_WSTRB'

-Upgrade has removed port 'm_axi_gmem1_WVALID'

-Upgrade has removed port 'm_axi_gmem2_ARADDR'

-Upgrade has removed port 'm_axi_gmem2_ARBURST'

-Upgrade has removed port 'm_axi_gmem2_ARCACHE'

-Upgrade has removed port 'm_axi_gmem2_ARLEN'

-Upgrade has removed port 'm_axi_gmem2_ARLOCK'

-Upgrade has removed port 'm_axi_gmem2_ARPROT'

-Upgrade has removed port 'm_axi_gmem2_ARQOS'

-Upgrade has removed port 'm_axi_gmem2_ARREADY'

-Upgrade has removed port 'm_axi_gmem2_ARREGION'

-Upgrade has removed port 'm_axi_gmem2_ARSIZE'

-Upgrade has removed port 'm_axi_gmem2_ARVALID'

-Upgrade has removed port 'm_axi_gmem2_AWADDR'

-Upgrade has removed port 'm_axi_gmem2_AWBURST'

-Upgrade has removed port 'm_axi_gmem2_AWCACHE'

-Upgrade has removed port 'm_axi_gmem2_AWLEN'

-Upgrade has removed port 'm_axi_gmem2_AWLOCK'

-Upgrade has removed port 'm_axi_gmem2_AWPROT'

-Upgrade has removed port 'm_axi_gmem2_AWQOS'

-Upgrade has removed port 'm_axi_gmem2_AWREADY'

-Upgrade has removed port 'm_axi_gmem2_AWREGION'

-Upgrade has removed port 'm_axi_gmem2_AWSIZE'

-Upgrade has removed port 'm_axi_gmem2_AWVALID'

-Upgrade has removed port 'm_axi_gmem2_BREADY'

-Upgrade has removed port 'm_axi_gmem2_BRESP'

-Upgrade has removed port 'm_axi_gmem2_BVALID'

-Upgrade has removed port 'm_axi_gmem2_RDATA'

-Upgrade has removed port 'm_axi_gmem2_RLAST'

-Upgrade has removed port 'm_axi_gmem2_RREADY'

-Upgrade has removed port 'm_axi_gmem2_RRESP'

-Upgrade has removed port 'm_axi_gmem2_RVALID'

-Upgrade has removed port 'm_axi_gmem2_WDATA'

-Upgrade has removed port 'm_axi_gmem2_WLAST'

-Upgrade has removed port 'm_axi_gmem2_WREADY'

-Upgrade has removed port 'm_axi_gmem2_WSTRB'

-Upgrade has removed port 'm_axi_gmem2_WVALID'

-Upgrade has removed port 's_axi_control_r_ARADDR'

-Upgrade has removed port 's_axi_control_r_ARREADY'

-Upgrade has removed port 's_axi_control_r_ARVALID'

-Upgrade has removed port 's_axi_control_r_AWADDR'

-Upgrade has removed port 's_axi_control_r_AWREADY'

-Upgrade has removed port 's_axi_control_r_AWVALID'

-Upgrade has removed port 's_axi_control_r_BREADY'

-Upgrade has removed port 's_axi_control_r_BRESP'

-Upgrade has removed port 's_axi_control_r_BVALID'

-Upgrade has removed port 's_axi_control_r_RDATA'

-Upgrade has removed port 's_axi_control_r_RREADY'

-Upgrade has removed port 's_axi_control_r_RRESP'

-Upgrade has removed port 's_axi_control_r_RVALID'

-Upgrade has removed port 's_axi_control_r_WDATA'

-Upgrade has removed port 's_axi_control_r_WREADY'

-Upgrade has removed port 's_axi_control_r_WSTRB'

-Upgrade has removed port 's_axi_control_r_WVALID'

-Upgrade has added port 'img_inp_TDATA'

-Upgrade has added port 'img_inp_TREADY'

-Upgrade has added port 'img_inp_TVALID'

-Upgrade has added port 'img_out_TDATA'

-Upgrade has added port 'img_out_TREADY'

-Upgrade has added port 'img_out_TVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'base_threshold_accel_0_0'. These changes may impact your design.


-Upgrade has removed address block 's_axi_control_r/Reg'

-Upgrade has removed address space 'Data_m_axi_gmem1'

-Upgrade has removed address space 'Data_m_axi_gmem2'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_GMEM1_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM1_ID_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_DATA_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_GMEM1_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM1_AWUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_WUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_BUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_ARUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_RUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_USER_VALUE' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_GMEM1_PROT_VALUE' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_GMEM1_CACHE_VALUE' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '"0011"'

Parameter 'C_M_AXI_GMEM2_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM2_ID_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_DATA_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_GMEM2_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM2_AWUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_WUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_BUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_ARUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_RUSER_WIDTH' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_USER_VALUE' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_GMEM2_PROT_VALUE' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_GMEM2_CACHE_VALUE' is no longer present on the upgraded IP 'base_threshold_accel_0_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:threshold_accel:1.0 -user_name base_threshold_accel_0_0
set_property -dict "\
  CONFIG.Component_Name {base_threshold_accel_0_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_control:s_axi_control_r:m_axi_gmem1:m_axi_gmem2} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {base_ps7_0_0_FCLK_CLK0} \
  CONFIG.ap_clk.FREQ_HZ {100000000} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {5} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {1176} \
  CONFIG.machine {64} \
  CONFIG.s_axi_control.ADDR_WIDTH {6} \
  CONFIG.s_axi_control.ARUSER_WIDTH {0} \
  CONFIG.s_axi_control.AWUSER_WIDTH {0} \
  CONFIG.s_axi_control.BUSER_WIDTH {0} \
  CONFIG.s_axi_control.CLK_DOMAIN {base_ps7_0_0_FCLK_CLK0} \
  CONFIG.s_axi_control.DATA_WIDTH {32} \
  CONFIG.s_axi_control.FREQ_HZ {100000000} \
  CONFIG.s_axi_control.HAS_BRESP {1} \
  CONFIG.s_axi_control.HAS_BURST {0} \
  CONFIG.s_axi_control.HAS_CACHE {0} \
  CONFIG.s_axi_control.HAS_LOCK {0} \
  CONFIG.s_axi_control.HAS_PROT {0} \
  CONFIG.s_axi_control.HAS_QOS {0} \
  CONFIG.s_axi_control.HAS_REGION {0} \
  CONFIG.s_axi_control.HAS_RRESP {1} \
  CONFIG.s_axi_control.HAS_WSTRB {1} \
  CONFIG.s_axi_control.ID_WIDTH {0} \
  CONFIG.s_axi_control.INSERT_VIP {0} \
  CONFIG.s_axi_control.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_control.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_control.NUM_READ_THREADS {1} \
  CONFIG.s_axi_control.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_control.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_control.PHASE {0.000} \
  CONFIG.s_axi_control.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_control.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_control.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_control.RUSER_WIDTH {0} \
  CONFIG.s_axi_control.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_control.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_control.WUSER_WIDTH {0} " [get_ips base_threshold_accel_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 01:00:47 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_resize_accel_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_resize_accel_0_0 (xilinx.com:hls:resize_accel:1.0) from (Rev. 2101240050) to (Rev. 2101240100)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 01:00:47 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_dilation_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_dilation_accel_0_0 (xilinx.com:hls:dilation_accel:1.0) from (Rev. 2101230602) to (Rev. 2101240058)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_dilation_accel_0_0'.


-Upgrade has removed interface 'm_axi_gmem1'

-Upgrade has removed interface 'm_axi_gmem2'

-Upgrade has added interface 'img_inp' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'img_out' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_dilation_accel_0_0'. These changes may impact your design.


-Upgraded port 's_axi_control_ARADDR' width 5 differs from original width 6

-Upgraded port 's_axi_control_AWADDR' width 5 differs from original width 6

-Upgrade has removed port 'm_axi_gmem1_ARADDR'

-Upgrade has removed port 'm_axi_gmem1_ARBURST'

-Upgrade has removed port 'm_axi_gmem1_ARCACHE'

-Upgrade has removed port 'm_axi_gmem1_ARLEN'

-Upgrade has removed port 'm_axi_gmem1_ARLOCK'

-Upgrade has removed port 'm_axi_gmem1_ARPROT'

-Upgrade has removed port 'm_axi_gmem1_ARQOS'

-Upgrade has removed port 'm_axi_gmem1_ARREADY'

-Upgrade has removed port 'm_axi_gmem1_ARREGION'

-Upgrade has removed port 'm_axi_gmem1_ARSIZE'

-Upgrade has removed port 'm_axi_gmem1_ARVALID'

-Upgrade has removed port 'm_axi_gmem1_AWADDR'

-Upgrade has removed port 'm_axi_gmem1_AWBURST'

-Upgrade has removed port 'm_axi_gmem1_AWCACHE'

-Upgrade has removed port 'm_axi_gmem1_AWLEN'

-Upgrade has removed port 'm_axi_gmem1_AWLOCK'

-Upgrade has removed port 'm_axi_gmem1_AWPROT'

-Upgrade has removed port 'm_axi_gmem1_AWQOS'

-Upgrade has removed port 'm_axi_gmem1_AWREADY'

-Upgrade has removed port 'm_axi_gmem1_AWREGION'

-Upgrade has removed port 'm_axi_gmem1_AWSIZE'

-Upgrade has removed port 'm_axi_gmem1_AWVALID'

-Upgrade has removed port 'm_axi_gmem1_BREADY'

-Upgrade has removed port 'm_axi_gmem1_BRESP'

-Upgrade has removed port 'm_axi_gmem1_BVALID'

-Upgrade has removed port 'm_axi_gmem1_RDATA'

-Upgrade has removed port 'm_axi_gmem1_RLAST'

-Upgrade has removed port 'm_axi_gmem1_RREADY'

-Upgrade has removed port 'm_axi_gmem1_RRESP'

-Upgrade has removed port 'm_axi_gmem1_RVALID'

-Upgrade has removed port 'm_axi_gmem1_WDATA'

-Upgrade has removed port 'm_axi_gmem1_WLAST'

-Upgrade has removed port 'm_axi_gmem1_WREADY'

-Upgrade has removed port 'm_axi_gmem1_WSTRB'

-Upgrade has removed port 'm_axi_gmem1_WVALID'

-Upgrade has removed port 'm_axi_gmem2_ARADDR'

-Upgrade has removed port 'm_axi_gmem2_ARBURST'

-Upgrade has removed port 'm_axi_gmem2_ARCACHE'

-Upgrade has removed port 'm_axi_gmem2_ARLEN'

-Upgrade has removed port 'm_axi_gmem2_ARLOCK'

-Upgrade has removed port 'm_axi_gmem2_ARPROT'

-Upgrade has removed port 'm_axi_gmem2_ARQOS'

-Upgrade has removed port 'm_axi_gmem2_ARREADY'

-Upgrade has removed port 'm_axi_gmem2_ARREGION'

-Upgrade has removed port 'm_axi_gmem2_ARSIZE'

-Upgrade has removed port 'm_axi_gmem2_ARVALID'

-Upgrade has removed port 'm_axi_gmem2_AWADDR'

-Upgrade has removed port 'm_axi_gmem2_AWBURST'

-Upgrade has removed port 'm_axi_gmem2_AWCACHE'

-Upgrade has removed port 'm_axi_gmem2_AWLEN'

-Upgrade has removed port 'm_axi_gmem2_AWLOCK'

-Upgrade has removed port 'm_axi_gmem2_AWPROT'

-Upgrade has removed port 'm_axi_gmem2_AWQOS'

-Upgrade has removed port 'm_axi_gmem2_AWREADY'

-Upgrade has removed port 'm_axi_gmem2_AWREGION'

-Upgrade has removed port 'm_axi_gmem2_AWSIZE'

-Upgrade has removed port 'm_axi_gmem2_AWVALID'

-Upgrade has removed port 'm_axi_gmem2_BREADY'

-Upgrade has removed port 'm_axi_gmem2_BRESP'

-Upgrade has removed port 'm_axi_gmem2_BVALID'

-Upgrade has removed port 'm_axi_gmem2_RDATA'

-Upgrade has removed port 'm_axi_gmem2_RLAST'

-Upgrade has removed port 'm_axi_gmem2_RREADY'

-Upgrade has removed port 'm_axi_gmem2_RRESP'

-Upgrade has removed port 'm_axi_gmem2_RVALID'

-Upgrade has removed port 'm_axi_gmem2_WDATA'

-Upgrade has removed port 'm_axi_gmem2_WLAST'

-Upgrade has removed port 'm_axi_gmem2_WREADY'

-Upgrade has removed port 'm_axi_gmem2_WSTRB'

-Upgrade has removed port 'm_axi_gmem2_WVALID'

-Upgrade has added port 'img_inp_TDATA'

-Upgrade has added port 'img_inp_TREADY'

-Upgrade has added port 'img_inp_TVALID'

-Upgrade has added port 'img_out_TDATA'

-Upgrade has added port 'img_out_TREADY'

-Upgrade has added port 'img_out_TVALID'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'base_dilation_accel_0_0'. These changes may impact your design.


-Upgrade has removed address space 'Data_m_axi_gmem1'

-Upgrade has removed address space 'Data_m_axi_gmem2'


5. Customization warnings
-------------------------

Parameter 'C_M_AXI_GMEM1_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM1_ID_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_DATA_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_GMEM1_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM1_AWUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_WUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_BUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_ARUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_RUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM1_USER_VALUE' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_GMEM1_PROT_VALUE' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_GMEM1_CACHE_VALUE' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '"0011"'

Parameter 'C_M_AXI_GMEM2_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM2_ID_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_DATA_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '32'

Parameter 'C_M_AXI_GMEM2_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to 'false'

Parameter 'C_M_AXI_GMEM2_AWUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_WUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_BUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_ARUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_RUSER_WIDTH' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '1'

Parameter 'C_M_AXI_GMEM2_USER_VALUE' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_GMEM2_PROT_VALUE' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '"000"'

Parameter 'C_M_AXI_GMEM2_CACHE_VALUE' is no longer present on the upgraded IP 'base_dilation_accel_0_0', and cannot be set to '"0011"'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:dilation_accel:1.0 -user_name base_dilation_accel_0_0
set_property -dict "\
  CONFIG.C_M_AXI_GMEM3_ARUSER_WIDTH {1} \
  CONFIG.C_M_AXI_GMEM3_AWUSER_WIDTH {1} \
  CONFIG.C_M_AXI_GMEM3_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_GMEM3_CACHE_VALUE {"0011"} \
  CONFIG.C_M_AXI_GMEM3_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_GMEM3_ENABLE_ID_PORTS {false} \
  CONFIG.C_M_AXI_GMEM3_ENABLE_USER_PORTS {false} \
  CONFIG.C_M_AXI_GMEM3_ID_WIDTH {1} \
  CONFIG.C_M_AXI_GMEM3_PROT_VALUE {"000"} \
  CONFIG.C_M_AXI_GMEM3_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_GMEM3_USER_VALUE {0x00000000} \
  CONFIG.C_M_AXI_GMEM3_WUSER_WIDTH {1} \
  CONFIG.Component_Name {base_dilation_accel_0_0} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_control:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {base_ps7_0_0_FCLK_CLK0} \
  CONFIG.ap_clk.FREQ_HZ {100000000} \
  CONFIG.ap_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.height.LAYERED_METADATA {undef} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {33} \
  CONFIG.m_axi_gmem3.ADDR_WIDTH {64} \
  CONFIG.m_axi_gmem3.ARUSER_WIDTH {0} \
  CONFIG.m_axi_gmem3.AWUSER_WIDTH {0} \
  CONFIG.m_axi_gmem3.BUSER_WIDTH {0} \
  CONFIG.m_axi_gmem3.CLK_DOMAIN {base_ps7_0_0_FCLK_CLK0} \
  CONFIG.m_axi_gmem3.DATA_WIDTH {32} \
  CONFIG.m_axi_gmem3.FREQ_HZ {100000000} \
  CONFIG.m_axi_gmem3.HAS_BRESP {1} \
  CONFIG.m_axi_gmem3.HAS_BURST {0} \
  CONFIG.m_axi_gmem3.HAS_CACHE {1} \
  CONFIG.m_axi_gmem3.HAS_LOCK {1} \
  CONFIG.m_axi_gmem3.HAS_PROT {1} \
  CONFIG.m_axi_gmem3.HAS_QOS {1} \
  CONFIG.m_axi_gmem3.HAS_REGION {1} \
  CONFIG.m_axi_gmem3.HAS_RRESP {1} \
  CONFIG.m_axi_gmem3.HAS_WSTRB {1} \
  CONFIG.m_axi_gmem3.ID_WIDTH {0} \
  CONFIG.m_axi_gmem3.INSERT_VIP {0} \
  CONFIG.m_axi_gmem3.MAX_BURST_LENGTH {256} \
  CONFIG.m_axi_gmem3.MAX_READ_BURST_LENGTH {16} \
  CONFIG.m_axi_gmem3.MAX_WRITE_BURST_LENGTH {16} \
  CONFIG.m_axi_gmem3.NUM_READ_OUTSTANDING {16} \
  CONFIG.m_axi_gmem3.NUM_READ_THREADS {1} \
  CONFIG.m_axi_gmem3.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.m_axi_gmem3.NUM_WRITE_THREADS {1} \
  CONFIG.m_axi_gmem3.PHASE {0.000} \
  CONFIG.m_axi_gmem3.PROTOCOL {AXI4} \
  CONFIG.m_axi_gmem3.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.m_axi_gmem3.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_gmem3.RUSER_WIDTH {0} \
  CONFIG.m_axi_gmem3.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_axi_gmem3.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_axi_gmem3.WUSER_WIDTH {0} \
  CONFIG.machine {64} \
  CONFIG.s_axi_control.ADDR_WIDTH {6} \
  CONFIG.s_axi_control.ARUSER_WIDTH {0} \
  CONFIG.s_axi_control.AWUSER_WIDTH {0} \
  CONFIG.s_axi_control.BUSER_WIDTH {0} \
  CONFIG.s_axi_control.CLK_DOMAIN {base_ps7_0_0_FCLK_CLK0} \
  CONFIG.s_axi_control.DATA_WIDTH {32} \
  CONFIG.s_axi_control.FREQ_HZ {100000000} \
  CONFIG.s_axi_control.HAS_BRESP {1} \
  CONFIG.s_axi_control.HAS_BURST {0} \
  CONFIG.s_axi_control.HAS_CACHE {0} \
  CONFIG.s_axi_control.HAS_LOCK {0} \
  CONFIG.s_axi_control.HAS_PROT {0} \
  CONFIG.s_axi_control.HAS_QOS {0} \
  CONFIG.s_axi_control.HAS_REGION {0} \
  CONFIG.s_axi_control.HAS_RRESP {1} \
  CONFIG.s_axi_control.HAS_WSTRB {1} \
  CONFIG.s_axi_control.ID_WIDTH {0} \
  CONFIG.s_axi_control.INSERT_VIP {0} \
  CONFIG.s_axi_control.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_control.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_control.NUM_READ_THREADS {1} \
  CONFIG.s_axi_control.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_control.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_control.PHASE {0.000} \
  CONFIG.s_axi_control.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_control.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_control.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_control.RUSER_WIDTH {0} \
  CONFIG.s_axi_control.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_control.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_control.WUSER_WIDTH {0} \
  CONFIG.width.LAYERED_METADATA {undef} " [get_ips base_dilation_accel_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 00:51:09 2021
| Host         : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_resize_accel_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_resize_accel_0_0 (xilinx.com:hls:resize_accel:1.0) from (Rev. 2101240033) to (Rev. 2101240050)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_resize_accel_0_0'.


-Upgraded interface 'img_inp' (xilinx.com:interface:axis:1.0) differs from original interface 'xilinx.com:signal:data:1.0'

-Upgraded interface 'img_out' (xilinx.com:interface:axis:1.0) differs from original interface 'xilinx.com:signal:data:1.0'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_resize_accel_0_0'. These changes may impact your design.


-Upgrade has removed port 'img_inp'

-Upgrade has removed port 'img_out'

-Upgrade has removed port 'img_out_ap_vld'

-Upgrade has added port 'img_inp_TDATA'

-Upgrade has added port 'img_inp_TREADY'

-Upgrade has added port 'img_inp_TVALID'

-Upgrade has added port 'img_out_TDATA'

-Upgrade has added port 'img_out_TREADY'

-Upgrade has added port 'img_out_TVALID'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 26 17:49:42 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_cnn_top_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_cnn_top_0_0 (xilinx.com:user:cnn_top:1.0) from (Rev. 3) to (Rev. 4)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'base_cnn_top_0_0'.


-Upgrade has added interface 'BRAM_PORTA' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM_PORTB' (xilinx.com:interface:bram:1.0)







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 17 19:11:24 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the conversion of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10 (Rev. 28)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 17 18:45:37 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the conversion of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10 (Rev. 28)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 17 18:38:53 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the conversion of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10 (Rev. 28)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 17 18:33:53 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the conversion of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10 (Rev. 28)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 17 18:02:50 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10) from (Rev. 27) to (Rev. 28)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 16 22:33:30 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10) from (Rev. 26) to (Rev. 27)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 16 22:26:02 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10) from (Rev. 25) to (Rev. 26)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 16 21:56:53 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_model_top_0_0 (xilinx.com:user:gesture_model_top:2.10) from (Rev. 24) to (Rev. 25)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 11 11:06:31 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_1_0'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_model_1_0 from xilinx.com:user:gesture_model:1.4 (Rev. 6) to xilinx.com:user:gesture_model:1.5 (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 11 11:01:37 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_gesture_model_1_0 from xilinx.com:user:gesture_model:1.3 (Rev. 5) to xilinx.com:user:gesture_model:1.4 (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'base_gesture_model_1_0'. These changes may impact your design.


-Upgrade has removed port 'dma0_mm2s_axis_tstrb'

-Upgrade has removed port 'dma0_s2mm_axis_tstrb'

-Upgrade has removed port 'dma1_mm2s_axis_tstrb'

-Upgrade has added port 'dma0_mm2s_axis_tkeep'

-Upgrade has added port 'dma0_s2mm_axis_tkeep'

-Upgrade has added port 'dma1_mm2s_axis_tkeep'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 11 10:57:02 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_1_0'

1. Summary
----------

SUCCESS in the conversion of base_gesture_model_1_0 (xilinx.com:user:gesture_model:1.3 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 11 10:16:36 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_1_0'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_model_1_0 from xilinx.com:user:gesture_model:1.2 (Rev. 4) to xilinx.com:user:gesture_model:1.3 (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 11 10:08:55 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_model_1_0'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_model_1_0 from xilinx.com:user:gesture_model:1.1 (Rev. 3) to xilinx.com:user:gesture_model:1.2 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec  8 15:58:29 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_top_0_2'

1. Summary
----------

SUCCESS in the upgrade of base_gesture_top_0_2 (xilinx.com:user:gesture_top:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  7 14:15:34 2021
| Host         : DESKTOP-I47353D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_gesture_top_0_1'

1. Summary
----------

SUCCESS in the conversion of base_gesture_top_0_1 (xilinx.com:user:gesture_top:1.0 (Rev. 2)) to Vivado generation flows.

