

================================================================
== Vivado HLS Report for 'moyenneXY'
================================================================
* Date:           Mon Feb 17 15:38:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Peason
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.434|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  130|  130|   40|   40| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|      8|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      5|   1109|   1705|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    412|    -|
|Register         |        -|      -|   1164|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      5|   2273|   2125|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      6|      6|     12|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8  |pearson_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |pearson_fdiv_32ns_32ns_32_16_1_U10         |pearson_fdiv_32ns_32ns_32_16_1          |        0|      0|  761|  994|    0|
    |pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9   |pearson_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                        |        0|      5| 1109| 1705|    0|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage10_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|   8|           4|           5|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  181|         41|    1|         41|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |    9|          2|    1|          2|
    |grp_fu_54_p0             |   27|          5|   32|        160|
    |grp_fu_54_p1             |   97|         20|   32|        640|
    |grp_fu_59_p0             |   38|          7|   32|        224|
    |grp_fu_59_p1             |   33|          6|   32|        192|
    |mat_blk_n_AR             |    9|          2|    1|          2|
    |mat_blk_n_R              |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  412|         87|  133|       1265|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  40|   0|   40|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |mat_addr_read_38_reg_206      |  32|   0|   32|          0|
    |reg_104                       |  32|   0|   32|          0|
    |reg_109                       |  32|   0|   32|          0|
    |reg_114                       |  32|   0|   32|          0|
    |reg_119                       |  32|   0|   32|          0|
    |reg_68                        |  32|   0|   32|          0|
    |reg_74                        |  32|   0|   32|          0|
    |reg_80                        |  32|   0|   32|          0|
    |reg_86                        |  32|   0|   32|          0|
    |reg_92                        |  32|   0|   32|          0|
    |reg_98                        |  32|   0|   32|          0|
    |somme_19_reg_226              |  32|   0|   32|          0|
    |tmp_10_reg_176                |  32|   0|   32|          0|
    |tmp_11_reg_181                |  32|   0|   32|          0|
    |tmp_12_reg_186                |  32|   0|   32|          0|
    |tmp_12_reg_186_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_13_reg_191                |  32|   0|   32|          0|
    |tmp_13_reg_191_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_14_reg_196                |  32|   0|   32|          0|
    |tmp_14_reg_196_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_15_reg_201                |  32|   0|   32|          0|
    |tmp_15_reg_201_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_16_reg_211                |  32|   0|   32|          0|
    |tmp_16_reg_211_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_17_reg_216                |  32|   0|   32|          0|
    |tmp_17_reg_216_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_18_reg_221                |  32|   0|   32|          0|
    |tmp_18_reg_221_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_2_reg_141                 |  32|   0|   32|          0|
    |tmp_4_reg_146                 |  32|   0|   32|          0|
    |tmp_6_reg_151                 |  32|   0|   32|          0|
    |tmp_7_reg_156                 |  32|   0|   32|          0|
    |tmp_8_reg_161                 |  32|   0|   32|          0|
    |tmp_9_reg_166                 |  32|   0|   32|          0|
    |tmp_s_reg_171                 |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1164|   0| 1164|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_return           | out |   32| ap_ctrl_hs |   moyenneXY  | return value |
|mat_blk_n_AR        | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|mat_blk_n_R         | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|m_axi_mat_AWVALID   | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWREADY   |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWADDR    | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWID      | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWLEN     | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWSIZE    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWBURST   | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWLOCK    | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWCACHE   | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWPROT    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWQOS     | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWREGION  | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWUSER    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WVALID    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WREADY    |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WDATA     | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WSTRB     | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WLAST     | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WID       | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WUSER     | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARVALID   | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARREADY   |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARADDR    | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARID      | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARLEN     | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARSIZE    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARBURST   | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARLOCK    | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARCACHE   | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARPROT    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARQOS     | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARREGION  | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARUSER    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RVALID    |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RREADY    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RDATA     |  in |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RLAST     |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RID       |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RUSER     |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RRESP     |  in |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BVALID    |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BREADY    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BRESP     |  in |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BID       |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BUSER     |  in |    1|    m_axi   |      mat     |    pointer   |
|mat_offset          |  in |   30|   ap_none  |  mat_offset  |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

