Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Aug 26 13:37:54 2022
| Host         : ASOPTEREAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.204        0.000                      0                  141        0.174        0.000                      0                  141        3.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.204        0.000                      0                  141        0.174        0.000                      0                  141        3.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 m_db_btn/IDX[1].count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].data_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.197ns (27.521%)  route 3.152ns (72.479%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.651     5.285    m_db_btn/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.419     5.704 r  m_db_btn/IDX[1].count_reg[4]/Q
                         net (fo=4, routed)           0.978     6.683    m_db_btn/IDX[1].count_reg[4]
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.299     6.982 r  m_db_btn/IDX[1].data_i_3/O
                         net (fo=1, routed)           0.557     7.538    m_db_btn/IDX[1].data_i_3_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.119     7.657 r  m_db_btn/IDX[1].data_i_2/O
                         net (fo=3, routed)           1.092     8.749    m_db_btn/IDX[1].data0__8
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.360     9.109 r  m_db_btn/IDX[1].data_i_1/O
                         net (fo=1, routed)           0.525     9.635    m_db_btn/IDX[1].data
    SLICE_X39Y66         FDRE                                         r  m_db_btn/IDX[1].data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.555    12.913    m_db_btn/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  m_db_btn/IDX[1].data_reg/C
                         clock pessimism              0.391    13.303    
                         clock uncertainty           -0.035    13.268    
    SLICE_X39Y66         FDRE (Setup_fdre_C_CE)      -0.429    12.839    m_db_btn/IDX[1].data_reg
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.890ns (22.078%)  route 3.141ns (77.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.791     9.400    led_shift[3]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    12.916    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[4]/C
                         clock pessimism              0.429    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    12.785    cd_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.890ns (22.078%)  route 3.141ns (77.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.791     9.400    led_shift[3]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    12.916    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[5]/C
                         clock pessimism              0.429    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    12.785    cd_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.890ns (22.078%)  route 3.141ns (77.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.791     9.400    led_shift[3]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    12.916    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[6]/C
                         clock pessimism              0.429    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    12.785    cd_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.890ns (22.078%)  route 3.141ns (77.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.791     9.400    led_shift[3]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    12.916    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  cd_count_reg[7]/C
                         clock pessimism              0.429    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    12.785    cd_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.393%)  route 3.084ns (77.607%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.734     9.344    led_shift[3]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  cd_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.552    12.910    clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  cd_count_reg[24]/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y69         FDRE (Setup_fdre_C_R)       -0.524    12.779    cd_count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.393%)  route 3.084ns (77.607%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.734     9.344    led_shift[3]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  cd_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.552    12.910    clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  cd_count_reg[25]/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y69         FDRE (Setup_fdre_C_R)       -0.524    12.779    cd_count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.784%)  route 3.016ns (77.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.666     9.275    led_shift[3]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    12.916    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[0]/C
                         clock pessimism              0.454    13.369    
                         clock uncertainty           -0.035    13.334    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.524    12.810    cd_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.784%)  route 3.016ns (77.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.666     9.275    led_shift[3]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    12.916    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[1]/C
                         clock pessimism              0.454    13.369    
                         clock uncertainty           -0.035    13.334    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.524    12.810    cd_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 cd_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.784%)  route 3.016ns (77.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.735     5.369    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cd_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.744    cd_count_reg[2]
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.868 r  led_shift[3]_i_9/O
                         net (fo=1, routed)           0.950     7.818    led_shift[3]_i_9_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.942 r  led_shift[3]_i_2/O
                         net (fo=1, routed)           0.543     8.485    led_shift[3]_i_2_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.609 r  led_shift[3]_i_1/O
                         net (fo=30, routed)          0.666     9.275    led_shift[3]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558    12.916    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  cd_count_reg[2]/C
                         clock pessimism              0.454    13.369    
                         clock uncertainty           -0.035    13.334    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.524    12.810    cd_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].transitioning_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.459    m_db_btn/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  m_db_btn/IDX[1].data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  m_db_btn/IDX[1].data_reg/Q
                         net (fo=7, routed)           0.121     1.722    m_db_btn/db_btn[1]
    SLICE_X38Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.767 r  m_db_btn/IDX[1].transitioning_i_1/O
                         net (fo=1, routed)           0.000     1.767    m_db_btn/IDX[1].transitioning_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m_db_btn/IDX[1].transitioning_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.974    m_db_btn/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  m_db_btn/IDX[1].transitioning_reg/C
                         clock pessimism             -0.502     1.472    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.120     1.592    m_db_btn/IDX[1].transitioning_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 m_pwm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_pwm/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.966%)  route 0.141ns (43.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.460    m_pwm/clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  m_pwm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  m_pwm/count_reg[3]/Q
                         net (fo=8, routed)           0.141     1.742    m_pwm/count_reg[3]
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  m_pwm/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    m_pwm/p_0_in__1[5]
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[5]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.121     1.596    m_pwm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[0].data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[0].transitioning_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.461    m_db_btn/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  m_db_btn/IDX[0].data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  m_db_btn/IDX[0].data_reg/Q
                         net (fo=7, routed)           0.110     1.712    m_db_btn/db_btn[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.757 r  m_db_btn/IDX[0].transitioning_i_1/O
                         net (fo=1, routed)           0.000     1.757    m_db_btn/IDX[0].transitioning_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  m_db_btn/IDX[0].transitioning_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  m_db_btn/IDX[0].transitioning_reg/C
                         clock pessimism             -0.502     1.474    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092     1.566    m_db_btn/IDX[0].transitioning_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 led_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  led_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  led_shift_reg[3]/Q
                         net (fo=1, routed)           0.121     1.724    p_1_in[0]
    SLICE_X40Y64         FDRE                                         r  led_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.978    clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  led_shift_reg[0]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.070     1.532    led_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 m_pwm/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_pwm/r_duty_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.460    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     1.624 f  m_pwm/count_reg[5]/Q
                         net (fo=6, routed)           0.096     1.720    m_pwm/count_reg[5]
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.765 r  m_pwm/r_duty[6]_i_1/O
                         net (fo=1, routed)           0.000     1.765    m_pwm/r_duty[6]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  m_pwm/r_duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    m_pwm/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  m_pwm/r_duty_reg[6]/C
                         clock pessimism             -0.503     1.473    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.092     1.565    m_pwm/r_duty_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[0].count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[0].count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.461    m_db_btn/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  m_db_btn/IDX[0].count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  m_db_btn/IDX[0].count_reg[0]/Q
                         net (fo=8, routed)           0.133     1.735    m_db_btn/IDX[0].count_reg[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  m_db_btn/IDX[0].count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    m_db_btn/p_0_in[5]
    SLICE_X43Y66         FDRE                                         r  m_db_btn/IDX[0].count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    m_db_btn/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  m_db_btn/IDX[0].count_reg[5]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.092     1.553    m_db_btn/IDX[0].count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.430%)  route 0.144ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.553     1.431    m_db_btn/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  m_db_btn/IDX[1].count_reg[2]/Q
                         net (fo=6, routed)           0.144     1.716    m_db_btn/IDX[1].count_reg[2]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  m_db_btn/IDX[1].count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.761    m_db_btn/p_0_in__0[5]
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.820     1.945    m_db_btn/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[5]/C
                         clock pessimism             -0.514     1.431    
    SLICE_X33Y67         FDRE (Hold_fdre_C_D)         0.092     1.523    m_db_btn/IDX[1].count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.251ns (67.239%)  route 0.122ns (32.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.553     1.431    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  m_db_btn/IDX[1].count_reg[7]/Q
                         net (fo=4, routed)           0.122     1.701    m_db_btn/IDX[1].count_reg[7]
    SLICE_X34Y67         LUT5 (Prop_lut5_I0_O)        0.103     1.804 r  m_db_btn/IDX[1].count[9]_i_3/O
                         net (fo=1, routed)           0.000     1.804    m_db_btn/p_0_in__0[9]
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.821     1.946    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[9]/C
                         clock pessimism             -0.515     1.431    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.131     1.562    m_db_btn/IDX[1].count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[0].count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[0].count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.460    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  m_db_btn/IDX[0].count_reg[6]/Q
                         net (fo=5, routed)           0.169     1.770    m_db_btn/IDX[0].count_reg[6]
    SLICE_X41Y67         LUT5 (Prop_lut5_I2_O)        0.043     1.813 r  m_db_btn/IDX[0].count[9]_i_3/O
                         net (fo=1, routed)           0.000     1.813    m_db_btn/p_0_in[9]
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[9]/C
                         clock pessimism             -0.515     1.460    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107     1.567    m_db_btn/IDX[0].count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.553     1.431    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  m_db_btn/IDX[1].count_reg[7]/Q
                         net (fo=4, routed)           0.122     1.701    m_db_btn/IDX[1].count_reg[7]
    SLICE_X34Y67         LUT4 (Prop_lut4_I2_O)        0.099     1.800 r  m_db_btn/IDX[1].count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.800    m_db_btn/p_0_in__0[8]
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.821     1.946    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[8]/C
                         clock pessimism             -0.515     1.431    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.121     1.552    m_db_btn/IDX[1].count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y63    cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y65    cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y65    cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y66    cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y66    cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y66    cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y66    cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y67    cd_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y67    cd_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    cd_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    cd_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    cd_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y63    cd_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y65    cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y66    cd_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_pwm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.860ns  (logic 4.783ns (48.514%)  route 5.076ns (51.486%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.733     5.367    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  m_pwm/count_reg[0]/Q
                         net (fo=11, routed)          0.989     6.874    m_pwm/count_reg[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.998 r  m_pwm/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     6.998    m_pwm/pwm_out_carry_i_8_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  m_pwm/pwm_out_carry/CO[3]
                         net (fo=6, routed)           1.192     8.722    m_db_btn/CO[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.124     8.846 r  m_db_btn/led1_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.896    11.742    led1_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.485    15.227 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    15.227    led1_b
    G14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_pwm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 5.078ns (54.586%)  route 4.224ns (45.414%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.733     5.367    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  m_pwm/count_reg[0]/Q
                         net (fo=11, routed)          0.989     6.874    m_pwm/count_reg[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.998 r  m_pwm/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     6.998    m_pwm/pwm_out_carry_i_8_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  m_pwm/pwm_out_carry/CO[3]
                         net (fo=6, routed)           1.192     8.722    m_db_btn/CO[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.154     8.876 r  m_db_btn/led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.044    10.920    led1_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.750    14.669 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.669    led1_g
    L14                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_pwm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 5.073ns (55.654%)  route 4.042ns (44.346%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.733     5.367    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  m_pwm/count_reg[0]/Q
                         net (fo=11, routed)          0.989     6.874    m_pwm/count_reg[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.998 r  m_pwm/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     6.998    m_pwm/pwm_out_carry_i_8_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  m_pwm/pwm_out_carry/CO[3]
                         net (fo=6, routed)           0.980     8.510    m_db_btn/CO[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.662 r  m_db_btn/led1_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.074    10.736    led1_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.747    14.483 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    14.483    led1_r
    M15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_pwm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.830ns (55.549%)  route 3.865ns (44.451%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.733     5.367    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  m_pwm/count_reg[0]/Q
                         net (fo=11, routed)          0.989     6.874    m_pwm/count_reg[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.998 r  m_pwm/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     6.998    m_pwm/pwm_out_carry_i_8_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  m_pwm/pwm_out_carry/CO[3]
                         net (fo=6, routed)           0.980     8.510    m_db_btn/CO[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.124     8.634 r  m_db_btn/led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.896    10.530    led0_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    14.062 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    14.062    led0_r
    N15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_pwm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.673ns  (logic 4.844ns (55.852%)  route 3.829ns (44.148%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.733     5.367    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  m_pwm/count_reg[0]/Q
                         net (fo=11, routed)          0.989     6.874    m_pwm/count_reg[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.998 r  m_pwm/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     6.998    m_pwm/pwm_out_carry_i_8_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  m_pwm/pwm_out_carry/CO[3]
                         net (fo=6, routed)           0.787     8.317    m_db_btn/CO[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.124     8.441 r  m_db_btn/led0_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.053    10.494    led0_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.546    14.040 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    14.040    led0_b
    L15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_pwm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 5.020ns (57.968%)  route 3.640ns (42.032%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.733     5.367    m_pwm/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  m_pwm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.885 r  m_pwm/count_reg[0]/Q
                         net (fo=11, routed)          0.989     6.874    m_pwm/count_reg[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.998 r  m_pwm/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     6.998    m_pwm/pwm_out_carry_i_8_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  m_pwm/pwm_out_carry/CO[3]
                         net (fo=6, routed)           0.787     8.317    m_db_btn/CO[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.118     8.435 r  m_db_btn/led0_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.864    10.299    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.728    14.027 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.027    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.418ns (70.891%)  route 0.582ns (29.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  led_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  led_shift_reg[2]/Q
                         net (fo=3, routed)           0.157     1.761    m_db_btn/Q[2]
    SLICE_X41Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  m_db_btn/led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.425     2.231    led0_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.463 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.463    led0_r
    N15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_db_btn/IDX[0].data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.476ns (69.017%)  route 0.663ns (30.983%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.461    m_db_btn/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  m_db_btn/IDX[0].data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 f  m_db_btn/IDX[0].data_reg/Q
                         net (fo=7, routed)           0.240     1.842    m_db_btn/db_btn[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.046     1.888 r  m_db_btn/led0_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     2.311    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.289     3.600 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.600    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.497ns (69.658%)  route 0.652ns (30.342%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  led_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  led_shift_reg[2]/Q
                         net (fo=3, routed)           0.157     1.761    m_db_btn/Q[2]
    SLICE_X41Y64         LUT3 (Prop_lut3_I0_O)        0.049     1.810 r  m_db_btn/led1_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.495     2.304    led1_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.307     3.611 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.611    led1_r
    M15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_db_btn/IDX[0].data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.433ns (66.111%)  route 0.734ns (33.889%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.461    m_db_btn/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  m_db_btn/IDX[0].data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 f  m_db_btn/IDX[0].data_reg/Q
                         net (fo=7, routed)           0.240     1.842    m_db_btn/db_btn[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.887 r  m_db_btn/led0_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.494     2.381    led0_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.247     3.628 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.628    led0_b
    L15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.495ns (67.727%)  route 0.712ns (32.273%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  led_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  led_shift_reg[1]/Q
                         net (fo=3, routed)           0.224     1.827    m_db_btn/Q[1]
    SLICE_X41Y64         LUT3 (Prop_lut3_I0_O)        0.042     1.869 r  m_db_btn/led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.489     2.358    led1_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.312     3.670 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.670    led1_g
    L14                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_db_btn/IDX[1].data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.373ns (55.785%)  route 1.088ns (44.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.459    m_db_btn/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  m_db_btn/IDX[1].data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  m_db_btn/IDX[1].data_reg/Q
                         net (fo=7, routed)           0.235     1.835    m_db_btn/db_btn[1]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  m_db_btn/led1_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.853     2.733    led1_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.920 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.920    led1_b
    G14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.601ns (32.323%)  route 3.352ns (67.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          1.000     4.954    m_db_btn/IDX[1].transitioning1_out
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.601ns (32.323%)  route 3.352ns (67.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          1.000     4.954    m_db_btn/IDX[1].transitioning1_out
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.601ns (32.323%)  route 3.352ns (67.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          1.000     4.954    m_db_btn/IDX[1].transitioning1_out
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.601ns (32.323%)  route 3.352ns (67.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          1.000     4.954    m_db_btn/IDX[1].transitioning1_out
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.601ns (34.278%)  route 3.070ns (65.722%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          0.717     4.671    m_db_btn/IDX[1].transitioning1_out
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.601ns (34.278%)  route 3.070ns (65.722%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          0.717     4.671    m_db_btn/IDX[1].transitioning1_out
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.601ns (34.278%)  route 3.070ns (65.722%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          0.717     4.671    m_db_btn/IDX[1].transitioning1_out
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.601ns (34.278%)  route 3.070ns (65.722%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          0.717     4.671    m_db_btn/IDX[1].transitioning1_out
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.601ns (34.278%)  route 3.070ns (65.722%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          0.717     4.671    m_db_btn/IDX[1].transitioning1_out
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.601ns (34.278%)  route 3.070ns (65.722%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.352     3.830    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.954 r  m_db_btn/IDX[1].count[9]_i_1/O
                         net (fo=10, routed)          0.717     4.671    m_db_btn/IDX[1].transitioning1_out
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.479     4.837    m_db_btn/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  m_db_btn/IDX[1].count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.245ns (27.223%)  route 0.655ns (72.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.655     0.900    m_db_btn/btn_IBUF[1]
    SLICE_X39Y66         FDRE                                         r  m_db_btn/IDX[1].data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.974    m_db_btn/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  m_db_btn/IDX[1].data_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.243ns (24.355%)  route 0.755ns (75.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.755     0.998    m_db_btn/btn_IBUF[0]
    SLICE_X40Y66         FDRE                                         r  m_db_btn/IDX[0].data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    m_db_btn/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  m_db_btn/IDX[0].data_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].transitioning_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.288ns (25.810%)  route 0.828ns (74.190%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.828     1.071    m_db_btn/btn_IBUF[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.045     1.116 r  m_db_btn/IDX[0].transitioning_i_1/O
                         net (fo=1, routed)           0.000     1.116    m_db_btn/IDX[0].transitioning_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  m_db_btn/IDX[0].transitioning_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  m_db_btn/IDX[0].transitioning_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.288ns (24.752%)  route 0.875ns (75.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.745     0.988    m_db_btn/btn_IBUF[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  m_db_btn/IDX[0].count[9]_i_2/O
                         net (fo=10, routed)          0.131     1.163    m_db_btn/IDX[0].count
    SLICE_X40Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    m_db_btn/clk_IBUF_BUFG
    SLICE_X40Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.288ns (24.752%)  route 0.875ns (75.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.745     0.988    m_db_btn/btn_IBUF[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  m_db_btn/IDX[0].count[9]_i_2/O
                         net (fo=10, routed)          0.131     1.163    m_db_btn/IDX[0].count
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.288ns (24.752%)  route 0.875ns (75.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.745     0.988    m_db_btn/btn_IBUF[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  m_db_btn/IDX[0].count[9]_i_2/O
                         net (fo=10, routed)          0.131     1.163    m_db_btn/IDX[0].count
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.288ns (24.752%)  route 0.875ns (75.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.745     0.988    m_db_btn/btn_IBUF[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  m_db_btn/IDX[0].count[9]_i_2/O
                         net (fo=10, routed)          0.131     1.163    m_db_btn/IDX[0].count
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.288ns (24.752%)  route 0.875ns (75.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.745     0.988    m_db_btn/btn_IBUF[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  m_db_btn/IDX[0].count[9]_i_2/O
                         net (fo=10, routed)          0.131     1.163    m_db_btn/IDX[0].count
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    m_db_btn/clk_IBUF_BUFG
    SLICE_X41Y67         FDRE                                         r  m_db_btn/IDX[0].count_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            m_db_btn/IDX[1].transitioning_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.290ns (24.259%)  route 0.905ns (75.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.905     1.151    m_db_btn/btn_IBUF[1]
    SLICE_X38Y66         LUT4 (Prop_lut4_I2_O)        0.045     1.196 r  m_db_btn/IDX[1].transitioning_i_1/O
                         net (fo=1, routed)           0.000     1.196    m_db_btn/IDX[1].transitioning_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m_db_btn/IDX[1].transitioning_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.974    m_db_btn/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  m_db_btn/IDX[1].transitioning_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            m_db_btn/IDX[0].count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.288ns (23.949%)  route 0.914ns (76.051%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.745     0.988    m_db_btn/btn_IBUF[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  m_db_btn/IDX[0].count[9]_i_2/O
                         net (fo=10, routed)          0.170     1.202    m_db_btn/IDX[0].count
    SLICE_X43Y66         FDRE                                         r  m_db_btn/IDX[0].count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    m_db_btn/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  m_db_btn/IDX[0].count_reg[0]/C





