{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@148:158@HdlIdDef", "wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@146:156", "wire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@144:154", "wire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@151:161", "wire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@143:153", "\nwire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@150:160", "\nwire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@147:157", "\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\n"]], "Diff Content": {"Delete": [[153, "wire sdi_fifo_out_valid;\n"]], "Add": []}}