
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000598                       # Number of seconds simulated
sim_ticks                                   598287000                       # Number of ticks simulated
final_tick                                  598287000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146291                       # Simulator instruction rate (inst/s)
host_op_rate                                   284165                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50661073                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448708                       # Number of bytes of host memory used
host_seconds                                    11.81                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          88000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             373696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        88000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1151                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1151                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         147086599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         477523329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             624609928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    147086599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        147086599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123124855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123124855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123124855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        147086599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        477523329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            747734783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216776750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          120                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          120                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13219                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1847                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2014                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 368896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  125632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  373760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     76                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     598285000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.093023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.668280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.492687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          395     28.71%     28.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          344     25.00%     53.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          161     11.70%     65.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          104      7.56%     72.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      4.00%     76.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      2.98%     79.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      3.85%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      1.89%     85.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          197     14.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1376                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.908333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.711581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.120903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             67     55.83%     55.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            35     29.17%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      9.17%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      2.50%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.83%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.83%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           120                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.358333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.341048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               98     81.67%     81.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.67%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     15.83%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           120                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       283328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       125632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 143021660.173127621412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 473565362.443108439445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209986177.202580034733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51028250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    162336500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13988556500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37084.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36365.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6945658.64                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    105289750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               213364750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   28820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18266.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37016.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       616.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    624.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    215.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1573                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      76175.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6832980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3605250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24468780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7678620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62668080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1444320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       140408670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        25056960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         22904400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              335019660                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            559.964800                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            456986250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1741000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     83930250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     65259250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     122525250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    307931250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3070200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1616670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16679040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2568240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46349550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2096640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       130919880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        38454720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         28810380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              309287640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            516.955307                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            491131500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3357500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    103934000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    100134500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      87418000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    287063000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  194380                       # Number of BP lookups
system.cpu.branchPred.condPredicted            194380                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9035                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               151904                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26238                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                520                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          151904                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77554                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            74350                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4199                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      691656                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121333                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1536                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           121                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      209898                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           253                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       598287000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1196575                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             252056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2012720                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      194380                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103792                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        851478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18420                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           780                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           91                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    209754                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2702                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1113731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.496445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.674595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   522918     46.95%     46.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12687      1.14%     48.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51574      4.63%     52.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30467      2.74%     55.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36413      3.27%     58.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29303      2.63%     61.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12830      1.15%     62.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22596      2.03%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   394943     35.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1113731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.162447                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.682068                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   242981                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                299035                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    545689                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16816                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9210                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3808608                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9210                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   252530                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  159726                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5010                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    550833                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                136422                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3771218                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2939                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14304                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  42869                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76140                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4348621                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8406040                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3835030                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2568765                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   505918                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            108                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     76026                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               698432                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126075                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37474                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13534                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3697458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 217                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3586971                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8608                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          341801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       512215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            153                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1113731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.220680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.825352                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              337932     30.34%     30.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               66052      5.93%     36.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              108732      9.76%     46.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               96149      8.63%     54.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              114332     10.27%     64.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               93643      8.41%     73.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               95089      8.54%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               95485      8.57%     90.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              106317      9.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1113731                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13926      9.50%      9.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6668      4.55%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     14.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1095      0.75%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59594     40.65%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36059     24.59%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2072      1.41%     81.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   982      0.67%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26118     17.81%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               77      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6411      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1559101     43.47%     43.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9066      0.25%     43.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1618      0.05%     43.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429680     11.98%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  724      0.02%     55.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19629      0.55%     56.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1793      0.05%     56.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296950      8.28%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                728      0.02%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.58%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8015      0.22%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.80%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               242297      6.75%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96456      2.69%     86.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444709     12.40%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25730      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3586971                       # Type of FU issued
system.cpu.iq.rate                           2.997698                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      146615                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040874                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4438871                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2070968                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1622684                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4004025                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1968588                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1923371                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1662212                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2064963                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109837                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56619                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9305                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1016                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1963                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9210                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  109405                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10002                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3697675                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               295                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                698432                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126075                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    887                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8626                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3397                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8151                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11548                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3566161                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                679494                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20810                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       800818                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   147863                       # Number of branches executed
system.cpu.iew.exec_stores                     121324                       # Number of stores executed
system.cpu.iew.exec_rate                     2.980307                       # Inst execution rate
system.cpu.iew.wb_sent                        3551211                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3546055                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2252821                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3589769                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.963504                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627567                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          341809                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9145                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1062773                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.157657                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.175360                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       368673     34.69%     34.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       123926     11.66%     46.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65775      6.19%     52.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67430      6.34%     58.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75906      7.14%     66.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        50983      4.80%     70.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50264      4.73%     75.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        40544      3.81%     79.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       219272     20.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1062773                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                219272                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4541183                       # The number of ROB reads
system.cpu.rob.rob_writes                     7446770                       # The number of ROB writes
system.cpu.timesIdled                             791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.692610                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.692610                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.443813                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.443813                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3489105                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1390816                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2539671                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1897147                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    627963                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   779088                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1107646                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           938.517043                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              340693                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.038663                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   938.517043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.916521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.916521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          948                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1392846                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1392846                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       559226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          559226                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115675                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       674901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           674901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       674901                       # number of overall hits
system.cpu.dcache.overall_hits::total          674901                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18192                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1098                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19290                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19290                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19290                       # number of overall misses
system.cpu.dcache.overall_misses::total         19290                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1042673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1042673000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     71091997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71091997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1113764997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1113764997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1113764997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1113764997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       694191                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694191                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694191                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694191                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031506                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027788                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57314.918646                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57314.918646                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64746.809654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64746.809654                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57737.946967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57737.946967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57737.946967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57737.946967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22214                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               356                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.398876                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.571429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1151                       # number of writebacks
system.cpu.dcache.writebacks::total              1151                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14823                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14826                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14826                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3369                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1095                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4464                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    234059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    234059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69868497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69868497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    303927497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    303927497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    303927497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    303927497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006431                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69474.324725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69474.324725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63806.846575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63806.846575                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68084.116711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68084.116711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68084.116711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68084.116711                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3440                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.771924                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               77548                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.754630                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.771924                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            420884                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           420884                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       207918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          207918                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       207918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           207918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       207918                       # number of overall hits
system.cpu.icache.overall_hits::total          207918                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1836                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1836                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1836                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1836                       # number of overall misses
system.cpu.icache.overall_misses::total          1836                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119217500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119217500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119217500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119217500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119217500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       209754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       209754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       209754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       209754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       209754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       209754                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008753                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008753                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64933.278867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64933.278867                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64933.278867                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64933.278867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64933.278867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64933.278867                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          864                       # number of writebacks
system.cpu.icache.writebacks::total               864                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          459                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          459                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1377                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1377                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1377                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1377                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1377                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95166500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95166500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95166500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95166500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006565                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69111.474219                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69111.474219                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69111.474219                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69111.474219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69111.474219                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69111.474219                       # average overall mshr miss latency
system.cpu.icache.replacements                    864                       # number of replacements
system.membus.snoop_filter.tot_requests         10145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    598287000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1151                       # Transaction distribution
system.membus.trans_dist::WritebackClean          864                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2289                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1095                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1095                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3369                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       143296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       143296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       359360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       359360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  502656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5841                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001712                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041345                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5831     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5841                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19339000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7310997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23511750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
