module pc (
    input  wire        clk,
    input  wire        reset,
    input  wire [31:0] pc_next,
    output reg  [31:0] pc_current
);

    always @(posedge clk or posedge reset) begin
        if (reset)
            pc_current <= 32'd0;
        else
            pc_current <= pc_next;
    end

endmodule
