/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[95:86] + in_data[10:1];
  assign celloutsig_0_8z = celloutsig_0_0z[3:0] + { celloutsig_0_4z[4:2], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_0z[3:1] + { in_data[61:60], celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_8z[3:1], celloutsig_0_9z, celloutsig_0_5z } + celloutsig_0_0z[6:0];
  assign celloutsig_1_0z = in_data[186:172] + in_data[130:116];
  assign celloutsig_1_1z = { celloutsig_1_0z[9], celloutsig_1_0z } + in_data[171:156];
  assign celloutsig_1_6z = in_data[182:178] + in_data[120:116];
  assign celloutsig_1_8z = { celloutsig_1_6z[1], celloutsig_1_5z, celloutsig_1_2z } + { celloutsig_1_0z[9], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_0z[13:7] + { celloutsig_1_9z[7:4], celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_0z[12:1] + celloutsig_1_1z[13:2];
  assign celloutsig_1_18z = in_data[135:125] + celloutsig_1_1z[15:5];
  assign celloutsig_0_5z = { celloutsig_0_4z[6:3], celloutsig_0_3z } >= { celloutsig_0_4z[6:3], celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:0] >= in_data[22:14];
  assign celloutsig_1_4z = celloutsig_1_1z[9:6] >= in_data[178:175];
  assign celloutsig_0_2z = { in_data[12:9], celloutsig_0_1z } >= celloutsig_0_0z[7:3];
  assign celloutsig_1_11z = { celloutsig_1_0z[13:4], celloutsig_1_4z } >= { celloutsig_1_8z[8:1], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_2z[7:4] >= { celloutsig_1_18z[3:2], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z[9:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_14z = ~^ { in_data[24:15], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_0z[8:1], celloutsig_0_10z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_2z[5:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_13z[7:0], celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_1_2z = in_data[177:170] >> celloutsig_1_1z[9:2];
  assign celloutsig_1_3z = celloutsig_1_1z[6:4] >> in_data[169:167];
  assign celloutsig_1_5z = celloutsig_1_2z[3:1] >> celloutsig_1_0z[7:5];
  assign celloutsig_1_9z = { in_data[128:117], celloutsig_1_2z } >> { celloutsig_1_0z[13:6], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_10z[4:2] >> celloutsig_1_0z[14:12];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_4z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[50:43];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
