Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Feb  8 00:11:44 2023
| Host         : r7cad-tsmc40r3 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+---------------------------------------------------+------------+
| Rule   | Severity | Description                                       | Violations |
+--------+----------+---------------------------------------------------+------------+
| XDCC-2 | Warning  | Scoped Non-Timing constraint/property overwritten | 3          |
+--------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on reset overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /sim2/akashl/clkgen/clkgen.srcs/constrs_1/new/clkgen.xdc (Line: 16)
Previous Source: /sim2/akashl/clkgen/clkgen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sys_diff_clock_clk_n overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /sim2/akashl/clkgen/clkgen.srcs/constrs_1/new/clkgen.xdc (Line: 8)
Previous Source: /sim2/akashl/clkgen/clkgen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc (Line: 4)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sys_diff_clock_clk_p overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /sim2/akashl/clkgen/clkgen.srcs/constrs_1/new/clkgen.xdc (Line: 8)
Previous Source: /sim2/akashl/clkgen/clkgen.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc (Line: 3)
Related violations: <none>


