// Seed: 1163650646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_1.id_1 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign id_4 = id_2;
  assign id_4 = id_2;
  wire id_5, id_6;
  wire [-1 : -1] id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output supply0 id_2
    , id_5,
    input tri id_3
);
  logic [7:0][1] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
