[{"DBLP title": "Studying DAC capacitor-array degradation in charge-redistribution SAR ADCs.", "DBLP authors": ["Muhammad Aamir Khan", "Hans G. Kerkhoff"], "year": 2014, "MAG papers": [{"PaperId": 1985876911, "PaperTitle": "studying dac capacitor array degradation in charge redistribution sar adcs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"information technology university": 2.0}}], "source": "ES"}, {"DBLP title": "Automatically connecting hardware blocks via light-weight matching techniques.", "DBLP authors": ["Jan Malburg", "Niklas Krafczyk", "G\u00f6rschwin Fey"], "year": 2014, "MAG papers": [{"PaperId": 2114393302, "PaperTitle": "automatically connecting hardware blocks via light weight matching techniques", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "A double-path intra prediction architecture for the hardware H.265/HEVC encoder.", "DBLP authors": ["Andrzej Abramowski", "Grzegorz Pastuszak"], "year": 2014, "MAG papers": [{"PaperId": 2078802088, "PaperTitle": "a double path intra prediction architecture for the hardware h 265 hevc encoder", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"warsaw university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Online test vector insertion: A concurrent built-in self-testing (CBIST) approach for asynchronous logic.", "DBLP authors": ["J\u00fcrgen Maier", "Andreas Steininger"], "year": 2014, "MAG papers": [{"PaperId": 2152365768, "PaperTitle": "online test vector insertion a concurrent built in self testing cbist approach for asynchronous logic", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Quality assurance in memory built-in self-test tools.", "DBLP authors": ["Albert Au", "Artur Pogiel", "Janusz Rajski", "Piotr Sydow", "Jerzy Tyszer", "Justyna Zawada"], "year": 2014, "MAG papers": [{"PaperId": 2159627318, "PaperTitle": "quality assurance in memory built in self test tools", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mentor graphics": 4.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Generic built-in self-repair architectures for SoC logic cores.", "DBLP authors": ["Marcel Bal\u00e1z", "Stefan Kristof\u00edk", "M\u00e1ria Fischerov\u00e1"], "year": 2014, "MAG papers": [{"PaperId": 2137621397, "PaperTitle": "generic built in self repair architectures for soc logic cores", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"slovak academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "A 64-MHz\u223c640-MHz 64-phase clock generator.", "DBLP authors": ["Hong-Yi Huang", "Jen-Chieh Liu", "Shi-Jia Sun", "Cheng-Hao Fu", "Kuo-Hsing Cheng"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "A design of an area-efficient 10-GHz phase-locked loop for source-synchronous, multi-channel links in 90-nm CMOS technology.", "DBLP authors": ["Woo-Rham Bae", "Deog-Kyoon Jeong", "Byoung-Joo Yoo"], "year": 2014, "MAG papers": [{"PaperId": 2166132694, "PaperTitle": "a design of an area efficient 10 ghz phase locked loop for source synchronous multi channel links in 90 nm cmos technology", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Burst-pulse Generator based on transmission line toward sub-MMW.", "DBLP authors": ["Parit Kanjanavirojkul", "Nguyen Ngoc Mai Khanh", "Toru Nakura", "Kunihiro Asada"], "year": 2014, "MAG papers": [{"PaperId": 2050988725, "PaperTitle": "burst pulse generator based on transmission line toward sub mmw", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tokyo": 4.0}}], "source": "ES"}, {"DBLP title": "A 120V high voltage DAC array for a tunable antenna in communication system.", "DBLP authors": ["Jing Ning", "Klaus Hofmann"], "year": 2014, "MAG papers": [{"PaperId": 2118148233, "PaperTitle": "a 120v high voltage dac array for a tunable antenna in communication system", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat darmstadt": 2.0}}], "source": "ES"}, {"DBLP title": "Fast time-parallel C-based event-driven RTL simulation.", "DBLP authors": ["Tariq Bashir Ahmad", "Maciej J. Ciesielski"], "year": 2014, "MAG papers": [{"PaperId": 2140763468, "PaperTitle": "fast time parallel c based event driven rtl simulation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Lower bounds of the size of Shared Structurally Synthesized BDDs.", "DBLP authors": ["Raimund Ubar", "Dmitri Mironov"], "year": 2014, "MAG papers": [{"PaperId": 2030237489, "PaperTitle": "lower bounds of the size of shared structurally synthesized bdds", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tallinn university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "BuildMaster: Efficient ASIP architecture exploration through compilation and simulation result caching.", "DBLP authors": ["Roel Jordans", "Erkan Diken", "Lech J\u00f3zwiak", "Henk Corporaal"], "year": 2014, "MAG papers": [{"PaperId": 2124421994, "PaperTitle": "buildmaster efficient asip architecture exploration through compilation and simulation result caching", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eindhoven university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Analysis of current conveyor non-idealities for implementation as integrator in delta sigma modulators.", "DBLP authors": ["Harish Balasubramaniam", "Klaus Hofmann"], "year": 2014, "MAG papers": [{"PaperId": 2105070822, "PaperTitle": "analysis of current conveyor non idealities for implementation as integrator in delta sigma modulators", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat darmstadt": 2.0}}], "source": "ES"}, {"DBLP title": "Multistage low ripple charge pump.", "DBLP authors": ["Andrzej Grodzicki", "Witold A. Pleskacz"], "year": 2014, "MAG papers": [{"PaperId": 2101401161, "PaperTitle": "multistage low ripple charge pump", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"warsaw university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A novel impedance calculation method and its time efficiency evaluation.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "Daniel Arbet", "G\u00e1bor Gyepes", "Libor Majer"], "year": 2014, "MAG papers": [{"PaperId": 2157090213, "PaperTitle": "a novel impedance calculation method and its time efficiency evaluation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"slovak university of technology in bratislava": 5.0}}], "source": "ES"}, {"DBLP title": "Test-data compression with low number of channels and short test time.", "DBLP authors": ["Ondrej Nov\u00e1k", "Jiri Jen\u00edcek", "Martin Rozkovec"], "year": 2014, "MAG papers": [{"PaperId": 2153702200, "PaperTitle": "test data compression with low number of channels and short test time", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Test data compression based on reuse and bit-flipping of parts of dictionary entries.", "DBLP authors": ["Panagiotis Sismanoglou", "Dimitris Nikolos"], "year": 2014, "MAG papers": [{"PaperId": 2150950521, "PaperTitle": "test data compression based on reuse and bit flipping of parts of dictionary entries", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of patras": 2.0}}], "source": "ES"}, {"DBLP title": "Timing-aware ATPG for critical paths with multiple TSVs.", "DBLP authors": ["Carolina Metzler", "Aida Todri-Sanial", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel"], "year": 2014, "MAG papers": [{"PaperId": 2084027276, "PaperTitle": "timing aware atpg for critical paths with multiple tsvs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of montpellier": 6.0}}], "source": "ES"}, {"DBLP title": "A layout based customized testing technique for total microfluidic operations in digital microfluidic biochips.", "DBLP authors": ["Pranab Roy", "Hafizur Rahaman", "Parthasarathi Dasgupta"], "year": 2014, "MAG papers": [{"PaperId": 2120365148, "PaperTitle": "a layout based customized testing technique for total microfluidic operations in digital microfluidic biochips", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of management calcutta": 1.0, "indian institute of engineering science and technology shibpur": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing DD-based synthesis of reversible circuits using negative control lines.", "DBLP authors": ["Eleonora Sch\u00f6nborn", "Kamalika Datta", "Robert Wille", "Indranil Sengupta", "Hafizur Rahaman", "Rolf Drechsler"], "year": 2014, "MAG papers": [{"PaperId": 2117523685, "PaperTitle": "optimizing dd based synthesis of reversible circuits using negative control lines", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0, "university of bremen": 3.0, "indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "Evolutionary design of approximate multipliers under different error metrics.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2014, "MAG papers": [{"PaperId": 2106744916, "PaperTitle": "evolutionary design of approximate multipliers under different error metrics", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Online testing of many-core systems in the Dark Silicon era.", "DBLP authors": ["Mohammad Hashem Haghbayan", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "year": 2014, "MAG papers": [{"PaperId": 2138506729, "PaperTitle": "online testing of many core systems in the dark silicon era", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"information technology university": 5.0}}], "source": "ES"}, {"DBLP title": "Reliable execution of statechart-generated correct embedded software under soft errors.", "DBLP authors": ["Ronaldo Rodrigues Ferreira", "Thomas Klotz", "Thilo V\u00f6rtler", "Jean da Rolt", "Gabriel L. Nazar", "\u00c1lvaro Freitas Moreira", "Luigi Carro", "Karsten Einwich"], "year": 2014, "MAG papers": [{"PaperId": 2099104177, "PaperTitle": "reliable execution of statechart generated correct embedded software under soft errors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fraunhofer society": 3.0, "universidade federal do rio grande do sul": 5.0}}], "source": "ES"}, {"DBLP title": "Combining fault tolerance and self repair at minimum cost in power and hardware.", "DBLP authors": ["Tobias Koal", "Mario Sch\u00f6lzel", "Heinrich Theodor Vierhaus"], "year": 2014, "MAG papers": [{"PaperId": 2158303336, "PaperTitle": "combining fault tolerance and self repair at minimum cost in power and hardware", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"brandenburg university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Self-managing power management unit.", "DBLP authors": ["Dominik Macko", "Katarina Jelemenska"], "year": 2014, "MAG papers": [{"PaperId": 2121006804, "PaperTitle": "self managing power management unit", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"slovak university of technology in bratislava": 2.0}}], "source": "ES"}, {"DBLP title": "A low supply voltage synchronous mirror delay with quadrature phase output.", "DBLP authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Chih-Hsun Hsu", "Hong-Yi Huang"], "year": 2014, "MAG papers": [{"PaperId": 2172005927, "PaperTitle": "a low supply voltage synchronous mirror delay with quadrature phase output", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national central university": 3.0, "national taipei university": 1.0}}], "source": "ES"}, {"DBLP title": "High throughput architecture for the Advanced Encryption Standard Algorithm.", "DBLP authors": ["Salma Hesham", "Mohamed A. Abd El Ghany", "Klaus Hofmann"], "year": 2014, "MAG papers": [{"PaperId": 2037800653, "PaperTitle": "high throughput architecture for the advanced encryption standard algorithm", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"german university in cairo": 2.0}}], "source": "ES"}, {"DBLP title": "Generic partial dynamic reconfiguration controller for transient and permanent fault mitigation in fault tolerant systems implemented into FPGA.", "DBLP authors": ["Lukas Miculka", "Zdenek Kot\u00e1sek"], "year": 2014, "MAG papers": [{"PaperId": 2160641632, "PaperTitle": "generic partial dynamic reconfiguration controller for transient and permanent fault mitigation in fault tolerant systems implemented into fpga", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Low latency book handling in FPGA for high frequency trading.", "DBLP authors": ["Milan Dvorak", "Jan Korenek"], "year": 2014, "MAG papers": [{"PaperId": 2278396229, "PaperTitle": "low latency book handling in fpga for high frequency trading", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"brno university of technology": 2.0}}, {"PaperId": 2246751809, "PaperTitle": "low latency book handling in fpga for high frequency trading", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CRC based hashing in FPGA using DSP blocks.", "DBLP authors": ["Tom\u00e1s Z\u00e1vodn\u00edk", "Lukas Kekely", "Viktor Pus"], "year": 2014, "MAG papers": [{"PaperId": 2564491831, "PaperTitle": "crc based hashing in fpga using dsp blocks", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2139813344, "PaperTitle": "crc based hashing in fpga using dsp blocks", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"brno university of technology": 1.0, "cesnet": 2.0}}], "source": "ES"}, {"DBLP title": "The LSI implementation of a memory based field programmable device for MCU peripherals.", "DBLP authors": ["Tetsuya Matsumura", "Naoya Okada", "Yoshifumi Kawamura", "Koji Nii", "Kazutami Arimoto", "Hiroshi Makino", "Yoshio Matsuda"], "year": 2014, "MAG papers": [{"PaperId": 2565623632, "PaperTitle": "the lsi implementation of a memory based field programmable device for mcu peripherals", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2109704454, "PaperTitle": "the lsi implementation of a memory based field programmable device for mcu peripherals", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"osaka institute of technology": 1.0, "okayama prefectural university": 1.0, "kanazawa university": 2.0, "nihon university": 1.0, "renesas electronics": 2.0}}], "source": "ES"}, {"DBLP title": "Design methodology of configurable high performance packet parser for FPGA.", "DBLP authors": ["Viktor Pus", "Lukas Kekely", "Jan Korenek"], "year": 2014, "MAG papers": [{"PaperId": 2244526599, "PaperTitle": "design methodology of configurable high performance packet parser for fpga", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2169524643, "PaperTitle": "design methodology of configurable high performance packet parser for fpga", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"cesnet": 2.0, "brno university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A study on fast pipelined pseudo-random number generator based on chaotic logistic map.", "DBLP authors": ["Pawel Dabal", "Ryszard Pelka"], "year": 2014, "MAG papers": [{"PaperId": 2125831042, "PaperTitle": "a study on fast pipelined pseudo random number generator based on chaotic logistic map", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"military university of technology in warsaw": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling timing constraints for automatic generation of embedded test instruments.", "DBLP authors": ["Steffen Ostendorff", "Jorge H. Meza Escobar", "Heinz-Dietrich Wuttke", "Thomas Sasse", "S. Richter"], "year": 2014, "MAG papers": [{"PaperId": 2049043276, "PaperTitle": "modeling timing constraints for automatic generation of embedded test instruments", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Path delay test in the presence of multi-aggressor crosstalk, power supply noise and ground bounce.", "DBLP authors": ["Anu Asokan", "Aida Todri-Sanial", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2014, "MAG papers": [{"PaperId": 2117004592, "PaperTitle": "path delay test in the presence of multi aggressor crosstalk power supply noise and ground bounce", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of montpellier": 7.0}}], "source": "ES"}, {"DBLP title": "Test and diagnosis of power switches.", "DBLP authors": ["Miroslav Valka", "Alberto Bosio", "Luigi Dilillo", "Aida Todri", "Arnaud Virazel", "Patrick Girard", "P. Debaud", "S. Guilhot"], "year": 2014, "MAG papers": [{"PaperId": 2133233456, "PaperTitle": "test and diagnosis of power switches", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of montpellier": 6.0, "stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Fast lookup for dynamic packet filtering in FPGA.", "DBLP authors": ["Lukas Kekely", "Martin Z\u00e1dn\u00edk", "Jir\u00ed Matousek", "Jan Korenek"], "year": 2014, "MAG papers": [{"PaperId": 2248284281, "PaperTitle": "fast lookup for dynamic packet filtering in fpga", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2156369287, "PaperTitle": "fast lookup for dynamic packet filtering in fpga", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"brno university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Stabilization methods for integrated high voltage charge pumps.", "DBLP authors": ["Lufei Shen", "Ferdinand Keil", "Klaus Hofmann"], "year": 2014, "MAG papers": [{"PaperId": 2128253497, "PaperTitle": "stabilization methods for integrated high voltage charge pumps", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA design of the computation unit for the semi-global stereo matching algorithm.", "DBLP authors": ["Mikolaj Roszkowski", "Grzegorz Pastuszak"], "year": 2014, "MAG papers": [{"PaperId": 2148597194, "PaperTitle": "fpga design of the computation unit for the semi global stereo matching algorithm", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"warsaw university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "System design for enhanced forward-engineering possibilities of safety critical embedded systems.", "DBLP authors": ["Martin Krammer", "Michael Karner", "Anton Fuchs"], "year": 2014, "MAG papers": [{"PaperId": 2101287735, "PaperTitle": "system design for enhanced forward engineering possibilities of safety critical embedded systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Mismatch effects and their correction in large area ASICs.", "DBLP authors": ["Piotr Maj"], "year": 2014, "MAG papers": [{"PaperId": 2162095992, "PaperTitle": "mismatch effects and their correction in large area asics", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A unified CMOS inverter model for planar and FinFET nanoscale technologies.", "DBLP authors": ["Panagiotis Chaourani", "Spyridon Nikolaidis"], "year": 2014, "MAG papers": [{"PaperId": 2159036272, "PaperTitle": "a unified cmos inverter model for planar and finfet nanoscale technologies", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"aristotle university of thessaloniki": 2.0}}], "source": "ES"}, {"DBLP title": "A new architecture for minimum mean square error sorted QR decomposition for MIMO wireless communication systems.", "DBLP authors": ["Victor Tomashevich", "Christina Gimmler-Dumont", "Christian Fesl", "Norbert Wehn", "Ilia Polian"], "year": 2014, "MAG papers": [{"PaperId": 2100973113, "PaperTitle": "a new architecture for minimum mean square error sorted qr decomposition for mimo wireless communication systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of passau": 3.0}}], "source": "ES"}, {"DBLP title": "Dedicated hardware architecture for object tracking preprocessing implemented in FPGA.", "DBLP authors": ["Peter Mal\u00edk"], "year": 2014, "MAG papers": [{"PaperId": 2141775771, "PaperTitle": "dedicated hardware architecture for object tracking preprocessing implemented in fpga", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"slovak academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Emulation based fault injection on UHF RFID transponder.", "DBLP authors": ["Omar Abdelmalek", "David H\u00e9ly", "Vincent Beroulle"], "year": 2014, "MAG papers": [{"PaperId": 2137284763, "PaperTitle": "emulation based fault injection on uhf rfid transponder", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"grenoble institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Sources of bias in EDA tools and its influence.", "DBLP authors": ["Petr Fiser", "Jan Schmidt", "Jiri Balcarek"], "year": 2014, "MAG papers": [{"PaperId": 2117553891, "PaperTitle": "sources of bias in eda tools and its influence", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"czech technical university in prague": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic and reliable electrical characterization of MOSFETs.", "DBLP authors": ["Zoran Stamenkovic", "N. D. Vasovic", "Goran S. Ristic"], "year": 2014, "MAG papers": [{"PaperId": 2139506793, "PaperTitle": "automatic and reliable electrical characterization of mosfets", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of nis": 2.0}}], "source": "ES"}, {"DBLP title": "Designing of Test Pattern Generators for stimulation of crosstalk faults in bus-type connections.", "DBLP authors": ["Tomasz Garbolino"], "year": 2014, "MAG papers": [{"PaperId": 2129671536, "PaperTitle": "designing of test pattern generators for stimulation of crosstalk faults in bus type connections", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"silesian university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "On NFA-split architecture optimizations.", "DBLP authors": ["Vlastimil Kosar", "Jan Korenek"], "year": 2014, "MAG papers": [{"PaperId": 2296248624, "PaperTitle": "on nfa split architecture optimizations", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "ADCs in deep submicron technologies for ASICs of pixel architecture.", "DBLP authors": ["Piotr Otfinowski", "Pawel Grybos", "Robert Szczygiel", "Piotr Maj"], "year": 2014, "MAG papers": [{"PaperId": 2113469810, "PaperTitle": "adcs in deep submicron technologies for asics of pixel architecture", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"agh university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Numerical and theoretical analysis on voltage and time domain dynamic range of scaled CMOS circuits.", "DBLP authors": ["Kevin Ngari Muriithi", "Toru Nakura", "Kunihiro Asada"], "year": 2014, "MAG papers": [{"PaperId": 2144421022, "PaperTitle": "numerical and theoretical analysis on voltage and time domain dynamic range of scaled cmos circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "On the in-field test of Branch Prediction Units using the correlated predictor mechanism.", "DBLP authors": ["Marco Gaudesi", "S. Saleem", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "E. Tanowe"], "year": 2014, "MAG papers": [{"PaperId": 2109525504, "PaperTitle": "on the in field test of branch prediction units using the correlated predictor mechanism", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 5.0}}], "source": "ES"}, {"DBLP title": "FPGA architectures of the quantization and the dequantization for video encoders.", "DBLP authors": ["Grzegorz Pastuszak"], "year": 2014, "MAG papers": [{"PaperId": 2108698953, "PaperTitle": "fpga architectures of the quantization and the dequantization for video encoders", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"warsaw university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient hardware architecture for inter-prediction in H.264/AVC encoders.", "DBLP authors": ["Nam-Khanh Dang", "Xuan-Tu Tran", "Alain Merirot"], "year": 2014, "MAG papers": [{"PaperId": 2121117760, "PaperTitle": "an efficient hardware architecture for inter prediction in h 264 avc encoders", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of engineering and technology lahore": 2.0}}], "source": "ES"}, {"DBLP title": "An intra-cell defect grading tool.", "DBLP authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "Arnaud Virazel", "S. Bernabovi", "Paolo Bernardi"], "year": 2014, "MAG papers": [{"PaperId": 2120480871, "PaperTitle": "an intra cell defect grading tool", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"centre national de la recherche scientifique": 5.0, "polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Heuristic algorithm of two-level minimization of fuzzy logic functions.", "DBLP authors": ["Andrzej Wielgus"], "year": 2014, "MAG papers": [{"PaperId": 2119564123, "PaperTitle": "heuristic algorithm of two level minimization of fuzzy logic functions", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"warsaw university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Verifying robust frequency domain properties of non linear oscillators using SMT.", "DBLP authors": ["Hafiz ul Asad", "Kevin D. Jones", "Fr\u00e9d\u00e9ric Surre"], "year": 2014, "MAG papers": [{"PaperId": 2149444066, "PaperTitle": "verifying robust frequency domain properties of non linear oscillators using smt", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"city university london": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and analysis of cracked through silicon via (TSV) interconnections.", "DBLP authors": ["Vasileios Gerakis", "Christina Avdikou", "Alexandros Liolios", "Alkis A. Hatzopoulos"], "year": 2014, "MAG papers": [{"PaperId": 2138185457, "PaperTitle": "modeling and analysis of cracked through silicon via tsv interconnections", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"aristotle university of thessaloniki": 4.0}}], "source": "ES"}, {"DBLP title": "Case study: BISR for a processor multiplier.", "DBLP authors": ["Andrej Kincel", "Marcel Bal\u00e1z"], "year": 2014, "MAG papers": [{"PaperId": 2122053952, "PaperTitle": "case study bisr for a processor multiplier", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"slovak academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient VHDL implementation of symbol synchronization for software radio based on FPGA.", "DBLP authors": ["Pavel Fiala", "Richard Linhart"], "year": 2014, "MAG papers": [{"PaperId": 2098303279, "PaperTitle": "efficient vhdl implementation of symbol synchronization for software radio based on fpga", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of west bohemia": 2.0}}], "source": "ES"}]