============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 17:05:13 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'c' is used before its declaration in ../../ahb_pwm.v(875)
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (610 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1071 instances
RUN-0007 : 420 luts, 605 seqs, 8 mslices, 4 lslices, 25 pads, 0 brams, 3 dsps
RUN-1001 : There are total 1201 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1069 nets have 2 pins
RUN-1001 : 58 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 42 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     568     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  20   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 21
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1069 instances, 420 luts, 605 seqs, 12 slices, 2 macros(12 instances: 8 mslices 4 lslices)
PHY-0007 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5534, tnet num: 1199, tinst num: 1069, tnode num: 7939, tedge num: 8798.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.181372s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161041
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 133446, overlap = 6
PHY-3002 : Step(2): len = 122844, overlap = 6
PHY-3002 : Step(3): len = 82349.1, overlap = 6
PHY-3002 : Step(4): len = 79325, overlap = 6
PHY-3002 : Step(5): len = 59369.3, overlap = 4
PHY-3002 : Step(6): len = 55914.7, overlap = 4
PHY-3002 : Step(7): len = 50692.6, overlap = 4
PHY-3002 : Step(8): len = 46927.4, overlap = 6
PHY-3002 : Step(9): len = 44128.6, overlap = 4
PHY-3002 : Step(10): len = 40078.2, overlap = 4.875
PHY-3002 : Step(11): len = 38077.4, overlap = 8.875
PHY-3002 : Step(12): len = 36026, overlap = 7.8125
PHY-3002 : Step(13): len = 35176.6, overlap = 4.1875
PHY-3002 : Step(14): len = 33574.8, overlap = 10.3125
PHY-3002 : Step(15): len = 33320.8, overlap = 18.0312
PHY-3002 : Step(16): len = 31532.4, overlap = 18.7812
PHY-3002 : Step(17): len = 31177.7, overlap = 16.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47187e-05
PHY-3002 : Step(18): len = 30724.8, overlap = 16.5625
PHY-3002 : Step(19): len = 30705, overlap = 18.5625
PHY-3002 : Step(20): len = 30619.2, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.90818e-05
PHY-3002 : Step(21): len = 30152.3, overlap = 17.8438
PHY-3002 : Step(22): len = 30135.8, overlap = 17.6875
PHY-3002 : Step(23): len = 30676.1, overlap = 16.5625
PHY-3002 : Step(24): len = 31254.4, overlap = 12.875
PHY-3002 : Step(25): len = 31789.5, overlap = 7.5
PHY-3002 : Step(26): len = 31445.4, overlap = 5.8125
PHY-3002 : Step(27): len = 31384.3, overlap = 6.03125
PHY-3002 : Step(28): len = 30930.9, overlap = 9.59375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000138164
PHY-3002 : Step(29): len = 30889.2, overlap = 9.53125
PHY-3002 : Step(30): len = 30852.6, overlap = 9.65625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00022977
PHY-3002 : Step(31): len = 30796.3, overlap = 9.65625
PHY-3002 : Step(32): len = 30838, overlap = 7.15625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004640s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (1010.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026338s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43168e-06
PHY-3002 : Step(33): len = 30103.6, overlap = 25.5938
PHY-3002 : Step(34): len = 30498.7, overlap = 25.4688
PHY-3002 : Step(35): len = 30724.7, overlap = 31.9688
PHY-3002 : Step(36): len = 30267.3, overlap = 46.4062
PHY-3002 : Step(37): len = 28379.4, overlap = 55.3125
PHY-3002 : Step(38): len = 27724.1, overlap = 54.3125
PHY-3002 : Step(39): len = 27896.5, overlap = 51.625
PHY-3002 : Step(40): len = 26801, overlap = 51.5312
PHY-3002 : Step(41): len = 26365.4, overlap = 51.8438
PHY-3002 : Step(42): len = 26148.3, overlap = 51.0625
PHY-3002 : Step(43): len = 26507.2, overlap = 48.8125
PHY-3002 : Step(44): len = 26073.6, overlap = 46.6875
PHY-3002 : Step(45): len = 26310.8, overlap = 44.4062
PHY-3002 : Step(46): len = 26321.8, overlap = 40.0625
PHY-3002 : Step(47): len = 25552, overlap = 39.9688
PHY-3002 : Step(48): len = 25134.5, overlap = 41.0312
PHY-3002 : Step(49): len = 24827.3, overlap = 41.3125
PHY-3002 : Step(50): len = 24081.3, overlap = 42.4375
PHY-3002 : Step(51): len = 24073.2, overlap = 42.9062
PHY-3002 : Step(52): len = 24164.1, overlap = 43.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.86336e-06
PHY-3002 : Step(53): len = 23598.1, overlap = 42.875
PHY-3002 : Step(54): len = 23654.3, overlap = 42.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.72672e-06
PHY-3002 : Step(55): len = 23576.1, overlap = 41.7812
PHY-3002 : Step(56): len = 23678, overlap = 41.375
PHY-3002 : Step(57): len = 24093.4, overlap = 39.9062
PHY-3002 : Step(58): len = 24254.5, overlap = 38.5625
PHY-3002 : Step(59): len = 23594.7, overlap = 38.8438
PHY-3002 : Step(60): len = 23643.6, overlap = 38.6875
PHY-3002 : Step(61): len = 23643.6, overlap = 38.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.94534e-05
PHY-3002 : Step(62): len = 23808.2, overlap = 36.3125
PHY-3002 : Step(63): len = 23984.8, overlap = 35.9688
PHY-3002 : Step(64): len = 24380.2, overlap = 32.4062
PHY-3002 : Step(65): len = 24587.8, overlap = 31.0938
PHY-3002 : Step(66): len = 24164.8, overlap = 27.3125
PHY-3002 : Step(67): len = 24161, overlap = 25.8438
PHY-3002 : Step(68): len = 24138.7, overlap = 24.375
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021941s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12925e-05
PHY-3002 : Step(69): len = 24495.7, overlap = 45.5
PHY-3002 : Step(70): len = 25030.7, overlap = 45.0938
PHY-3002 : Step(71): len = 25028, overlap = 43.5625
PHY-3002 : Step(72): len = 24581.8, overlap = 38.9062
PHY-3002 : Step(73): len = 24499, overlap = 39.5938
PHY-3002 : Step(74): len = 24572.9, overlap = 39.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25849e-05
PHY-3002 : Step(75): len = 24361.2, overlap = 37.8125
PHY-3002 : Step(76): len = 24494.3, overlap = 36.1562
PHY-3002 : Step(77): len = 24494.3, overlap = 36.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51699e-05
PHY-3002 : Step(78): len = 24750.9, overlap = 31.8125
PHY-3002 : Step(79): len = 24896.2, overlap = 31.1562
PHY-3002 : Step(80): len = 24920.3, overlap = 28.3438
PHY-3002 : Step(81): len = 24702.2, overlap = 29.3125
PHY-3002 : Step(82): len = 24702.2, overlap = 29.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.03398e-05
PHY-3002 : Step(83): len = 25196.5, overlap = 25.8125
PHY-3002 : Step(84): len = 25355.6, overlap = 25.0312
PHY-3002 : Step(85): len = 25432.9, overlap = 23.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00018068
PHY-3002 : Step(86): len = 25440.7, overlap = 23.1562
PHY-3002 : Step(87): len = 25440.7, overlap = 23.1562
PHY-3002 : Step(88): len = 25535.3, overlap = 22.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000301274
PHY-3002 : Step(89): len = 26234.8, overlap = 20.3125
PHY-3002 : Step(90): len = 26428.1, overlap = 20.1875
PHY-3002 : Step(91): len = 26499.8, overlap = 19.4688
PHY-3002 : Step(92): len = 26386.6, overlap = 20.375
PHY-3002 : Step(93): len = 26247.5, overlap = 19.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000602548
PHY-3002 : Step(94): len = 26465.2, overlap = 19.5938
PHY-3002 : Step(95): len = 26573.2, overlap = 18.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5534, tnet num: 1199, tinst num: 1069, tnode num: 7939, tedge num: 8798.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 18.62 peak overflow 0.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1201.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36296, over cnt = 160(1%), over = 523, worst = 15
PHY-1001 : End global iterations;  0.063987s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (122.1%)

PHY-1001 : Congestion index: top1 = 43.82, top5 = 34.62, top10 = 29.02, top15 = 24.42.
PHY-1001 : End incremental global routing;  0.082883s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (94.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031089s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.132593s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (94.3%)

OPT-1001 : Current memory(MB): used = 156, reserve = 128, peak = 156.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 742/1201.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36296, over cnt = 160(1%), over = 523, worst = 15
PHY-1002 : len = 39104, over cnt = 51(0%), over = 93, worst = 8
PHY-1002 : len = 39696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 39760, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.099147s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.6%)

PHY-1001 : Congestion index: top1 = 39.51, top5 = 33.98, top10 = 29.37, top15 = 24.80.
OPT-1001 : End congestion update;  0.117005s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021705s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.138782s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.3%)

OPT-1001 : Current memory(MB): used = 157, reserve = 129, peak = 157.
OPT-1001 : End physical optimization;  0.449465s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (97.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 420 LUT to BLE ...
SYN-4008 : Packed 420 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 570 remaining SEQ's ...
SYN-4005 : Packed 387 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 183 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 603/719 primitive instances ...
PHY-3001 : End packing;  0.044833s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (69.7%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 386 instances
RUN-1001 : 176 mslices, 176 lslices, 25 pads, 0 brams, 3 dsps
RUN-1001 : There are total 1166 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1034 nets have 2 pins
RUN-1001 : 59 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 384 instances, 352 slices, 2 macros(12 instances: 8 mslices 4 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 28151.2, Over = 36
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4692, tnet num: 1164, tinst num: 384, tnode num: 6321, tedge num: 7448.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1164 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.197260s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25636e-05
PHY-3002 : Step(96): len = 27096.2, overlap = 37.25
PHY-3002 : Step(97): len = 26946.8, overlap = 37.75
PHY-3002 : Step(98): len = 26671.2, overlap = 39
PHY-3002 : Step(99): len = 26126.4, overlap = 40.5
PHY-3002 : Step(100): len = 26003.3, overlap = 40
PHY-3002 : Step(101): len = 25975.2, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.26552e-05
PHY-3002 : Step(102): len = 26572.2, overlap = 36.75
PHY-3002 : Step(103): len = 26893.2, overlap = 34.5
PHY-3002 : Step(104): len = 26913.3, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.53105e-05
PHY-3002 : Step(105): len = 27296.1, overlap = 32.75
PHY-3002 : Step(106): len = 27358.9, overlap = 34.25
PHY-3002 : Step(107): len = 27317.4, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000148363
PHY-3002 : Step(108): len = 27873.4, overlap = 32
PHY-3002 : Step(109): len = 28151.9, overlap = 33
PHY-3002 : Step(110): len = 28157.1, overlap = 30.75
PHY-3002 : Step(111): len = 28135.8, overlap = 28.25
PHY-3002 : Step(112): len = 28141.2, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.067517s wall, 0.015625s user + 0.140625s system = 0.156250s CPU (231.4%)

PHY-3001 : Trial Legalized: Len = 31994.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1164 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000152204
PHY-3002 : Step(113): len = 29929.4, overlap = 16
PHY-3002 : Step(114): len = 29389.9, overlap = 21
PHY-3002 : Step(115): len = 29190, overlap = 21.75
PHY-3002 : Step(116): len = 29027.9, overlap = 22
PHY-3002 : Step(117): len = 28892.5, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000304408
PHY-3002 : Step(118): len = 29090.2, overlap = 22.5
PHY-3002 : Step(119): len = 29354.4, overlap = 20.5
PHY-3002 : Step(120): len = 29492, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000594614
PHY-3002 : Step(121): len = 29631.7, overlap = 20.5
PHY-3002 : Step(122): len = 29758.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30995.2, Over = 0
PHY-3001 : End spreading;  0.002665s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (586.3%)

PHY-3001 : Final: Len = 30995.2, Over = 0
RUN-1003 : finish command "place" in  2.805714s wall, 3.843750s user + 2.281250s system = 6.125000s CPU (218.3%)

RUN-1004 : used memory is 150 MB, reserved memory is 123 MB, peak memory is 159 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 386 instances
RUN-1001 : 176 mslices, 176 lslices, 25 pads, 0 brams, 3 dsps
RUN-1001 : There are total 1166 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1034 nets have 2 pins
RUN-1001 : 59 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4692, tnet num: 1164, tinst num: 384, tnode num: 6321, tedge num: 7448.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 176 mslices, 176 lslices, 25 pads, 0 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1164 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 41128, over cnt = 173(1%), over = 281, worst = 6
PHY-1002 : len = 42520, over cnt = 86(0%), over = 123, worst = 5
PHY-1002 : len = 44192, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 44240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128191s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.5%)

PHY-1001 : Congestion index: top1 = 43.33, top5 = 37.47, top10 = 32.06, top15 = 27.42.
PHY-1001 : End global routing;  0.150414s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (103.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 176, reserve = 148, peak = 176.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 265, reserve = 239, peak = 265.
PHY-1001 : End build detailed router design. 1.302244s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11624, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.098726s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.0%)

PHY-1001 : Current memory(MB): used = 275, reserve = 249, peak = 275.
PHY-1001 : End phase 1; 0.100635s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Patch 809 net; 0.760430s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.7%)

PHY-1022 : len = 80120, over cnt = 264(0%), over = 268, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 277, reserve = 251, peak = 277.
PHY-1001 : End initial routed; 0.808179s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (106.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1140(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.234347s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (86.7%)

PHY-1001 : Current memory(MB): used = 280, reserve = 254, peak = 280.
PHY-1001 : End phase 2; 1.042579s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (101.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 80120, over cnt = 264(0%), over = 268, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.002956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 80064, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.302503s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 80712, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.127868s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 80936, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.037348s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 80952, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.013158s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1140(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.233155s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (93.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 111 feed throughs used by 59 nets
PHY-1001 : End commit to database; 0.112020s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.6%)

PHY-1001 : Current memory(MB): used = 290, reserve = 264, peak = 290.
PHY-1001 : End phase 3; 0.860540s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (96.2%)

PHY-1003 : Routed, final wirelength = 80952
PHY-1001 : Current memory(MB): used = 290, reserve = 264, peak = 290.
PHY-1001 : End export database. 0.004704s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (332.2%)

PHY-1001 : End detail routing;  3.381732s wall, 3.328125s user + 0.031250s system = 3.359375s CPU (99.3%)

RUN-1003 : finish command "route" in  3.757657s wall, 3.687500s user + 0.062500s system = 3.750000s CPU (99.8%)

RUN-1004 : used memory is 263 MB, reserved memory is 238 MB, peak memory is 290 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      445   out of   5824    7.64%
#reg                      605   out of   5824   10.39%
#le                       628
  #lut only                23   out of    628    3.66%
  #reg only               183   out of    628   29.14%
  #lut&reg                422   out of    628   67.20%
#dsp                        3   out of     10   30.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    347
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |628    |433     |12      |605     |0       |3       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |628    |433     |12      |605     |0       |3       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1023  
    #2          2        15   
    #3          3        35   
    #4          4        7    
    #5        5-10       8    
    #6        11-50      56   
    #7       51-100      1    
    #8       101-500     3    
  Average     2.75            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 384
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1166, pip num: 9998
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 111
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 410 valid insts, and 24867 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.222782s wall, 5.703125s user + 0.062500s system = 5.765625s CPU (471.5%)

RUN-1004 : used memory is 269 MB, reserved memory is 246 MB, peak memory is 425 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_170513.log"
