Active-HDL 10.2.3312.5682  2016-12-09 11:31:35

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(controlunit_tb)


------------------------------------------------------------------------------------------------------
Entity         | Architecture    | Library   | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
controlunit_tb | TB_ARCHITECTURE | processor |      | 10.2.3312.5682  (Windows) | -O3
ControlUnit    | structural      | processor |      | 10.2.3312.5682  (Windows) | -O3
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Package                     | Library   | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
standard                         | std       |      |                           | <unavailable>
TEXTIO                           | std       |      | 10.2.3312.5682  (Windows) |  -2008
std_logic_1164                   | ieee      |      | 10.2.3312.5682  (Windows) |  -2008
NUMERIC_STD                      | ieee      |      | 10.2.3312.5682  (Windows) |  -2008
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                          | Comment
------------------------------------------------------------------------------------------------------
ieee                             | Standard IEEE packages library
processor                        | None
std                              | Standard VHDL library
------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+controlunit_tb controlunit_tb TB_ARCHITECTURE


The performance of simulation is reduced. Version EDU Edition
