Fitter report for 8bitbrain
Fri Feb 19 00:47:00 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Clock Delay Control Summary
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing
 33. Advanced Data - General
 34. Advanced Data - Placement Preparation
 35. Advanced Data - Placement
 36. Advanced Data - Routing
 37. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Fri Feb 19 00:47:00 2010        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; 8bitbrain                                    ;
; Top-level Entity Name              ; 8bitbrain                                    ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C8T144C8                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 1,215 / 8,256 ( 15 % )                       ;
;     Total combinational functions  ; 945 / 8,256 ( 11 % )                         ;
;     Dedicated logic registers      ; 660 / 8,256 ( 8 % )                          ;
; Total registers                    ; 660                                          ;
; Total pins                         ; 33 / 85 ( 39 % )                             ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 4,096 / 165,888 ( 2 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % )                               ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C8T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1672 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1672 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; sld_hub:sld_hub_inst           ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_hub:sld_hub_inst           ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 767     ; 0                 ; N/A                     ; Source File       ;
; sld_signaltap:auto_signaltap_0 ; 730     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:sld_hub_inst           ; 175     ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in c:/workspace/8bitbrain/8bitbrain.pin.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,215 / 8,256 ( 15 % )                                                                 ;
;     -- Combinational with no register       ; 555                                                                                    ;
;     -- Register only                        ; 270                                                                                    ;
;     -- Combinational with a register        ; 390                                                                                    ;
;                                             ;                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 295                                                                                    ;
;     -- 3 input functions                    ; 404                                                                                    ;
;     -- <=2 input functions                  ; 246                                                                                    ;
;     -- Register only                        ; 270                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 694                                                                                    ;
;     -- arithmetic mode                      ; 251                                                                                    ;
;                                             ;                                                                                        ;
; Total registers*                            ; 660 / 8,487 ( 8 % )                                                                    ;
;     -- Dedicated logic registers            ; 660 / 8,256 ( 8 % )                                                                    ;
;     -- I/O registers                        ; 0 / 231 ( 0 % )                                                                        ;
;                                             ;                                                                                        ;
; Total LABs:  partially or completely used   ; 136 / 516 ( 26 % )                                                                     ;
; User inserted logic elements                ; 0                                                                                      ;
; Virtual pins                                ; 0                                                                                      ;
; I/O pins                                    ; 33 / 85 ( 39 % )                                                                       ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                                                                         ;
; Global signals                              ; 8                                                                                      ;
; M4Ks                                        ; 2 / 36 ( 6 % )                                                                         ;
; Total block memory bits                     ; 4,096 / 165,888 ( 2 % )                                                                ;
; Total block memory implementation bits      ; 9,216 / 165,888 ( 6 % )                                                                ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )                                                                         ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                          ;
; Global clocks                               ; 8 / 8 ( 100 % )                                                                        ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                          ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 3%                                                                           ;
; Peak interconnect usage (total/H/V)         ; 8% / 8% / 8%                                                                           ;
; Maximum fan-out node                        ; clk~clkctrl                                                                            ;
; Maximum fan-out                             ; 365                                                                                    ;
; Highest non-global fan-out signal           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena ;
; Highest non-global fan-out                  ; 81                                                                                     ;
; Total fan-out                               ; 5012                                                                                   ;
; Average fan-out                             ; 2.71                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+--------------------+--------------------------------+----------------------+
; Statistic                                   ; Top                ; sld_signaltap:auto_signaltap_0 ; sld_hub:sld_hub_inst ;
+---------------------------------------------+--------------------+--------------------------------+----------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ; Low                  ;
;                                             ;                    ;                                ;                      ;
; Total logic elements                        ; 589 / 8256 ( 7 % ) ; 516 / 8256 ( 6 % )             ; 110 / 8256 ( 1 % )   ;
;     -- Combinational with no register       ; 453                ; 65                             ; 37                   ;
;     -- Register only                        ; 7                  ; 255                            ; 8                    ;
;     -- Combinational with a register        ; 129                ; 196                            ; 65                   ;
;                                             ;                    ;                                ;                      ;
; Logic element usage by number of LUT inputs ;                    ;                                ;                      ;
;     -- 4 input functions                    ; 152                ; 103                            ; 40                   ;
;     -- 3 input functions                    ; 283                ; 80                             ; 41                   ;
;     -- <=2 input functions                  ; 147                ; 78                             ; 21                   ;
;     -- Register only                        ; 7                  ; 255                            ; 8                    ;
;                                             ;                    ;                                ;                      ;
; Logic elements by mode                      ;                    ;                                ;                      ;
;     -- normal mode                          ; 370                ; 226                            ; 98                   ;
;     -- arithmetic mode                      ; 212                ; 35                             ; 4                    ;
;                                             ;                    ;                                ;                      ;
; Total registers                             ; 136                ; 451                            ; 73                   ;
;     -- Dedicated logic registers            ; 136 / 8256 ( 1 % ) ; 451 / 8256 ( 5 % )             ; 73 / 8256 ( < 1 % )  ;
;     -- I/O registers                        ; 0                  ; 0                              ; 0                    ;
;                                             ;                    ;                                ;                      ;
; Total LABs:  partially or completely used   ; 54 / 516 ( 10 % )  ; 72 / 516 ( 13 % )              ; 12 / 516 ( 2 % )     ;
;                                             ;                    ;                                ;                      ;
; Virtual pins                                ; 0                  ; 0                              ; 0                    ;
; I/O pins                                    ; 33                 ; 0                              ; 0                    ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )     ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )       ;
; Total memory bits                           ; 1536               ; 2560                           ; 0                    ;
; Total RAM block bits                        ; 4608               ; 4608                           ; 0                    ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ;
; M4K                                         ; 1 / 36 ( 2 % )     ; 1 / 36 ( 2 % )                 ; 0 / 36 ( 0 % )       ;
; Clock control block                         ; 6 / 10 ( 60 % )    ; 1 / 10 ( 10 % )                ; 1 / 10 ( 10 % )      ;
; Clock delay control block                   ; 1 / 8 ( 12 % )     ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )        ;
;                                             ;                    ;                                ;                      ;
; Connections                                 ;                    ;                                ;                      ;
;     -- Input Connections                    ; 1                  ; 569                            ; 111                  ;
;     -- Registered Input Connections         ; 0                  ; 495                            ; 82                   ;
;     -- Output Connections                   ; 599                ; 1                              ; 81                   ;
;     -- Registered Output Connections        ; 20                 ; 0                              ; 80                   ;
;                                             ;                    ;                                ;                      ;
; Internal Connections                        ;                    ;                                ;                      ;
;     -- Total Connections                    ; 2712               ; 2333                           ; 648                  ;
;     -- Registered Connections               ; 687                ; 1225                           ; 440                  ;
;                                             ;                    ;                                ;                      ;
; External Connections                        ;                    ;                                ;                      ;
;     -- Top                                  ; 0                  ; 497                            ; 103                  ;
;     -- sld_signaltap:auto_signaltap_0       ; 497                ; 0                              ; 73                   ;
;     -- sld_hub:sld_hub_inst                 ; 103                ; 73                             ; 16                   ;
;                                             ;                    ;                                ;                      ;
; Partition Interface                         ;                    ;                                ;                      ;
;     -- Input Ports                          ; 30                 ; 97                             ; 18                   ;
;     -- Output Ports                         ; 15                 ; 50                             ; 36                   ;
;     -- Bidir Ports                          ; 0                  ; 0                              ; 0                    ;
;                                             ;                    ;                                ;                      ;
; Registered Ports                            ;                    ;                                ;                      ;
;     -- Registered Input Ports               ; 0                  ; 32                             ; 4                    ;
;     -- Registered Output Ports              ; 0                  ; 1                              ; 26                   ;
;                                             ;                    ;                                ;                      ;
; Port Connectivity                           ;                    ;                                ;                      ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ; 1                    ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ; 0                    ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ; 0                    ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ; 0                    ;
;     -- Input Ports with no Source           ; 0                  ; 35                             ; 0                    ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ; 0                    ;
;     -- Input Ports with no Fanout           ; 0                  ; 40                             ; 1                    ;
;     -- Output Ports with no Fanout          ; 0                  ; 41                             ; 14                   ;
+---------------------------------------------+--------------------+--------------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                               ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; btn_vec[0]         ; 114   ; 2        ; 32           ; 19           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; btn_vec[1]         ; 65    ; 4        ; 30           ; 0            ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; btn_vec[2]         ; 70    ; 4        ; 32           ; 0            ; 2           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; btn_vec[3]         ; 99    ; 3        ; 34           ; 14           ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; btn_vec[4]         ; 94    ; 3        ; 34           ; 11           ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; btn_vec[5]         ; 93    ; 3        ; 34           ; 11           ; 2           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; btn_vec[6]         ; 113   ; 2        ; 32           ; 19           ; 1           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; clk                ; 17    ; 1        ; 0            ; 9            ; 0           ; 4                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[0]         ; 55    ; 4        ; 16           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[1]         ; 129   ; 2        ; 14           ; 19           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[2]         ; 60    ; 4        ; 18           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[3]         ; 57    ; 4        ; 16           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[4]         ; 59    ; 4        ; 18           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[5]         ; 132   ; 2        ; 9            ; 19           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[6]         ; 51    ; 4        ; 9            ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[7]         ; 141   ; 2        ; 1            ; 19           ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[8]         ; 52    ; 4        ; 12           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[9]         ; 58    ; 4        ; 16           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; edit_change_rot[0] ; 42    ; 4        ; 1            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; edit_change_rot[1] ; 64    ; 4        ; 28           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; edit_select_rot[0] ; 40    ; 4        ; 1            ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; edit_select_rot[1] ; 120   ; 2        ; 28           ; 19           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset              ; 24    ; 1        ; 0            ; 8            ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; wave_bank_rot[0]   ; 87    ; 3        ; 34           ; 9            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wave_bank_rot[1]   ; 74    ; 3        ; 34           ; 1            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; waveform_rot[0]    ; 96    ; 3        ; 34           ; 11           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; waveform_rot[1]    ; 121   ; 2        ; 28           ; 19           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; p2s_cs    ; 79    ; 3        ; 34           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; p2s_dout  ; 115   ; 2        ; 30           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; p2s_ioclk ; 119   ; 2        ; 28           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; p2s_ld    ; 53    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; s2p_cs    ; 71    ; 4        ; 32           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; s2p_ioclk ; 3     ; 1        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 9 / 23 ( 39 % )  ; 3.3V          ; --           ;
; 3        ; 8 / 21 ( 38 % )  ; 3.3V          ; --           ;
; 4        ; 14 / 24 ( 58 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 3        ; 2          ; 1        ; s2p_ioclk                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 18         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 19         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 20         ; 1        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; Y               ; no       ; Off          ;
; 11       ; 21         ; 1        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; Y               ; no       ; Off          ;
; 12       ; 22         ; 1        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; Y               ; no       ; Off          ;
; 13       ; 23         ; 1        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; Y               ; no       ; Off          ;
; 14       ; 24         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 25         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 26         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 27         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 28         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 29         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 30         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 31         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1        ; reset                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 33         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 39         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 54         ; 4        ; edit_select_rot[0]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 41       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 56         ; 4        ; edit_change_rot[0]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 43       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 61         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 69         ; 4        ; data_in[6]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 70         ; 4        ; data_in[8]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 74         ; 4        ; p2s_ld                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 75         ; 4        ; data_in[0]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 76         ; 4        ; data_in[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 58       ; 77         ; 4        ; data_in[9]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 78         ; 4        ; data_in[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 79         ; 4        ; data_in[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 89         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 92         ; 4        ; edit_change_rot[1]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 93         ; 4        ; btn_vec[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 96         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 97         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 98         ; 4        ; btn_vec[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; s2p_cs                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 101        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 102        ; 3        ; wave_bank_rot[1]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 105        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 106        ; 3        ; ~LVDS54p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 114        ; 3        ; p2s_cs                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 82       ; 121        ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 122        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 123        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 124        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 126        ; 3        ; wave_bank_rot[0]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 127        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 128        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 129        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 130        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 131        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 132        ; 3        ; btn_vec[5]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ; 133        ; 3        ; btn_vec[4]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 134        ; 3        ; waveform_rot[0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 97       ; 135        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 143        ; 3        ; btn_vec[3]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 149        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 150        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 153        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 154        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 155        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 156        ; 2        ; btn_vec[6]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 2        ; btn_vec[0]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 2        ; p2s_dout                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 161        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 162        ; 2        ; p2s_ioclk                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 163        ; 2        ; edit_select_rot[1]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 164        ; 2        ; waveform_rot[1]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ; 165        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 173        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 174        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 180        ; 2        ; data_in[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 185        ; 2        ; data_in[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 186        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ; 187        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ; 195        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 196        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 197        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 198        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 199        ; 2        ; data_in[7]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 200        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 201        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 202        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------+
; Clock Delay Control Summary                                                                  ;
+----------------------+------------+-----------------+------------------+---------------------+
; Name                 ; Source I/O ; Location        ; Delay Chain Mode ; Delay Chain Setting ;
+----------------------+------------+-----------------+------------------+---------------------+
; reset~clk_delay_ctrl ; reset      ; CLKDELAYCTRL_G1 ; none             ; N/A                 ;
+----------------------+------------+-----------------+------------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |8bitbrain                                                                                           ; 1215 (1)    ; 660 (0)                   ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 33   ; 0            ; 555 (1)      ; 270 (0)           ; 390 (0)          ; |8bitbrain                                                                                                                                                                                                                                                                                               ; work         ;
;    |controller:inst1|                                                                                ; 116 (116)   ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 33 (33)          ; |8bitbrain|controller:inst1                                                                                                                                                                                                                                                                              ; work         ;
;    |p2s:inst5|                                                                                       ; 28 (28)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 14 (14)          ; |8bitbrain|p2s:inst5                                                                                                                                                                                                                                                                                     ; work         ;
;    |s2p:inst|                                                                                        ; 70 (70)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 1 (1)             ; 37 (37)          ; |8bitbrain|s2p:inst                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 110 (69)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (24)      ; 8 (8)             ; 65 (40)          ; |8bitbrain|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |8bitbrain|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 516 (1)     ; 451 (0)                   ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (1)       ; 255 (0)           ; 196 (0)          ; |8bitbrain|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 515 (157)   ; 451 (146)                 ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (11)      ; 255 (117)         ; 196 (9)          ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_bps3:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2560        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 68 (68)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 8 (8)             ; 38 (38)          ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 142 (1)     ; 116 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 93 (0)            ; 43 (1)           ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 120 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 80 (0)            ; 40 (0)           ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 60 (60)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 60 (60)           ; 0 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 60 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 40 (0)           ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 17 (7)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 9 (0)             ; 2 (1)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 81 (8)      ; 67 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (8)       ; 0 (0)             ; 67 (0)           ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_pbi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pbi:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |wavegenerator:inst6|                                                                             ; 382 (0)     ; 59 (0)                    ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 323 (0)      ; 6 (0)             ; 53 (0)           ; |8bitbrain|wavegenerator:inst6                                                                                                                                                                                                                                                                           ; work         ;
;       |addrgen:inst|                                                                                 ; 382 (51)    ; 59 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 323 (20)     ; 6 (6)             ; 53 (27)          ; |8bitbrain|wavegenerator:inst6|addrgen:inst                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide0:div1|                                                                          ; 331 (0)     ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (0)      ; 0 (0)             ; 28 (0)           ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1                                                                                                                                                                                                                                             ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 331 (0)     ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (0)      ; 0 (0)             ; 28 (0)           ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                             ; work         ;
;                |lpm_divide_gft:auto_generated|                                                       ; 331 (0)     ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (0)      ; 0 (0)             ; 28 (0)           ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated                                                                                                                                                                               ; work         ;
;                   |sign_div_unsign_q8i:divider|                                                      ; 331 (0)     ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (0)      ; 0 (0)             ; 28 (0)           ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                   ; work         ;
;                      |alt_u_div_8nf:divider|                                                         ; 331 (331)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (303)    ; 0 (0)             ; 28 (28)          ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider                                                                                                                             ; work         ;
;       |altsyncram0:inst3|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_pra1:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated                                                                                                                                                                                          ; work         ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+--------------------+----------+---------------+---------------+-----------------------+-----+
; Name               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+--------------------+----------+---------------+---------------+-----------------------+-----+
; s2p_cs             ; Output   ; --            ; --            ; --                    ; --  ;
; data_in[9]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[8]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[6]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[5]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[4]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[3]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[2]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[1]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; data_in[0]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; s2p_ioclk          ; Output   ; --            ; --            ; --                    ; --  ;
; p2s_cs             ; Output   ; --            ; --            ; --                    ; --  ;
; edit_change_rot[1] ; Input    ; 0             ; 0             ; --                    ; --  ;
; edit_change_rot[0] ; Input    ; 0             ; 0             ; --                    ; --  ;
; edit_select_rot[1] ; Input    ; 0             ; 0             ; --                    ; --  ;
; edit_select_rot[0] ; Input    ; 0             ; 0             ; --                    ; --  ;
; wave_bank_rot[1]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; wave_bank_rot[0]   ; Input    ; 0             ; 0             ; --                    ; --  ;
; waveform_rot[1]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; waveform_rot[0]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; p2s_ioclk          ; Output   ; --            ; --            ; --                    ; --  ;
; p2s_ld             ; Output   ; --            ; --            ; --                    ; --  ;
; p2s_dout           ; Output   ; --            ; --            ; --                    ; --  ;
; clk                ; Input    ; 0             ; 0             ; --                    ; --  ;
; data_in[7]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; reset              ; Input    ; 6             ; 6             ; --                    ; --  ;
; btn_vec[5]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; btn_vec[6]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; btn_vec[1]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; btn_vec[3]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; btn_vec[4]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; btn_vec[2]         ; Input    ; 6             ; 6             ; --                    ; --  ;
; btn_vec[0]         ; Input    ; 6             ; 6             ; --                    ; --  ;
+--------------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; data_in[9]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]        ; 0                 ; 6       ;
; data_in[8]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]~feeder ; 0                 ; 6       ;
; data_in[6]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]        ; 0                 ; 6       ;
; data_in[5]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]~feeder ; 0                 ; 6       ;
; data_in[4]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]~feeder ; 0                 ; 6       ;
; data_in[3]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder ; 0                 ; 6       ;
; data_in[2]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]~feeder ; 0                 ; 6       ;
; data_in[1]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]        ; 0                 ; 6       ;
; data_in[0]                                                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder ; 1                 ; 6       ;
; edit_change_rot[1]                                                                                    ;                   ;         ;
; edit_change_rot[0]                                                                                    ;                   ;         ;
; edit_select_rot[1]                                                                                    ;                   ;         ;
; edit_select_rot[0]                                                                                    ;                   ;         ;
; wave_bank_rot[1]                                                                                      ;                   ;         ;
; wave_bank_rot[0]                                                                                      ;                   ;         ;
; waveform_rot[1]                                                                                       ;                   ;         ;
; waveform_rot[0]                                                                                       ;                   ;         ;
; clk                                                                                                   ;                   ;         ;
; data_in[7]                                                                                            ;                   ;         ;
;      - s2p:inst|tmp_data[7][0]~24                                                                     ; 0                 ; 6       ;
;      - s2p:inst|tmp_data[7][1]~25                                                                     ; 0                 ; 6       ;
;      - s2p:inst|tmp_data[7][2]~26                                                                     ; 0                 ; 6       ;
;      - s2p:inst|tmp_data[7][3]~27                                                                     ; 0                 ; 6       ;
;      - s2p:inst|tmp_data[7][4]~28                                                                     ; 0                 ; 6       ;
;      - s2p:inst|tmp_data[7][5]~29                                                                     ; 0                 ; 6       ;
;      - s2p:inst|tmp_data[7][6]~30                                                                     ; 0                 ; 6       ;
;      - s2p:inst|tmp_data[7][7]~31                                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]        ; 0                 ; 6       ;
; reset                                                                                                 ;                   ;         ;
;      - controller:inst1|process_1~12                                                                  ; 1                 ; 6       ;
;      - controller:inst1|trig_clk                                                                      ; 1                 ; 6       ;
;      - controller:inst1|freq1~84                                                                      ; 1                 ; 6       ;
;      - controller:inst1|process_1~14                                                                  ; 1                 ; 6       ;
;      - controller:inst1|process_1~15                                                                  ; 1                 ; 6       ;
; btn_vec[5]                                                                                            ;                   ;         ;
;      - controller:inst1|Equal0~0                                                                      ; 0                 ; 6       ;
;      - controller:inst1|process_0~51                                                                  ; 0                 ; 6       ;
;      - controller:inst1|play_vec[2]~87                                                                ; 0                 ; 6       ;
;      - controller:inst1|curbtns[5]~0                                                                  ; 0                 ; 6       ;
; btn_vec[6]                                                                                            ;                   ;         ;
;      - controller:inst1|Equal0~0                                                                      ; 1                 ; 6       ;
;      - controller:inst1|process_0~54                                                                  ; 1                 ; 6       ;
;      - controller:inst1|play_vec[2]~79                                                                ; 1                 ; 6       ;
;      - controller:inst1|play_vec~86                                                                   ; 1                 ; 6       ;
;      - controller:inst1|curbtns[6]~1                                                                  ; 1                 ; 6       ;
; btn_vec[1]                                                                                            ;                   ;         ;
;      - controller:inst1|Equal0~1                                                                      ; 1                 ; 6       ;
;      - controller:inst1|process_0~52                                                                  ; 1                 ; 6       ;
;      - controller:inst1|curbtns[1]~2                                                                  ; 1                 ; 6       ;
; btn_vec[3]                                                                                            ;                   ;         ;
;      - controller:inst1|Equal0~1                                                                      ; 0                 ; 6       ;
;      - controller:inst1|process_0~53                                                                  ; 0                 ; 6       ;
;      - controller:inst1|curbtns[3]~3                                                                  ; 0                 ; 6       ;
; btn_vec[4]                                                                                            ;                   ;         ;
;      - controller:inst1|Equal0~2                                                                      ; 0                 ; 6       ;
;      - controller:inst1|process_0~55                                                                  ; 0                 ; 6       ;
;      - controller:inst1|play_vec[4]~84                                                                ; 0                 ; 6       ;
;      - controller:inst1|curbtns[4]~4                                                                  ; 0                 ; 6       ;
; btn_vec[2]                                                                                            ;                   ;         ;
;      - controller:inst1|Equal0~2                                                                      ; 1                 ; 6       ;
;      - controller:inst1|process_0~56                                                                  ; 1                 ; 6       ;
;      - controller:inst1|play_vec[3]~81                                                                ; 1                 ; 6       ;
;      - controller:inst1|curbtns[2]~5                                                                  ; 1                 ; 6       ;
; btn_vec[0]                                                                                            ;                   ;         ;
;      - controller:inst1|diff_btn_vec[0]                                                               ; 1                 ; 6       ;
;      - controller:inst1|curbtns[0]~6                                                                  ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                           ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                   ; JTAG_X1_Y10_N0    ; 265     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                   ; JTAG_X1_Y10_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                            ; PIN_17            ; 365     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                                                                                                                                                                                                            ; PIN_17            ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; controller:inst1|Equal0~3                                                                                                                                                                                                                                      ; LCCOMB_X32_Y9_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:inst1|freq1[4]~85                                                                                                                                                                                                                                   ; LCCOMB_X32_Y9_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; controller:inst1|trig_clk                                                                                                                                                                                                                                      ; LCFF_X32_Y9_N15   ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; p2s:inst5|i_ioclk                                                                                                                                                                                                                                              ; LCFF_X1_Y9_N15    ; 5       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; reset                                                                                                                                                                                                                                                          ; PIN_24            ; 6       ; Clock, Clock enable        ; no     ; --                   ; --               ; --                        ;
; reset~clk_delay_ctrl                                                                                                                                                                                                                                           ; CLKDELAYCTRL_G1   ; 24      ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; s2p:inst|Equal0~1                                                                                                                                                                                                                                              ; LCCOMB_X18_Y9_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; s2p:inst|i_ioclk                                                                                                                                                                                                                                               ; LCFF_X18_Y9_N21   ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; s2p:inst|i_ioclk~4                                                                                                                                                                                                                                             ; LCCOMB_X18_Y9_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; s2p:inst|io_en[2]~22                                                                                                                                                                                                                                           ; LCCOMB_X18_Y9_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                                                                   ; LCFF_X32_Y7_N1    ; 28      ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][0]~59                                                                                                                                                                                                                          ; LCCOMB_X33_Y6_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                             ; LCFF_X31_Y6_N3    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                             ; LCFF_X31_Y6_N25   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[0]~46                                                                                                                                                                                                                            ; LCCOMB_X30_Y6_N8  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[8]                                                                                                                                                                                                                               ; LCFF_X31_Y4_N25   ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                                                                             ; LCFF_X30_Y4_N11   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~50                                                                                                                                                                                                                   ; LCCOMB_X33_Y6_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~28                                                                                                                                                                                                     ; LCCOMB_X29_Y4_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~29                                                                                                                                                                                                ; LCCOMB_X30_Y4_N14 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~30                                                                                                                                                                                                ; LCCOMB_X29_Y4_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                        ; LCFF_X29_Y6_N13   ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                       ; LCFF_X29_Y6_N25   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                        ; LCFF_X29_Y6_N15   ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ; LCFF_X30_Y4_N17   ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                                                                                 ; LCCOMB_X29_Y6_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ; LCFF_X28_Y6_N25   ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~2                                                                 ; LCCOMB_X28_Y9_N8  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~1                                                                 ; LCCOMB_X28_Y9_N20 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                               ; LCFF_X30_Y5_N17   ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                              ; LCCOMB_X28_Y8_N22 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                 ; LCFF_X19_Y7_N17   ; 178     ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~7                                                                                                                            ; LCCOMB_X28_Y8_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~7                                                                                                             ; LCCOMB_X28_Y8_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                 ; LCCOMB_X16_Y7_N30 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                       ; LCCOMB_X16_Y7_N22 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pbi:auto_generated|counter_reg_bit1a[4]~6 ; LCCOMB_X16_Y7_N4  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|counter_reg_bit1a[3]~5                ; LCCOMB_X16_Y7_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~2                   ; LCCOMB_X16_Y7_N28 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                             ; LCCOMB_X16_Y7_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~22                                                                                                                                                       ; LCCOMB_X31_Y7_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~25                                                                                                                                                  ; LCCOMB_X30_Y7_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                     ; LCCOMB_X30_Y6_N10 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                         ; LCCOMB_X30_Y6_N28 ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wavegenerator:inst6|addrgen:inst|Equal0~1                                                                                                                                                                                                                      ; LCCOMB_X25_Y6_N20 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wavegenerator:inst6|addrgen:inst|LessThan0~34                                                                                                                                                                                                                  ; LCCOMB_X24_Y5_N16 ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wavegenerator:inst6|addrgen:inst|addr[0]~7                                                                                                                                                                                                                     ; LCCOMB_X24_Y5_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~25                                                                                     ; LCCOMB_X23_Y4_N20 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                      ;
+--------------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                   ; JTAG_X1_Y10_N0  ; 265     ; Global Clock         ; GCLK3            ; --                        ;
; clk                                                                            ; PIN_17          ; 365     ; Global Clock         ; GCLK2            ; --                        ;
; controller:inst1|trig_clk                                                      ; LCFF_X32_Y9_N15 ; 9       ; Global Clock         ; GCLK7            ; --                        ;
; p2s:inst5|i_ioclk                                                              ; LCFF_X1_Y9_N15  ; 5       ; Global Clock         ; GCLK0            ; --                        ;
; reset~clk_delay_ctrl                                                           ; CLKDELAYCTRL_G1 ; 24      ; Global Clock         ; GCLK1            ; --                        ;
; s2p:inst|i_ioclk                                                               ; LCFF_X18_Y9_N21 ; 16      ; Global Clock         ; GCLK5            ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                   ; LCFF_X32_Y7_N1  ; 28      ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; LCFF_X19_Y7_N17 ; 178     ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                         ; 81      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]           ; 66      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; 30      ;
; s2p:inst|s1[5]                                                                                                                                                                                 ; 29      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; 25      ;
; sld_hub:sld_hub_inst|irf_reg[1][7]                                                                                                                                                             ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                   ; 23      ;
; s2p:inst|s1[6]                                                                                                                                                                                 ; 23      ;
; controller:inst1|freq1[0]                                                                                                                                                                      ; 22      ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; 21      ;
; sld_hub:sld_hub_inst|irsr_reg[8]                                                                                                                                                               ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                              ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~1                                                                                                                     ; 19      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]            ; 19      ;
; wavegenerator:inst6|addrgen:inst|LessThan0~34                                                                                                                                                  ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1                                                                                                     ; 18      ;
; wavegenerator:inst6|addrgen:inst|Equal0~1                                                                                                                                                      ; 18      ;
; s2p:inst|s1[4]                                                                                                                                                                                 ; 18      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                            ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~1                                                                                                          ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~7                                                            ; 16      ;
; controller:inst1|Equal0~3                                                                                                                                                                      ; 16      ;
; s2p:inst|s1[7]                                                                                                                                                                                 ; 16      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                        ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~2 ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~1 ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                  ; 15      ;
; s2p:inst|s1[3]                                                                                                                                                                                 ; 15      ;
; s2p:inst|s1[2]                                                                                                                                                                                 ; 15      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~28                      ; 15      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[14]~26 ; 15      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~28                      ; 15      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~26                      ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                       ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                  ; 14      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~28                      ; 14      ;
; wavegenerator:inst6|addrgen:inst|addr[0]~7                                                                                                                                                     ; 13      ;
; controller:inst1|freq1[1]                                                                                                                                                                      ; 13      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[12]~22 ; 13      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                       ; 12      ;
; s2p:inst|s1[1]                                                                                                                                                                                 ; 12      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~22                      ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~24                                                                  ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                       ; 11      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~20                     ; 11      ;
; data_in[7]                                                                                                                                                                                     ; 10      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; 10      ;
; controller:inst1|process_1~12                                                                                                                                                                  ; 10      ;
; controller:inst1|freq1[4]                                                                                                                                                                      ; 10      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF        ; Location   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 2560 ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 1    ; None       ; M4K_X11_Y5 ;
; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ALTSYNCRAM                                                ; AUTO ; ROM              ; Single Clock ; 128          ; 12           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1536 ; 128                         ; 12                          ; --                          ; --                          ; 1536                ; 1    ; square.mif ; M4K_X27_Y7 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,352 / 26,052 ( 5 % ) ;
; C16 interconnects          ; 13 / 1,156 ( 1 % )     ;
; C4 interconnects           ; 611 / 17,952 ( 3 % )   ;
; Direct links               ; 369 / 26,052 ( 1 % )   ;
; Global clocks              ; 8 / 8 ( 100 % )        ;
; Local interconnects        ; 646 / 8,256 ( 8 % )    ;
; R24 interconnects          ; 20 / 1,020 ( 2 % )     ;
; R4 interconnects           ; 710 / 22,440 ( 3 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 8.93) ; Number of LABs  (Total = 136) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 31                            ;
; 2                                          ; 3                             ;
; 3                                          ; 7                             ;
; 4                                          ; 4                             ;
; 5                                          ; 20                            ;
; 6                                          ; 2                             ;
; 7                                          ; 4                             ;
; 8                                          ; 0                             ;
; 9                                          ; 2                             ;
; 10                                         ; 0                             ;
; 11                                         ; 2                             ;
; 12                                         ; 1                             ;
; 13                                         ; 1                             ;
; 14                                         ; 3                             ;
; 15                                         ; 2                             ;
; 16                                         ; 54                            ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.48) ; Number of LABs  (Total = 136) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 34                            ;
; 1 Clock                            ; 102                           ;
; 1 Clock enable                     ; 34                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 6                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 6                             ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 12.85) ; Number of LABs  (Total = 136) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 26                            ;
; 3                                            ; 0                             ;
; 4                                            ; 5                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 3                             ;
; 9                                            ; 10                            ;
; 10                                           ; 8                             ;
; 11                                           ; 5                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 6                             ;
; 15                                           ; 6                             ;
; 16                                           ; 5                             ;
; 17                                           ; 2                             ;
; 18                                           ; 7                             ;
; 19                                           ; 3                             ;
; 20                                           ; 3                             ;
; 21                                           ; 2                             ;
; 22                                           ; 3                             ;
; 23                                           ; 3                             ;
; 24                                           ; 1                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 5                             ;
; 28                                           ; 3                             ;
; 29                                           ; 3                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.57) ; Number of LABs  (Total = 136) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 61                            ;
; 2                                               ; 5                             ;
; 3                                               ; 10                            ;
; 4                                               ; 4                             ;
; 5                                               ; 3                             ;
; 6                                               ; 2                             ;
; 7                                               ; 6                             ;
; 8                                               ; 3                             ;
; 9                                               ; 5                             ;
; 10                                              ; 6                             ;
; 11                                              ; 7                             ;
; 12                                              ; 1                             ;
; 13                                              ; 4                             ;
; 14                                              ; 6                             ;
; 15                                              ; 4                             ;
; 16                                              ; 6                             ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.68) ; Number of LABs  (Total = 136) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 2                             ;
; 2                                           ; 47                            ;
; 3                                           ; 9                             ;
; 4                                           ; 3                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 4                             ;
; 8                                           ; 4                             ;
; 9                                           ; 6                             ;
; 10                                          ; 5                             ;
; 11                                          ; 1                             ;
; 12                                          ; 1                             ;
; 13                                          ; 2                             ;
; 14                                          ; 1                             ;
; 15                                          ; 4                             ;
; 16                                          ; 4                             ;
; 17                                          ; 2                             ;
; 18                                          ; 2                             ;
; 19                                          ; 5                             ;
; 20                                          ; 2                             ;
; 21                                          ; 2                             ;
; 22                                          ; 3                             ;
; 23                                          ; 9                             ;
; 24                                          ; 4                             ;
; 25                                          ; 1                             ;
; 26                                          ; 0                             ;
; 27                                          ; 0                             ;
; 28                                          ; 3                             ;
; 29                                          ; 0                             ;
; 30                                          ; 1                             ;
; 31                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 2.17103           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                     ;
+------------------------------------------------------------------+------------------------+
; Name                                                             ; Value                  ;
+------------------------------------------------------------------+------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                     ;
; Mid Wire Use - Fit Attempt 1                                     ; 6                      ;
; Mid Slack - Fit Attempt 1                                        ; -48820                 ;
; Internal Atom Count - Fit Attempt 1                              ; 1603                   ;
; LE/ALM Count - Fit Attempt 1                                     ; 1216                   ;
; LAB Count - Fit Attempt 1                                        ; 137                    ;
; Outputs per Lab - Fit Attempt 1                                  ; 5.672                  ;
; Inputs per LAB - Fit Attempt 1                                   ; 8.796                  ;
; Global Inputs per LAB - Fit Attempt 1                            ; 1.168                  ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:126;1:11             ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:80;1:39;2:13;3:5     ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:77;1:19;2:30;3:9;4:2 ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:137                  ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:22;1:81;2:23;3:11    ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:88;1:44;2:5          ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:80;1:47;2:10         ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:22;1:81;2:34         ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:22;1:96;2:19         ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:102;1:35             ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:129;1:8              ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:133;1:4              ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:109;2:14;3:7;4:6 ;
; LEs in Chains - Fit Attempt 1                                    ; 281                    ;
; LEs in Long Chains - Fit Attempt 1                               ; 36                     ;
; LABs with Chains - Fit Attempt 1                                 ; 29                     ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 3                      ;
; Time - Fit Attempt 1                                             ; 0                      ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.031                  ;
+------------------------------------------------------------------+------------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 2      ;
; Early Slack - Fit Attempt 1         ; -47558 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 4      ;
; Mid Slack - Fit Attempt 1           ; -47351 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 3      ;
; Mid Slack - Fit Attempt 1           ; -47099 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 3      ;
; Late Slack - Fit Attempt 1          ; -47150 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000  ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 2      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.250  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -42780      ;
; Early Wire Use - Fit Attempt 1      ; 3           ;
; Peak Regional Wire - Fit Attempt 1  ; 7           ;
; Mid Slack - Fit Attempt 1           ; -43461      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 4           ;
; Time - Fit Attempt 1                ; 1           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.406       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Feb 19 00:46:53 2010
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain
Info: Selected device EP2C8T144C8 for design "8bitbrain"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144C8 is compatible
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS54p/nCEO~ is reserved at location 76
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 17 pins of 33 total pins
    Info: Pin data_in[9] not assigned to an exact location on the device
    Info: Pin data_in[8] not assigned to an exact location on the device
    Info: Pin data_in[6] not assigned to an exact location on the device
    Info: Pin data_in[5] not assigned to an exact location on the device
    Info: Pin data_in[4] not assigned to an exact location on the device
    Info: Pin data_in[3] not assigned to an exact location on the device
    Info: Pin data_in[2] not assigned to an exact location on the device
    Info: Pin data_in[1] not assigned to an exact location on the device
    Info: Pin data_in[0] not assigned to an exact location on the device
    Info: Pin edit_change_rot[1] not assigned to an exact location on the device
    Info: Pin edit_change_rot[0] not assigned to an exact location on the device
    Info: Pin edit_select_rot[1] not assigned to an exact location on the device
    Info: Pin edit_select_rot[0] not assigned to an exact location on the device
    Info: Pin wave_bank_rot[1] not assigned to an exact location on the device
    Info: Pin wave_bank_rot[0] not assigned to an exact location on the device
    Info: Pin waveform_rot[1] not assigned to an exact location on the device
    Info: Pin waveform_rot[0] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node p2s:inst5|i_ioclk
        Info: Destination node s2p:inst|i_ioclk
        Info: Destination node controller:inst1|trig_clk
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node s2p:inst|i_ioclk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node controller:inst1|trig_clk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node p2s:inst5|i_ioclk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node p2s:inst5|i_ioclk~1
        Info: Destination node p2s_ioclk
Info: Automatically promoted node reset (placed in PIN 24 (LVDS7p, DPCLK1/DQS1L/CQ1L#))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node controller:inst1|process_1~12
        Info: Destination node controller:inst1|trig_clk
        Info: Destination node controller:inst1|freq1~84
        Info: Destination node controller:inst1|process_1~14
        Info: Destination node controller:inst1|process_1~15
Info: Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1
        Info: Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info: Automatically promoted node sld_hub:sld_hub_inst|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|clr_reg~_wirecell
        Info: Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 17 input, 0 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  12 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  18 pins available
        Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  16 pins available
        Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "freq1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "freq1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "freq1[7]" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Estimated most critical path is register to register delay of 46.549 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y10; Fanout = 17; REG Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[1]'
    Info: 2: + IC(1.402 ns) + CELL(0.596 ns) = 1.998 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~3'
    Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.084 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~5'
    Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.170 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~7'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.256 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~9'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.342 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~11'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.428 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~13'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.514 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~15'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.600 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~17'
    Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.686 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~19'
    Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 3.192 ns; Loc. = LAB_X24_Y8; Fanout = 11; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_16~20'
    Info: 12: + IC(0.912 ns) + CELL(0.202 ns) = 4.306 ns; Loc. = LAB_X23_Y8; Fanout = 3; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[126]~195'
    Info: 13: + IC(0.605 ns) + CELL(0.596 ns) = 5.507 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~3'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.593 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~5'
    Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.679 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~7'
    Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.765 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~9'
    Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 5.851 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~11'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 5.937 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~13'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 6.023 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~15'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 6.109 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~17'
    Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 6.195 ns; Loc. = LAB_X23_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~19'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 6.281 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~21'
    Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 6.787 ns; Loc. = LAB_X23_Y8; Fanout = 12; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_1~22'
    Info: 24: + IC(1.322 ns) + CELL(0.206 ns) = 8.315 ns; Loc. = LAB_X22_Y7; Fanout = 3; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[144]~315'
    Info: 25: + IC(1.295 ns) + CELL(0.621 ns) = 10.231 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[5]~9'
    Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 10.317 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[6]~11'
    Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 10.403 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[7]~13'
    Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 10.489 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[8]~15'
    Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 10.575 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[9]~17'
    Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 10.661 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[10]~19'
    Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 10.747 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[11]~21'
    Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 11.253 ns; Loc. = LAB_X21_Y8; Fanout = 13; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_11_result_int[12]~22'
    Info: 33: + IC(1.332 ns) + CELL(0.206 ns) = 12.791 ns; Loc. = LAB_X22_Y6; Fanout = 3; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[160]~324'
    Info: 34: + IC(1.295 ns) + CELL(0.621 ns) = 14.707 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~15'
    Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 14.793 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~17'
    Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 14.879 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~19'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 14.965 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~21'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 15.051 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~23'
    Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 15.137 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~25'
    Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 15.643 ns; Loc. = LAB_X21_Y7; Fanout = 15; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~26'
    Info: 41: + IC(1.321 ns) + CELL(0.206 ns) = 17.170 ns; Loc. = LAB_X22_Y8; Fanout = 3; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[169]~341'
    Info: 42: + IC(1.305 ns) + CELL(0.621 ns) = 19.096 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~5'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 19.182 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~7'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 19.268 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~9'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 19.354 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~11'
    Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 19.440 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~13'
    Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 19.526 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~15'
    Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 19.612 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~17'
    Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 19.698 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~19'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 19.784 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~21'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 19.870 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~23'
    Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 19.956 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~25'
    Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 20.042 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~27'
    Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 20.548 ns; Loc. = LAB_X21_Y6; Fanout = 15; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~28'
    Info: 55: + IC(1.332 ns) + CELL(0.206 ns) = 22.086 ns; Loc. = LAB_X22_Y8; Fanout = 3; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[184]~352'
    Info: 56: + IC(1.305 ns) + CELL(0.621 ns) = 24.012 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[3]~5'
    Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 24.098 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[4]~7'
    Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 24.184 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[5]~9'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 24.270 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[6]~11'
    Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 24.356 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[7]~13'
    Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 24.442 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[8]~15'
    Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 24.528 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[9]~17'
    Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 24.614 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[10]~19'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 24.700 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[11]~21'
    Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 24.786 ns; Loc. = LAB_X23_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[12]~23'
    Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 24.872 ns; Loc. = LAB_X23_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[13]~25'
    Info: 67: + IC(0.000 ns) + CELL(0.506 ns) = 25.378 ns; Loc. = LAB_X23_Y6; Fanout = 15; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[14]~26'
    Info: 68: + IC(1.322 ns) + CELL(0.206 ns) = 26.906 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[198]~363'
    Info: 69: + IC(1.305 ns) + CELL(0.621 ns) = 28.832 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~7'
    Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 28.918 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~9'
    Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 29.004 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~11'
    Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 29.090 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~13'
    Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 29.176 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~15'
    Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 29.262 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~17'
    Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 29.348 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~19'
    Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 29.434 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~21'
    Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 29.520 ns; Loc. = LAB_X23_Y7; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~23'
    Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 29.606 ns; Loc. = LAB_X23_Y7; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~25'
    Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 29.692 ns; Loc. = LAB_X23_Y7; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~27'
    Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 30.198 ns; Loc. = LAB_X23_Y7; Fanout = 15; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~28'
    Info: 81: + IC(1.322 ns) + CELL(0.206 ns) = 31.726 ns; Loc. = LAB_X24_Y6; Fanout = 3; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[211]~407'
    Info: 82: + IC(1.310 ns) + CELL(0.621 ns) = 33.657 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~5'
    Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 33.743 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~7'
    Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 33.829 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~9'
    Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 33.915 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~11'
    Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 34.001 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~13'
    Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 34.087 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~15'
    Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 34.173 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~17'
    Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 34.259 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~19'
    Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 34.345 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~21'
    Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 34.431 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~23'
    Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 34.517 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~25'
    Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 34.603 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~27'
    Info: 94: + IC(0.000 ns) + CELL(0.506 ns) = 35.109 ns; Loc. = LAB_X23_Y9; Fanout = 14; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~28'
    Info: 95: + IC(1.337 ns) + CELL(0.206 ns) = 36.652 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|StageOut[225]~408'
    Info: 96: + IC(1.295 ns) + CELL(0.621 ns) = 38.568 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~5'
    Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 38.654 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~7'
    Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 38.740 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~9'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 38.826 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~11'
    Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 38.912 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~13'
    Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 38.998 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~15'
    Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 39.084 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~17'
    Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 39.170 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~19'
    Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 39.256 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~21'
    Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 39.342 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~23'
    Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 39.428 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~25'
    Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 39.514 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~27'
    Info: 108: + IC(0.000 ns) + CELL(0.506 ns) = 40.020 ns; Loc. = LAB_X23_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~28'
    Info: 109: + IC(1.322 ns) + CELL(0.596 ns) = 41.938 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~1'
    Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 42.024 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~3'
    Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 42.110 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~5'
    Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 42.196 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~7'
    Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 42.282 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~9'
    Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 42.368 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~11'
    Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 42.454 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~13'
    Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 42.540 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~15'
    Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 42.626 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~17'
    Info: 118: + IC(0.107 ns) + CELL(0.086 ns) = 42.819 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~19'
    Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 42.905 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~21'
    Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 42.991 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~23'
    Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 43.077 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~25'
    Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 43.163 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~27'
    Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 43.249 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~29'
    Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 43.335 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~31'
    Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 43.421 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~33'
    Info: 126: + IC(0.000 ns) + CELL(0.506 ns) = 43.927 ns; Loc. = LAB_X24_Y5; Fanout = 19; COMB Node = 'wavegenerator:inst6|addrgen:inst|LessThan0~34'
    Info: 127: + IC(0.160 ns) + CELL(0.537 ns) = 44.624 ns; Loc. = LAB_X24_Y5; Fanout = 13; COMB Node = 'wavegenerator:inst6|addrgen:inst|addr[0]~7'
    Info: 128: + IC(1.070 ns) + CELL(0.855 ns) = 46.549 ns; Loc. = LAB_X28_Y5; Fanout = 15; REG Node = 'wavegenerator:inst6|addrgen:inst|addr[0]'
    Info: Total cell delay = 22.573 ns ( 48.49 % )
    Info: Total interconnect delay = 23.976 ns ( 51.51 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 6 output pins without output pin load capacitance assignment
    Info: Pin "s2p_cs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "s2p_ioclk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p2s_cs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p2s_ioclk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p2s_ld" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p2s_dout" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Fri Feb 19 00:47:02 2010
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


