var hierarchy =
[
    [ "std::bad_alloc", null, [
      [ "Mila::Dnn::Compute::CudaBadAlloc", "classMila_1_1Dnn_1_1Compute_1_1CudaBadAlloc.html", null ]
    ] ],
    [ "Mila::Dnn::Compute::ComputeDevice", "classMila_1_1Dnn_1_1Compute_1_1ComputeDevice.html", [
      [ "Mila::Dnn::Compute::CpuDevice", "classMila_1_1Dnn_1_1Compute_1_1CpuDevice.html", null ],
      [ "Mila::Dnn::Compute::CudaDevice", "classMila_1_1Dnn_1_1Compute_1_1CudaDevice.html", null ]
    ] ],
    [ "Mila::Dnn::Compute::ComputeResource", "classMila_1_1Dnn_1_1Compute_1_1ComputeResource.html", [
      [ "Mila::Dnn::Compute::CudaComputeResource", "classMila_1_1Dnn_1_1Compute_1_1CudaComputeResource.html", null ],
      [ "Mila::Dnn::Compute::HostComputeResource", "classMila_1_1Dnn_1_1Compute_1_1HostComputeResource.html", null ]
    ] ],
    [ "Mila::Dnn::Gpt2::DatasetReader::Config", "structMila_1_1Dnn_1_1Gpt2_1_1DatasetReader_1_1Config.html", null ],
    [ "Mila::Dnn::Compute::CpuCrossEntropyOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuCrossEntropyOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CpuEncoderOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuEncoderOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CpuFullyConnectedOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuFullyConnectedOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CpuGeluOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuGeluOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CpuLayerNormOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuLayerNormOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CpuMultiHeadAttentionOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuMultiHeadAttentionOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CpuResidualOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuResidualOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CpuSoftmaxOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CpuSoftmaxOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaEncoderOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaEncoderOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaFullyConnectedOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaFullyConnectedOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaGeluOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaGeluOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaLayerNormOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaLayerNormOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaMatMulBiasGeluOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaMatMulBiasGeluOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaMultiHeadAttentionOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaMultiHeadAttentionOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaResidualOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaResidualOpRegistrar.html", null ],
    [ "Mila::Dnn::Compute::CudaSoftmaxOpRegistrar", "classMila_1_1Dnn_1_1Compute_1_1CudaSoftmaxOpRegistrar.html", null ],
    [ "Mila::Data::DataLoader< TInput, TPrecision, TDeviceType >", "classMila_1_1Data_1_1DataLoader.html", null ],
    [ "Mila::Dnn::Gpt2::DatasetReader", "classMila_1_1Dnn_1_1Gpt2_1_1DatasetReader.html", null ],
    [ "Mila::Dnn::Compute::DeviceAccessible", "structMila_1_1Dnn_1_1Compute_1_1DeviceAccessible.html", null ],
    [ "Mila::Dnn::Compute::DeviceContext", "classMila_1_1Dnn_1_1Compute_1_1DeviceContext.html", null ],
    [ "Mila::Dnn::Compute::DeviceProps", "classMila_1_1Dnn_1_1Compute_1_1DeviceProps.html", null ],
    [ "Mila::Dnn::Compute::DeviceRegistrar", "classMila_1_1Dnn_1_1Compute_1_1DeviceRegistrar.html", null ],
    [ "Mila::Dnn::Compute::DeviceRegistry", "classMila_1_1Dnn_1_1Compute_1_1DeviceRegistry.html", null ],
    [ "DIR", "structDIR.html", null ],
    [ "dirent", "structdirent.html", null ],
    [ "Mila::Dnn::Compute::FusedOpMeta", "structMila_1_1Dnn_1_1Compute_1_1FusedOpMeta.html", null ],
    [ "Mila::Misc::glob_t", "structMila_1_1Misc_1_1glob__t.html", null ],
    [ "Mila::Dnn::Compute::HostAccessible", "structMila_1_1Dnn_1_1Compute_1_1HostAccessible.html", null ],
    [ "Mila::Utils::Logger", "classMila_1_1Utils_1_1Logger.html", [
      [ "Mila::Utils::DefaultLogger", "classMila_1_1Utils_1_1DefaultLogger.html", null ]
    ] ],
    [ "MemoryResource", null, [
      [ "Mila::Dnn::Compute::DeviceMemoryResource", "classMila_1_1Dnn_1_1Compute_1_1DeviceMemoryResource.html", null ],
      [ "Mila::Dnn::Compute::DynamicMemoryResource", "classMila_1_1Dnn_1_1Compute_1_1DynamicMemoryResource.html", null ],
      [ "Mila::Dnn::Compute::HostMemoryResource", "classMila_1_1Dnn_1_1Compute_1_1HostMemoryResource.html", null ],
      [ "Mila::Dnn::Compute::ManagedMemoryResource", "classMila_1_1Dnn_1_1Compute_1_1ManagedMemoryResource.html", null ],
      [ "Mila::Dnn::Compute::PinnedMemoryResource", "classMila_1_1Dnn_1_1Compute_1_1PinnedMemoryResource.html", null ],
      [ "Mila::Dnn::Compute::TrackedMemoryResource", "classMila_1_1Dnn_1_1Compute_1_1TrackedMemoryResource.html", null ]
    ] ],
    [ "Mila::Dnn::Compute::MemoryStats", "structMila_1_1Dnn_1_1Compute_1_1MemoryStats.html", null ],
    [ "Mila::Dnn::ModelCallback< TInput, TPrecision >", "classMila_1_1Dnn_1_1ModelCallback.html", null ],
    [ "Mila::Dnn::Module< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1Module.html", [
      [ "Mila::Dnn::Block< TInput, TInput, DeviceType::Cuda >", "classMila_1_1Dnn_1_1Block.html", null ],
      [ "Mila::Dnn::Block< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1Block.html", [
        [ "Mila::Dnn::MLP< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1MLP.html", null ]
      ] ],
      [ "Mila::Dnn::Encoder< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1Encoder.html", null ],
      [ "Mila::Dnn::FullyConnected< TInput, TPrecision >", "classMila_1_1Dnn_1_1FullyConnected.html", null ],
      [ "Mila::Dnn::FusedModule< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1FusedModule.html", null ],
      [ "Mila::Dnn::Gelu< TInput, TPrecision >", "classMila_1_1Dnn_1_1Gelu.html", null ],
      [ "Mila::Dnn::LayerNorm< TInput, TPrecision >", "classMila_1_1Dnn_1_1LayerNorm.html", null ],
      [ "Mila::Dnn::Model< TInput, TPrecision >", "classMila_1_1Dnn_1_1Model.html", null ],
      [ "Mila::Dnn::MultiHeadAttention< TInput, TPrecision >", "classMila_1_1Dnn_1_1MultiHeadAttention.html", null ],
      [ "Mila::Dnn::Residual< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1Residual.html", null ],
      [ "Mila::Dnn::Softmax< TInput, TPrecision >", "classMila_1_1Dnn_1_1Softmax.html", null ],
      [ "Mila::Dnn::TransformerBlock< TInput, TCompute >", "classMila_1_1Dnn_1_1TransformerBlock.html", null ]
    ] ],
    [ "Mila::Dnn::Module< TInput, TInput >", "classMila_1_1Dnn_1_1Module.html", null ],
    [ "Mila::Dnn::Module< TInput, TInput, Compute::DeviceType::Cuda >", "classMila_1_1Dnn_1_1Module.html", null ],
    [ "Mila::Dnn::Module< TInput, TInput, DeviceType::Cuda >", "classMila_1_1Dnn_1_1Module.html", null ],
    [ "Mila::Dnn::Module< TInput, TInput, TDeviceType >", "classMila_1_1Dnn_1_1Module.html", null ],
    [ "Mila::Dnn::Module< uint16_t, half, DeviceType::Cuda >", "classMila_1_1Dnn_1_1Module.html", null ],
    [ "mt19937_state", "structmt19937__state.html", null ],
    [ "Mila::Dnn::Compute::OperationAttributes", "structMila_1_1Dnn_1_1Compute_1_1OperationAttributes.html", null ],
    [ "Mila::Dnn::Compute::OperationBase< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1Compute_1_1OperationBase.html", [
      [ "Mila::Dnn::Compute::BinaryOperation< float, float, DeviceType::Cpu >", "classMila_1_1Dnn_1_1Compute_1_1BinaryOperation.html", [
        [ "Mila::Dnn::Compute::CpuResidualOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CpuResidualOp.html", null ]
      ] ],
      [ "Mila::Dnn::Compute::BinaryOperation< TInput, TInput, DeviceType::Cuda >", "classMila_1_1Dnn_1_1Compute_1_1BinaryOperation.html", null ],
      [ "Mila::Dnn::Compute::UnaryOperation< int, float, DeviceType::Cpu >", "classMila_1_1Dnn_1_1Compute_1_1UnaryOperation.html", null ],
      [ "Mila::Dnn::Compute::UnaryOperation< TInput, TInput, DeviceType::Cpu >", "classMila_1_1Dnn_1_1Compute_1_1UnaryOperation.html", null ],
      [ "Mila::Dnn::Compute::UnaryOperation< float, float, DeviceType::Cpu >", "classMila_1_1Dnn_1_1Compute_1_1UnaryOperation.html", [
        [ "Mila::Dnn::Compute::CpuGeluOp", "classMila_1_1Dnn_1_1Compute_1_1CpuGeluOp.html", null ]
      ] ],
      [ "Mila::Dnn::Compute::UnaryOperation< uint16_t, half, DeviceType::Cuda >", "classMila_1_1Dnn_1_1Compute_1_1UnaryOperation.html", null ],
      [ "Mila::Dnn::Compute::UnaryOperation< TInput, TInput, DeviceType::Cuda >", "classMila_1_1Dnn_1_1Compute_1_1UnaryOperation.html", null ],
      [ "Mila::Dnn::Compute::BinaryOperation< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1Compute_1_1BinaryOperation.html", [
        [ "Mila::Dnn::Compute::CudaResidualOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaResidualOp.html", null ]
      ] ],
      [ "Mila::Dnn::Compute::UnaryOperation< TInput, TPrecision, TDeviceType >", "classMila_1_1Dnn_1_1Compute_1_1UnaryOperation.html", [
        [ "Mila::Dnn::Compute::CpuCrossEntropyOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CpuCrossEntropyOp.html", null ],
        [ "Mila::Dnn::Compute::CpuEncoderOp< TInput >", "classMila_1_1Dnn_1_1Compute_1_1CpuEncoderOp.html", null ],
        [ "Mila::Dnn::Compute::CpuFullyConnectedOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CpuFullyConnectedOp.html", null ],
        [ "Mila::Dnn::Compute::CpuLayerNormOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CpuLayerNormOp.html", null ],
        [ "Mila::Dnn::Compute::CpuMultiHeadAttentionOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CpuMultiHeadAttentionOp.html", null ],
        [ "Mila::Dnn::Compute::CpuSoftmaxOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CpuSoftmaxOp.html", null ],
        [ "Mila::Dnn::Compute::CudaEncoderOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaEncoderOp.html", null ],
        [ "Mila::Dnn::Compute::CudaFullyConnectedOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaFullyConnectedOp.html", null ],
        [ "Mila::Dnn::Compute::CudaGeluOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaGeluOp.html", null ],
        [ "Mila::Dnn::Compute::CudaLayerNormOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaLayerNormOp.html", null ],
        [ "Mila::Dnn::Compute::CudaMatMulBiasGeluOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaMatMulBiasGeluOp.html", null ],
        [ "Mila::Dnn::Compute::CudaMultiHeadAttentionOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaMultiHeadAttentionOp.html", null ],
        [ "Mila::Dnn::Compute::CudaSoftmaxOp< TInput, TPrecision >", "classMila_1_1Dnn_1_1Compute_1_1CudaSoftmaxOp.html", null ]
      ] ]
    ] ],
    [ "Mila::Dnn::Compute::OperationBase< float, float, TDeviceType >", "classMila_1_1Dnn_1_1Compute_1_1OperationBase.html", null ],
    [ "Mila::Dnn::Compute::OperationBase< int, float, TDeviceType >", "classMila_1_1Dnn_1_1Compute_1_1OperationBase.html", null ],
    [ "Mila::Dnn::Compute::OperationBase< TInput, TInput, TDeviceType >", "classMila_1_1Dnn_1_1Compute_1_1OperationBase.html", null ],
    [ "Mila::Dnn::Compute::OperationBase< TInput, TPrecision, DeviceType::Cuda >", "classMila_1_1Dnn_1_1Compute_1_1OperationBase.html", null ],
    [ "Mila::Dnn::Compute::OperationBase< uint16_t, half, TDeviceType >", "classMila_1_1Dnn_1_1Compute_1_1OperationBase.html", null ],
    [ "Mila::Dnn::Compute::OperationRegistry", "classMila_1_1Dnn_1_1Compute_1_1OperationRegistry.html", null ],
    [ "Mila::Dnn::Compute::OperationsRegistrar", "classMila_1_1Dnn_1_1Compute_1_1OperationsRegistrar.html", null ],
    [ "std::runtime_error", null, [
      [ "CudaException", "classCudaException.html", null ],
      [ "Mila::Dnn::Compute::CudaError", "classMila_1_1Dnn_1_1Compute_1_1CudaError.html", null ]
    ] ],
    [ "Mila::Utils::StepLogger", "classMila_1_1Utils_1_1StepLogger.html", null ],
    [ "Mila::Dnn::Tensor< TElementType, TMemoryResource >", "classMila_1_1Dnn_1_1Tensor.html", null ],
    [ "Mila::Dnn::Tensor< TInput, typename Mila::Dnn::Module< TInput, TInput >::MR >", "classMila_1_1Dnn_1_1Tensor.html", null ],
    [ "Mila::Dnn::TensorBuffer< T, MR, TrackMemory >", "classMila_1_1Dnn_1_1TensorBuffer.html", null ],
    [ "Mila::Dnn::TensorPtr< T, IsHostAccessible >", "classMila_1_1Dnn_1_1TensorPtr.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< T >", "structMila_1_1Dnn_1_1TensorTypeTrait.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< float >", "structMila_1_1Dnn_1_1TensorTypeTrait_3_01float_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< half >", "structMila_1_1Dnn_1_1TensorTypeTrait_3_01half_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< int >", "structMila_1_1Dnn_1_1TensorTypeTrait_3_01int_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< int16_t >", "structMila_1_1Dnn_1_1TensorTypeTrait_3_01int16__t_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< uint16_t >", "structMila_1_1Dnn_1_1TensorTypeTrait_3_01uint16__t_01_4.html", null ],
    [ "Mila::Dnn::TensorTypeTrait< uint32_t >", "structMila_1_1Dnn_1_1TensorTypeTrait_3_01uint32__t_01_4.html", null ],
    [ "Mila::Dnn::TrainingConfig", "structMila_1_1Dnn_1_1TrainingConfig.html", null ],
    [ "Mila::Dnn::Compute::OperationRegistry::TypeID", "structMila_1_1Dnn_1_1Compute_1_1OperationRegistry_1_1TypeID.html", null ],
    [ "Mila::Dnn::Compute::OperationRegistry::TypeIDHash", "structMila_1_1Dnn_1_1Compute_1_1OperationRegistry_1_1TypeIDHash.html", null ],
    [ "Mila::Dnn::UniqueIdGenerator", "classMila_1_1Dnn_1_1UniqueIdGenerator.html", null ],
    [ "Mila::Version", "structMila_1_1Version.html", null ]
];