# Multilevel-Cache-Simulator-with-Prefetch
A C++ simulator for L1/L2 cache levels with a configurable stream-buffer prefetch unit, implementing the WBWA policy. Simulates cache performance with varying size, associativity, and block size using SPEC 2006/2007 benchmarks. Analyzes cache configurations to optimize microprocessor architecture performance.

Configurations supported:
<div align="center">
<img width="750" alt="config supported" src="https://github.com/user-attachments/assets/1586344b-c055-4326-a633-3b3ee9589d26">
</div>
