{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 16:44:53 2015 " "Info: Processing started: Wed May 06 16:44:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file single_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_register-behaviour " "Info: Found design unit 1: single_register-behaviour" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 single_register " "Info: Found entity 1: single_register" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behaviour " "Info: Found design unit 1: RF-behaviour" {  } { { "RegisterFile.vhd" "" { Text "D:/COMPSYS_701/RegisterFile.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "RegisterFile.vhd" "" { Text "D:/COMPSYS_701/RegisterFile.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_er.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_er.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_ER-behaviour " "Info: Found design unit 1: register_ER-behaviour" {  } { { "register_ER.vhd" "" { Text "D:/COMPSYS_701/register_ER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_ER " "Info: Found entity 1: register_ER" {  } { { "register_ER.vhd" "" { Text "D:/COMPSYS_701/register_ER.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behaviour " "Info: Found design unit 1: register_32-behaviour" {  } { { "register_32.vhd" "" { Text "D:/COMPSYS_701/register_32.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Info: Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "D:/COMPSYS_701/register_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-behaviour " "Info: Found design unit 1: register_1bit-behaviour" {  } { { "register_1bit.vhd" "" { Text "D:/COMPSYS_701/register_1bit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Info: Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "D:/COMPSYS_701/register_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-behaviour " "Info: Found design unit 1: prog_mem-behaviour" {  } { { "prog_mem.vhd" "" { Text "D:/COMPSYS_701/prog_mem.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Info: Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "D:/COMPSYS_701/prog_mem.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pcadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCplus1-behavior " "Info: Found design unit 1: PCplus1-behavior" {  } { { "PCadd.vhd" "" { Text "D:/COMPSYS_701/PCadd.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PCplus1 " "Info: Found entity 1: PCplus1" {  } { { "PCadd.vhd" "" { Text "D:/COMPSYS_701/PCadd.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-behavior " "Info: Found design unit 1: Mux8-behavior" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Info: Found entity 1: Mux8" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavior " "Info: Found design unit 1: Mux4-behavior" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Info: Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-behavior " "Info: Found design unit 1: Mux2-behavior" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Info: Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX-bhvr " "Info: Found design unit 1: MAX-bhvr" {  } { { "MAX.vhd" "" { Text "D:/COMPSYS_701/MAX.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MAX " "Info: Found entity 1: MAX" {  } { { "MAX.vhd" "" { Text "D:/COMPSYS_701/MAX.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behaviour " "Info: Found design unit 1: instruction_register-behaviour" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Info: Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-bdf_type " "Info: Found design unit 1: Datapath-bdf_type" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info: Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behaviour " "Info: Found design unit 1: data_mem-behaviour" {  } { { "data_mem.vhd" "" { Text "D:/COMPSYS_701/data_mem.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Info: Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "D:/COMPSYS_701/data_mem.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLUNIT-bhvr " "Info: Found design unit 1: CONTROLUNIT-bhvr" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLUNIT " "Info: Found entity 1: CONTROLUNIT" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhvr " "Info: Found design unit 1: ALU-bhvr" {  } { { "ALU.vhd" "" { Text "D:/COMPSYS_701/ALU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/COMPSYS_701/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Info: Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLUNIT CONTROLUNIT:inst5 " "Info: Elaborating entity \"CONTROLUNIT\" for hierarchy \"CONTROLUNIT:inst5\"" {  } { { "Processor.bdf" "inst5" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -136 56 352 376 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DPC ControlUnit.vhd(163) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(163): signal \"DPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(163) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(163): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DPC ControlUnit.vhd(165) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(165): signal \"DPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(165) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(165): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_dprr_done ControlUnit.vhd(166) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(166): signal \"ld_dprr_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(170) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(170): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_dprr_done ControlUnit.vhd(170) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(170): signal \"ld_dprr_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HP ControlUnit.vhd(177) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(177): signal \"HP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLMR ControlUnit.vhd(177) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(177): signal \"FLMR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HP ControlUnit.vhd(178) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(178): signal \"HP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFMR ControlUnit.vhd(180) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(180): signal \"FFMR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HP ControlUnit.vhd(187) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(187): signal \"HP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TP ControlUnit.vhd(187) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(187): signal \"TP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(191) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(191): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_dprr_done ControlUnit.vhd(191) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(191): signal \"ld_dprr_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM ControlUnit.vhd(201) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(201): signal \"AM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(220) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(220): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM ControlUnit.vhd(230) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(230): signal \"AM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(232) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(232): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(246) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(246): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(252) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(252): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(255) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(255): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(259) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(259): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(263) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(263): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(267) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(267): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(271) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(271): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(275) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(275): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(279) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(279): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(283) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(283): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(287) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(287): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(292) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(292): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zout ControlUnit.vhd(303) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(303): signal \"zout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zout ControlUnit.vhd(312) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(312): signal \"zout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(317) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(317): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(321) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(321): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(326) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(326): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(330) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(330): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(343) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(343): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(346) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(346): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(347) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(347): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(351) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(351): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(355) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(355): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(356) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(356): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(360) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(360): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(364) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(364): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(365) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(365): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(369) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(369): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(372) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(372): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(374) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(374): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(377) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(377): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(382) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(382): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(391) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(391): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(394) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(394): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(401) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(401): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_en ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"wr_en\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_ir ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"sel_ir\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_reg_ld ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"PC_reg_ld\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ER_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"ER_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIP_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"SIP_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SVOP_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"SVOP_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SOP_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"SOP_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clrz ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"clrz\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clrer ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"clrer\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clreot ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"clreot\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seteot ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"seteot\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_write ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"data_write\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLR_IRQ ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"CLR_IRQ\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HP ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"HP\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DPC ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"DPC\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRQ ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"IRQ\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_dprr_done ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"ld_dprr_done\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_PC_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_PC_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_x ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"sel_x\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_z ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"sel_z\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_A_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_A_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_B_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_B_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_RF_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_RF_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_dest ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"wr_dest\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_DMW_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_DMW_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_DM_Data_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_DM_Data_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_DMR_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_DMR_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DMR_sel ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DMR_sel\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DM_Data_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DM_Data_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DM_Data_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DM_Data_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DMW_sel ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DMW_sel\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_RF_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_RF_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_RF_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_RF_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_RF_sel\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_RF_sel\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_B_sel ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_B_sel\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_A_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_A_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_A_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_A_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"alu_op\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"alu_op\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_PC_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_PC_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_PC_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_PC_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_dprr_done ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"ld_dprr_done\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQ ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"IRQ\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"DPC\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[4\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[4\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[5\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[5\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[6\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[6\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[7\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[7\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[8\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[8\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[9\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[9\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[10\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[10\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[11\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[11\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[12\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[12\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[13\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[13\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[14\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[14\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[15\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[15\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR_IRQ ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"CLR_IRQ\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"data_write\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seteot ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"seteot\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clreot ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"clreot\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clrer ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"clrer\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clrz ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"clrz\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOP_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"SOP_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SVOP_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"SVOP_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIP_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"SIP_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ER_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"ER_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_reg_ld ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"PC_reg_ld\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ir ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_ir\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"ld_IR\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_en\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Info: Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -160 960 1272 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_0 Datapath.vhd(220) " "Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(220): used explicit default value for signal \"const_0\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 220 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_1 Datapath.vhd(221) " "Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(221): used explicit default value for signal \"const_1\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_logic_0 Datapath.vhd(222) " "Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(222): used explicit default value for signal \"const_logic_0\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_seven Datapath.vhd(223) " "Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(223): used implicit default value for signal \"r_seven\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dprr_out Datapath.vhd(225) " "Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(225): object \"dprr_out\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DPCR\[31..16\] Datapath.vhd(202) " "Warning (10873): Using initial value X (don't care) for net \"DPCR\[31..16\]\" at Datapath.vhd(202)" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 202 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst\|ALU:b2v_ALU_inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Datapath:inst\|ALU:b2v_ALU_inst\"" {  } { { "Datapath.vhd" "b2v_ALU_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 Datapath:inst\|register_32:b2v_DCPR_reg " "Info: Elaborating entity \"register_32\" for hierarchy \"Datapath:inst\|register_32:b2v_DCPR_reg\"" {  } { { "Datapath.vhd" "b2v_DCPR_reg" { Text "D:/COMPSYS_701/Datapath.vhd" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit Datapath:inst\|register_1bit:b2v_zero_flag_reg " "Info: Elaborating entity \"register_1bit\" for hierarchy \"Datapath:inst\|register_1bit:b2v_zero_flag_reg\"" {  } { { "Datapath.vhd" "b2v_zero_flag_reg" { Text "D:/COMPSYS_701/Datapath.vhd" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Datapath:inst\|Mux4:b2v_DM_DATA_MUX " "Info: Elaborating entity \"Mux4\" for hierarchy \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\"" {  } { { "Datapath.vhd" "b2v_DM_DATA_MUX" { Text "D:/COMPSYS_701/Datapath.vhd" 274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem Datapath:inst\|data_mem:b2v_DM_inst " "Info: Elaborating entity \"data_mem\" for hierarchy \"Datapath:inst\|data_mem:b2v_DM_inst\"" {  } { { "Datapath.vhd" "b2v_DM_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Datapath:inst\|Mux2:b2v_DMR_MUX " "Info: Elaborating entity \"Mux2\" for hierarchy \"Datapath:inst\|Mux2:b2v_DMR_MUX\"" {  } { { "Datapath.vhd" "b2v_DMR_MUX" { Text "D:/COMPSYS_701/Datapath.vhd" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register Datapath:inst\|instruction_register:b2v_inst1 " "Info: Elaborating entity \"instruction_register\" for hierarchy \"Datapath:inst\|instruction_register:b2v_inst1\"" {  } { { "Datapath.vhd" "b2v_inst1" { Text "D:/COMPSYS_701/Datapath.vhd" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem Datapath:inst\|prog_mem:b2v_inst2 " "Info: Elaborating entity \"prog_mem\" for hierarchy \"Datapath:inst\|prog_mem:b2v_inst2\"" {  } { { "Datapath.vhd" "b2v_inst2" { Text "D:/COMPSYS_701/Datapath.vhd" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCplus1 Datapath:inst\|PCplus1:b2v_inst4 " "Info: Elaborating entity \"PCplus1\" for hierarchy \"Datapath:inst\|PCplus1:b2v_inst4\"" {  } { { "Datapath.vhd" "b2v_inst4" { Text "D:/COMPSYS_701/Datapath.vhd" 333 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX Datapath:inst\|MAX:b2v_MAX_inst " "Info: Elaborating entity \"MAX\" for hierarchy \"Datapath:inst\|MAX:b2v_MAX_inst\"" {  } { { "Datapath.vhd" "b2v_MAX_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_register Datapath:inst\|single_register:b2v_PC_REGISTER " "Info: Elaborating entity \"single_register\" for hierarchy \"Datapath:inst\|single_register:b2v_PC_REGISTER\"" {  } { { "Datapath.vhd" "b2v_PC_REGISTER" { Text "D:/COMPSYS_701/Datapath.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF Datapath:inst\|RF:b2v_RF_inst " "Info: Elaborating entity \"RF\" for hierarchy \"Datapath:inst\|RF:b2v_RF_inst\"" {  } { { "Datapath.vhd" "b2v_RF_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\"" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1 " "Info: Elaborated megafunction instantiation \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1 " "Info: Instantiated megafunction \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0h1 " "Info: Found entity 1: altsyncram_e0h1" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "D:/COMPSYS_701/db/altsyncram_e0h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0h1 Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\|altsyncram_e0h1:auto_generated " "Info: Elaborating entity \"altsyncram_e0h1\" for hierarchy \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\|altsyncram_e0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Datapath:inst\|Mux8:b2v_RF_MUX " "Info: Elaborating entity \"Mux8\" for hierarchy \"Datapath:inst\|Mux8:b2v_RF_MUX\"" {  } { { "Datapath.vhd" "b2v_RF_MUX" { Text "D:/COMPSYS_701/Datapath.vhd" 389 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:inst\|data_mem:b2v_DM_inst\|DATA_MEM_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath:inst\|data_mem:b2v_DM_inst\|DATA_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Info: Parameter WIDTHAD_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Info: Parameter NUMWORDS_A set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Info: Parameter WIDTHAD_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Info: Parameter NUMWORDS_B set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cs701.ram0_data_mem_73ff31ea.hdl.mif " "Info: Parameter INIT_FILE set to db/cs701.ram0_data_mem_73ff31ea.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:inst\|prog_mem:b2v_inst2\|DATA_MEM_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath:inst\|prog_mem:b2v_inst2\|DATA_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Info: Parameter WIDTHAD_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Info: Parameter NUMWORDS_A set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cs701.ram0_prog_mem_e3d122c6.hdl.mif " "Info: Parameter INIT_FILE set to db/cs701.ram0_prog_mem_e3d122c6.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0 " "Info: Elaborated megafunction instantiation \"Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0 " "Info: Instantiated megafunction \"Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Info: Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Info: Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Info: Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Info: Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cs701.ram0_data_mem_73ff31ea.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/cs701.ram0_data_mem_73ff31ea.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpl1 " "Info: Found entity 1: altsyncram_jpl1" {  } { { "db/altsyncram_jpl1.tdf" "" { Text "D:/COMPSYS_701/db/altsyncram_jpl1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Info: Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "D:/COMPSYS_701/db/decode_l0b.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ksb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ksb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ksb " "Info: Found entity 1: mux_ksb" {  } { { "db/mux_ksb.tdf" "" { Text "D:/COMPSYS_701/db/mux_ksb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0 " "Info: Elaborated megafunction instantiation \"Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0 " "Info: Instantiated megafunction \"Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Info: Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Info: Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cs701.ram0_prog_mem_e3d122c6.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/cs701.ram0_prog_mem_e3d122c6.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ov61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ov61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ov61 " "Info: Found entity 1: altsyncram_ov61" {  } { { "db/altsyncram_ov61.tdf" "" { Text "D:/COMPSYS_701/db/altsyncram_ov61.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Info: Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "D:/COMPSYS_701/db/decode_eca.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[0\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[0\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[1\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[1\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[2\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[2\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[3\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[3\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[4\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[4\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[5\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[5\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[6\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[6\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[7\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[7\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[8\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[8\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[9\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[9\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[10\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[10\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[11\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[11\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[12\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[12\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[13\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[13\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[14\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[14\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[15\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[15\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|DPC\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|DPC\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLUNIT:inst5\|mux_B_sel CONTROLUNIT:inst5\|mux_A_sel\[0\] " "Info: Duplicate LATCH primitive \"CONTROLUNIT:inst5\|mux_B_sel\" merged with LATCH primitive \"CONTROLUNIT:inst5\|mux_A_sel\[0\]\"" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|SOP_Ld_Reg " "Warning: Latch CONTROLUNIT:inst5\|SOP_Ld_Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|SVOP_Ld_Reg " "Warning: Latch CONTROLUNIT:inst5\|SVOP_Ld_Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_en " "Warning: Latch CONTROLUNIT:inst5\|wr_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLUNIT:inst5\|STATE.T2 " "Warning: Ports D and ENA on the latch are fed by the same signal CONTROLUNIT:inst5\|STATE.T2" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_A_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_A_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_RF_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_RF_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_RF_sel\[1\] " "Warning: Latch CONTROLUNIT:inst5\|mux_RF_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_RF_sel\[2\] " "Warning: Latch CONTROLUNIT:inst5\|mux_RF_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|alu_op\[1\] " "Warning: Latch CONTROLUNIT:inst5\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[29\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[29\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|alu_op\[0\] " "Warning: Latch CONTROLUNIT:inst5\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[29\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[29\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[0\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[1\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[2\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[3\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[0\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[1\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[2\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[3\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DMW_sel " "Warning: Latch CONTROLUNIT:inst5\|mux_DMW_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|data_write " "Warning: Latch CONTROLUNIT:inst5\|data_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLUNIT:inst5\|STATE.T2 " "Warning: Ports D and ENA on the latch are fed by the same signal CONTROLUNIT:inst5\|STATE.T2" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DM_Data_sel\[1\] " "Warning: Latch CONTROLUNIT:inst5\|mux_DM_Data_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DM_Data_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_DM_Data_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[31\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DMR_sel " "Warning: Latch CONTROLUNIT:inst5\|mux_DMR_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|SIP_Ld_Reg " "Warning: Latch CONTROLUNIT:inst5\|SIP_Ld_Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_PC_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_PC_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLUNIT:inst5\|STATE.T2 " "Warning: Ports D and ENA on the latch are fed by the same signal CONTROLUNIT:inst5\|STATE.T2" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_PC_sel\[1\] " "Warning: Latch CONTROLUNIT:inst5\|mux_PC_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[31\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ER " "Warning (15610): No output dependent on input pin \"ER\"" {  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 184 792 960 200 "ER" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1126 " "Info: Implemented 1126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "786 " "Info: Implemented 786 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Info: Implemented 288 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Info: Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 16:45:00 2015 " "Info: Processing ended: Wed May 06 16:45:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 16:45:01 2015 " "Info: Processing started: Wed May 06 16:45:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cs701 -c cs701 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cs701 -c cs701" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cs701 EP4CGX50CF23C6 " "Info: Automatically selected device EP4CGX50CF23C6 for design cs701" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Info: Device EP4CGX75CF23C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23C6 " "Info: Device EP4CGX30CF23C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Info: Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8021 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8023 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8025 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Info: Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8027 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8029 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "Critical Warning: No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Load_Ir " "Info: Pin Load_Ir not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Load_Ir } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -144 544 720 -128 "Load_Ir" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Load_Ir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 84 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ER " "Info: Pin ER not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ER } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 184 792 960 200 "ER" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 87 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[15\] " "Info: Pin out_sop\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[15] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[14\] " "Info: Pin out_sop\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[14] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[13\] " "Info: Pin out_sop\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[13] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 54 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[12\] " "Info: Pin out_sop\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[12] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 55 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[11\] " "Info: Pin out_sop\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[11] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 56 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[10\] " "Info: Pin out_sop\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[10] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[9\] " "Info: Pin out_sop\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[9] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[8\] " "Info: Pin out_sop\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[8] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 59 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[7\] " "Info: Pin out_sop\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[7] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 60 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[6\] " "Info: Pin out_sop\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[6] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 61 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[5\] " "Info: Pin out_sop\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[5] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 62 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[4\] " "Info: Pin out_sop\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[4] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 63 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[3\] " "Info: Pin out_sop\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[3] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 64 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[2\] " "Info: Pin out_sop\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[2] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 65 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[1\] " "Info: Pin out_sop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[1] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 66 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[0\] " "Info: Pin out_sop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[0] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 67 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[15\] " "Info: Pin out_svop\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[15] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[14\] " "Info: Pin out_svop\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[14] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[13\] " "Info: Pin out_svop\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[13] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 70 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[12\] " "Info: Pin out_svop\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[12] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 71 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[11\] " "Info: Pin out_svop\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[11] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 72 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[10\] " "Info: Pin out_svop\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[10] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[9\] " "Info: Pin out_svop\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[9] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 74 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[8\] " "Info: Pin out_svop\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[8] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 75 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[7\] " "Info: Pin out_svop\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[7] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 76 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[6\] " "Info: Pin out_svop\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[6] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 77 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[5\] " "Info: Pin out_svop\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[5] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 78 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[4\] " "Info: Pin out_svop\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[4] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 79 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[3\] " "Info: Pin out_svop\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[3] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 80 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[2\] " "Info: Pin out_svop\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[2] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 81 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[1\] " "Info: Pin out_svop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[1] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 82 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[0\] " "Info: Pin out_svop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[0] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 83 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { RST } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -96 -272 -104 -80 "RST" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 86 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -112 -184 -16 -96 "CLK" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 85 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[15\] " "Info: Pin SIPi\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[15] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 36 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[14\] " "Info: Pin SIPi\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[14] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 37 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[13\] " "Info: Pin SIPi\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[13] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 38 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[12\] " "Info: Pin SIPi\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[12] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 39 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[11\] " "Info: Pin SIPi\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[11] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 40 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[10\] " "Info: Pin SIPi\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[10] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 41 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[9\] " "Info: Pin SIPi\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[9] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[8\] " "Info: Pin SIPi\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[8] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 43 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[7\] " "Info: Pin SIPi\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[7] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 44 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[6\] " "Info: Pin SIPi\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[6] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 45 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[5\] " "Info: Pin SIPi\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[5] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 46 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[4\] " "Info: Pin SIPi\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[4] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 47 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[3\] " "Info: Pin SIPi\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[3] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 48 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[2\] " "Info: Pin SIPi\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[2] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 49 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[1\] " "Info: Pin SIPi\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[1] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[0\] " "Info: Pin SIPi\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[0] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 51 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_en\|combout " "Warning: Node \"inst5\|wr_en\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[0\]\|combout " "Warning: Node \"inst5\|wr_dest\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[1\]\|combout " "Warning: Node \"inst5\|wr_dest\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[2\]\|combout " "Warning: Node \"inst5\|wr_dest\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[3\]\|combout " "Warning: Node \"inst5\|wr_dest\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[0\]\|combout " "Warning: Node \"inst5\|sel_x\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[1\]\|combout " "Warning: Node \"inst5\|sel_x\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[2\]\|combout " "Warning: Node \"inst5\|sel_x\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[3\]\|combout " "Warning: Node \"inst5\|sel_x\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[2\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_A_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_A_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[0\]\|combout " "Warning: Node \"inst5\|sel_z\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[1\]\|combout " "Warning: Node \"inst5\|sel_z\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[2\]\|combout " "Warning: Node \"inst5\|sel_z\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[3\]\|combout " "Warning: Node \"inst5\|sel_z\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SIP_Ld_Reg\|combout " "Warning: Node \"inst5\|SIP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|ld_IR\|combout " "Warning: Node \"inst5\|ld_IR\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_ir\|combout " "Warning: Node \"inst5\|sel_ir\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|alu_op\[1\]\|combout " "Warning: Node \"inst5\|alu_op\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|alu_op\[0\]\|combout " "Warning: Node \"inst5\|alu_op\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DMR_sel\|combout " "Warning: Node \"inst5\|mux_DMR_sel\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_PC_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_PC_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|PC_reg_ld\|combout " "Warning: Node \"inst5\|PC_reg_ld\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_PC_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_PC_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DM_Data_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_DM_Data_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DM_Data_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_DM_Data_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DMW_sel\|combout " "Warning: Node \"inst5\|mux_DMW_sel\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|data_write\|combout " "Warning: Node \"inst5\|data_write\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SOP_Ld_Reg\|combout " "Warning: Node \"inst5\|SOP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SVOP_Ld_Reg\|combout " "Warning: Node \"inst5\|SVOP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs701.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cs701.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Info: Automatically promoted node CLK~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 231 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[31\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[31\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 232 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|STATE.T0 " "Info: Destination node CONTROLUNIT:inst5\|STATE.T0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.T0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 337 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|STATE.T1 " "Info: Destination node CONTROLUNIT:inst5\|STATE.T1" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 338 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 225 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[26\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[26\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 227 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[25\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[25\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 226 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[28\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[28\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 229 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[29\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[29\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 230 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[27\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[27\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 228 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -112 -184 -16 -96 "CLK" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 7999 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|Selector42~9  " "Info: Automatically promoted node CONTROLUNIT:inst5\|Selector42~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector42~10 " "Info: Destination node CONTROLUNIT:inst5\|Selector42~10" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector42~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1690 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector42~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1369 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|sel_x\[3\]~5  " "Info: Automatically promoted node CONTROLUNIT:inst5\|sel_x\[3\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|sel_x[3]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1452 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|sel_z\[3\]~2  " "Info: Automatically promoted node CONTROLUNIT:inst5\|sel_z\[3\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|sel_z[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1513 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|Selector20~5  " "Info: Automatically promoted node CONTROLUNIT:inst5\|Selector20~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector20~6 " "Info: Destination node CONTROLUNIT:inst5\|Selector20~6" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector20~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1691 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector20~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1522 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|alu_op\[1\]~3  " "Info: Automatically promoted node CONTROLUNIT:inst5\|alu_op\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|alu_op[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1394 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|Selector15~2  " "Info: Automatically promoted node CONTROLUNIT:inst5\|Selector15~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector15~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1687 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|STATE.E2  " "Info: Automatically promoted node CONTROLUNIT:inst5\|STATE.E2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|STATE.T0 " "Info: Destination node CONTROLUNIT:inst5\|STATE.T0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.T0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 337 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector1~0 " "Info: Destination node CONTROLUNIT:inst5\|Selector1~0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 82 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1355 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector38~0 " "Info: Destination node CONTROLUNIT:inst5\|Selector38~0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector38~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1509 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.E2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 336 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Info: Automatically promoted node RST~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[0\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[0\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 164 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[1\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[1\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 165 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[2\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[2\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 166 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[3\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[3\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 167 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[4\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[4\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 168 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[5\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[5\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 169 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[6\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[6\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 170 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[7\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[7\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 171 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[8\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[8\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[9\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[9\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -96 -272 -104 -80 "RST" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 7998 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 17 33 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 17 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "Info: I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "Info: I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "Info: I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X23_Y22 X34_Y33 " "Info: Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X23_Y22 to location X34_Y33" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "Warning: 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 2.5 V M11 " "Info: Pin RST uses I/O standard 2.5 V at M11" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { RST } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -96 -272 -104 -80 "RST" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 86 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V N11 " "Info: Pin CLK uses I/O standard 2.5 V at N11" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -112 -184 -16 -96 "CLK" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 85 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/COMPSYS_701/cs701.fit.smsg " "Info: Generated suppressed messages file D:/COMPSYS_701/cs701.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Info: Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 16:45:23 2015 " "Info: Processing ended: Wed May 06 16:45:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 16:45:24 2015 " "Info: Processing started: Wed May 06 16:45:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cs701 -c cs701 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cs701 -c cs701" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 16:45:24 2015 " "Info: Processing started: Wed May 06 16:45:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cs701 -c cs701 " "Info: Command: quartus_sta cs701 -c cs701" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_en\|combout " "Warning: Node \"inst5\|wr_en\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[0\]\|combout " "Warning: Node \"inst5\|wr_dest\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[1\]\|combout " "Warning: Node \"inst5\|wr_dest\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[2\]\|combout " "Warning: Node \"inst5\|wr_dest\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[3\]\|combout " "Warning: Node \"inst5\|wr_dest\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[0\]\|combout " "Warning: Node \"inst5\|sel_x\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[1\]\|combout " "Warning: Node \"inst5\|sel_x\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[2\]\|combout " "Warning: Node \"inst5\|sel_x\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[3\]\|combout " "Warning: Node \"inst5\|sel_x\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[2\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_A_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_A_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SIP_Ld_Reg\|combout " "Warning: Node \"inst5\|SIP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[0\]\|combout " "Warning: Node \"inst5\|sel_z\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[1\]\|combout " "Warning: Node \"inst5\|sel_z\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[2\]\|combout " "Warning: Node \"inst5\|sel_z\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[3\]\|combout " "Warning: Node \"inst5\|sel_z\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_ir\|combout " "Warning: Node \"inst5\|sel_ir\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|ld_IR\|combout " "Warning: Node \"inst5\|ld_IR\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|alu_op\[1\]\|combout " "Warning: Node \"inst5\|alu_op\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|alu_op\[0\]\|combout " "Warning: Node \"inst5\|alu_op\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DMR_sel\|combout " "Warning: Node \"inst5\|mux_DMR_sel\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_PC_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_PC_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|PC_reg_ld\|combout " "Warning: Node \"inst5\|PC_reg_ld\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DM_Data_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_DM_Data_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DM_Data_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_DM_Data_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DMW_sel\|combout " "Warning: Node \"inst5\|mux_DMW_sel\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_PC_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_PC_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|data_write\|combout " "Warning: Node \"inst5\|data_write\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SOP_Ld_Reg\|combout " "Warning: Node \"inst5\|SOP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SVOP_Ld_Reg\|combout " "Warning: Node \"inst5\|SVOP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs701.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cs701.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "Info: create_clock -period 1.000 -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLUNIT:inst5\|STATE.E0 CONTROLUNIT:inst5\|STATE.E0 " "Info: create_clock -period 1.000 -name CONTROLUNIT:inst5\|STATE.E0 CONTROLUNIT:inst5\|STATE.E0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLUNIT:inst5\|STATE.T2 CONTROLUNIT:inst5\|STATE.T2 " "Info: create_clock -period 1.000 -name CONTROLUNIT:inst5\|STATE.T2 CONTROLUNIT:inst5\|STATE.T2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLUNIT:inst5\|STATE.E2 CONTROLUNIT:inst5\|STATE.E2 " "Info: create_clock -period 1.000 -name CONTROLUNIT:inst5\|STATE.E2 CONTROLUNIT:inst5\|STATE.E2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.284 " "Info: Worst-case setup slack is -9.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.284     -4176.720 CLK  " "Info:    -9.284     -4176.720 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.119       -23.245 CONTROLUNIT:inst5\|STATE.E0  " "Info:    -5.119       -23.245 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.685       -59.859 CONTROLUNIT:inst5\|STATE.T2  " "Info:    -4.685       -59.859 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478        -6.674 CONTROLUNIT:inst5\|STATE.E2  " "Info:    -2.478        -6.674 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.168 " "Info: Worst-case hold slack is -2.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.168        -9.593 CONTROLUNIT:inst5\|STATE.T2  " "Info:    -2.168        -9.593 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231        -1.231 CONTROLUNIT:inst5\|STATE.E2  " "Info:    -1.231        -1.231 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642        -0.821 CLK  " "Info:    -0.642        -0.821 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561        -0.561 CONTROLUNIT:inst5\|STATE.E0  " "Info:    -0.561        -0.561 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1551.752 CLK  " "Info:    -3.000     -1551.752 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324         0.000 CONTROLUNIT:inst5\|STATE.T2  " "Info:     0.324         0.000 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 CONTROLUNIT:inst5\|STATE.E0  " "Info:     0.392         0.000 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 CONTROLUNIT:inst5\|STATE.E2  " "Info:     0.414         0.000 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.237 " "Info: Worst-case setup slack is -8.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.237     -3687.805 CLK  " "Info:    -8.237     -3687.805 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.600       -20.835 CONTROLUNIT:inst5\|STATE.E0  " "Info:    -4.600       -20.835 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.250       -54.745 CONTROLUNIT:inst5\|STATE.T2  " "Info:    -4.250       -54.745 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.152        -5.751 CONTROLUNIT:inst5\|STATE.E2  " "Info:    -2.152        -5.751 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.916 " "Info: Worst-case hold slack is -1.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.916        -7.347 CONTROLUNIT:inst5\|STATE.T2  " "Info:    -1.916        -7.347 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090        -1.090 CONTROLUNIT:inst5\|STATE.E2  " "Info:    -1.090        -1.090 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550        -0.650 CLK  " "Info:    -0.550        -0.650 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493        -0.493 CONTROLUNIT:inst5\|STATE.E0  " "Info:    -0.493        -0.493 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1551.752 CLK  " "Info:    -3.000     -1551.752 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390         0.000 CONTROLUNIT:inst5\|STATE.T2  " "Info:     0.390         0.000 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 CONTROLUNIT:inst5\|STATE.E2  " "Info:     0.407         0.000 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 CONTROLUNIT:inst5\|STATE.E0  " "Info:     0.435         0.000 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.635 " "Info: Worst-case setup slack is -4.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.635     -2140.286 CLK  " "Info:    -4.635     -2140.286 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824       -12.732 CONTROLUNIT:inst5\|STATE.E0  " "Info:    -2.824       -12.732 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.612       -28.261 CONTROLUNIT:inst5\|STATE.T2  " "Info:    -2.612       -28.261 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035        -2.735 CONTROLUNIT:inst5\|STATE.E2  " "Info:    -1.035        -2.735 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.264 " "Info: Worst-case hold slack is -1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264        -4.753 CONTROLUNIT:inst5\|STATE.T2  " "Info:    -1.264        -4.753 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817        -0.817 CONTROLUNIT:inst5\|STATE.E2  " "Info:    -0.817        -0.817 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -0.858 CLK  " "Info:    -0.500        -0.858 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -0.323 CONTROLUNIT:inst5\|STATE.E0  " "Info:    -0.323        -0.323 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -844.882 CLK  " "Info:    -3.000      -844.882 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241         0.000 CONTROLUNIT:inst5\|STATE.T2  " "Info:     0.241         0.000 CONTROLUNIT:inst5\|STATE.T2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 CONTROLUNIT:inst5\|STATE.E2  " "Info:     0.371         0.000 CONTROLUNIT:inst5\|STATE.E2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 CONTROLUNIT:inst5\|STATE.E0  " "Info:     0.414         0.000 CONTROLUNIT:inst5\|STATE.E0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Info: Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 16:45:30 2015 " "Info: Processing ended: Wed May 06 16:45:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Info: Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 16:45:31 2015 " "Info: Processing ended: Wed May 06 16:45:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 347 s " "Info: Quartus II Full Compilation was successful. 0 errors, 347 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
