// Seed: 1450931597
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final $unsigned(28);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  static logic id_3 = id_1[1'd0];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
