Warning (10268): Verilog HDL information at riscv_cpu.v(225): always construct contains both blocking and non-blocking assignments File: L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v Line: 225
Warning (10268): Verilog HDL information at register.v(52): always construct contains both blocking and non-blocking assignments File: L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/register.v Line: 52
Warning (10268): Verilog HDL information at forwarding_unit.v(14): always construct contains both blocking and non-blocking assignments File: L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/forwarding_unit.v Line: 14
