
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `yosys.slang.f' --

1. Executing SLANG frontend.
Top level design units:
    idle_predictor

Build succeeded: 0 errors, 0 warnings

1.1. Executing UNDRIVEN pass. (resolve undriven signals)

1.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `idle_predictor.$28'.
Removing empty process `idle_predictor.$26'.
Found and cleaned up 1 empty switch in `\idle_predictor.$21'.
Removing empty process `idle_predictor.$19'.
Found and cleaned up 1 empty switch in `\idle_predictor.$14'.
Removing empty process `idle_predictor.$12'.
Found and cleaned up 1 empty switch in `\idle_predictor.$7'.
Removing empty process `idle_predictor.$5'.
Found and cleaned up 1 empty switch in `\idle_predictor.$0'.
Cleaned up 4 empty switches.

1.3. Executing TRIBUF pass.

1.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $21 in module idle_predictor.
Marked 3 switch rules as full_case in process $7 in module idle_predictor.
Marked 3 switch rules as full_case in process $14 in module idle_predictor.
Marked 3 switch rules as full_case in process $0 in module idle_predictor.
Removed a total of 0 dead cases.

1.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 0 assignments to connections.

1.6. Executing PROC_INIT pass (extract init attributes).

1.7. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~12 debug messages>

1.8. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\idle_predictor.$21'.
     1/2: $adaptive_threshold[63:48]$25
     2/2: $g_peripheral[3].adjustment$23
Creating decoders for process `\idle_predictor.$7'.
     1/2: $adaptive_threshold[31:16]$11
     2/2: $g_peripheral[1].adjustment$9
Creating decoders for process `\idle_predictor.$14'.
     1/2: $adaptive_threshold[47:32]$18
     2/2: $g_peripheral[2].adjustment$16
Creating decoders for process `\idle_predictor.$0'.
     1/2: $adaptive_threshold[15:0]$4
     2/2: $g_peripheral[0].adjustment$2

1.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\idle_predictor.$21'.
Removing empty process `idle_predictor.$21'.
Found and cleaned up 3 empty switches in `\idle_predictor.$7'.
Removing empty process `idle_predictor.$7'.
Found and cleaned up 3 empty switches in `\idle_predictor.$14'.
Removing empty process `idle_predictor.$14'.
Found and cleaned up 3 empty switches in `\idle_predictor.$0'.
Removing empty process `idle_predictor.$0'.
Cleaned up 12 empty switches.

1.10. Executing OPT_EXPR pass (perform const folding).
Optimizing module idle_predictor.
<suppressed ~1 debug messages>

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
Dumping module `\idle_predictor'.

1 modules:
  idle_predictor

End of script. Logfile hash: 69b525c4fa, CPU: user 0.00s system 0.01s, MEM: 24.51 MB peak
Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 47% 2x read_slang (0 sec), 16% 1x opt_expr (0 sec), ...
INFO: [UNKNOWN] subprocess_run_background: returncode=0
