# Load/Store Execution Flow Diagram

## High-Level Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     INSTRUCTION QUEUE                            â”‚
â”‚  L.D F0, 0(R2)  â†’  S.D F0, 8(R2)  â†’  ADD.D F2, F0, F4         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚   ISSUE LOGIC   â”‚
                    â”‚  (Program Order) â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â†“                     â†“                     â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ RESERVATION  â”‚     â”‚    LOAD      â”‚      â”‚    STORE     â”‚
â”‚   STATIONS   â”‚     â”‚   BUFFERS    â”‚      â”‚   BUFFERS    â”‚
â”‚              â”‚     â”‚              â”‚      â”‚              â”‚
â”‚  Add1, Add2  â”‚     â”‚ Load1, Load2 â”‚      â”‚Store1, Store2â”‚
â”‚  Mul1, Mul2  â”‚     â”‚              â”‚      â”‚              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“                     â†“                     â†“
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  COMMON DATA    â”‚
                    â”‚   BUS (CDB)     â”‚
                    â”‚  (One per Cycle)â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â†“                     â†“                     â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   INTEGER    â”‚     â”‚   FLOATING   â”‚      â”‚    MEMORY    â”‚
â”‚  REGISTERS   â”‚     â”‚   REGISTERS  â”‚      â”‚   & CACHE    â”‚
â”‚  R0-R31      â”‚     â”‚   F0-F31     â”‚      â”‚              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Load Instruction Execution Flow

```
LOAD: L.D F0, 0(R2)
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ISSUE PHASE
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. Allocate free Load Buffer (Load1)                        â”‚
â”‚ 2. Read base register R2                                     â”‚
â”‚    - If R2.qi == null: address = R2.value + 0               â”‚
â”‚    - If R2.qi != null: baseRegisterTag = R2.qi (wait)       â”‚
â”‚ 3. Register renaming: F0.qi = Load1                         â”‚
â”‚ 4. Stage = ADDRESS_CALC                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
EXECUTE PHASE - Stage 1: ADDRESS CALCULATION
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ IF baseRegisterTag != null:                                  â”‚
â”‚   â†’ Wait for CDB to broadcast base register value            â”‚
â”‚   â†’ When received: address = value + offset                  â”‚
â”‚   â†’ baseRegisterTag = null                                   â”‚
â”‚                                                               â”‚
â”‚ WHEN address is ready:                                       â”‚
â”‚   â†’ Proceed to conflict detection                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
EXECUTE PHASE - Stage 2: CONFLICT DETECTION
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Check all Store Buffers:                                     â”‚
â”‚   FOR each Store in Store Buffers:                           â”‚
â”‚     IF Store.address == Load.address AND                     â”‚
â”‚        Store.instructionId < Load.instructionId AND          â”‚
â”‚        Store.stage != COMPLETED:                             â”‚
â”‚       â†’ RAW HAZARD: Block this cycle                         â”‚
â”‚       â†’ Return (stay in ADDRESS_CALC stage)                  â”‚
â”‚                                                               â”‚
â”‚ IF no conflicts:                                             â”‚
â”‚   â†’ Access cache                                             â”‚
â”‚   â†’ timeRemaining = hit ? hitLatency : missLatency+hitLatencyâ”‚
â”‚   â†’ Stage = MEMORY_ACCESS                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
EXECUTE PHASE - Stage 3: MEMORY ACCESS
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ EACH CYCLE:                                                  â”‚
â”‚   timeRemaining--                                            â”‚
â”‚                                                               â”‚
â”‚ WHEN timeRemaining == 0:                                     â”‚
â”‚   â†’ value = memory[address]                                  â”‚
â”‚   â†’ Stage = COMPLETED                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
WRITE RESULT PHASE (CDB)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ IF Load.stage == COMPLETED AND CDB is free:                 â”‚
â”‚   â†’ Broadcast: tag=Load1, value=memory[address]             â”‚
â”‚   â†’ Update all registers: IF reg.qi == Load1:               â”‚
â”‚       reg.value = value, reg.qi = null                       â”‚
â”‚   â†’ Update all RS: IF rs.qj == Load1: rs.vj = value         â”‚
â”‚   â†’ Update all Buffers waiting for Load1                     â”‚
â”‚   â†’ Free Load1: busy = false                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Store Instruction Execution Flow

```
STORE: S.D F0, 8(R2)
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ISSUE PHASE
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. Allocate free Store Buffer (Store1)                      â”‚
â”‚ 2. Read base register R2                                     â”‚
â”‚    - If R2.qi == null: address = R2.value + 8               â”‚
â”‚    - If R2.qi != null: baseRegisterTag = R2.qi (wait)       â”‚
â”‚ 3. Read source register F0 (value to store)                 â”‚
â”‚    - If F0.qi == null: value = F0.value                     â”‚
â”‚    - If F0.qi != null: storeValueTag = F0.qi (wait)         â”‚
â”‚ 4. Stage = ADDRESS_CALC                                      â”‚
â”‚ (No register renaming - stores don't write registers)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
EXECUTE PHASE - Stage 1: ADDRESS CALCULATION
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ WAIT for BOTH:                                               â”‚
â”‚   1. IF baseRegisterTag != null:                             â”‚
â”‚      â†’ Wait for CDB broadcast                                â”‚
â”‚      â†’ address = broadcasted_value + offset                  â”‚
â”‚                                                               â”‚
â”‚   2. IF storeValueTag != null:                               â”‚
â”‚      â†’ Wait for CDB broadcast                                â”‚
â”‚      â†’ value = broadcasted_value                             â”‚
â”‚                                                               â”‚
â”‚ WHEN both address AND value are ready:                       â”‚
â”‚   â†’ Proceed to conflict detection                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
EXECUTE PHASE - Stage 2: CONFLICT DETECTION
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Check all Load Buffers (WAR hazard):                         â”‚
â”‚   FOR each Load in Load Buffers:                             â”‚
â”‚     IF Load.address == Store.address AND                     â”‚
â”‚        Load.instructionId < Store.instructionId AND          â”‚
â”‚        Load.stage != COMPLETED:                              â”‚
â”‚       â†’ WAR HAZARD: Block this cycle                         â”‚
â”‚                                                               â”‚
â”‚ Check all Store Buffers (WAW hazard):                        â”‚
â”‚   FOR each OtherStore in Store Buffers:                      â”‚
â”‚     IF OtherStore.address == Store.address AND               â”‚
â”‚        OtherStore.instructionId < Store.instructionId AND    â”‚
â”‚        OtherStore.stage != COMPLETED:                        â”‚
â”‚       â†’ WAW HAZARD: Block this cycle                         â”‚
â”‚                                                               â”‚
â”‚ IF no conflicts:                                             â”‚
â”‚   â†’ Access cache                                             â”‚
â”‚   â†’ timeRemaining = hit ? hitLatency : missLatency+hitLatencyâ”‚
â”‚   â†’ Stage = MEMORY_ACCESS                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
EXECUTE PHASE - Stage 3: MEMORY ACCESS
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ EACH CYCLE:                                                  â”‚
â”‚   timeRemaining--                                            â”‚
â”‚                                                               â”‚
â”‚ WHEN timeRemaining == 0:                                     â”‚
â”‚   â†’ memory[address] = value                                  â”‚
â”‚   â†’ Update cache[blockIndex].data if in cache               â”‚
â”‚   â†’ Stage = COMPLETED                                        â”‚
â”‚   â†’ busy = false (no CDB broadcast for stores)              â”‚
â”‚   â†’ Mark instruction as writeResultCycle = currentCycle     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Cache Access Detail

```
accessCache(address, config, state)
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Calculate Block Index:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ blockSize = 16 (example)                                     â”‚
â”‚ blockIndex = floor(address / blockSize)                     â”‚
â”‚                                                               â”‚
â”‚ Example: address = 24                                        â”‚
â”‚   blockIndex = floor(24 / 16) = 1                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
Check Cache:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ cacheBlock = cache.get(blockIndex)                          â”‚
â”‚                                                               â”‚
â”‚ IF cacheBlock exists AND valid AND tag matches:             â”‚
â”‚   â†’ CACHE HIT                                                â”‚
â”‚   â†’ latency = hitLatency (e.g., 1 cycle)                    â”‚
â”‚                                                               â”‚
â”‚ ELSE:                                                        â”‚
â”‚   â†’ CACHE MISS                                               â”‚
â”‚   â†’ latency = missLatency + hitLatency (e.g., 50 + 1)      â”‚
â”‚   â†’ Fetch block from memory:                                 â”‚
â”‚       blockStartAddr = blockIndex * blockSize               â”‚
â”‚       FOR i = 0 to blockSize-1:                             â”‚
â”‚         blockData[i] = memory[blockStartAddr + i]           â”‚
â”‚   â†’ Store in cache: cache.set(blockIndex, {                 â”‚
â”‚       tag: blockIndex,                                       â”‚
â”‚       data: blockData,                                       â”‚
â”‚       valid: true                                            â”‚
â”‚     })                                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“
Return: { latency, hit }
```

## Memory Conflict Detection Example

```
Timeline of 3 Instructions:
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Instruction 0: S.D F2, 0(R1)  [Store to address 0]
Instruction 1: L.D F4, 0(R1)  [Load from address 0]
Instruction 2: S.D F6, 0(R1)  [Store to address 0]


Cycle 1: Store (Inst 0) Issues
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Store1: busy=true, address=0, value=5.0, stage=ADDR_CALC   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Cycle 2: Load (Inst 1) Issues, Store (Inst 0) Executes
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Store1: stage=MEMORY_ACCESS, timeRemaining=2                â”‚
â”‚ Load1:  busy=true, address=0, stage=ADDR_CALC              â”‚
â”‚                                                               â”‚
â”‚ Load1 checks conflicts:                                      â”‚
â”‚   â†’ Store1.address (0) == Load1.address (0) âœ“              â”‚
â”‚   â†’ Store1.id (0) < Load1.id (1) âœ“ (Store is older)        â”‚
â”‚   â†’ Store1.stage != COMPLETED âœ“                             â”‚
â”‚   â†’ RAW HAZARD DETECTED! Load1 BLOCKS                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Cycle 3: Store2 (Inst 2) Issues
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Store1: stage=MEMORY_ACCESS, timeRemaining=1                â”‚
â”‚ Load1:  STILL BLOCKED by Store1                             â”‚
â”‚ Store2: busy=true, address=0, stage=ADDR_CALC              â”‚
â”‚                                                               â”‚
â”‚ Store2 checks conflicts:                                     â”‚
â”‚   â†’ Store1.address (0) == Store2.address (0) âœ“             â”‚
â”‚   â†’ Store1.id (0) < Store2.id (2) âœ“ (Store1 is older)      â”‚
â”‚   â†’ Store1.stage != COMPLETED âœ“                             â”‚
â”‚   â†’ WAW HAZARD DETECTED! Store2 BLOCKS                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Cycle 4: Store1 Completes
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Store1: COMPLETED, writes memory[0] = 5.0, freed            â”‚
â”‚ Load1:  Re-checks conflicts â†’ No conflicts! Proceeds        â”‚
â”‚         stage=MEMORY_ACCESS, timeRemaining=1                â”‚
â”‚ Store2: STILL BLOCKED by Load1                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Cycle 5: Load1 Completes
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Load1:  COMPLETED, reads memory[0] = 5.0                    â”‚
â”‚         Broadcasts on CDB: F4 = 5.0                          â”‚
â”‚         Freed                                                â”‚
â”‚ Store2: Re-checks conflicts â†’ No conflicts! Proceeds        â”‚
â”‚         stage=MEMORY_ACCESS, timeRemaining=1                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Cycle 6: Store2 Completes
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Store2: COMPLETED, writes memory[0] = <F6 value>            â”‚
â”‚         Freed (no CDB broadcast)                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Final Result: memory[0] = value of F6 (correct! last store wins)
```

## Key Invariants

âœ… **Program Order**: Older instructions always execute before newer ones to the same address  
âœ… **Atomicity**: Each memory access is atomic (cache handles this)  
âœ… **CDB Fairness**: One broadcast per cycle, FIFO order  
âœ… **No Deadlock**: Conflicts only block with older ops, which eventually complete  
âœ… **Memory Consistency**: Final memory state matches sequential execution  

## Performance Optimization Points

ğŸš€ **Parallel Execution**: Different addresses can execute simultaneously  
ğŸš€ **Out-of-Order**: Instructions can execute out of program order if no hazards  
ğŸš€ **Dynamic Scheduling**: Tomasulo automatically finds parallelism  
ğŸš€ **Cache Exploitation**: Repeated accesses to same block are fast  
