
VisiTune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c464  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0008aa84  0800c620  0800c620  0000d620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080970a4  080970a4  00099054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080970a4  080970a4  000980a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080970ac  080970ac  00099054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080970ac  080970ac  000980ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080970b0  080970b0  000980b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20040000  080970b4  00099000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00053c64  20040054  08097108  00099054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20093cb8  08097108  00099cb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00099054  2**0
                  CONTENTS, READONLY
 12 .debug_info   000283d6  00000000  00000000  00099084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c31  00000000  00000000  000c145a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b00  00000000  00000000  000c6090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000140d  00000000  00000000  000c7b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002eabb  00000000  00000000  000c8f9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000218e3  00000000  00000000  000f7a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00120634  00000000  00000000  0011933b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  0023996f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000722c  00000000  00000000  00239a28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00240c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000303b  00000000  00000000  00240cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000c8  00000000  00000000  00243ceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040054 	.word	0x20040054
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800c608 	.word	0x0800c608

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040058 	.word	0x20040058
 80001f8:	0800c608 	.word	0x0800c608

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	@ 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	3c01      	subs	r4, #1
 8000338:	bf28      	it	cs
 800033a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800033e:	d2e9      	bcs.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__aeabi_d2f>:
 8000998:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800099c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009a0:	bf24      	itt	cs
 80009a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009aa:	d90d      	bls.n	80009c8 <__aeabi_d2f+0x30>
 80009ac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009b8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c0:	bf08      	it	eq
 80009c2:	f020 0001 	biceq.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009cc:	d121      	bne.n	8000a12 <__aeabi_d2f+0x7a>
 80009ce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009d2:	bfbc      	itt	lt
 80009d4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009d8:	4770      	bxlt	lr
 80009da:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009de:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e2:	f1c2 0218 	rsb	r2, r2, #24
 80009e6:	f1c2 0c20 	rsb	ip, r2, #32
 80009ea:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ee:	fa20 f002 	lsr.w	r0, r0, r2
 80009f2:	bf18      	it	ne
 80009f4:	f040 0001 	orrne.w	r0, r0, #1
 80009f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a04:	ea40 000c 	orr.w	r0, r0, ip
 8000a08:	fa23 f302 	lsr.w	r3, r3, r2
 8000a0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a10:	e7cc      	b.n	80009ac <__aeabi_d2f+0x14>
 8000a12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a16:	d107      	bne.n	8000a28 <__aeabi_d2f+0x90>
 8000a18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a1c:	bf1e      	ittt	ne
 8000a1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a26:	4770      	bxne	lr
 8000a28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_uldivmod>:
 8000a38:	b953      	cbnz	r3, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3a:	b94a      	cbnz	r2, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	bf08      	it	eq
 8000a40:	2800      	cmpeq	r0, #0
 8000a42:	bf1c      	itt	ne
 8000a44:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a48:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a4c:	f000 b988 	b.w	8000d60 <__aeabi_idiv0>
 8000a50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a58:	f000 f806 	bl	8000a68 <__udivmoddi4>
 8000a5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a64:	b004      	add	sp, #16
 8000a66:	4770      	bx	lr

08000a68 <__udivmoddi4>:
 8000a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a6c:	9d08      	ldr	r5, [sp, #32]
 8000a6e:	468e      	mov	lr, r1
 8000a70:	4604      	mov	r4, r0
 8000a72:	4688      	mov	r8, r1
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d14a      	bne.n	8000b0e <__udivmoddi4+0xa6>
 8000a78:	428a      	cmp	r2, r1
 8000a7a:	4617      	mov	r7, r2
 8000a7c:	d962      	bls.n	8000b44 <__udivmoddi4+0xdc>
 8000a7e:	fab2 f682 	clz	r6, r2
 8000a82:	b14e      	cbz	r6, 8000a98 <__udivmoddi4+0x30>
 8000a84:	f1c6 0320 	rsb	r3, r6, #32
 8000a88:	fa01 f806 	lsl.w	r8, r1, r6
 8000a8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000a90:	40b7      	lsls	r7, r6
 8000a92:	ea43 0808 	orr.w	r8, r3, r8
 8000a96:	40b4      	lsls	r4, r6
 8000a98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a9c:	fa1f fc87 	uxth.w	ip, r7
 8000aa0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000aa4:	0c23      	lsrs	r3, r4, #16
 8000aa6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000aaa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aae:	fb01 f20c 	mul.w	r2, r1, ip
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	d909      	bls.n	8000aca <__udivmoddi4+0x62>
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000abc:	f080 80ea 	bcs.w	8000c94 <__udivmoddi4+0x22c>
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	f240 80e7 	bls.w	8000c94 <__udivmoddi4+0x22c>
 8000ac6:	3902      	subs	r1, #2
 8000ac8:	443b      	add	r3, r7
 8000aca:	1a9a      	subs	r2, r3, r2
 8000acc:	b2a3      	uxth	r3, r4
 8000ace:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ad2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ada:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ade:	459c      	cmp	ip, r3
 8000ae0:	d909      	bls.n	8000af6 <__udivmoddi4+0x8e>
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ae8:	f080 80d6 	bcs.w	8000c98 <__udivmoddi4+0x230>
 8000aec:	459c      	cmp	ip, r3
 8000aee:	f240 80d3 	bls.w	8000c98 <__udivmoddi4+0x230>
 8000af2:	443b      	add	r3, r7
 8000af4:	3802      	subs	r0, #2
 8000af6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000afa:	eba3 030c 	sub.w	r3, r3, ip
 8000afe:	2100      	movs	r1, #0
 8000b00:	b11d      	cbz	r5, 8000b0a <__udivmoddi4+0xa2>
 8000b02:	40f3      	lsrs	r3, r6
 8000b04:	2200      	movs	r2, #0
 8000b06:	e9c5 3200 	strd	r3, r2, [r5]
 8000b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	d905      	bls.n	8000b1e <__udivmoddi4+0xb6>
 8000b12:	b10d      	cbz	r5, 8000b18 <__udivmoddi4+0xb0>
 8000b14:	e9c5 0100 	strd	r0, r1, [r5]
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4608      	mov	r0, r1
 8000b1c:	e7f5      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b1e:	fab3 f183 	clz	r1, r3
 8000b22:	2900      	cmp	r1, #0
 8000b24:	d146      	bne.n	8000bb4 <__udivmoddi4+0x14c>
 8000b26:	4573      	cmp	r3, lr
 8000b28:	d302      	bcc.n	8000b30 <__udivmoddi4+0xc8>
 8000b2a:	4282      	cmp	r2, r0
 8000b2c:	f200 8105 	bhi.w	8000d3a <__udivmoddi4+0x2d2>
 8000b30:	1a84      	subs	r4, r0, r2
 8000b32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b36:	2001      	movs	r0, #1
 8000b38:	4690      	mov	r8, r2
 8000b3a:	2d00      	cmp	r5, #0
 8000b3c:	d0e5      	beq.n	8000b0a <__udivmoddi4+0xa2>
 8000b3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000b42:	e7e2      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b44:	2a00      	cmp	r2, #0
 8000b46:	f000 8090 	beq.w	8000c6a <__udivmoddi4+0x202>
 8000b4a:	fab2 f682 	clz	r6, r2
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	f040 80a4 	bne.w	8000c9c <__udivmoddi4+0x234>
 8000b54:	1a8a      	subs	r2, r1, r2
 8000b56:	0c03      	lsrs	r3, r0, #16
 8000b58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b5c:	b280      	uxth	r0, r0
 8000b5e:	b2bc      	uxth	r4, r7
 8000b60:	2101      	movs	r1, #1
 8000b62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d907      	bls.n	8000b86 <__udivmoddi4+0x11e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000b7c:	d202      	bcs.n	8000b84 <__udivmoddi4+0x11c>
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	f200 80e0 	bhi.w	8000d44 <__udivmoddi4+0x2dc>
 8000b84:	46c4      	mov	ip, r8
 8000b86:	1a9b      	subs	r3, r3, r2
 8000b88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b94:	fb02 f404 	mul.w	r4, r2, r4
 8000b98:	429c      	cmp	r4, r3
 8000b9a:	d907      	bls.n	8000bac <__udivmoddi4+0x144>
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ba2:	d202      	bcs.n	8000baa <__udivmoddi4+0x142>
 8000ba4:	429c      	cmp	r4, r3
 8000ba6:	f200 80ca 	bhi.w	8000d3e <__udivmoddi4+0x2d6>
 8000baa:	4602      	mov	r2, r0
 8000bac:	1b1b      	subs	r3, r3, r4
 8000bae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bb2:	e7a5      	b.n	8000b00 <__udivmoddi4+0x98>
 8000bb4:	f1c1 0620 	rsb	r6, r1, #32
 8000bb8:	408b      	lsls	r3, r1
 8000bba:	fa22 f706 	lsr.w	r7, r2, r6
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000bc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000bc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bd0:	4323      	orrs	r3, r4
 8000bd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000bd6:	fa1f fc87 	uxth.w	ip, r7
 8000bda:	fbbe f0f9 	udiv	r0, lr, r9
 8000bde:	0c1c      	lsrs	r4, r3, #16
 8000be0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000be4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000be8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	fa02 f201 	lsl.w	r2, r2, r1
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x1a0>
 8000bf4:	193c      	adds	r4, r7, r4
 8000bf6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000bfa:	f080 809c 	bcs.w	8000d36 <__udivmoddi4+0x2ce>
 8000bfe:	45a6      	cmp	lr, r4
 8000c00:	f240 8099 	bls.w	8000d36 <__udivmoddi4+0x2ce>
 8000c04:	3802      	subs	r0, #2
 8000c06:	443c      	add	r4, r7
 8000c08:	eba4 040e 	sub.w	r4, r4, lr
 8000c0c:	fa1f fe83 	uxth.w	lr, r3
 8000c10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c14:	fb09 4413 	mls	r4, r9, r3, r4
 8000c18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c20:	45a4      	cmp	ip, r4
 8000c22:	d908      	bls.n	8000c36 <__udivmoddi4+0x1ce>
 8000c24:	193c      	adds	r4, r7, r4
 8000c26:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c2a:	f080 8082 	bcs.w	8000d32 <__udivmoddi4+0x2ca>
 8000c2e:	45a4      	cmp	ip, r4
 8000c30:	d97f      	bls.n	8000d32 <__udivmoddi4+0x2ca>
 8000c32:	3b02      	subs	r3, #2
 8000c34:	443c      	add	r4, r7
 8000c36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c3a:	eba4 040c 	sub.w	r4, r4, ip
 8000c3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c42:	4564      	cmp	r4, ip
 8000c44:	4673      	mov	r3, lr
 8000c46:	46e1      	mov	r9, ip
 8000c48:	d362      	bcc.n	8000d10 <__udivmoddi4+0x2a8>
 8000c4a:	d05f      	beq.n	8000d0c <__udivmoddi4+0x2a4>
 8000c4c:	b15d      	cbz	r5, 8000c66 <__udivmoddi4+0x1fe>
 8000c4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000c52:	eb64 0409 	sbc.w	r4, r4, r9
 8000c56:	fa04 f606 	lsl.w	r6, r4, r6
 8000c5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000c5e:	431e      	orrs	r6, r3
 8000c60:	40cc      	lsrs	r4, r1
 8000c62:	e9c5 6400 	strd	r6, r4, [r5]
 8000c66:	2100      	movs	r1, #0
 8000c68:	e74f      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000c6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c6e:	0c01      	lsrs	r1, r0, #16
 8000c70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c74:	b280      	uxth	r0, r0
 8000c76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4638      	mov	r0, r7
 8000c7e:	463c      	mov	r4, r7
 8000c80:	46b8      	mov	r8, r7
 8000c82:	46be      	mov	lr, r7
 8000c84:	2620      	movs	r6, #32
 8000c86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c8a:	eba2 0208 	sub.w	r2, r2, r8
 8000c8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c92:	e766      	b.n	8000b62 <__udivmoddi4+0xfa>
 8000c94:	4601      	mov	r1, r0
 8000c96:	e718      	b.n	8000aca <__udivmoddi4+0x62>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	e72c      	b.n	8000af6 <__udivmoddi4+0x8e>
 8000c9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ca0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	40b1      	lsls	r1, r6
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cb6:	b2bc      	uxth	r4, r7
 8000cb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cbc:	0c11      	lsrs	r1, r2, #16
 8000cbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc2:	fb08 f904 	mul.w	r9, r8, r4
 8000cc6:	40b0      	lsls	r0, r6
 8000cc8:	4589      	cmp	r9, r1
 8000cca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cce:	b280      	uxth	r0, r0
 8000cd0:	d93e      	bls.n	8000d50 <__udivmoddi4+0x2e8>
 8000cd2:	1879      	adds	r1, r7, r1
 8000cd4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000cd8:	d201      	bcs.n	8000cde <__udivmoddi4+0x276>
 8000cda:	4589      	cmp	r9, r1
 8000cdc:	d81f      	bhi.n	8000d1e <__udivmoddi4+0x2b6>
 8000cde:	eba1 0109 	sub.w	r1, r1, r9
 8000ce2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ce6:	fb09 f804 	mul.w	r8, r9, r4
 8000cea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cee:	b292      	uxth	r2, r2
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	4542      	cmp	r2, r8
 8000cf6:	d229      	bcs.n	8000d4c <__udivmoddi4+0x2e4>
 8000cf8:	18ba      	adds	r2, r7, r2
 8000cfa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000cfe:	d2c4      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d00:	4542      	cmp	r2, r8
 8000d02:	d2c2      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d04:	f1a9 0102 	sub.w	r1, r9, #2
 8000d08:	443a      	add	r2, r7
 8000d0a:	e7be      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d0c:	45f0      	cmp	r8, lr
 8000d0e:	d29d      	bcs.n	8000c4c <__udivmoddi4+0x1e4>
 8000d10:	ebbe 0302 	subs.w	r3, lr, r2
 8000d14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d18:	3801      	subs	r0, #1
 8000d1a:	46e1      	mov	r9, ip
 8000d1c:	e796      	b.n	8000c4c <__udivmoddi4+0x1e4>
 8000d1e:	eba7 0909 	sub.w	r9, r7, r9
 8000d22:	4449      	add	r1, r9
 8000d24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2c:	fb09 f804 	mul.w	r8, r9, r4
 8000d30:	e7db      	b.n	8000cea <__udivmoddi4+0x282>
 8000d32:	4673      	mov	r3, lr
 8000d34:	e77f      	b.n	8000c36 <__udivmoddi4+0x1ce>
 8000d36:	4650      	mov	r0, sl
 8000d38:	e766      	b.n	8000c08 <__udivmoddi4+0x1a0>
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e6fd      	b.n	8000b3a <__udivmoddi4+0xd2>
 8000d3e:	443b      	add	r3, r7
 8000d40:	3a02      	subs	r2, #2
 8000d42:	e733      	b.n	8000bac <__udivmoddi4+0x144>
 8000d44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	e71c      	b.n	8000b86 <__udivmoddi4+0x11e>
 8000d4c:	4649      	mov	r1, r9
 8000d4e:	e79c      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d50:	eba1 0109 	sub.w	r1, r1, r9
 8000d54:	46c4      	mov	ip, r8
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	e7c4      	b.n	8000cea <__udivmoddi4+0x282>

08000d60 <__aeabi_idiv0>:
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b09c      	sub	sp, #112	@ 0x70
 8000d68:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000d6a:	f002 fcf0 	bl	800374e <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000d6e:	f000 fb69 	bl	8001444 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000d72:	f000 fe2b 	bl	80019cc <MX_GPIO_Init>
    MX_DMA_Init();
 8000d76:	f000 fde7 	bl	8001948 <MX_DMA_Init>
    MX_SPI1_Init();
 8000d7a:	f000 fcc9 	bl	8001710 <MX_SPI1_Init>
    MX_TIM1_Init();
 8000d7e:	f000 fd43 	bl	8001808 <MX_TIM1_Init>
    MX_LPUART1_UART_Init();
 8000d82:	f000 fc77 	bl	8001674 <MX_LPUART1_UART_Init>
    MX_DAC1_Init();
 8000d86:	f000 fc41 	bl	800160c <MX_DAC1_Init>
    MX_TIM2_Init();
 8000d8a:	f000 fd8f 	bl	80018ac <MX_TIM2_Init>
    MX_ADC1_Init();
 8000d8e:	f000 fba9 	bl	80014e4 <MX_ADC1_Init>
    MX_FATFS_Init();
 8000d92:	f009 fdcb 	bl	800a92c <MX_FATFS_Init>
    MX_SPI2_Init();
 8000d96:	f000 fcf9 	bl	800178c <MX_SPI2_Init>
    /* USER CODE BEGIN 2 */
    tft_init();
 8000d9a:	f002 fb1e 	bl	80033da <tft_init>
    tft_fill_rect(0, 0, 480, 320, 0xAAAA);
 8000d9e:	f64a 23aa 	movw	r3, #43690	@ 0xaaaa
 8000da2:	9300      	str	r3, [sp, #0]
 8000da4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000da8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000dac:	2100      	movs	r1, #0
 8000dae:	2000      	movs	r0, #0
 8000db0:	f002 fb2e 	bl	8003410 <tft_fill_rect>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);  // LED ON
 8000db4:	2201      	movs	r2, #1
 8000db6:	2140      	movs	r1, #64	@ 0x40
 8000db8:	4892      	ldr	r0, [pc, #584]	@ (8001004 <main+0x2a0>)
 8000dba:	f005 fa37 	bl	800622c <HAL_GPIO_WritePin>

    // Start the ADC reads for the potentiometers and sliders
    HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000dbe:	217f      	movs	r1, #127	@ 0x7f
 8000dc0:	4891      	ldr	r0, [pc, #580]	@ (8001008 <main+0x2a4>)
 8000dc2:	f004 f897 	bl	8004ef4 <HAL_ADCEx_Calibration_Start>

    // Receieve the header from UART
    uart_start_header_rx();
 8000dc6:	f001 fbb1 	bl	800252c <uart_start_header_rx>

    /* Start TIM2 (48 kHz trigger) */
    HAL_TIM_Base_Start(&htim2);
 8000dca:	4890      	ldr	r0, [pc, #576]	@ (800100c <main+0x2a8>)
 8000dcc:	f007 fd16 	bl	80087fc <HAL_TIM_Base_Start>

    /* Init DAC circular buffer to mid-scale (silence) */
    for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	667b      	str	r3, [r7, #100]	@ 0x64
 8000dd4:	e008      	b.n	8000de8 <main+0x84>
        dac_buf[i] = 2048;  // mid-scale for 12-bit
 8000dd6:	4a8e      	ldr	r2, [pc, #568]	@ (8001010 <main+0x2ac>)
 8000dd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000dda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000dde:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000de2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000de4:	3301      	adds	r3, #1
 8000de6:	667b      	str	r3, [r7, #100]	@ 0x64
 8000de8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000dea:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d9f1      	bls.n	8000dd6 <main+0x72>

    /* Do NOT start DAC DMA here.
     * We'll start it after we've "primed" the buffer with at least
     * two good audio packets of a new stream.
     */
    dac_running = 0;
 8000df2:	4b88      	ldr	r3, [pc, #544]	@ (8001014 <main+0x2b0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
    audio_prime_count = 0;
 8000df8:	4b87      	ldr	r3, [pc, #540]	@ (8001018 <main+0x2b4>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
    audio_stream_active = 0;
 8000dfe:	4b87      	ldr	r3, [pc, #540]	@ (800101c <main+0x2b8>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]

    // INIT FIR
    arm_rfft_fast_init_f32(&rfft, FFT_SIZE);
 8000e04:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e08:	4885      	ldr	r0, [pc, #532]	@ (8001020 <main+0x2bc>)
 8000e0a:	f00a fbf7 	bl	800b5fc <arm_rfft_fast_init_f32>
    for (int i = 0; i < FFT_SIZE; i++) {
 8000e0e:	2300      	movs	r3, #0
 8000e10:	663b      	str	r3, [r7, #96]	@ 0x60
 8000e12:	e023      	b.n	8000e5c <main+0xf8>
        window[i] = 0.5f - 0.5f * arm_cos_f32((2 * PI * i) / (FFT_SIZE - 1));
 8000e14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e16:	ee07 3a90 	vmov	s15, r3
 8000e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e1e:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8001024 <main+0x2c0>
 8000e22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e26:	eddf 6a80 	vldr	s13, [pc, #512]	@ 8001028 <main+0x2c4>
 8000e2a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000e2e:	eeb0 0a47 	vmov.f32	s0, s14
 8000e32:	f00b f8a5 	bl	800bf80 <arm_cos_f32>
 8000e36:	eef0 7a40 	vmov.f32	s15, s0
 8000e3a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e42:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e4a:	4a78      	ldr	r2, [pc, #480]	@ (800102c <main+0x2c8>)
 8000e4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	4413      	add	r3, r2
 8000e52:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < FFT_SIZE; i++) {
 8000e56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e58:	3301      	adds	r3, #1
 8000e5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8000e5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e62:	dbd7      	blt.n	8000e14 <main+0xb0>
    }
    memset(overlap, 0, sizeof(overlap));
 8000e64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4871      	ldr	r0, [pc, #452]	@ (8001030 <main+0x2cc>)
 8000e6c:	f00b fb92 	bl	800c594 <memset>

    HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e70:	217f      	movs	r1, #127	@ 0x7f
 8000e72:	4865      	ldr	r0, [pc, #404]	@ (8001008 <main+0x2a4>)
 8000e74:	f004 f83e 	bl	8004ef4 <HAL_ADCEx_Calibration_Start>

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */

    while (1) {
        keyPress = read_keypad();
 8000e78:	f001 f9c6 	bl	8002208 <read_keypad>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4b6c      	ldr	r3, [pc, #432]	@ (8001034 <main+0x2d0>)
 8000e82:	701a      	strb	r2, [r3, #0]
        ADC_ReadAll_Polling();
 8000e84:	f000 ffce 	bl	8001e24 <ADC_ReadAll_Polling>
        MIDI_Check();
 8000e88:	f001 fa60 	bl	800234c <MIDI_Check>

        if (ctrl_pkt_ready) {
 8000e8c:	4b6a      	ldr	r3, [pc, #424]	@ (8001038 <main+0x2d4>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d048      	beq.n	8000f28 <main+0x1c4>
            ctrl_pkt_ready = 0;
 8000e96:	4b68      	ldr	r3, [pc, #416]	@ (8001038 <main+0x2d4>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
            uint8_t cmd = ctrl_buf[0];
 8000e9c:	4b67      	ldr	r3, [pc, #412]	@ (800103c <main+0x2d8>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	76fb      	strb	r3, [r7, #27]

            if (cmd == CTRL_CMD_AUDIO_STOP) {
 8000ea2:	7efb      	ldrb	r3, [r7, #27]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	f040 82b6 	bne.w	8001416 <main+0x6b2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eaa:	b672      	cpsid	i
}
 8000eac:	bf00      	nop
                __disable_irq();
                audio_stream_active = 0;
 8000eae:	4b5b      	ldr	r3, [pc, #364]	@ (800101c <main+0x2b8>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	701a      	strb	r2, [r3, #0]

                // Drop any pending audio packet in-flight
                audio_pkt_ready = 0;
 8000eb4:	4b62      	ldr	r3, [pc, #392]	@ (8001040 <main+0x2dc>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
                audio_pkt_len = 0;
 8000eba:	4b62      	ldr	r3, [pc, #392]	@ (8001044 <main+0x2e0>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	801a      	strh	r2, [r3, #0]

                // Release both halves so future streams start clean
                half0_free = 1;
 8000ec0:	4b61      	ldr	r3, [pc, #388]	@ (8001048 <main+0x2e4>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
                half1_free = 1;
 8000ec6:	4b61      	ldr	r3, [pc, #388]	@ (800104c <main+0x2e8>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	701a      	strb	r2, [r3, #0]

                // Reset priming state
                audio_prime_count = 0;
 8000ecc:	4b52      	ldr	r3, [pc, #328]	@ (8001018 <main+0x2b4>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ed2:	b662      	cpsie	i
}
 8000ed4:	bf00      	nop

                __enable_irq();

                // Stop DAC DMA if it was running
                if (dac_running) {
 8000ed6:	4b4f      	ldr	r3, [pc, #316]	@ (8001014 <main+0x2b0>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d006      	beq.n	8000eee <main+0x18a>
                    HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	485b      	ldr	r0, [pc, #364]	@ (8001050 <main+0x2ec>)
 8000ee4:	f004 fa98 	bl	8005418 <HAL_DAC_Stop_DMA>
                    dac_running = 0;
 8000ee8:	4b4a      	ldr	r3, [pc, #296]	@ (8001014 <main+0x2b0>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
                }

                // Fill DAC buffer with silence
                for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000eee:	2300      	movs	r3, #0
 8000ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000ef2:	e008      	b.n	8000f06 <main+0x1a2>
                    dac_buf[i] = 2048;
 8000ef4:	4a46      	ldr	r2, [pc, #280]	@ (8001010 <main+0x2ac>)
 8000ef6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ef8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000efc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000f00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000f02:	3301      	adds	r3, #1
 8000f04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000f06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000f08:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d9f1      	bls.n	8000ef4 <main+0x190>
                }

                uint8_t ack = UART_ACK_OK;  // 'S'
 8000f10:	2353      	movs	r3, #83	@ 0x53
 8000f12:	76bb      	strb	r3, [r7, #26]
                HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000f14:	f107 011a 	add.w	r1, r7, #26
 8000f18:	230a      	movs	r3, #10
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	484d      	ldr	r0, [pc, #308]	@ (8001054 <main+0x2f0>)
 8000f1e:	f007 ffb7 	bl	8008e90 <HAL_UART_Transmit>

                // Re-arm header RX
                uart_start_header_rx();
 8000f22:	f001 fb03 	bl	800252c <uart_start_header_rx>
            }

            // Skip directly to next loop iteration so we don't process audio
            // in the same pass after a STOP.
            continue;
 8000f26:	e276      	b.n	8001416 <main+0x6b2>
        }

        // 1) Handle image packets
        if (image_pkt_ready) {
 8000f28:	4b4b      	ldr	r3, [pc, #300]	@ (8001058 <main+0x2f4>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	f000 80a3 	beq.w	800107a <main+0x316>
  __ASM volatile ("cpsid i" : : : "memory");
 8000f34:	b672      	cpsid	i
}
 8000f36:	bf00      	nop
            uint16_t payload_len;
            uint8_t hdr_bytes[CRC_HEADER_LEN];

            __disable_irq();
            payload_len = image_pkt_len;  // bytes of image payload
 8000f38:	4b48      	ldr	r3, [pc, #288]	@ (800105c <main+0x2f8>)
 8000f3a:	881b      	ldrh	r3, [r3, #0]
 8000f3c:	877b      	strh	r3, [r7, #58]	@ 0x3a
            image_pkt_ready = 0;
 8000f3e:	4b46      	ldr	r3, [pc, #280]	@ (8001058 <main+0x2f4>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]

            // Snapshot the header fields for this packet into hdr_bytes[0..6]
            hdr_bytes[0] = g_uart_rx.header.version;
 8000f44:	4b46      	ldr	r3, [pc, #280]	@ (8001060 <main+0x2fc>)
 8000f46:	7a9b      	ldrb	r3, [r3, #10]
 8000f48:	743b      	strb	r3, [r7, #16]
            hdr_bytes[1] = g_uart_rx.header.data_type;
 8000f4a:	4b45      	ldr	r3, [pc, #276]	@ (8001060 <main+0x2fc>)
 8000f4c:	7adb      	ldrb	r3, [r3, #11]
 8000f4e:	747b      	strb	r3, [r7, #17]
            hdr_bytes[2] = g_uart_rx.header.flags;
 8000f50:	4b43      	ldr	r3, [pc, #268]	@ (8001060 <main+0x2fc>)
 8000f52:	7b1b      	ldrb	r3, [r3, #12]
 8000f54:	74bb      	strb	r3, [r7, #18]
            hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 8000f56:	4b42      	ldr	r3, [pc, #264]	@ (8001060 <main+0x2fc>)
 8000f58:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	0a1b      	lsrs	r3, r3, #8
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	74fb      	strb	r3, [r7, #19]
            hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 8000f66:	4b3e      	ldr	r3, [pc, #248]	@ (8001060 <main+0x2fc>)
 8000f68:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	753b      	strb	r3, [r7, #20]
            hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 8000f72:	4b3b      	ldr	r3, [pc, #236]	@ (8001060 <main+0x2fc>)
 8000f74:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	0a1b      	lsrs	r3, r3, #8
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	757b      	strb	r3, [r7, #21]
            hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 8000f82:	4b37      	ldr	r3, [pc, #220]	@ (8001060 <main+0x2fc>)
 8000f84:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsie i" : : : "memory");
 8000f8e:	b662      	cpsie	i
}
 8000f90:	bf00      	nop
            __enable_irq();

            if (payload_len <= sizeof(image_pkt_buf)) {
 8000f92:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000f94:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d865      	bhi.n	8001068 <main+0x304>
                uint16_t recv_crc = ((uint16_t)image_pkt_buf[payload_len] << 8) |
 8000f9c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000f9e:	4a31      	ldr	r2, [pc, #196]	@ (8001064 <main+0x300>)
 8000fa0:	5cd3      	ldrb	r3, [r2, r3]
 8000fa2:	b21b      	sxth	r3, r3
 8000fa4:	021b      	lsls	r3, r3, #8
 8000fa6:	b21a      	sxth	r2, r3
                                    (uint16_t)image_pkt_buf[payload_len + 1];
 8000fa8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000faa:	3301      	adds	r3, #1
 8000fac:	492d      	ldr	r1, [pc, #180]	@ (8001064 <main+0x300>)
 8000fae:	5ccb      	ldrb	r3, [r1, r3]
 8000fb0:	b21b      	sxth	r3, r3
                uint16_t recv_crc = ((uint16_t)image_pkt_buf[payload_len] << 8) |
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	873b      	strh	r3, [r7, #56]	@ 0x38

                // Use the *snapshotted* header bytes, not prefix_buf
                uint16_t calc_crc = crc16_ccitt(hdr_bytes, image_pkt_buf, payload_len);
 8000fb8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8000fba:	f107 0310 	add.w	r3, r7, #16
 8000fbe:	4929      	ldr	r1, [pc, #164]	@ (8001064 <main+0x300>)
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 fc67 	bl	8002894 <crc16_ccitt>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	86fb      	strh	r3, [r7, #54]	@ 0x36

                if (calc_crc != recv_crc) {
 8000fca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8000fcc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d009      	beq.n	8000fe6 <main+0x282>
                    uint8_t nack = UART_ACK_ERR;
 8000fd2:	2345      	movs	r3, #69	@ 0x45
 8000fd4:	73fb      	strb	r3, [r7, #15]
                    HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8000fd6:	f107 010f 	add.w	r1, r7, #15
 8000fda:	230a      	movs	r3, #10
 8000fdc:	2201      	movs	r2, #1
 8000fde:	481d      	ldr	r0, [pc, #116]	@ (8001054 <main+0x2f0>)
 8000fe0:	f007 ff56 	bl	8008e90 <HAL_UART_Transmit>
 8000fe4:	e049      	b.n	800107a <main+0x316>
                } else {
                    parse_and_apply_image_packet(image_pkt_buf, payload_len);
 8000fe6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000fe8:	4619      	mov	r1, r3
 8000fea:	481e      	ldr	r0, [pc, #120]	@ (8001064 <main+0x300>)
 8000fec:	f001 fcbd 	bl	800296a <parse_and_apply_image_packet>

                    uint8_t ack = UART_ACK_OK;
 8000ff0:	2353      	movs	r3, #83	@ 0x53
 8000ff2:	73bb      	strb	r3, [r7, #14]
                    HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000ff4:	f107 010e 	add.w	r1, r7, #14
 8000ff8:	230a      	movs	r3, #10
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4815      	ldr	r0, [pc, #84]	@ (8001054 <main+0x2f0>)
 8000ffe:	f007 ff47 	bl	8008e90 <HAL_UART_Transmit>
 8001002:	e03a      	b.n	800107a <main+0x316>
 8001004:	48000800 	.word	0x48000800
 8001008:	20040070 	.word	0x20040070
 800100c:	20040414 	.word	0x20040414
 8001010:	2004048c 	.word	0x2004048c
 8001014:	20070477 	.word	0x20070477
 8001018:	20070478 	.word	0x20070478
 800101c:	20070476 	.word	0x20070476
 8001020:	20083c84 	.word	0x20083c84
 8001024:	40c90fdb 	.word	0x40c90fdb
 8001028:	447fc000 	.word	0x447fc000
 800102c:	20082c84 	.word	0x20082c84
 8001030:	20082484 	.word	0x20082484
 8001034:	2004046b 	.word	0x2004046b
 8001038:	2007047c 	.word	0x2007047c
 800103c:	20070480 	.word	0x20070480
 8001040:	20070472 	.word	0x20070472
 8001044:	20070474 	.word	0x20070474
 8001048:	20040028 	.word	0x20040028
 800104c:	20040029 	.word	0x20040029
 8001050:	20040138 	.word	0x20040138
 8001054:	200401ac 	.word	0x200401ac
 8001058:	2007046e 	.word	0x2007046e
 800105c:	20070470 	.word	0x20070470
 8001060:	20040474 	.word	0x20040474
 8001064:	20060474 	.word	0x20060474
                }
            } else {
                uint8_t nack = UART_ACK_ERR;
 8001068:	2345      	movs	r3, #69	@ 0x45
 800106a:	737b      	strb	r3, [r7, #13]
                HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800106c:	f107 010d 	add.w	r1, r7, #13
 8001070:	230a      	movs	r3, #10
 8001072:	2201      	movs	r2, #1
 8001074:	4890      	ldr	r0, [pc, #576]	@ (80012b8 <main+0x554>)
 8001076:	f007 ff0b 	bl	8008e90 <HAL_UART_Transmit>
            }
        }

        // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
        // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
        if (audio_pkt_ready) {
 800107a:	4b90      	ldr	r3, [pc, #576]	@ (80012bc <main+0x558>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2b00      	cmp	r3, #0
 8001082:	f43f aef9 	beq.w	8000e78 <main+0x114>
            uint8_t idx;
            uint16_t payload_len;
            uint8_t hdr_bytes[CRC_HEADER_LEN];
            uint8_t send_manual_A = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
  __ASM volatile ("cpsid i" : : : "memory");
 800108c:	b672      	cpsid	i
}
 800108e:	bf00      	nop

            // Snapshot shared state quickly
            __disable_irq();
            idx = audio_write_idx;        // 0 or 1
 8001090:	4b8b      	ldr	r3, [pc, #556]	@ (80012c0 <main+0x55c>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            payload_len = audio_pkt_len;  // bytes of audio payload
 8001098:	4b8a      	ldr	r3, [pc, #552]	@ (80012c4 <main+0x560>)
 800109a:	881b      	ldrh	r3, [r3, #0]
 800109c:	867b      	strh	r3, [r7, #50]	@ 0x32
            audio_pkt_ready = 0;
 800109e:	4b87      	ldr	r3, [pc, #540]	@ (80012bc <main+0x558>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80010a4:	b662      	cpsie	i
}
 80010a6:	bf00      	nop
            __enable_irq();

            // Header snapshot (same as before)
            hdr_bytes[0] = g_uart_rx.header.version;
 80010a8:	4b87      	ldr	r3, [pc, #540]	@ (80012c8 <main+0x564>)
 80010aa:	7a9b      	ldrb	r3, [r3, #10]
 80010ac:	713b      	strb	r3, [r7, #4]
            hdr_bytes[1] = g_uart_rx.header.data_type;
 80010ae:	4b86      	ldr	r3, [pc, #536]	@ (80012c8 <main+0x564>)
 80010b0:	7adb      	ldrb	r3, [r3, #11]
 80010b2:	717b      	strb	r3, [r7, #5]
            hdr_bytes[2] = g_uart_rx.header.flags;
 80010b4:	4b84      	ldr	r3, [pc, #528]	@ (80012c8 <main+0x564>)
 80010b6:	7b1b      	ldrb	r3, [r3, #12]
 80010b8:	71bb      	strb	r3, [r7, #6]
            hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 80010ba:	4b83      	ldr	r3, [pc, #524]	@ (80012c8 <main+0x564>)
 80010bc:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	0a1b      	lsrs	r3, r3, #8
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	71fb      	strb	r3, [r7, #7]
            hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 80010ca:	4b7f      	ldr	r3, [pc, #508]	@ (80012c8 <main+0x564>)
 80010cc:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	723b      	strb	r3, [r7, #8]
            hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 80010d6:	4b7c      	ldr	r3, [pc, #496]	@ (80012c8 <main+0x564>)
 80010d8:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 80010dc:	b29b      	uxth	r3, r3
 80010de:	0a1b      	lsrs	r3, r3, #8
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	727b      	strb	r3, [r7, #9]
            hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 80010e6:	4b78      	ldr	r3, [pc, #480]	@ (80012c8 <main+0x564>)
 80010e8:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	72bb      	strb	r3, [r7, #10]

            // Sanity-check length
            if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 80010f2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80010f4:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d915      	bls.n	8001128 <main+0x3c4>
                if (idx == 0) half0_free = 1; else half1_free = 1;
 80010fc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001100:	2b00      	cmp	r3, #0
 8001102:	d103      	bne.n	800110c <main+0x3a8>
 8001104:	4b71      	ldr	r3, [pc, #452]	@ (80012cc <main+0x568>)
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]
 800110a:	e002      	b.n	8001112 <main+0x3ae>
 800110c:	4b70      	ldr	r3, [pc, #448]	@ (80012d0 <main+0x56c>)
 800110e:	2201      	movs	r2, #1
 8001110:	701a      	strb	r2, [r3, #0]
                uint8_t nack = UART_ACK_ERR;
 8001112:	2345      	movs	r3, #69	@ 0x45
 8001114:	70fb      	strb	r3, [r7, #3]
                HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8001116:	1cf9      	adds	r1, r7, #3
 8001118:	230a      	movs	r3, #10
 800111a:	2201      	movs	r2, #1
 800111c:	4866      	ldr	r0, [pc, #408]	@ (80012b8 <main+0x554>)
 800111e:	f007 feb7 	bl	8008e90 <HAL_UART_Transmit>
                uart_start_header_rx();
 8001122:	f001 fa03 	bl	800252c <uart_start_header_rx>
                continue;
 8001126:	e177      	b.n	8001418 <main+0x6b4>
            }

            // CRC check (payload already in the selected half)
            uint8_t* payload_bytes = (uint8_t*)((idx == 0) ? &dac_buf[0] : &dac_buf[DAC_HALF_SAMPLES]);
 8001128:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <main+0x3d0>
 8001130:	4b68      	ldr	r3, [pc, #416]	@ (80012d4 <main+0x570>)
 8001132:	e000      	b.n	8001136 <main+0x3d2>
 8001134:	4b68      	ldr	r3, [pc, #416]	@ (80012d8 <main+0x574>)
 8001136:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint16_t recv_crc = ((uint16_t)audio_crc_buf[0] << 8) | (uint16_t)audio_crc_buf[1];
 8001138:	4b68      	ldr	r3, [pc, #416]	@ (80012dc <main+0x578>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b21b      	sxth	r3, r3
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	b21a      	sxth	r2, r3
 8001142:	4b66      	ldr	r3, [pc, #408]	@ (80012dc <main+0x578>)
 8001144:	785b      	ldrb	r3, [r3, #1]
 8001146:	b21b      	sxth	r3, r3
 8001148:	4313      	orrs	r3, r2
 800114a:	b21b      	sxth	r3, r3
 800114c:	857b      	strh	r3, [r7, #42]	@ 0x2a
            uint16_t calc_crc = crc16_ccitt(hdr_bytes, payload_bytes, payload_len);
 800114e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001154:	4618      	mov	r0, r3
 8001156:	f001 fb9d 	bl	8002894 <crc16_ccitt>
 800115a:	4603      	mov	r3, r0
 800115c:	853b      	strh	r3, [r7, #40]	@ 0x28

            if (calc_crc != recv_crc) {
 800115e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001160:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001162:	429a      	cmp	r2, r3
 8001164:	d015      	beq.n	8001192 <main+0x42e>
                if (idx == 0) half0_free = 1; else half1_free = 1;
 8001166:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800116a:	2b00      	cmp	r3, #0
 800116c:	d103      	bne.n	8001176 <main+0x412>
 800116e:	4b57      	ldr	r3, [pc, #348]	@ (80012cc <main+0x568>)
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	e002      	b.n	800117c <main+0x418>
 8001176:	4b56      	ldr	r3, [pc, #344]	@ (80012d0 <main+0x56c>)
 8001178:	2201      	movs	r2, #1
 800117a:	701a      	strb	r2, [r3, #0]
                uint8_t nack = UART_ACK_ERR;
 800117c:	2345      	movs	r3, #69	@ 0x45
 800117e:	70bb      	strb	r3, [r7, #2]
                HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8001180:	1cb9      	adds	r1, r7, #2
 8001182:	230a      	movs	r3, #10
 8001184:	2201      	movs	r2, #1
 8001186:	484c      	ldr	r0, [pc, #304]	@ (80012b8 <main+0x554>)
 8001188:	f007 fe82 	bl	8008e90 <HAL_UART_Transmit>
                uart_start_header_rx();
 800118c:	f001 f9ce 	bl	800252c <uart_start_header_rx>
                continue;
 8001190:	e142      	b.n	8001418 <main+0x6b4>
            }

            // Good packet: process into a temporary output buffer to avoid races.
            uint16_t num_samples = payload_len / 2;
 8001192:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001194:	085b      	lsrs	r3, r3, #1
 8001196:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
            if (num_samples > DAC_HALF_SAMPLES) num_samples = DAC_HALF_SAMPLES;
 800119a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800119e:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d903      	bls.n	80011ae <main+0x44a>
 80011a6:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 80011aa:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58

            int16_t* src = (int16_t*)payload_bytes;   // raw PCM from UART (signed 16-bit)
 80011ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b0:	627b      	str	r3, [r7, #36]	@ 0x24
            static uint16_t proc_buf[DAC_HALF_SAMPLES]; // processed unsigned-12-bit values (0..4095)
            // Keep a local copy of MIDI state so you only advance MIDI_index while producing real output samples:
            uint32_t local_midi_index = MIDI_index;
 80011b2:	4b4b      	ldr	r3, [pc, #300]	@ (80012e0 <main+0x57c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	657b      	str	r3, [r7, #84]	@ 0x54
            uint8_t local_midi_playing = MIDI_playing;
 80011b8:	4b4a      	ldr	r3, [pc, #296]	@ (80012e4 <main+0x580>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            int32_t last_midi_sample = 0; // keep last MIDI sample for hold if desired
 80011c0:	2300      	movs	r3, #0
 80011c2:	623b      	str	r3, [r7, #32]

            // 1) Run FFT / filter to fill filter_buf (q15_t / int16_t out)
            processFFT(src, filter_buf, num_samples); // filter_buf[] filled with int16_t in -32768..32767
 80011c4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80011c8:	461a      	mov	r2, r3
 80011ca:	4947      	ldr	r1, [pc, #284]	@ (80012e8 <main+0x584>)
 80011cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80011ce:	f000 fe51 	bl	8001e74 <processFFT>

            // 2) Produce mixed samples into proc_buf (12-bit unsigned, right-aligned)
            for (uint16_t i = 0; i < num_samples; ++i) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80011d8:	e062      	b.n	80012a0 <main+0x53c>
                int32_t a = filter_buf[i]; // -32768 .. 32767
 80011da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80011de:	4a42      	ldr	r2, [pc, #264]	@ (80012e8 <main+0x584>)
 80011e0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80011e4:	61fb      	str	r3, [r7, #28]

                // Convert 16-bit -> 12-bit signed
                int32_t temp = a >> 4; // -2048 .. 2047
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	111b      	asrs	r3, r3, #4
 80011ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (temp < -2048) temp = -2048;
 80011ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011ee:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 80011f2:	da01      	bge.n	80011f8 <main+0x494>
 80011f4:	4b3d      	ldr	r3, [pc, #244]	@ (80012ec <main+0x588>)
 80011f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (temp > 2047)  temp = 2047;
 80011f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80011fe:	db02      	blt.n	8001206 <main+0x4a2>
 8001200:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001204:	64fb      	str	r3, [r7, #76]	@ 0x4c

                // MIDI sample (12-bit signed). Only advance local_midi_index when generating real samples.
                int32_t m = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	64bb      	str	r3, [r7, #72]	@ 0x48
                if (local_midi_playing && (local_midi_index < MIDI_lengths[sound_effect_index])) {
 800120a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800120e:	2b00      	cmp	r3, #0
 8001210:	d018      	beq.n	8001244 <main+0x4e0>
 8001212:	4b37      	ldr	r3, [pc, #220]	@ (80012f0 <main+0x58c>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	4b36      	ldr	r3, [pc, #216]	@ (80012f4 <main+0x590>)
 800121a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800121e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001220:	429a      	cmp	r2, r3
 8001222:	d20f      	bcs.n	8001244 <main+0x4e0>
                    m = MIDI_effects[sound_effect_index][local_midi_index++];
 8001224:	4b32      	ldr	r3, [pc, #200]	@ (80012f0 <main+0x58c>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b33      	ldr	r3, [pc, #204]	@ (80012f8 <main+0x594>)
 800122c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001232:	1c59      	adds	r1, r3, #1
 8001234:	6579      	str	r1, [r7, #84]	@ 0x54
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	4413      	add	r3, r2
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	64bb      	str	r3, [r7, #72]	@ 0x48
                    last_midi_sample = m;
 800123e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001240:	623b      	str	r3, [r7, #32]
 8001242:	e00d      	b.n	8001260 <main+0x4fc>
                } else if (local_midi_playing) {
 8001244:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001248:	2b00      	cmp	r3, #0
 800124a:	d007      	beq.n	800125c <main+0x4f8>
                    // MIDI finished during this half -> stop further MIDI playback
                    local_midi_playing = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                    local_midi_index = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	657b      	str	r3, [r7, #84]	@ 0x54
                    m = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	64bb      	str	r3, [r7, #72]	@ 0x48
 800125a:	e001      	b.n	8001260 <main+0x4fc>
                } else {
                    m = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }

                int32_t mix = temp + m;
 8001260:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001262:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001264:	4413      	add	r3, r2
 8001266:	647b      	str	r3, [r7, #68]	@ 0x44

                // Clip to signed 12-bit range
                if (mix < -2048) mix = -2048;
 8001268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800126a:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 800126e:	da01      	bge.n	8001274 <main+0x510>
 8001270:	4b1e      	ldr	r3, [pc, #120]	@ (80012ec <main+0x588>)
 8001272:	647b      	str	r3, [r7, #68]	@ 0x44
                if (mix > 2047) mix = 2047;
 8001274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001276:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800127a:	db02      	blt.n	8001282 <main+0x51e>
 800127c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001280:	647b      	str	r3, [r7, #68]	@ 0x44

                // Convert to unsigned 12-bit for DAC (0..4095)
                proc_buf[i] = (uint16_t)(mix + 2048);
 8001282:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001284:	b29a      	uxth	r2, r3
 8001286:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800128a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800128e:	b291      	uxth	r1, r2
 8001290:	4a1a      	ldr	r2, [pc, #104]	@ (80012fc <main+0x598>)
 8001292:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (uint16_t i = 0; i < num_samples; ++i) {
 8001296:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800129a:	3301      	adds	r3, #1
 800129c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80012a0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80012a4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d396      	bcc.n	80011da <main+0x476>
            }

            // 3) Padding: do NOT advance MIDI_index for padding samples.
            //    We'll either silence pad or hold last MIDI sample (prefer silence to keep timing deterministic).
            for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 80012ac:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80012b0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80012b4:	e042      	b.n	800133c <main+0x5d8>
 80012b6:	bf00      	nop
 80012b8:	200401ac 	.word	0x200401ac
 80012bc:	20070472 	.word	0x20070472
 80012c0:	20070473 	.word	0x20070473
 80012c4:	20070474 	.word	0x20070474
 80012c8:	20040474 	.word	0x20040474
 80012cc:	20040028 	.word	0x20040028
 80012d0:	20040029 	.word	0x20040029
 80012d4:	2004048c 	.word	0x2004048c
 80012d8:	20050480 	.word	0x20050480
 80012dc:	2007046c 	.word	0x2007046c
 80012e0:	2004046c 	.word	0x2004046c
 80012e4:	20040470 	.word	0x20040470
 80012e8:	20070490 	.word	0x20070490
 80012ec:	fffff800 	.word	0xfffff800
 80012f0:	20040471 	.word	0x20040471
 80012f4:	08083824 	.word	0x08083824
 80012f8:	20040000 	.word	0x20040000
 80012fc:	20083c9c 	.word	0x20083c9c
                // choose either silence (0) or last_midi_sample for "hold" behavior:
                // int32_t m = last_midi_sample; // hold last MIDI
                int32_t m = 0; // silence during padding
 8001300:	2300      	movs	r3, #0
 8001302:	63fb      	str	r3, [r7, #60]	@ 0x3c

                // Clip just in case
                if (m < -2048) m = -2048;
 8001304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001306:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 800130a:	da01      	bge.n	8001310 <main+0x5ac>
 800130c:	4b43      	ldr	r3, [pc, #268]	@ (800141c <main+0x6b8>)
 800130e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                if (m > 2047)  m = 2047;
 8001310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001312:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001316:	db02      	blt.n	800131e <main+0x5ba>
 8001318:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800131c:	63fb      	str	r3, [r7, #60]	@ 0x3c

                proc_buf[i] = (uint16_t)(m + 2048);
 800131e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001320:	b29a      	uxth	r2, r3
 8001322:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001326:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800132a:	b291      	uxth	r1, r2
 800132c:	4a3c      	ldr	r2, [pc, #240]	@ (8001420 <main+0x6bc>)
 800132e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 8001332:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001336:	3301      	adds	r3, #1
 8001338:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800133c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001340:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 8001344:	4293      	cmp	r3, r2
 8001346:	d9db      	bls.n	8001300 <main+0x59c>
  __ASM volatile ("cpsid i" : : : "memory");
 8001348:	b672      	cpsid	i
}
 800134a:	bf00      	nop
            }

            // 4) Atomically copy proc_buf -> chosen half of dac_buf while short IRQ disabled.
            // This makes sure DMA never sees a partially-updated half.
            __disable_irq();
            memcpy(payload_bytes, proc_buf, DAC_HALF_SAMPLES * sizeof(uint16_t));
 800134c:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8001350:	4933      	ldr	r1, [pc, #204]	@ (8001420 <main+0x6bc>)
 8001352:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001354:	f00b f94a 	bl	800c5ec <memcpy>
            // Commit MIDI_index/MIDI_playing back to globals only after copy so their state corresponds to written data.
            MIDI_index = local_midi_index;
 8001358:	4a32      	ldr	r2, [pc, #200]	@ (8001424 <main+0x6c0>)
 800135a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800135c:	6013      	str	r3, [r2, #0]
            MIDI_playing = local_midi_playing;
 800135e:	4a32      	ldr	r2, [pc, #200]	@ (8001428 <main+0x6c4>)
 8001360:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001364:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001366:	b662      	cpsie	i
}
 8001368:	bf00      	nop
            __enable_irq();

            // ---- Priming / DAC-start logic (unchanged, operate after buffer is filled) ----
            if (!dac_running) {
 800136a:	4b30      	ldr	r3, [pc, #192]	@ (800142c <main+0x6c8>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b00      	cmp	r3, #0
 8001372:	d129      	bne.n	80013c8 <main+0x664>
                audio_prime_count++;
 8001374:	4b2e      	ldr	r3, [pc, #184]	@ (8001430 <main+0x6cc>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	b2db      	uxtb	r3, r3
 800137a:	3301      	adds	r3, #1
 800137c:	b2da      	uxtb	r2, r3
 800137e:	4b2c      	ldr	r3, [pc, #176]	@ (8001430 <main+0x6cc>)
 8001380:	701a      	strb	r2, [r3, #0]

                if (audio_prime_count == 1) {
 8001382:	4b2b      	ldr	r3, [pc, #172]	@ (8001430 <main+0x6cc>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b01      	cmp	r3, #1
 800138a:	d103      	bne.n	8001394 <main+0x630>
                    send_manual_A = 1; // request next packet immediately
 800138c:	2301      	movs	r3, #1
 800138e:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8001392:	e021      	b.n	80013d8 <main+0x674>
                } else if (audio_prime_count == 2) {
 8001394:	4b26      	ldr	r3, [pc, #152]	@ (8001430 <main+0x6cc>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b02      	cmp	r3, #2
 800139c:	d11c      	bne.n	80013d8 <main+0x674>
                    if (HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dac_buf,
 800139e:	2300      	movs	r3, #0
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 80013a6:	4a23      	ldr	r2, [pc, #140]	@ (8001434 <main+0x6d0>)
 80013a8:	2100      	movs	r1, #0
 80013aa:	4823      	ldr	r0, [pc, #140]	@ (8001438 <main+0x6d4>)
 80013ac:	f003 ff68 	bl	8005280 <HAL_DAC_Start_DMA>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <main+0x656>
                                          DAC_BUF_SAMPLES, DAC_ALIGN_12B_R) != HAL_OK) {
                        Error_Handler();
 80013b6:	f001 fa67 	bl	8002888 <Error_Handler>
                    }
                    dac_running = 1;
 80013ba:	4b1c      	ldr	r3, [pc, #112]	@ (800142c <main+0x6c8>)
 80013bc:	2201      	movs	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]
                    audio_stream_active = 1;
 80013c0:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <main+0x6d8>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	701a      	strb	r2, [r3, #0]
 80013c6:	e007      	b.n	80013d8 <main+0x674>
                }
            } else {
                // Already running: keep stream_active unless LAST
                if (!(hdr_bytes[2] & PKT_FLAG_LAST)) {
 80013c8:	79bb      	ldrb	r3, [r7, #6]
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d102      	bne.n	80013d8 <main+0x674>
                    audio_stream_active = 1;
 80013d2:	4b1a      	ldr	r3, [pc, #104]	@ (800143c <main+0x6d8>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	701a      	strb	r2, [r3, #0]
                }
            }

            // If this packet is marked LAST, stop requesting future audio.
            if (hdr_bytes[2] & PKT_FLAG_LAST) {
 80013d8:	79bb      	ldrb	r3, [r7, #6]
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <main+0x684>
                audio_stream_active = 0;
 80013e2:	4b16      	ldr	r3, [pc, #88]	@ (800143c <main+0x6d8>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
            }

            // ACK the PC that packet was accepted
            {
                uint8_t ack = UART_ACK_OK;
 80013e8:	2353      	movs	r3, #83	@ 0x53
 80013ea:	707b      	strb	r3, [r7, #1]
                HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 80013ec:	1c79      	adds	r1, r7, #1
 80013ee:	230a      	movs	r3, #10
 80013f0:	2201      	movs	r2, #1
 80013f2:	4813      	ldr	r0, [pc, #76]	@ (8001440 <main+0x6dc>)
 80013f4:	f007 fd4c 	bl	8008e90 <HAL_UART_Transmit>
            }

            // If priming and we just finished the first packet, ask the PC for next chunk now
            if (send_manual_A) {
 80013f8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d007      	beq.n	8001410 <main+0x6ac>
                uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8001400:	2341      	movs	r3, #65	@ 0x41
 8001402:	703b      	strb	r3, [r7, #0]
                HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001404:	4639      	mov	r1, r7
 8001406:	230a      	movs	r3, #10
 8001408:	2201      	movs	r2, #1
 800140a:	480d      	ldr	r0, [pc, #52]	@ (8001440 <main+0x6dc>)
 800140c:	f007 fd40 	bl	8008e90 <HAL_UART_Transmit>
            }

            // Re-arm UART header receive for next frame
            uart_start_header_rx();
 8001410:	f001 f88c 	bl	800252c <uart_start_header_rx>
 8001414:	e530      	b.n	8000e78 <main+0x114>
            continue;
 8001416:	bf00      	nop
        keyPress = read_keypad();
 8001418:	e52e      	b.n	8000e78 <main+0x114>
 800141a:	bf00      	nop
 800141c:	fffff800 	.word	0xfffff800
 8001420:	20083c9c 	.word	0x20083c9c
 8001424:	2004046c 	.word	0x2004046c
 8001428:	20040470 	.word	0x20040470
 800142c:	20070477 	.word	0x20070477
 8001430:	20070478 	.word	0x20070478
 8001434:	2004048c 	.word	0x2004048c
 8001438:	20040138 	.word	0x20040138
 800143c:	20070476 	.word	0x20070476
 8001440:	200401ac 	.word	0x200401ac

08001444 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001444:	b580      	push	{r7, lr}
 8001446:	b096      	sub	sp, #88	@ 0x58
 8001448:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	2244      	movs	r2, #68	@ 0x44
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f00b f89e 	bl	800c594 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001458:	463b      	mov	r3, r7
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
 8001464:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK) {
 8001466:	2000      	movs	r0, #0
 8001468:	f004 ff30 	bl	80062cc <HAL_PWREx_ControlVoltageScaling>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0x32>
        Error_Handler();
 8001472:	f001 fa09 	bl	8002888 <Error_Handler>
    }

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001476:	2302      	movs	r3, #2
 8001478:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800147a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800147e:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001480:	2340      	movs	r3, #64	@ 0x40
 8001482:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001484:	2302      	movs	r3, #2
 8001486:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001488:	2302      	movs	r3, #2
 800148a:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 800148c:	2301      	movs	r3, #1
 800148e:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLN = 15;
 8001490:	230f      	movs	r3, #15
 8001492:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001494:	2302      	movs	r3, #2
 8001496:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001498:	2302      	movs	r3, #2
 800149a:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800149c:	2302      	movs	r3, #2
 800149e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80014a0:	f107 0314 	add.w	r3, r7, #20
 80014a4:	4618      	mov	r0, r3
 80014a6:	f004 ffc5 	bl	8006434 <HAL_RCC_OscConfig>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <SystemClock_Config+0x70>
        Error_Handler();
 80014b0:	f001 f9ea 	bl	8002888 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType =
 80014b4:	230f      	movs	r3, #15
 80014b6:	603b      	str	r3, [r7, #0]
        RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014b8:	2303      	movs	r3, #3
 80014ba:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014bc:	2300      	movs	r3, #0
 80014be:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80014c8:	463b      	mov	r3, r7
 80014ca:	2105      	movs	r1, #5
 80014cc:	4618      	mov	r0, r3
 80014ce:	f005 fbcb 	bl	8006c68 <HAL_RCC_ClockConfig>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <SystemClock_Config+0x98>
        Error_Handler();
 80014d8:	f001 f9d6 	bl	8002888 <Error_Handler>
    }
}
 80014dc:	bf00      	nop
 80014de:	3758      	adds	r7, #88	@ 0x58
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 80014ea:	463b      	mov	r3, r7
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
 80014f8:	615a      	str	r2, [r3, #20]

    /* USER CODE END ADC1_Init 1 */

    /** Common config
     */
    hadc1.Instance = ADC1;
 80014fa:	4b3e      	ldr	r3, [pc, #248]	@ (80015f4 <MX_ADC1_Init+0x110>)
 80014fc:	4a3e      	ldr	r2, [pc, #248]	@ (80015f8 <MX_ADC1_Init+0x114>)
 80014fe:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001500:	4b3c      	ldr	r3, [pc, #240]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001502:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001506:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001508:	4b3a      	ldr	r3, [pc, #232]	@ (80015f4 <MX_ADC1_Init+0x110>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800150e:	4b39      	ldr	r3, [pc, #228]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001510:	2200      	movs	r2, #0
 8001512:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001514:	4b37      	ldr	r3, [pc, #220]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001516:	2201      	movs	r2, #1
 8001518:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800151a:	4b36      	ldr	r3, [pc, #216]	@ (80015f4 <MX_ADC1_Init+0x110>)
 800151c:	2204      	movs	r2, #4
 800151e:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8001520:	4b34      	ldr	r3, [pc, #208]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001522:	2200      	movs	r2, #0
 8001524:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001526:	4b33      	ldr	r3, [pc, #204]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001528:	2200      	movs	r2, #0
 800152a:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 4;
 800152c:	4b31      	ldr	r3, [pc, #196]	@ (80015f4 <MX_ADC1_Init+0x110>)
 800152e:	2204      	movs	r2, #4
 8001530:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001532:	4b30      	ldr	r3, [pc, #192]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001534:	2200      	movs	r2, #0
 8001536:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800153a:	4b2e      	ldr	r3, [pc, #184]	@ (80015f4 <MX_ADC1_Init+0x110>)
 800153c:	2200      	movs	r2, #0
 800153e:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001540:	4b2c      	ldr	r3, [pc, #176]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001542:	2200      	movs	r2, #0
 8001544:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001546:	4b2b      	ldr	r3, [pc, #172]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800154e:	4b29      	ldr	r3, [pc, #164]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001550:	2200      	movs	r2, #0
 8001552:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 8001554:	4b27      	ldr	r3, [pc, #156]	@ (80015f4 <MX_ADC1_Init+0x110>)
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800155c:	4825      	ldr	r0, [pc, #148]	@ (80015f4 <MX_ADC1_Init+0x110>)
 800155e:	f002 fba3 	bl	8003ca8 <HAL_ADC_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_ADC1_Init+0x88>
        Error_Handler();
 8001568:	f001 f98e 	bl	8002888 <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_5;
 800156c:	4b23      	ldr	r3, [pc, #140]	@ (80015fc <MX_ADC1_Init+0x118>)
 800156e:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001570:	2306      	movs	r3, #6
 8001572:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8001574:	2306      	movs	r3, #6
 8001576:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001578:	237f      	movs	r3, #127	@ 0x7f
 800157a:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800157c:	2304      	movs	r3, #4
 800157e:	613b      	str	r3, [r7, #16]
    sConfig.Offset = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001584:	463b      	mov	r3, r7
 8001586:	4619      	mov	r1, r3
 8001588:	481a      	ldr	r0, [pc, #104]	@ (80015f4 <MX_ADC1_Init+0x110>)
 800158a:	f002 ffa5 	bl	80044d8 <HAL_ADC_ConfigChannel>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_ADC1_Init+0xb4>
        Error_Handler();
 8001594:	f001 f978 	bl	8002888 <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_6;
 8001598:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <MX_ADC1_Init+0x11c>)
 800159a:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_2;
 800159c:	230c      	movs	r3, #12
 800159e:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80015a0:	463b      	mov	r3, r7
 80015a2:	4619      	mov	r1, r3
 80015a4:	4813      	ldr	r0, [pc, #76]	@ (80015f4 <MX_ADC1_Init+0x110>)
 80015a6:	f002 ff97 	bl	80044d8 <HAL_ADC_ConfigChannel>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_ADC1_Init+0xd0>
        Error_Handler();
 80015b0:	f001 f96a 	bl	8002888 <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_7;
 80015b4:	4b13      	ldr	r3, [pc, #76]	@ (8001604 <MX_ADC1_Init+0x120>)
 80015b6:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_3;
 80015b8:	2312      	movs	r3, #18
 80015ba:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80015bc:	463b      	mov	r3, r7
 80015be:	4619      	mov	r1, r3
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <MX_ADC1_Init+0x110>)
 80015c2:	f002 ff89 	bl	80044d8 <HAL_ADC_ConfigChannel>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_ADC1_Init+0xec>
        Error_Handler();
 80015cc:	f001 f95c 	bl	8002888 <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_8;
 80015d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001608 <MX_ADC1_Init+0x124>)
 80015d2:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_4;
 80015d4:	2318      	movs	r3, #24
 80015d6:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80015d8:	463b      	mov	r3, r7
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	@ (80015f4 <MX_ADC1_Init+0x110>)
 80015de:	f002 ff7b 	bl	80044d8 <HAL_ADC_ConfigChannel>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_ADC1_Init+0x108>
        Error_Handler();
 80015e8:	f001 f94e 	bl	8002888 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */
}
 80015ec:	bf00      	nop
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20040070 	.word	0x20040070
 80015f8:	50040000 	.word	0x50040000
 80015fc:	14f00020 	.word	0x14f00020
 8001600:	19200040 	.word	0x19200040
 8001604:	1d500080 	.word	0x1d500080
 8001608:	21800100 	.word	0x21800100

0800160c <MX_DAC1_Init>:
/**
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DAC1_Init 0 */

    /* USER CODE END DAC1_Init 0 */

    DAC_ChannelConfTypeDef sConfig = {0};
 8001612:	463b      	mov	r3, r7
 8001614:	2228      	movs	r2, #40	@ 0x28
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f00a ffbb 	bl	800c594 <memset>

    /* USER CODE END DAC1_Init 1 */

    /** DAC Initialization
     */
    hdac1.Instance = DAC1;
 800161e:	4b13      	ldr	r3, [pc, #76]	@ (800166c <MX_DAC1_Init+0x60>)
 8001620:	4a13      	ldr	r2, [pc, #76]	@ (8001670 <MX_DAC1_Init+0x64>)
 8001622:	601a      	str	r2, [r3, #0]
    if (HAL_DAC_Init(&hdac1) != HAL_OK) {
 8001624:	4811      	ldr	r0, [pc, #68]	@ (800166c <MX_DAC1_Init+0x60>)
 8001626:	f003 fe08 	bl	800523a <HAL_DAC_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_DAC1_Init+0x28>
        Error_Handler();
 8001630:	f001 f92a 	bl	8002888 <Error_Handler>
    }

    /** DAC channel OUT1 config
     */
    sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001634:	2300      	movs	r3, #0
 8001636:	607b      	str	r3, [r7, #4]
    sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001638:	230a      	movs	r3, #10
 800163a:	60bb      	str	r3, [r7, #8]
    sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800163c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001640:	603b      	str	r3, [r7, #0]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
    sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
    sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800164a:	2300      	movs	r3, #0
 800164c:	617b      	str	r3, [r7, #20]
    if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 800164e:	463b      	mov	r3, r7
 8001650:	2200      	movs	r2, #0
 8001652:	4619      	mov	r1, r3
 8001654:	4805      	ldr	r0, [pc, #20]	@ (800166c <MX_DAC1_Init+0x60>)
 8001656:	f003 ff2f 	bl	80054b8 <HAL_DAC_ConfigChannel>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_DAC1_Init+0x58>
        Error_Handler();
 8001660:	f001 f912 	bl	8002888 <Error_Handler>
    }
    /* USER CODE BEGIN DAC1_Init 2 */

    /* USER CODE END DAC1_Init 2 */
}
 8001664:	bf00      	nop
 8001666:	3728      	adds	r7, #40	@ 0x28
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20040138 	.word	0x20040138
 8001670:	40007400 	.word	0x40007400

08001674 <MX_LPUART1_UART_Init>:
/**
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void) {
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
    /* USER CODE END LPUART1_Init 0 */

    /* USER CODE BEGIN LPUART1_Init 1 */

    /* USER CODE END LPUART1_Init 1 */
    hlpuart1.Instance = LPUART1;
 8001678:	4b22      	ldr	r3, [pc, #136]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 800167a:	4a23      	ldr	r2, [pc, #140]	@ (8001708 <MX_LPUART1_UART_Init+0x94>)
 800167c:	601a      	str	r2, [r3, #0]
    hlpuart1.Init.BaudRate = 1500000;
 800167e:	4b21      	ldr	r3, [pc, #132]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 8001680:	4a22      	ldr	r2, [pc, #136]	@ (800170c <MX_LPUART1_UART_Init+0x98>)
 8001682:	605a      	str	r2, [r3, #4]
    hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001684:	4b1f      	ldr	r3, [pc, #124]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 8001686:	2200      	movs	r2, #0
 8001688:	609a      	str	r2, [r3, #8]
    hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800168a:	4b1e      	ldr	r3, [pc, #120]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	60da      	str	r2, [r3, #12]
    hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001690:	4b1c      	ldr	r3, [pc, #112]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
    hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001696:	4b1b      	ldr	r3, [pc, #108]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 8001698:	220c      	movs	r2, #12
 800169a:	615a      	str	r2, [r3, #20]
    hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800169c:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 800169e:	2200      	movs	r2, #0
 80016a0:	619a      	str	r2, [r3, #24]
    hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016a2:	4b18      	ldr	r3, [pc, #96]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
    hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016a8:	4b16      	ldr	r3, [pc, #88]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016ae:	4b15      	ldr	r3, [pc, #84]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	629a      	str	r2, [r3, #40]	@ 0x28
    hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80016b4:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 80016ba:	4812      	ldr	r0, [pc, #72]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016bc:	f007 fb98 	bl	8008df0 <HAL_UART_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_LPUART1_UART_Init+0x56>
        Error_Handler();
 80016c6:	f001 f8df 	bl	8002888 <Error_Handler>
    }
    if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) {
 80016ca:	2100      	movs	r1, #0
 80016cc:	480d      	ldr	r0, [pc, #52]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016ce:	f009 f863 	bl	800a798 <HAL_UARTEx_SetTxFifoThreshold>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_LPUART1_UART_Init+0x68>
        Error_Handler();
 80016d8:	f001 f8d6 	bl	8002888 <Error_Handler>
    }
    if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) {
 80016dc:	2100      	movs	r1, #0
 80016de:	4809      	ldr	r0, [pc, #36]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016e0:	f009 f898 	bl	800a814 <HAL_UARTEx_SetRxFifoThreshold>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_LPUART1_UART_Init+0x7a>
        Error_Handler();
 80016ea:	f001 f8cd 	bl	8002888 <Error_Handler>
    }
    if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK) {
 80016ee:	4805      	ldr	r0, [pc, #20]	@ (8001704 <MX_LPUART1_UART_Init+0x90>)
 80016f0:	f009 f819 	bl	800a726 <HAL_UARTEx_DisableFifoMode>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_LPUART1_UART_Init+0x8a>
        Error_Handler();
 80016fa:	f001 f8c5 	bl	8002888 <Error_Handler>
    }
    /* USER CODE BEGIN LPUART1_Init 2 */

    /* USER CODE END LPUART1_Init 2 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200401ac 	.word	0x200401ac
 8001708:	40008000 	.word	0x40008000
 800170c:	0016e360 	.word	0x0016e360

08001710 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 8001714:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001716:	4a1c      	ldr	r2, [pc, #112]	@ (8001788 <MX_SPI1_Init+0x78>)
 8001718:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 800171a:	4b1a      	ldr	r3, [pc, #104]	@ (8001784 <MX_SPI1_Init+0x74>)
 800171c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001720:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001722:	4b18      	ldr	r3, [pc, #96]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001728:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <MX_SPI1_Init+0x74>)
 800172a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800172e:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001730:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001736:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001738:	2200      	movs	r2, #0
 800173a:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 800173c:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <MX_SPI1_Init+0x74>)
 800173e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001742:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001744:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001746:	2220      	movs	r2, #32
 8001748:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800174a:	4b0e      	ldr	r3, [pc, #56]	@ (8001784 <MX_SPI1_Init+0x74>)
 800174c:	2200      	movs	r2, #0
 800174e:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001750:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001752:	2200      	movs	r2, #0
 8001754:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001756:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001758:	2200      	movs	r2, #0
 800175a:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial = 7;
 800175c:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <MX_SPI1_Init+0x74>)
 800175e:	2207      	movs	r2, #7
 8001760:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001762:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001764:	2200      	movs	r2, #0
 8001766:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <MX_SPI1_Init+0x74>)
 800176a:	2208      	movs	r2, #8
 800176c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800176e:	4805      	ldr	r0, [pc, #20]	@ (8001784 <MX_SPI1_Init+0x74>)
 8001770:	f006 fa50 	bl	8007c14 <HAL_SPI_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_SPI1_Init+0x6e>
        Error_Handler();
 800177a:	f001 f885 	bl	8002888 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	200402a0 	.word	0x200402a0
 8001788:	40013000 	.word	0x40013000

0800178c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    /* SPI2 parameter configuration*/
    hspi2.Instance = SPI2;
 8001790:	4b1b      	ldr	r3, [pc, #108]	@ (8001800 <MX_SPI2_Init+0x74>)
 8001792:	4a1c      	ldr	r2, [pc, #112]	@ (8001804 <MX_SPI2_Init+0x78>)
 8001794:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 8001796:	4b1a      	ldr	r3, [pc, #104]	@ (8001800 <MX_SPI2_Init+0x74>)
 8001798:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800179c:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800179e:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017a6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80017aa:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017ac:	4b14      	ldr	r3, [pc, #80]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017b2:	4b13      	ldr	r3, [pc, #76]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 80017b8:	4b11      	ldr	r3, [pc, #68]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017be:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80017c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017c2:	2218      	movs	r2, #24
 80017c4:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi2.Init.CRCPolynomial = 7;
 80017d8:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017da:	2207      	movs	r2, #7
 80017dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017de:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017e6:	2208      	movs	r2, #8
 80017e8:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80017ea:	4805      	ldr	r0, [pc, #20]	@ (8001800 <MX_SPI2_Init+0x74>)
 80017ec:	f006 fa12 	bl	8007c14 <HAL_SPI_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_SPI2_Init+0x6e>
        Error_Handler();
 80017f6:	f001 f847 	bl	8002888 <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20040304 	.word	0x20040304
 8001804:	40003800 	.word	0x40003800

08001808 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b088      	sub	sp, #32
 800180c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM1_Init 0 */

    /* USER CODE END TIM1_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800180e:	f107 0310 	add.w	r3, r7, #16
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM1_Init 1 */

    /* USER CODE END TIM1_Init 1 */
    htim1.Instance = TIM1;
 8001826:	4b1f      	ldr	r3, [pc, #124]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 8001828:	4a1f      	ldr	r2, [pc, #124]	@ (80018a8 <MX_TIM1_Init+0xa0>)
 800182a:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 119;
 800182c:	4b1d      	ldr	r3, [pc, #116]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 800182e:	2277      	movs	r2, #119	@ 0x77
 8001830:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001832:	4b1c      	ldr	r3, [pc, #112]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 49;
 8001838:	4b1a      	ldr	r3, [pc, #104]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 800183a:	2231      	movs	r2, #49	@ 0x31
 800183c:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800183e:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 8001844:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 8001846:	2200      	movs	r2, #0
 8001848:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800184a:	4b16      	ldr	r3, [pc, #88]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 800184c:	2280      	movs	r2, #128	@ 0x80
 800184e:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001850:	4814      	ldr	r0, [pc, #80]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 8001852:	f006 ff7b 	bl	800874c <HAL_TIM_Base_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM1_Init+0x58>
        Error_Handler();
 800185c:	f001 f814 	bl	8002888 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001860:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001864:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	4619      	mov	r1, r3
 800186c:	480d      	ldr	r0, [pc, #52]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 800186e:	f007 f82d 	bl	80088cc <HAL_TIM_ConfigClockSource>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM1_Init+0x74>
        Error_Handler();
 8001878:	f001 f806 	bl	8002888 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8001888:	1d3b      	adds	r3, r7, #4
 800188a:	4619      	mov	r1, r3
 800188c:	4805      	ldr	r0, [pc, #20]	@ (80018a4 <MX_TIM1_Init+0x9c>)
 800188e:	f007 fa27 	bl	8008ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_TIM1_Init+0x94>
        Error_Handler();
 8001898:	f000 fff6 	bl	8002888 <Error_Handler>
    }
    /* USER CODE BEGIN TIM1_Init 2 */

    /* USER CODE END TIM1_Init 2 */
}
 800189c:	bf00      	nop
 800189e:	3720      	adds	r7, #32
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	200403c8 	.word	0x200403c8
 80018a8:	40012c00 	.word	0x40012c00

080018ac <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 80018ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <MX_TIM2_Init+0x98>)
 80018cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018d0:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 0;
 80018d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001944 <MX_TIM2_Init+0x98>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <MX_TIM2_Init+0x98>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 5199;
 80018de:	4b19      	ldr	r3, [pc, #100]	@ (8001944 <MX_TIM2_Init+0x98>)
 80018e0:	f241 424f 	movw	r2, #5199	@ 0x144f
 80018e4:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e6:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <MX_TIM2_Init+0x98>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <MX_TIM2_Init+0x98>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80018f2:	4814      	ldr	r0, [pc, #80]	@ (8001944 <MX_TIM2_Init+0x98>)
 80018f4:	f006 ff2a 	bl	800874c <HAL_TIM_Base_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM2_Init+0x56>
        Error_Handler();
 80018fe:	f000 ffc3 	bl	8002888 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001902:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001906:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	4619      	mov	r1, r3
 800190e:	480d      	ldr	r0, [pc, #52]	@ (8001944 <MX_TIM2_Init+0x98>)
 8001910:	f006 ffdc 	bl	80088cc <HAL_TIM_ConfigClockSource>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_TIM2_Init+0x72>
        Error_Handler();
 800191a:	f000 ffb5 	bl	8002888 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800191e:	2320      	movs	r3, #32
 8001920:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8001926:	1d3b      	adds	r3, r7, #4
 8001928:	4619      	mov	r1, r3
 800192a:	4806      	ldr	r0, [pc, #24]	@ (8001944 <MX_TIM2_Init+0x98>)
 800192c:	f007 f9d8 	bl	8008ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_TIM2_Init+0x8e>
        Error_Handler();
 8001936:	f000 ffa7 	bl	8002888 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
}
 800193a:	bf00      	nop
 800193c:	3720      	adds	r7, #32
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20040414 	.word	0x20040414

08001948 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800194e:	4b1e      	ldr	r3, [pc, #120]	@ (80019c8 <MX_DMA_Init+0x80>)
 8001950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001952:	4a1d      	ldr	r2, [pc, #116]	@ (80019c8 <MX_DMA_Init+0x80>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	6493      	str	r3, [r2, #72]	@ 0x48
 800195a:	4b1b      	ldr	r3, [pc, #108]	@ (80019c8 <MX_DMA_Init+0x80>)
 800195c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001966:	4b18      	ldr	r3, [pc, #96]	@ (80019c8 <MX_DMA_Init+0x80>)
 8001968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800196a:	4a17      	ldr	r2, [pc, #92]	@ (80019c8 <MX_DMA_Init+0x80>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6493      	str	r3, [r2, #72]	@ 0x48
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <MX_DMA_Init+0x80>)
 8001974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Channel1_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	2100      	movs	r1, #0
 8001982:	200b      	movs	r0, #11
 8001984:	f003 fc23 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001988:	200b      	movs	r0, #11
 800198a:	f003 fc3c 	bl	8005206 <HAL_NVIC_EnableIRQ>
    /* DMA1_Channel2_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	2100      	movs	r1, #0
 8001992:	200c      	movs	r0, #12
 8001994:	f003 fc1b 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001998:	200c      	movs	r0, #12
 800199a:	f003 fc34 	bl	8005206 <HAL_NVIC_EnableIRQ>
    /* DMA1_Channel3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2100      	movs	r1, #0
 80019a2:	200d      	movs	r0, #13
 80019a4:	f003 fc13 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80019a8:	200d      	movs	r0, #13
 80019aa:	f003 fc2c 	bl	8005206 <HAL_NVIC_EnableIRQ>
    /* DMA1_Channel4_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	200e      	movs	r0, #14
 80019b4:	f003 fc0b 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80019b8:	200e      	movs	r0, #14
 80019ba:	f003 fc24 	bl	8005206 <HAL_NVIC_EnableIRQ>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000

080019cc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08e      	sub	sp, #56	@ 0x38
 80019d0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
 80019e0:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */

    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019e2:	4bb3      	ldr	r3, [pc, #716]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 80019e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e6:	4ab2      	ldr	r2, [pc, #712]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 80019e8:	f043 0310 	orr.w	r3, r3, #16
 80019ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ee:	4bb0      	ldr	r3, [pc, #704]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f2:	f003 0310 	and.w	r3, r3, #16
 80019f6:	623b      	str	r3, [r7, #32]
 80019f8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019fa:	4bad      	ldr	r3, [pc, #692]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fe:	4aac      	ldr	r2, [pc, #688]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a00:	f043 0304 	orr.w	r3, r3, #4
 8001a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a06:	4baa      	ldr	r3, [pc, #680]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	61fb      	str	r3, [r7, #28]
 8001a10:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a12:	4ba7      	ldr	r3, [pc, #668]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	4aa6      	ldr	r2, [pc, #664]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a18:	f043 0320 	orr.w	r3, r3, #32
 8001a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1e:	4ba4      	ldr	r3, [pc, #656]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a22:	f003 0320 	and.w	r3, r3, #32
 8001a26:	61bb      	str	r3, [r7, #24]
 8001a28:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a2a:	4ba1      	ldr	r3, [pc, #644]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2e:	4aa0      	ldr	r2, [pc, #640]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a36:	4b9e      	ldr	r3, [pc, #632]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	4b9b      	ldr	r3, [pc, #620]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a46:	4a9a      	ldr	r2, [pc, #616]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a4e:	4b98      	ldr	r3, [pc, #608]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5a:	4b95      	ldr	r3, [pc, #596]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5e:	4a94      	ldr	r2, [pc, #592]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a60:	f043 0302 	orr.w	r3, r3, #2
 8001a64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a66:	4b92      	ldr	r3, [pc, #584]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a72:	4b8f      	ldr	r3, [pc, #572]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	4a8e      	ldr	r2, [pc, #568]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7e:	4b8c      	ldr	r3, [pc, #560]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a8a:	4b89      	ldr	r3, [pc, #548]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	4a88      	ldr	r2, [pc, #544]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a90:	f043 0308 	orr.w	r3, r3, #8
 8001a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a96:	4b86      	ldr	r3, [pc, #536]	@ (8001cb0 <MX_GPIO_Init+0x2e4>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	f003 0308 	and.w	r3, r3, #8
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
    HAL_PWREx_EnableVddIO2();
 8001aa2:	f004 fcb7 	bl	8006414 <HAL_PWREx_EnableVddIO2>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOF, Col_4_Pin | Col_3_Pin | Col_2_Pin, GPIO_PIN_SET);
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2107      	movs	r1, #7
 8001aaa:	4882      	ldr	r0, [pc, #520]	@ (8001cb4 <MX_GPIO_Init+0x2e8>)
 8001aac:	f004 fbbe 	bl	800622c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ab6:	4880      	ldr	r0, [pc, #512]	@ (8001cb8 <MX_GPIO_Init+0x2ec>)
 8001ab8:	f004 fbb8 	bl	800622c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);
 8001abc:	2200      	movs	r2, #0
 8001abe:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001ac2:	487e      	ldr	r0, [pc, #504]	@ (8001cbc <MX_GPIO_Init+0x2f0>)
 8001ac4:	f004 fbb2 	bl	800622c <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(Col_1_GPIO_Port, Col_1_Pin, GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	2140      	movs	r1, #64	@ 0x40
 8001acc:	487a      	ldr	r0, [pc, #488]	@ (8001cb8 <MX_GPIO_Init+0x2ec>)
 8001ace:	f004 fbad 	bl	800622c <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PE2 PE3 */
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8001ad2:	230c      	movs	r3, #12
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001ae2:	230d      	movs	r3, #13
 8001ae4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ae6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aea:	4619      	mov	r1, r3
 8001aec:	4874      	ldr	r0, [pc, #464]	@ (8001cc0 <MX_GPIO_Init+0x2f4>)
 8001aee:	f004 f9f3 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : Col_4_Pin Col_3_Pin Col_2_Pin */
    GPIO_InitStruct.Pin = Col_4_Pin | Col_3_Pin | Col_2_Pin;
 8001af2:	2307      	movs	r3, #7
 8001af4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	2300      	movs	r3, #0
 8001b00:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b06:	4619      	mov	r1, r3
 8001b08:	486a      	ldr	r0, [pc, #424]	@ (8001cb4 <MX_GPIO_Init+0x2e8>)
 8001b0a:	f004 f9e5 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PF7 */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b0e:	2380      	movs	r3, #128	@ 0x80
 8001b10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b12:	2302      	movs	r3, #2
 8001b14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001b1e:	230d      	movs	r3, #13
 8001b20:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b26:	4619      	mov	r1, r3
 8001b28:	4862      	ldr	r0, [pc, #392]	@ (8001cb4 <MX_GPIO_Init+0x2e8>)
 8001b2a:	f004 f9d5 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : Row_1_Pin Row_2_Pin Row_3_Pin */
    GPIO_InitStruct.Pin = Row_1_Pin | Row_2_Pin | Row_3_Pin;
 8001b2e:	2332      	movs	r3, #50	@ 0x32
 8001b30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b32:	2300      	movs	r3, #0
 8001b34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b3e:	4619      	mov	r1, r3
 8001b40:	485e      	ldr	r0, [pc, #376]	@ (8001cbc <MX_GPIO_Init+0x2f0>)
 8001b42:	f004 f9c9 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PB0 */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b46:	2301      	movs	r3, #1
 8001b48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	2300      	movs	r3, #0
 8001b54:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b56:	2302      	movs	r3, #2
 8001b58:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4855      	ldr	r0, [pc, #340]	@ (8001cb8 <MX_GPIO_Init+0x2ec>)
 8001b62:	f004 f9b9 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : Row_4_Pin */
    GPIO_InitStruct.Pin = Row_4_Pin;
 8001b66:	2304      	movs	r3, #4
 8001b68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Row_4_GPIO_Port, &GPIO_InitStruct);
 8001b72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b76:	4619      	mov	r1, r3
 8001b78:	484f      	ldr	r0, [pc, #316]	@ (8001cb8 <MX_GPIO_Init+0x2ec>)
 8001b7a:	f004 f9ad 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : REWIND_Pin */
    GPIO_InitStruct.Pin = REWIND_Pin;
 8001b7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b84:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(REWIND_GPIO_Port, &GPIO_InitStruct);
 8001b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b92:	4619      	mov	r1, r3
 8001b94:	4847      	ldr	r0, [pc, #284]	@ (8001cb4 <MX_GPIO_Init+0x2e8>)
 8001b96:	f004 f99f 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PAUSE_Pin FORWARD_Pin */
    GPIO_InitStruct.Pin = PAUSE_Pin | FORWARD_Pin;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b9e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ba8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bac:	4619      	mov	r1, r3
 8001bae:	4845      	ldr	r0, [pc, #276]	@ (8001cc4 <MX_GPIO_Init+0x2f8>)
 8001bb0:	f004 f992 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : SD_CS_Pin Col_1_Pin */
    GPIO_InitStruct.Pin = SD_CS_Pin | Col_1_Pin;
 8001bb4:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8001bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bca:	4619      	mov	r1, r3
 8001bcc:	483a      	ldr	r0, [pc, #232]	@ (8001cb8 <MX_GPIO_Init+0x2ec>)
 8001bce:	f004 f983 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PB14 */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001bd2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	2300      	movs	r3, #0
 8001be2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001be4:	230e      	movs	r3, #14
 8001be6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bec:	4619      	mov	r1, r3
 8001bee:	4832      	ldr	r0, [pc, #200]	@ (8001cb8 <MX_GPIO_Init+0x2ec>)
 8001bf0:	f004 f972 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD8 PD9 */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001bf4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c02:	2303      	movs	r3, #3
 8001c04:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c06:	2307      	movs	r3, #7
 8001c08:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c0e:	4619      	mov	r1, r3
 8001c10:	482d      	ldr	r0, [pc, #180]	@ (8001cc8 <MX_GPIO_Init+0x2fc>)
 8001c12:	f004 f961 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD14 PD15 */
    GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8001c16:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c30:	4619      	mov	r1, r3
 8001c32:	4825      	ldr	r0, [pc, #148]	@ (8001cc8 <MX_GPIO_Init+0x2fc>)
 8001c34:	f004 f950 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PC6 PC8 PC9 */
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_8 | GPIO_PIN_9;
 8001c38:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c46:	2300      	movs	r3, #0
 8001c48:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c4e:	4619      	mov	r1, r3
 8001c50:	481a      	ldr	r0, [pc, #104]	@ (8001cbc <MX_GPIO_Init+0x2f0>)
 8001c52:	f004 f941 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PC7 */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c56:	2380      	movs	r3, #128	@ 0x80
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c62:	2300      	movs	r3, #0
 8001c64:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c66:	2302      	movs	r3, #2
 8001c68:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4812      	ldr	r0, [pc, #72]	@ (8001cbc <MX_GPIO_Init+0x2f0>)
 8001c72:	f004 f931 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA8 PA10 */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_10;
 8001c76:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c84:	2303      	movs	r3, #3
 8001c86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c88:	230a      	movs	r3, #10
 8001c8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c90:	4619      	mov	r1, r3
 8001c92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c96:	f004 f91f 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PA9 */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cac:	4619      	mov	r1, r3
 8001cae:	e00d      	b.n	8001ccc <MX_GPIO_Init+0x300>
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	48001400 	.word	0x48001400
 8001cb8:	48000400 	.word	0x48000400
 8001cbc:	48000800 	.word	0x48000800
 8001cc0:	48001000 	.word	0x48001000
 8001cc4:	48001800 	.word	0x48001800
 8001cc8:	48000c00 	.word	0x48000c00
 8001ccc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd0:	f004 f902 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PC10 PC11 PC12 */
    GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8001cd4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001cd8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001ce6:	230c      	movs	r3, #12
 8001ce8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4848      	ldr	r0, [pc, #288]	@ (8001e14 <MX_GPIO_Init+0x448>)
 8001cf2:	f004 f8f1 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PD0 */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d02:	2303      	movs	r3, #3
 8001d04:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d06:	2309      	movs	r3, #9
 8001d08:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4841      	ldr	r0, [pc, #260]	@ (8001e18 <MX_GPIO_Init+0x44c>)
 8001d12:	f004 f8e1 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PD2 */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d16:	2304      	movs	r3, #4
 8001d18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d22:	2303      	movs	r3, #3
 8001d24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001d26:	230c      	movs	r3, #12
 8001d28:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4839      	ldr	r0, [pc, #228]	@ (8001e18 <MX_GPIO_Init+0x44c>)
 8001d32:	f004 f8d1 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PD3 PD5 PD6 */
    GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_6;
 8001d36:	2368      	movs	r3, #104	@ 0x68
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d42:	2303      	movs	r3, #3
 8001d44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d46:	2307      	movs	r3, #7
 8001d48:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4831      	ldr	r0, [pc, #196]	@ (8001e18 <MX_GPIO_Init+0x44c>)
 8001d52:	f004 f8c1 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB3 PB4 PB5 */
    GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 8001d56:	2338      	movs	r3, #56	@ 0x38
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d66:	2306      	movs	r3, #6
 8001d68:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d6e:	4619      	mov	r1, r3
 8001d70:	482a      	ldr	r0, [pc, #168]	@ (8001e1c <MX_GPIO_Init+0x450>)
 8001d72:	f004 f8b1 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB8 PB9 */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001d76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d7c:	2312      	movs	r3, #18
 8001d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d84:	2303      	movs	r3, #3
 8001d86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d88:	2304      	movs	r3, #4
 8001d8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d90:	4619      	mov	r1, r3
 8001d92:	4822      	ldr	r0, [pc, #136]	@ (8001e1c <MX_GPIO_Init+0x450>)
 8001d94:	f004 f8a0 	bl	8005ed8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PE0 */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da4:	2300      	movs	r3, #0
 8001da6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001da8:	2302      	movs	r3, #2
 8001daa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db0:	4619      	mov	r1, r3
 8001db2:	481b      	ldr	r0, [pc, #108]	@ (8001e20 <MX_GPIO_Init+0x454>)
 8001db4:	f004 f890 	bl	8005ed8 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001db8:	2200      	movs	r2, #0
 8001dba:	2100      	movs	r1, #0
 8001dbc:	2006      	movs	r0, #6
 8001dbe:	f003 fa06 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001dc2:	2006      	movs	r0, #6
 8001dc4:	f003 fa1f 	bl	8005206 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2100      	movs	r1, #0
 8001dcc:	2007      	movs	r0, #7
 8001dce:	f003 f9fe 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001dd2:	2007      	movs	r0, #7
 8001dd4:	f003 fa17 	bl	8005206 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	2100      	movs	r1, #0
 8001ddc:	2028      	movs	r0, #40	@ 0x28
 8001dde:	f003 f9f6 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001de2:	2028      	movs	r0, #40	@ 0x28
 8001de4:	f003 fa0f 	bl	8005206 <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */

    /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001de8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df6:	2303      	movs	r3, #3
 8001df8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dfa:	2307      	movs	r3, #7
 8001dfc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e02:	4619      	mov	r1, r3
 8001e04:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <MX_GPIO_Init+0x44c>)
 8001e06:	f004 f867 	bl	8005ed8 <HAL_GPIO_Init>

    /* USER CODE END MX_GPIO_Init_2 */
}
 8001e0a:	bf00      	nop
 8001e0c:	3738      	adds	r7, #56	@ 0x38
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	48000800 	.word	0x48000800
 8001e18:	48000c00 	.word	0x48000c00
 8001e1c:	48000400 	.word	0x48000400
 8001e20:	48001000 	.word	0x48001000

08001e24 <ADC_ReadAll_Polling>:

/* USER CODE BEGIN 4 */
// Static Function declarations

static void ADC_ReadAll_Polling() {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8001e2a:	4810      	ldr	r0, [pc, #64]	@ (8001e6c <ADC_ReadAll_Polling+0x48>)
 8001e2c:	f002 f882 	bl	8003f34 <HAL_ADC_Start>
    for (int i = 0; i < 4; i++) {
 8001e30:	2300      	movs	r3, #0
 8001e32:	607b      	str	r3, [r7, #4]
 8001e34:	e012      	b.n	8001e5c <ADC_ReadAll_Polling+0x38>
        if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK) {
 8001e36:	2105      	movs	r1, #5
 8001e38:	480c      	ldr	r0, [pc, #48]	@ (8001e6c <ADC_ReadAll_Polling+0x48>)
 8001e3a:	f002 f8de 	bl	8003ffa <HAL_ADC_PollForConversion>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d108      	bne.n	8001e56 <ADC_ReadAll_Polling+0x32>
            adc_buf[i] = HAL_ADC_GetValue(&hadc1);
 8001e44:	4809      	ldr	r0, [pc, #36]	@ (8001e6c <ADC_ReadAll_Polling+0x48>)
 8001e46:	f002 f967 	bl	8004118 <HAL_ADC_GetValue>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	b299      	uxth	r1, r3
 8001e4e:	4a08      	ldr	r2, [pc, #32]	@ (8001e70 <ADC_ReadAll_Polling+0x4c>)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 4; i++) {
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b03      	cmp	r3, #3
 8001e60:	dde9      	ble.n	8001e36 <ADC_ReadAll_Polling+0x12>
        }
    }
}
 8001e62:	bf00      	nop
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20040070 	.word	0x20040070
 8001e70:	20040460 	.word	0x20040460

08001e74 <processFFT>:

static void processFFT(const q15_t* in, q15_t* out, uint16_t num_samples) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b098      	sub	sp, #96	@ 0x60
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	80fb      	strh	r3, [r7, #6]
    uint32_t pos = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	65fb      	str	r3, [r7, #92]	@ 0x5c
    while ((pos + FFT_INCREMENT) <= num_samples) {
 8001e86:	e1ae      	b.n	80021e6 <processFFT+0x372>
        for (int i = 0; i < FFT_SIZE; i++) {
 8001e88:	2300      	movs	r3, #0
 8001e8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001e8c:	e02d      	b.n	8001eea <processFFT+0x76>
            float32_t sample = 0.0f;
 8001e8e:	f04f 0300 	mov.w	r3, #0
 8001e92:	657b      	str	r3, [r7, #84]	@ 0x54
            if (pos + i < num_samples) {
 8001e94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e98:	441a      	add	r2, r3
 8001e9a:	88fb      	ldrh	r3, [r7, #6]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d211      	bcs.n	8001ec4 <processFFT+0x50>
                sample = (float32_t)in[pos + i] / 32768.0f;  // q15  float
 8001ea0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001ea2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ea4:	4413      	add	r3, r2
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	4413      	add	r3, r2
 8001eac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eb0:	ee07 3a90 	vmov	s15, r3
 8001eb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001eb8:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 8002184 <processFFT+0x310>
 8001ebc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ec0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
            }
            fft_in[i] = sample * window[i];
 8001ec4:	4ab0      	ldr	r2, [pc, #704]	@ (8002188 <processFFT+0x314>)
 8001ec6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	ed93 7a00 	vldr	s14, [r3]
 8001ed0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed8:	4aac      	ldr	r2, [pc, #688]	@ (800218c <processFFT+0x318>)
 8001eda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	4413      	add	r3, r2
 8001ee0:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < FFT_SIZE; i++) {
 8001ee4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001eea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ef0:	dbcd      	blt.n	8001e8e <processFFT+0x1a>
        }

        arm_rfft_fast_f32(&rfft, fft_in, fft_out, 0);
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	4aa6      	ldr	r2, [pc, #664]	@ (8002190 <processFFT+0x31c>)
 8001ef6:	49a5      	ldr	r1, [pc, #660]	@ (800218c <processFFT+0x318>)
 8001ef8:	48a6      	ldr	r0, [pc, #664]	@ (8002194 <processFFT+0x320>)
 8001efa:	f009 fc63 	bl	800b7c4 <arm_rfft_fast_f32>

        int low_bin = 40;
 8001efe:	2328      	movs	r3, #40	@ 0x28
 8001f00:	633b      	str	r3, [r7, #48]	@ 0x30
        int high_bin = 90;
 8001f02:	235a      	movs	r3, #90	@ 0x5a
 8001f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        // determine lowShelfGain (tied to adc_buf[0]
        uint32_t dial0 = adc_buf[0];
 8001f06:	4ba4      	ldr	r3, [pc, #656]	@ (8002198 <processFFT+0x324>)
 8001f08:	881b      	ldrh	r3, [r3, #0]
 8001f0a:	653b      	str	r3, [r7, #80]	@ 0x50
        if (dial0 < 15) dial0 = 0;
 8001f0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f0e:	2b0e      	cmp	r3, #14
 8001f10:	d801      	bhi.n	8001f16 <processFFT+0xa2>
 8001f12:	2300      	movs	r3, #0
 8001f14:	653b      	str	r3, [r7, #80]	@ 0x50
        if (dial0 > 4000) dial0 = 4000;
 8001f16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f18:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001f1c:	d902      	bls.n	8001f24 <processFFT+0xb0>
 8001f1e:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8001f22:	653b      	str	r3, [r7, #80]	@ 0x50
        uint32_t dial1 = adc_buf[1];
 8001f24:	4b9c      	ldr	r3, [pc, #624]	@ (8002198 <processFFT+0x324>)
 8001f26:	885b      	ldrh	r3, [r3, #2]
 8001f28:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (dial1 < 15) dial1 = 0;
 8001f2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f2c:	2b0e      	cmp	r3, #14
 8001f2e:	d801      	bhi.n	8001f34 <processFFT+0xc0>
 8001f30:	2300      	movs	r3, #0
 8001f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (dial1 > 4000) dial1 = 4000;
 8001f34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f36:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001f3a:	d902      	bls.n	8001f42 <processFFT+0xce>
 8001f3c:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8001f40:	64fb      	str	r3, [r7, #76]	@ 0x4c
        float32_t lowShelfGain = (dial0 * 1.0) / 2000 * 1.0f;
 8001f42:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001f44:	f7fe fa9c 	bl	8000480 <__aeabi_ui2d>
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	4b93      	ldr	r3, [pc, #588]	@ (800219c <processFFT+0x328>)
 8001f4e:	f7fe fc3b 	bl	80007c8 <__aeabi_ddiv>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	4610      	mov	r0, r2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f7fe fd1d 	bl	8000998 <__aeabi_d2f>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	62bb      	str	r3, [r7, #40]	@ 0x28
        float32_t highShelfGain = (dial1 * 1.0) / 2000 * 1.0f;
 8001f62:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001f64:	f7fe fa8c 	bl	8000480 <__aeabi_ui2d>
 8001f68:	f04f 0200 	mov.w	r2, #0
 8001f6c:	4b8b      	ldr	r3, [pc, #556]	@ (800219c <processFFT+0x328>)
 8001f6e:	f7fe fc2b 	bl	80007c8 <__aeabi_ddiv>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	4610      	mov	r0, r2
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f7fe fd0d 	bl	8000998 <__aeabi_d2f>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	627b      	str	r3, [r7, #36]	@ 0x24

        for (int b = 0; b < low_bin; b++) {
 8001f82:	2300      	movs	r3, #0
 8001f84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f86:	e046      	b.n	8002016 <processFFT+0x1a2>
            float32_t t = (float)b / (float)low_bin;  // 0..1
 8001f88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f94:	ee07 3a90 	vmov	s15, r3
 8001f98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fa0:	edc7 7a06 	vstr	s15, [r7, #24]
            float32_t weight = lowShelfGain + (1.0f - lowShelfGain) * t;
 8001fa4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fa8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001fac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fb0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001fbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc0:	edc7 7a05 	vstr	s15, [r7, #20]
            fft_out[b * 2] *= weight;
 8001fc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	4a71      	ldr	r2, [pc, #452]	@ (8002190 <processFFT+0x31c>)
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4413      	add	r3, r2
 8001fce:	ed93 7a00 	vldr	s14, [r3]
 8001fd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fde:	4a6c      	ldr	r2, [pc, #432]	@ (8002190 <processFFT+0x31c>)
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	edc3 7a00 	vstr	s15, [r3]
            fft_out[b * 2 + 1] *= weight;
 8001fe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	3301      	adds	r3, #1
 8001fee:	4a68      	ldr	r2, [pc, #416]	@ (8002190 <processFFT+0x31c>)
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	ed93 7a00 	vldr	s14, [r3]
 8001ff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002006:	4a62      	ldr	r2, [pc, #392]	@ (8002190 <processFFT+0x31c>)
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4413      	add	r3, r2
 800200c:	edc3 7a00 	vstr	s15, [r3]
        for (int b = 0; b < low_bin; b++) {
 8002010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002012:	3301      	adds	r3, #1
 8002014:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002016:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800201a:	429a      	cmp	r2, r3
 800201c:	dbb4      	blt.n	8001f88 <processFFT+0x114>
        }

        for (int b = low_bin; b < high_bin; b++) {
 800201e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002020:	647b      	str	r3, [r7, #68]	@ 0x44
 8002022:	e046      	b.n	80020b2 <processFFT+0x23e>
            //			float32_t t = (float)(b - high_bin) / (float)((300 - high_bin) - 1);
            //// 0..1 			float32_t weight = 1.0f + (highShelfGain - 1.0f) * t;
            float32_t t = (float)b / (float)low_bin;  // 0..1
 8002024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002026:	ee07 3a90 	vmov	s15, r3
 800202a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800202e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002030:	ee07 3a90 	vmov	s15, r3
 8002034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002038:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800203c:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t weight = highShelfGain + (1.0f - highShelfGain) * t;
 8002040:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002044:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002048:	ee37 7a67 	vsub.f32	s14, s14, s15
 800204c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002054:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002058:	ee77 7a27 	vadd.f32	s15, s14, s15
 800205c:	edc7 7a07 	vstr	s15, [r7, #28]
            fft_out[b * 2] *= weight;
 8002060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4a4a      	ldr	r2, [pc, #296]	@ (8002190 <processFFT+0x31c>)
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4413      	add	r3, r2
 800206a:	ed93 7a00 	vldr	s14, [r3]
 800206e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	edd7 7a07 	vldr	s15, [r7, #28]
 8002076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800207a:	4a45      	ldr	r2, [pc, #276]	@ (8002190 <processFFT+0x31c>)
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	edc3 7a00 	vstr	s15, [r3]
            fft_out[b * 2 + 1] *= weight;
 8002084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	3301      	adds	r3, #1
 800208a:	4a41      	ldr	r2, [pc, #260]	@ (8002190 <processFFT+0x31c>)
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	ed93 7a00 	vldr	s14, [r3]
 8002094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	3301      	adds	r3, #1
 800209a:	edd7 7a07 	vldr	s15, [r7, #28]
 800209e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a2:	4a3b      	ldr	r2, [pc, #236]	@ (8002190 <processFFT+0x31c>)
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	edc3 7a00 	vstr	s15, [r3]
        for (int b = low_bin; b < high_bin; b++) {
 80020ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020ae:	3301      	adds	r3, #1
 80020b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80020b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020b6:	429a      	cmp	r2, r3
 80020b8:	dbb4      	blt.n	8002024 <processFFT+0x1b0>
        }

        arm_rfft_fast_f32(&rfft, fft_out, fft_in, 1);
 80020ba:	2301      	movs	r3, #1
 80020bc:	4a33      	ldr	r2, [pc, #204]	@ (800218c <processFFT+0x318>)
 80020be:	4934      	ldr	r1, [pc, #208]	@ (8002190 <processFFT+0x31c>)
 80020c0:	4834      	ldr	r0, [pc, #208]	@ (8002194 <processFFT+0x320>)
 80020c2:	f009 fb7f 	bl	800b7c4 <arm_rfft_fast_f32>

        // don't get this
        for (int i = 0; i < FFT_INCREMENT; i++) {
 80020c6:	2300      	movs	r3, #0
 80020c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80020ca:	e016      	b.n	80020fa <processFFT+0x286>
            fft_in[i] += overlap[i];
 80020cc:	4a2f      	ldr	r2, [pc, #188]	@ (800218c <processFFT+0x318>)
 80020ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	4413      	add	r3, r2
 80020d4:	ed93 7a00 	vldr	s14, [r3]
 80020d8:	4a31      	ldr	r2, [pc, #196]	@ (80021a0 <processFFT+0x32c>)
 80020da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4413      	add	r3, r2
 80020e0:	edd3 7a00 	vldr	s15, [r3]
 80020e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e8:	4a28      	ldr	r2, [pc, #160]	@ (800218c <processFFT+0x318>)
 80020ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < FFT_INCREMENT; i++) {
 80020f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020f6:	3301      	adds	r3, #1
 80020f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80020fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002100:	dbe4      	blt.n	80020cc <processFFT+0x258>
        }
        // end don't get this

        for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 8002102:	2300      	movs	r3, #0
 8002104:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002106:	e030      	b.n	800216a <processFFT+0x2f6>
            float32_t x = fft_in[i];
 8002108:	4a20      	ldr	r2, [pc, #128]	@ (800218c <processFFT+0x318>)
 800210a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (x > 0.8f) x = 0.8f;    // used to be 1.0
 8002114:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002118:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80021a4 <processFFT+0x330>
 800211c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002124:	dd01      	ble.n	800212a <processFFT+0x2b6>
 8002126:	4b20      	ldr	r3, [pc, #128]	@ (80021a8 <processFFT+0x334>)
 8002128:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (x < -0.8f) x = -0.8f;  // same
 800212a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800212e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80021ac <processFFT+0x338>
 8002132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	d501      	bpl.n	8002140 <processFFT+0x2cc>
 800213c:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <processFFT+0x33c>)
 800213e:	63bb      	str	r3, [r7, #56]	@ 0x38
            out[pos + i] = (int16_t)(x * 32767.0f);
 8002140:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002144:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80021b4 <processFFT+0x340>
 8002148:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800214e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002150:	4413      	add	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	4413      	add	r3, r2
 8002158:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800215c:	ee17 2a90 	vmov	r2, s15
 8002160:	b212      	sxth	r2, r2
 8002162:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 8002164:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002166:	3301      	adds	r3, #1
 8002168:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800216a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800216c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002170:	da05      	bge.n	800217e <processFFT+0x30a>
 8002172:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002174:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002176:	441a      	add	r2, r3
 8002178:	88fb      	ldrh	r3, [r7, #6]
 800217a:	429a      	cmp	r2, r3
 800217c:	d3c4      	bcc.n	8002108 <processFFT+0x294>
        }

        for (int i = 0; i < FFT_INCREMENT; ++i) {
 800217e:	2300      	movs	r3, #0
 8002180:	637b      	str	r3, [r7, #52]	@ 0x34
 8002182:	e028      	b.n	80021d6 <processFFT+0x362>
 8002184:	47000000 	.word	0x47000000
 8002188:	20082c84 	.word	0x20082c84
 800218c:	20080484 	.word	0x20080484
 8002190:	20081484 	.word	0x20081484
 8002194:	20083c84 	.word	0x20083c84
 8002198:	20040460 	.word	0x20040460
 800219c:	409f4000 	.word	0x409f4000
 80021a0:	20082484 	.word	0x20082484
 80021a4:	3f4ccccd 	.word	0x3f4ccccd
 80021a8:	3f4ccccd 	.word	0x3f4ccccd
 80021ac:	bf4ccccd 	.word	0xbf4ccccd
 80021b0:	bf4ccccd 	.word	0xbf4ccccd
 80021b4:	46fffe00 	.word	0x46fffe00
            overlap[i] = fft_in[i + FFT_INCREMENT];
 80021b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ba:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80021be:	4a10      	ldr	r2, [pc, #64]	@ (8002200 <processFFT+0x38c>)
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4413      	add	r3, r2
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	490f      	ldr	r1, [pc, #60]	@ (8002204 <processFFT+0x390>)
 80021c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < FFT_INCREMENT; ++i) {
 80021d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021d2:	3301      	adds	r3, #1
 80021d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80021d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021dc:	dbec      	blt.n	80021b8 <processFFT+0x344>
        }

        pos += FFT_INCREMENT;
 80021de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021e0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80021e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    while ((pos + FFT_INCREMENT) <= num_samples) {
 80021e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021e8:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 80021ec:	88fb      	ldrh	r3, [r7, #6]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	f67f ae4a 	bls.w	8001e88 <processFFT+0x14>
    }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3760      	adds	r7, #96	@ 0x60
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20080484 	.word	0x20080484
 8002204:	20082484 	.word	0x20082484

08002208 <read_keypad>:

static char read_keypad(void) {
 8002208:	b590      	push	{r4, r7, lr}
 800220a:	b095      	sub	sp, #84	@ 0x54
 800220c:	af00      	add	r7, sp, #0
    // Row pins
    GPIO_TypeDef* ROW_PORT[4] = {Row_1_GPIO_Port, Row_2_GPIO_Port, Row_3_GPIO_Port,
 800220e:	4b4a      	ldr	r3, [pc, #296]	@ (8002338 <read_keypad+0x130>)
 8002210:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8002214:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002216:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                 Row_4_GPIO_Port};
    uint16_t ROW_PIN[4] = {Row_1_Pin, Row_2_Pin, Row_3_Pin, Row_4_Pin};
 800221a:	4a48      	ldr	r2, [pc, #288]	@ (800233c <read_keypad+0x134>)
 800221c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002220:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002224:	e883 0003 	stmia.w	r3, {r0, r1}

    // Col pins
    GPIO_TypeDef* COL_PORT[4] = {Col_1_GPIO_Port, Col_2_GPIO_Port, Col_3_GPIO_Port,
 8002228:	4b45      	ldr	r3, [pc, #276]	@ (8002340 <read_keypad+0x138>)
 800222a:	f107 041c 	add.w	r4, r7, #28
 800222e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002230:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                 Col_4_GPIO_Port};
    uint16_t COL_PIN[4] = {Col_1_Pin, Col_2_Pin, Col_3_Pin, Col_4_Pin};
 8002234:	4a43      	ldr	r2, [pc, #268]	@ (8002344 <read_keypad+0x13c>)
 8002236:	f107 0314 	add.w	r3, r7, #20
 800223a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800223e:	e883 0003 	stmia.w	r3, {r0, r1}

    // Key map (customize to your keypad)
    char KEY_MAP[4][4] = {
 8002242:	4b41      	ldr	r3, [pc, #260]	@ (8002348 <read_keypad+0x140>)
 8002244:	1d3c      	adds	r4, r7, #4
 8002246:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002248:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {'1', '2', '3', 'A'}, {'4', '5', '6', 'B'}, {'7', '8', '9', 'C'}, {'*', '0', '#', 'D'}};

    for (int c = 0; c < 4; c++) {
 800224c:	2300      	movs	r3, #0
 800224e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002250:	e069      	b.n	8002326 <read_keypad+0x11e>
        // Drive all columns HIGH
        for (int i = 0; i < 4; i++) HAL_GPIO_WritePin(COL_PORT[i], COL_PIN[i], GPIO_PIN_SET);
 8002252:	2300      	movs	r3, #0
 8002254:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002256:	e012      	b.n	800227e <read_keypad+0x76>
 8002258:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	3350      	adds	r3, #80	@ 0x50
 800225e:	443b      	add	r3, r7
 8002260:	f853 0c34 	ldr.w	r0, [r3, #-52]
 8002264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	3350      	adds	r3, #80	@ 0x50
 800226a:	443b      	add	r3, r7
 800226c:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8002270:	2201      	movs	r2, #1
 8002272:	4619      	mov	r1, r3
 8002274:	f003 ffda 	bl	800622c <HAL_GPIO_WritePin>
 8002278:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800227a:	3301      	adds	r3, #1
 800227c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800227e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002280:	2b03      	cmp	r3, #3
 8002282:	dde9      	ble.n	8002258 <read_keypad+0x50>

        // Drive only this column LOW
        HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 8002284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	3350      	adds	r3, #80	@ 0x50
 800228a:	443b      	add	r3, r7
 800228c:	f853 0c34 	ldr.w	r0, [r3, #-52]
 8002290:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	3350      	adds	r3, #80	@ 0x50
 8002296:	443b      	add	r3, r7
 8002298:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 800229c:	2200      	movs	r2, #0
 800229e:	4619      	mov	r1, r3
 80022a0:	f003 ffc4 	bl	800622c <HAL_GPIO_WritePin>

        HAL_Delay(1);  // settle time
 80022a4:	2001      	movs	r0, #1
 80022a6:	f001 fac7 	bl	8003838 <HAL_Delay>

        // Read each row
        for (int r = 0; r < 4; r++) {
 80022aa:	2300      	movs	r3, #0
 80022ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80022ae:	e034      	b.n	800231a <read_keypad+0x112>
            if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET) {
 80022b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	3350      	adds	r3, #80	@ 0x50
 80022b6:	443b      	add	r3, r7
 80022b8:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 80022bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	3350      	adds	r3, #80	@ 0x50
 80022c2:	443b      	add	r3, r7
 80022c4:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80022c8:	4619      	mov	r1, r3
 80022ca:	4610      	mov	r0, r2
 80022cc:	f003 ff96 	bl	80061fc <HAL_GPIO_ReadPin>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d11e      	bne.n	8002314 <read_keypad+0x10c>
                HAL_Delay(20);  // debounce
 80022d6:	2014      	movs	r0, #20
 80022d8:	f001 faae 	bl	8003838 <HAL_Delay>
                if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 80022dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	3350      	adds	r3, #80	@ 0x50
 80022e2:	443b      	add	r3, r7
 80022e4:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 80022e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	3350      	adds	r3, #80	@ 0x50
 80022ee:	443b      	add	r3, r7
 80022f0:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80022f4:	4619      	mov	r1, r3
 80022f6:	4610      	mov	r0, r2
 80022f8:	f003 ff80 	bl	80061fc <HAL_GPIO_ReadPin>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d108      	bne.n	8002314 <read_keypad+0x10c>
                    return KEY_MAP[r][c];
 8002302:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	3350      	adds	r3, #80	@ 0x50
 8002308:	19da      	adds	r2, r3, r7
 800230a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800230c:	4413      	add	r3, r2
 800230e:	3b4c      	subs	r3, #76	@ 0x4c
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	e00c      	b.n	800232e <read_keypad+0x126>
        for (int r = 0; r < 4; r++) {
 8002314:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002316:	3301      	adds	r3, #1
 8002318:	647b      	str	r3, [r7, #68]	@ 0x44
 800231a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800231c:	2b03      	cmp	r3, #3
 800231e:	ddc7      	ble.n	80022b0 <read_keypad+0xa8>
    for (int c = 0; c < 4; c++) {
 8002320:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002322:	3301      	adds	r3, #1
 8002324:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002328:	2b03      	cmp	r3, #3
 800232a:	dd92      	ble.n	8002252 <read_keypad+0x4a>
            }
        }
    }

    return 0;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3754      	adds	r7, #84	@ 0x54
 8002332:	46bd      	mov	sp, r7
 8002334:	bd90      	pop	{r4, r7, pc}
 8002336:	bf00      	nop
 8002338:	0800c620 	.word	0x0800c620
 800233c:	0800c630 	.word	0x0800c630
 8002340:	0800c638 	.word	0x0800c638
 8002344:	0800c648 	.word	0x0800c648
 8002348:	0800c650 	.word	0x0800c650

0800234c <MIDI_Check>:

static void MIDI_Check() {
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
    switch (keyPress) {
 8002350:	4b36      	ldr	r3, [pc, #216]	@ (800242c <MIDI_Check+0xe0>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	3b23      	subs	r3, #35	@ 0x23
 8002356:	2b21      	cmp	r3, #33	@ 0x21
 8002358:	d862      	bhi.n	8002420 <MIDI_Check+0xd4>
 800235a:	a201      	add	r2, pc, #4	@ (adr r2, 8002360 <MIDI_Check+0x14>)
 800235c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002360:	08002421 	.word	0x08002421
 8002364:	08002421 	.word	0x08002421
 8002368:	08002421 	.word	0x08002421
 800236c:	08002421 	.word	0x08002421
 8002370:	08002421 	.word	0x08002421
 8002374:	08002421 	.word	0x08002421
 8002378:	08002421 	.word	0x08002421
 800237c:	08002421 	.word	0x08002421
 8002380:	08002421 	.word	0x08002421
 8002384:	08002421 	.word	0x08002421
 8002388:	08002421 	.word	0x08002421
 800238c:	08002421 	.word	0x08002421
 8002390:	08002421 	.word	0x08002421
 8002394:	08002421 	.word	0x08002421
 8002398:	080023e9 	.word	0x080023e9
 800239c:	080023f7 	.word	0x080023f7
 80023a0:	08002405 	.word	0x08002405
 80023a4:	08002421 	.word	0x08002421
 80023a8:	08002421 	.word	0x08002421
 80023ac:	08002421 	.word	0x08002421
 80023b0:	08002421 	.word	0x08002421
 80023b4:	08002421 	.word	0x08002421
 80023b8:	08002421 	.word	0x08002421
 80023bc:	08002421 	.word	0x08002421
 80023c0:	08002421 	.word	0x08002421
 80023c4:	08002421 	.word	0x08002421
 80023c8:	08002421 	.word	0x08002421
 80023cc:	08002421 	.word	0x08002421
 80023d0:	08002421 	.word	0x08002421
 80023d4:	08002421 	.word	0x08002421
 80023d8:	08002413 	.word	0x08002413
 80023dc:	08002421 	.word	0x08002421
 80023e0:	08002421 	.word	0x08002421
 80023e4:	08002421 	.word	0x08002421
        case '1':
            sound_effect_index = 0;
 80023e8:	4b11      	ldr	r3, [pc, #68]	@ (8002430 <MIDI_Check+0xe4>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	701a      	strb	r2, [r3, #0]
            MIDI_playing = 1;
 80023ee:	4b11      	ldr	r3, [pc, #68]	@ (8002434 <MIDI_Check+0xe8>)
 80023f0:	2201      	movs	r2, #1
 80023f2:	701a      	strb	r2, [r3, #0]
            break;
 80023f4:	e015      	b.n	8002422 <MIDI_Check+0xd6>
        case '2':
            sound_effect_index = 1;
 80023f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <MIDI_Check+0xe4>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]
            MIDI_playing = 1;
 80023fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002434 <MIDI_Check+0xe8>)
 80023fe:	2201      	movs	r2, #1
 8002400:	701a      	strb	r2, [r3, #0]
            break;
 8002402:	e00e      	b.n	8002422 <MIDI_Check+0xd6>
        case '3':
            sound_effect_index = 2;
 8002404:	4b0a      	ldr	r3, [pc, #40]	@ (8002430 <MIDI_Check+0xe4>)
 8002406:	2202      	movs	r2, #2
 8002408:	701a      	strb	r2, [r3, #0]
            MIDI_playing = 1;
 800240a:	4b0a      	ldr	r3, [pc, #40]	@ (8002434 <MIDI_Check+0xe8>)
 800240c:	2201      	movs	r2, #1
 800240e:	701a      	strb	r2, [r3, #0]
            break;
 8002410:	e007      	b.n	8002422 <MIDI_Check+0xd6>
        case 'A':
            sound_effect_index = 3;
 8002412:	4b07      	ldr	r3, [pc, #28]	@ (8002430 <MIDI_Check+0xe4>)
 8002414:	2203      	movs	r2, #3
 8002416:	701a      	strb	r2, [r3, #0]
            MIDI_playing = 1;
 8002418:	4b06      	ldr	r3, [pc, #24]	@ (8002434 <MIDI_Check+0xe8>)
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]
            break;
 800241e:	e000      	b.n	8002422 <MIDI_Check+0xd6>
        case '#':
            break;
        case 'D':
            break;
        default:
            break;
 8002420:	bf00      	nop
    }
}
 8002422:	bf00      	nop
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	2004046b 	.word	0x2004046b
 8002430:	20040471 	.word	0x20040471
 8002434:	20040470 	.word	0x20040470

08002438 <protocol_soft_reset>:

static void protocol_soft_reset(void) {
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800243c:	b672      	cpsid	i
}
 800243e:	bf00      	nop
    __disable_irq();
    HAL_UART_AbortReceive(&hlpuart1);
 8002440:	4814      	ldr	r0, [pc, #80]	@ (8002494 <protocol_soft_reset+0x5c>)
 8002442:	f006 fdff 	bl	8009044 <HAL_UART_AbortReceive>
    g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8002446:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <protocol_soft_reset+0x60>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
    g_uart_rx.payload_len = 0;
 800244c:	4b12      	ldr	r3, [pc, #72]	@ (8002498 <protocol_soft_reset+0x60>)
 800244e:	2200      	movs	r2, #0
 8002450:	825a      	strh	r2, [r3, #18]
    g_uart_rx.payload_dst = NULL;
 8002452:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <protocol_soft_reset+0x60>)
 8002454:	2200      	movs	r2, #0
 8002456:	615a      	str	r2, [r3, #20]

    image_pkt_ready = 0;
 8002458:	4b10      	ldr	r3, [pc, #64]	@ (800249c <protocol_soft_reset+0x64>)
 800245a:	2200      	movs	r2, #0
 800245c:	701a      	strb	r2, [r3, #0]
    image_pkt_len = 0;
 800245e:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <protocol_soft_reset+0x68>)
 8002460:	2200      	movs	r2, #0
 8002462:	801a      	strh	r2, [r3, #0]
    audio_pkt_ready = 0;
 8002464:	4b0f      	ldr	r3, [pc, #60]	@ (80024a4 <protocol_soft_reset+0x6c>)
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
    audio_pkt_len = 0;
 800246a:	4b0f      	ldr	r3, [pc, #60]	@ (80024a8 <protocol_soft_reset+0x70>)
 800246c:	2200      	movs	r2, #0
 800246e:	801a      	strh	r2, [r3, #0]

    half0_free = 1;
 8002470:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <protocol_soft_reset+0x74>)
 8002472:	2201      	movs	r2, #1
 8002474:	701a      	strb	r2, [r3, #0]
    half1_free = 1;
 8002476:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <protocol_soft_reset+0x78>)
 8002478:	2201      	movs	r2, #1
 800247a:	701a      	strb	r2, [r3, #0]
    audio_stream_active = 0;
 800247c:	4b0d      	ldr	r3, [pc, #52]	@ (80024b4 <protocol_soft_reset+0x7c>)
 800247e:	2200      	movs	r2, #0
 8002480:	701a      	strb	r2, [r3, #0]
    audio_prime_count = 0;  // NEW: reset priming
 8002482:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <protocol_soft_reset+0x80>)
 8002484:	2200      	movs	r2, #0
 8002486:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002488:	b662      	cpsie	i
}
 800248a:	bf00      	nop
    __enable_irq();

    uart_start_header_rx();
 800248c:	f000 f84e 	bl	800252c <uart_start_header_rx>
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}
 8002494:	200401ac 	.word	0x200401ac
 8002498:	20040474 	.word	0x20040474
 800249c:	2007046e 	.word	0x2007046e
 80024a0:	20070470 	.word	0x20070470
 80024a4:	20070472 	.word	0x20070472
 80024a8:	20070474 	.word	0x20070474
 80024ac:	20040028 	.word	0x20040028
 80024b0:	20040029 	.word	0x20040029
 80024b4:	20070476 	.word	0x20070476
 80024b8:	20070478 	.word	0x20070478

080024bc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	80fb      	strh	r3, [r7, #6]
    static uint32_t last = 0;
    uint32_t now = HAL_GetTick();
 80024c6:	f001 f9ab 	bl	8003820 <HAL_GetTick>
 80024ca:	60f8      	str	r0, [r7, #12]

    if (now - last < 30) return;  // debounce
 80024cc:	4b13      	ldr	r3, [pc, #76]	@ (800251c <HAL_GPIO_EXTI_Callback+0x60>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b1d      	cmp	r3, #29
 80024d6:	d91c      	bls.n	8002512 <HAL_GPIO_EXTI_Callback+0x56>
    last = now;
 80024d8:	4a10      	ldr	r2, [pc, #64]	@ (800251c <HAL_GPIO_EXTI_Callback+0x60>)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == REWIND_Pin)  // Rewind button
 80024de:	88fb      	ldrh	r3, [r7, #6]
 80024e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024e4:	d103      	bne.n	80024ee <HAL_GPIO_EXTI_Callback+0x32>
        rewind_flag = 1;
 80024e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002520 <HAL_GPIO_EXTI_Callback+0x64>)
 80024e8:	2201      	movs	r2, #1
 80024ea:	701a      	strb	r2, [r3, #0]
 80024ec:	e012      	b.n	8002514 <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == PAUSE_Pin)  // Pause/unpause toggle
 80024ee:	88fb      	ldrh	r3, [r7, #6]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d107      	bne.n	8002504 <HAL_GPIO_EXTI_Callback+0x48>
        pause_state ^= 1;
 80024f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <HAL_GPIO_EXTI_Callback+0x68>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	f083 0301 	eor.w	r3, r3, #1
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <HAL_GPIO_EXTI_Callback+0x68>)
 8002500:	701a      	strb	r2, [r3, #0]
 8002502:	e007      	b.n	8002514 <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == FORWARD_Pin)  // Forward button
 8002504:	88fb      	ldrh	r3, [r7, #6]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d104      	bne.n	8002514 <HAL_GPIO_EXTI_Callback+0x58>
        forward_flag = 1;
 800250a:	4b07      	ldr	r3, [pc, #28]	@ (8002528 <HAL_GPIO_EXTI_Callback+0x6c>)
 800250c:	2201      	movs	r2, #1
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	e000      	b.n	8002514 <HAL_GPIO_EXTI_Callback+0x58>
    if (now - last < 30) return;  // debounce
 8002512:	bf00      	nop
}
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20093c90 	.word	0x20093c90
 8002520:	20040468 	.word	0x20040468
 8002524:	20040469 	.word	0x20040469
 8002528:	2004046a 	.word	0x2004046a

0800252c <uart_start_header_rx>:

static void uart_start_header_rx(void) {
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
    g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8002530:	4b04      	ldr	r3, [pc, #16]	@ (8002544 <uart_start_header_rx+0x18>)
 8002532:	2200      	movs	r2, #0
 8002534:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_DMA(&hlpuart1, g_uart_rx.prefix_buf,
 8002536:	2209      	movs	r2, #9
 8002538:	4903      	ldr	r1, [pc, #12]	@ (8002548 <uart_start_header_rx+0x1c>)
 800253a:	4804      	ldr	r0, [pc, #16]	@ (800254c <uart_start_header_rx+0x20>)
 800253c:	f006 fd36 	bl	8008fac <HAL_UART_Receive_DMA>
                         PKT_PREFIX_SIZE);  // 9 bytes: sync + header
}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20040474 	.word	0x20040474
 8002548:	20040475 	.word	0x20040475
 800254c:	200401ac 	.word	0x200401ac

08002550 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
    if (huart->Instance != LPUART1) return;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a87      	ldr	r2, [pc, #540]	@ (800277c <HAL_UART_RxCpltCallback+0x22c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	f040 8108 	bne.w	8002774 <HAL_UART_RxCpltCallback+0x224>

    if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 8002564:	4b86      	ldr	r3, [pc, #536]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	f040 80c3 	bne.w	80026f4 <HAL_UART_RxCpltCallback+0x1a4>
        // We just received sync + header (9 bytes)
        uint8_t* buf = g_uart_rx.prefix_buf;
 800256e:	4b85      	ldr	r3, [pc, #532]	@ (8002784 <HAL_UART_RxCpltCallback+0x234>)
 8002570:	60fb      	str	r3, [r7, #12]

        // 1) Check sync bytes
        if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2ba5      	cmp	r3, #165	@ 0xa5
 8002578:	d104      	bne.n	8002584 <HAL_UART_RxCpltCallback+0x34>
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	3301      	adds	r3, #1
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b5a      	cmp	r3, #90	@ 0x5a
 8002582:	d002      	beq.n	800258a <HAL_UART_RxCpltCallback+0x3a>
            uart_start_header_rx();
 8002584:	f7ff ffd2 	bl	800252c <uart_start_header_rx>
            return;
 8002588:	e0f5      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
        }

        // 2) Extract payload length
        uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	3307      	adds	r3, #7
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	b21b      	sxth	r3, r3
 8002592:	021b      	lsls	r3, r3, #8
 8002594:	b21a      	sxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	3308      	adds	r3, #8
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	b21b      	sxth	r3, r3
 800259e:	4313      	orrs	r3, r2
 80025a0:	b21b      	sxth	r3, r3
 80025a2:	817b      	strh	r3, [r7, #10]

        // 3) Parse header fields
        g_uart_rx.header.version = buf[2];
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	789a      	ldrb	r2, [r3, #2]
 80025a8:	4b75      	ldr	r3, [pc, #468]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80025aa:	729a      	strb	r2, [r3, #10]
        g_uart_rx.header.data_type = buf[3];
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	78da      	ldrb	r2, [r3, #3]
 80025b0:	4b73      	ldr	r3, [pc, #460]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80025b2:	72da      	strb	r2, [r3, #11]
        g_uart_rx.header.flags = buf[4];
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	791a      	ldrb	r2, [r3, #4]
 80025b8:	4b71      	ldr	r3, [pc, #452]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80025ba:	731a      	strb	r2, [r3, #12]
        g_uart_rx.header.seq = ((uint16_t)buf[5] << 8) | buf[6];
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	3305      	adds	r3, #5
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	021b      	lsls	r3, r3, #8
 80025c6:	b21a      	sxth	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3306      	adds	r3, #6
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	b21b      	sxth	r3, r3
 80025d0:	4313      	orrs	r3, r2
 80025d2:	b21b      	sxth	r3, r3
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	4b6a      	ldr	r3, [pc, #424]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80025d8:	f8a3 200d 	strh.w	r2, [r3, #13]
        g_uart_rx.header.len = payload_len;
 80025dc:	4b68      	ldr	r3, [pc, #416]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80025de:	897a      	ldrh	r2, [r7, #10]
 80025e0:	f8a3 200f 	strh.w	r2, [r3, #15]
        g_uart_rx.payload_len = payload_len;
 80025e4:	4a66      	ldr	r2, [pc, #408]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80025e6:	897b      	ldrh	r3, [r7, #10]
 80025e8:	8253      	strh	r3, [r2, #18]

        // 4) Choose destination buffer based on packet type
        switch (g_uart_rx.header.data_type) {
 80025ea:	4b65      	ldr	r3, [pc, #404]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80025ec:	7adb      	ldrb	r3, [r3, #11]
 80025ee:	2b03      	cmp	r3, #3
 80025f0:	d03f      	beq.n	8002672 <HAL_UART_RxCpltCallback+0x122>
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	dc47      	bgt.n	8002686 <HAL_UART_RxCpltCallback+0x136>
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d002      	beq.n	8002600 <HAL_UART_RxCpltCallback+0xb0>
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d00e      	beq.n	800261c <HAL_UART_RxCpltCallback+0xcc>
 80025fe:	e042      	b.n	8002686 <HAL_UART_RxCpltCallback+0x136>
            case PKT_DATA_IMAGE:
                if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 8002600:	897b      	ldrh	r3, [r7, #10]
 8002602:	3302      	adds	r3, #2
 8002604:	461a      	mov	r2, r3
 8002606:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 800260a:	429a      	cmp	r2, r3
 800260c:	d902      	bls.n	8002614 <HAL_UART_RxCpltCallback+0xc4>
                    uart_start_header_rx();
 800260e:	f7ff ff8d 	bl	800252c <uart_start_header_rx>
                    return;
 8002612:	e0b0      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
                }
                g_uart_rx.payload_dst = image_pkt_buf;
 8002614:	4b5a      	ldr	r3, [pc, #360]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002616:	4a5c      	ldr	r2, [pc, #368]	@ (8002788 <HAL_UART_RxCpltCallback+0x238>)
 8002618:	615a      	str	r2, [r3, #20]
                break;
 800261a:	e037      	b.n	800268c <HAL_UART_RxCpltCallback+0x13c>

            case PKT_DATA_AUDIO:
                // Sanity-check payload length in BYTES (just payload, *not* CRC)
                if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 800261c:	897b      	ldrh	r3, [r7, #10]
 800261e:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8002622:	4293      	cmp	r3, r2
 8002624:	d902      	bls.n	800262c <HAL_UART_RxCpltCallback+0xdc>
                    uart_start_header_rx();
 8002626:	f7ff ff81 	bl	800252c <uart_start_header_rx>
                    return;
 800262a:	e0a4      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
                }

                // Choose a free half of dac_buf as DMA destination for the *payload*
                if (half0_free) {
 800262c:	4b57      	ldr	r3, [pc, #348]	@ (800278c <HAL_UART_RxCpltCallback+0x23c>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00a      	beq.n	800264c <HAL_UART_RxCpltCallback+0xfc>
                    g_uart_rx.payload_dst = audio_pkt_buf0;  // first half of dac_buf
 8002636:	4b56      	ldr	r3, [pc, #344]	@ (8002790 <HAL_UART_RxCpltCallback+0x240>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a51      	ldr	r2, [pc, #324]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 800263c:	6153      	str	r3, [r2, #20]
                    audio_write_idx = 0;
 800263e:	4b55      	ldr	r3, [pc, #340]	@ (8002794 <HAL_UART_RxCpltCallback+0x244>)
 8002640:	2200      	movs	r2, #0
 8002642:	701a      	strb	r2, [r3, #0]
                    half0_free = 0;  // now reserved
 8002644:	4b51      	ldr	r3, [pc, #324]	@ (800278c <HAL_UART_RxCpltCallback+0x23c>)
 8002646:	2200      	movs	r2, #0
 8002648:	701a      	strb	r2, [r3, #0]
                } else {
                    // No free half; can't accept this packet safely
                    uart_start_header_rx();
                    return;
                }
                break;
 800264a:	e01f      	b.n	800268c <HAL_UART_RxCpltCallback+0x13c>
                } else if (half1_free) {
 800264c:	4b52      	ldr	r3, [pc, #328]	@ (8002798 <HAL_UART_RxCpltCallback+0x248>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <HAL_UART_RxCpltCallback+0x11c>
                    g_uart_rx.payload_dst = audio_pkt_buf1;  // second half of dac_buf
 8002656:	4b51      	ldr	r3, [pc, #324]	@ (800279c <HAL_UART_RxCpltCallback+0x24c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a49      	ldr	r2, [pc, #292]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 800265c:	6153      	str	r3, [r2, #20]
                    audio_write_idx = 1;
 800265e:	4b4d      	ldr	r3, [pc, #308]	@ (8002794 <HAL_UART_RxCpltCallback+0x244>)
 8002660:	2201      	movs	r2, #1
 8002662:	701a      	strb	r2, [r3, #0]
                    half1_free = 0;  // now reserved
 8002664:	4b4c      	ldr	r3, [pc, #304]	@ (8002798 <HAL_UART_RxCpltCallback+0x248>)
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]
                break;
 800266a:	e00f      	b.n	800268c <HAL_UART_RxCpltCallback+0x13c>
                    uart_start_header_rx();
 800266c:	f7ff ff5e 	bl	800252c <uart_start_header_rx>
                    return;
 8002670:	e081      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>

            case PKT_DATA_CMD:
                if (payload_len > sizeof(ctrl_buf)) {
 8002672:	897b      	ldrh	r3, [r7, #10]
 8002674:	2b10      	cmp	r3, #16
 8002676:	d902      	bls.n	800267e <HAL_UART_RxCpltCallback+0x12e>
                    uart_start_header_rx();
 8002678:	f7ff ff58 	bl	800252c <uart_start_header_rx>
                    return;
 800267c:	e07b      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
                }
                g_uart_rx.payload_dst = ctrl_buf;
 800267e:	4b40      	ldr	r3, [pc, #256]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002680:	4a47      	ldr	r2, [pc, #284]	@ (80027a0 <HAL_UART_RxCpltCallback+0x250>)
 8002682:	615a      	str	r2, [r3, #20]
                break;
 8002684:	e002      	b.n	800268c <HAL_UART_RxCpltCallback+0x13c>

            default:
                // Unknown type -> ignore this frame
                uart_start_header_rx();
 8002686:	f7ff ff51 	bl	800252c <uart_start_header_rx>
                return;
 800268a:	e074      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
        }

        // 5) Set state and start DMA for payload + CRC
        g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 800268c:	4b3c      	ldr	r3, [pc, #240]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 800268e:	2201      	movs	r2, #1
 8002690:	701a      	strb	r2, [r3, #0]

        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8002692:	4b3b      	ldr	r3, [pc, #236]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002694:	7adb      	ldrb	r3, [r3, #11]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d109      	bne.n	80026ae <HAL_UART_RxCpltCallback+0x15e>
            // Image: payload + CRC in one shot
            HAL_UART_Receive_DMA(&hlpuart1, g_uart_rx.payload_dst, payload_len + PKT_CRC_SIZE);
 800269a:	4b39      	ldr	r3, [pc, #228]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 800269c:	6959      	ldr	r1, [r3, #20]
 800269e:	897b      	ldrh	r3, [r7, #10]
 80026a0:	3302      	adds	r3, #2
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	483f      	ldr	r0, [pc, #252]	@ (80027a4 <HAL_UART_RxCpltCallback+0x254>)
 80026a8:	f006 fc80 	bl	8008fac <HAL_UART_Receive_DMA>
 80026ac:	e018      	b.n	80026e0 <HAL_UART_RxCpltCallback+0x190>
        } else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80026ae:	4b34      	ldr	r3, [pc, #208]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80026b0:	7adb      	ldrb	r3, [r3, #11]
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d107      	bne.n	80026c6 <HAL_UART_RxCpltCallback+0x176>
            // Audio: ONLY the payload goes into dac_buf; CRC comes next in a tiny transfer
            HAL_UART_Receive_DMA(&hlpuart1, g_uart_rx.payload_dst, payload_len);
 80026b6:	4b32      	ldr	r3, [pc, #200]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	897a      	ldrh	r2, [r7, #10]
 80026bc:	4619      	mov	r1, r3
 80026be:	4839      	ldr	r0, [pc, #228]	@ (80027a4 <HAL_UART_RxCpltCallback+0x254>)
 80026c0:	f006 fc74 	bl	8008fac <HAL_UART_Receive_DMA>
 80026c4:	e00c      	b.n	80026e0 <HAL_UART_RxCpltCallback+0x190>
        } else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 80026c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80026c8:	7adb      	ldrb	r3, [r3, #11]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d108      	bne.n	80026e0 <HAL_UART_RxCpltCallback+0x190>
            // Control: simplest is payload+CRC in one shot like image
            HAL_UART_Receive_DMA(&hlpuart1, g_uart_rx.payload_dst, payload_len + PKT_CRC_SIZE);
 80026ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80026d0:	6959      	ldr	r1, [r3, #20]
 80026d2:	897b      	ldrh	r3, [r7, #10]
 80026d4:	3302      	adds	r3, #2
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	461a      	mov	r2, r3
 80026da:	4832      	ldr	r0, [pc, #200]	@ (80027a4 <HAL_UART_RxCpltCallback+0x254>)
 80026dc:	f006 fc66 	bl	8008fac <HAL_UART_Receive_DMA>
        }

        // 6) Tell PC "header OK, I'm ready for payload"
        uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 80026e0:	2348      	movs	r3, #72	@ 0x48
 80026e2:	727b      	strb	r3, [r7, #9]
        HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 80026e4:	f107 0109 	add.w	r1, r7, #9
 80026e8:	230a      	movs	r3, #10
 80026ea:	2201      	movs	r2, #1
 80026ec:	482d      	ldr	r0, [pc, #180]	@ (80027a4 <HAL_UART_RxCpltCallback+0x254>)
 80026ee:	f006 fbcf 	bl	8008e90 <HAL_UART_Transmit>
 80026f2:	e040      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
    } else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 80026f4:	4b22      	ldr	r3, [pc, #136]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d128      	bne.n	800274e <HAL_UART_RxCpltCallback+0x1fe>
        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 80026fc:	4b20      	ldr	r3, [pc, #128]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 80026fe:	7adb      	ldrb	r3, [r3, #11]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d109      	bne.n	8002718 <HAL_UART_RxCpltCallback+0x1c8>
            // IMAGE: we already DMA'd payload+CRC into image_pkt_buf
            image_pkt_len = g_uart_rx.payload_len;  // payload length (no CRC)
 8002704:	4b1e      	ldr	r3, [pc, #120]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002706:	8a5a      	ldrh	r2, [r3, #18]
 8002708:	4b27      	ldr	r3, [pc, #156]	@ (80027a8 <HAL_UART_RxCpltCallback+0x258>)
 800270a:	801a      	strh	r2, [r3, #0]
            image_pkt_ready = 1;
 800270c:	4b27      	ldr	r3, [pc, #156]	@ (80027ac <HAL_UART_RxCpltCallback+0x25c>)
 800270e:	2201      	movs	r2, #1
 8002710:	701a      	strb	r2, [r3, #0]

            // Back to waiting for next header
            uart_start_header_rx();
 8002712:	f7ff ff0b 	bl	800252c <uart_start_header_rx>
 8002716:	e02e      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
        } else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8002718:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 800271a:	7adb      	ldrb	r3, [r3, #11]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d108      	bne.n	8002732 <HAL_UART_RxCpltCallback+0x1e2>
            // AUDIO: we have JUST the payload in dac_buf now.
            // Next, we need to grab the 2 CRC bytes.

            g_uart_rx.state = RX_STATE_WAIT_CRC;
 8002720:	4b17      	ldr	r3, [pc, #92]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002722:	2202      	movs	r2, #2
 8002724:	701a      	strb	r2, [r3, #0]

            // Start a tiny 2-byte DMA into audio_crc_buf
            HAL_UART_Receive_DMA(&hlpuart1, audio_crc_buf, PKT_CRC_SIZE);
 8002726:	2202      	movs	r2, #2
 8002728:	4921      	ldr	r1, [pc, #132]	@ (80027b0 <HAL_UART_RxCpltCallback+0x260>)
 800272a:	481e      	ldr	r0, [pc, #120]	@ (80027a4 <HAL_UART_RxCpltCallback+0x254>)
 800272c:	f006 fc3e 	bl	8008fac <HAL_UART_Receive_DMA>
 8002730:	e021      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
            // Do NOT call uart_start_header_rx() yet; we still need CRC.
        } else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 8002732:	4b13      	ldr	r3, [pc, #76]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002734:	7adb      	ldrb	r3, [r3, #11]
 8002736:	2b03      	cmp	r3, #3
 8002738:	d11d      	bne.n	8002776 <HAL_UART_RxCpltCallback+0x226>
            // CTRL: payload + CRC already in ctrl_buf
            ctrl_pkt_len = g_uart_rx.payload_len;  // payload length (no CRC)
 800273a:	4b11      	ldr	r3, [pc, #68]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 800273c:	8a5a      	ldrh	r2, [r3, #18]
 800273e:	4b1d      	ldr	r3, [pc, #116]	@ (80027b4 <HAL_UART_RxCpltCallback+0x264>)
 8002740:	801a      	strh	r2, [r3, #0]
            ctrl_pkt_ready = 1;
 8002742:	4b1d      	ldr	r3, [pc, #116]	@ (80027b8 <HAL_UART_RxCpltCallback+0x268>)
 8002744:	2201      	movs	r2, #1
 8002746:	701a      	strb	r2, [r3, #0]

            // Go back to waiting for next header
            uart_start_header_rx();
 8002748:	f7ff fef0 	bl	800252c <uart_start_header_rx>
 800274c:	e013      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
        }

    } else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 800274e:	4b0c      	ldr	r3, [pc, #48]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	2b02      	cmp	r3, #2
 8002754:	d10f      	bne.n	8002776 <HAL_UART_RxCpltCallback+0x226>
        // We just finished receiving the 2 CRC bytes for an audio packet
        if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8002756:	4b0a      	ldr	r3, [pc, #40]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002758:	7adb      	ldrb	r3, [r3, #11]
 800275a:	2b02      	cmp	r3, #2
 800275c:	d106      	bne.n	800276c <HAL_UART_RxCpltCallback+0x21c>
            audio_pkt_len = g_uart_rx.payload_len;  // just payload length
 800275e:	4b08      	ldr	r3, [pc, #32]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 8002760:	8a5a      	ldrh	r2, [r3, #18]
 8002762:	4b16      	ldr	r3, [pc, #88]	@ (80027bc <HAL_UART_RxCpltCallback+0x26c>)
 8002764:	801a      	strh	r2, [r3, #0]
            audio_pkt_ready = 1;
 8002766:	4b16      	ldr	r3, [pc, #88]	@ (80027c0 <HAL_UART_RxCpltCallback+0x270>)
 8002768:	2201      	movs	r2, #1
 800276a:	701a      	strb	r2, [r3, #0]

        // Do NOT start the next header RX here.
        // Just mark that we're logically back in WAIT_PREFIX;
        // the main loop will call uart_start_header_rx() once it
        // has validated this packet and sent 'S' or 'E'.
        g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 800276c:	4b04      	ldr	r3, [pc, #16]	@ (8002780 <HAL_UART_RxCpltCallback+0x230>)
 800276e:	2200      	movs	r2, #0
 8002770:	701a      	strb	r2, [r3, #0]
 8002772:	e000      	b.n	8002776 <HAL_UART_RxCpltCallback+0x226>
    if (huart->Instance != LPUART1) return;
 8002774:	bf00      	nop
    }
}
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40008000 	.word	0x40008000
 8002780:	20040474 	.word	0x20040474
 8002784:	20040475 	.word	0x20040475
 8002788:	20060474 	.word	0x20060474
 800278c:	20040028 	.word	0x20040028
 8002790:	20040020 	.word	0x20040020
 8002794:	20070473 	.word	0x20070473
 8002798:	20040029 	.word	0x20040029
 800279c:	20040024 	.word	0x20040024
 80027a0:	20070480 	.word	0x20070480
 80027a4:	200401ac 	.word	0x200401ac
 80027a8:	20070470 	.word	0x20070470
 80027ac:	2007046e 	.word	0x2007046e
 80027b0:	2007046c 	.word	0x2007046c
 80027b4:	2007047a 	.word	0x2007047a
 80027b8:	2007047c 	.word	0x2007047c
 80027bc:	20070474 	.word	0x20070474
 80027c0:	20070472 	.word	0x20070472

080027c4 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac) {
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
    if (hdac->Instance != DAC1) return;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002804 <HAL_DAC_ConvHalfCpltCallbackCh1+0x40>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d111      	bne.n	80027fa <HAL_DAC_ConvHalfCpltCallbackCh1+0x36>

    half0_free = 1;
 80027d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <HAL_DAC_ConvHalfCpltCallbackCh1+0x44>)
 80027d8:	2201      	movs	r2, #1
 80027da:	701a      	strb	r2, [r3, #0]

    if (audio_stream_active) {
 80027dc:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_DAC_ConvHalfCpltCallbackCh1+0x48>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00a      	beq.n	80027fc <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK;  // 'A'
 80027e6:	2341      	movs	r3, #65	@ 0x41
 80027e8:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 80027ea:	f107 010f 	add.w	r1, r7, #15
 80027ee:	230a      	movs	r3, #10
 80027f0:	2201      	movs	r2, #1
 80027f2:	4807      	ldr	r0, [pc, #28]	@ (8002810 <HAL_DAC_ConvHalfCpltCallbackCh1+0x4c>)
 80027f4:	f006 fb4c 	bl	8008e90 <HAL_UART_Transmit>
 80027f8:	e000      	b.n	80027fc <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
    if (hdac->Instance != DAC1) return;
 80027fa:	bf00      	nop
    }
}
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40007400 	.word	0x40007400
 8002808:	20040028 	.word	0x20040028
 800280c:	20070476 	.word	0x20070476
 8002810:	200401ac 	.word	0x200401ac

08002814 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac) {
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
    if (hdac->Instance != DAC1) return;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0c      	ldr	r2, [pc, #48]	@ (8002854 <HAL_DAC_ConvCpltCallbackCh1+0x40>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d111      	bne.n	800284a <HAL_DAC_ConvCpltCallbackCh1+0x36>

    half1_free = 1;
 8002826:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <HAL_DAC_ConvCpltCallbackCh1+0x44>)
 8002828:	2201      	movs	r2, #1
 800282a:	701a      	strb	r2, [r3, #0]

    if (audio_stream_active) {
 800282c:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <HAL_DAC_ConvCpltCallbackCh1+0x48>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00a      	beq.n	800284c <HAL_DAC_ConvCpltCallbackCh1+0x38>
        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK;  // 'A'
 8002836:	2341      	movs	r3, #65	@ 0x41
 8002838:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 800283a:	f107 010f 	add.w	r1, r7, #15
 800283e:	230a      	movs	r3, #10
 8002840:	2201      	movs	r2, #1
 8002842:	4807      	ldr	r0, [pc, #28]	@ (8002860 <HAL_DAC_ConvCpltCallbackCh1+0x4c>)
 8002844:	f006 fb24 	bl	8008e90 <HAL_UART_Transmit>
 8002848:	e000      	b.n	800284c <HAL_DAC_ConvCpltCallbackCh1+0x38>
    if (hdac->Instance != DAC1) return;
 800284a:	bf00      	nop
    }
}
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40007400 	.word	0x40007400
 8002858:	20040029 	.word	0x20040029
 800285c:	20070476 	.word	0x20070476
 8002860:	200401ac 	.word	0x200401ac

08002864 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef* huart) {
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == LPUART1) {
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a04      	ldr	r2, [pc, #16]	@ (8002884 <HAL_UART_ErrorCallback+0x20>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d101      	bne.n	800287a <HAL_UART_ErrorCallback+0x16>
        // Log something if you have a debug LED/UART
        protocol_soft_reset();
 8002876:	f7ff fddf 	bl	8002438 <protocol_soft_reset>
    }
}
 800287a:	bf00      	nop
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40008000 	.word	0x40008000

08002888 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800288c:	b672      	cpsid	i
}
 800288e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <Error_Handler+0x8>

08002894 <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 8002894:	b480      	push	{r7}
 8002896:	b08b      	sub	sp, #44	@ 0x2c
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 80028a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028a4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80028a6:	2300      	movs	r3, #0
 80028a8:	623b      	str	r3, [r7, #32]
 80028aa:	e026      	b.n	80028fa <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	4413      	add	r3, r2
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	021b      	lsls	r3, r3, #8
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80028ba:	4053      	eors	r3, r2
 80028bc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
 80028c2:	e014      	b.n	80028ee <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 80028c4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	da0a      	bge.n	80028e2 <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 80028cc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	b21b      	sxth	r3, r3
 80028d4:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80028d8:	f083 0301 	eor.w	r3, r3, #1
 80028dc:	b21b      	sxth	r3, r3
 80028de:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80028e0:	e002      	b.n	80028e8 <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 80028e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	3301      	adds	r3, #1
 80028ec:	61fb      	str	r3, [r7, #28]
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	2b07      	cmp	r3, #7
 80028f2:	dde7      	ble.n	80028c4 <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80028f4:	6a3b      	ldr	r3, [r7, #32]
 80028f6:	3301      	adds	r3, #1
 80028f8:	623b      	str	r3, [r7, #32]
 80028fa:	6a3b      	ldr	r3, [r7, #32]
 80028fc:	2b06      	cmp	r3, #6
 80028fe:	d9d5      	bls.n	80028ac <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 8002900:	2300      	movs	r3, #0
 8002902:	61bb      	str	r3, [r7, #24]
 8002904:	e026      	b.n	8002954 <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	4413      	add	r3, r2
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	b29a      	uxth	r2, r3
 8002912:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002914:	4053      	eors	r3, r2
 8002916:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	e014      	b.n	8002948 <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 800291e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8002922:	2b00      	cmp	r3, #0
 8002924:	da0a      	bge.n	800293c <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8002926:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	b21b      	sxth	r3, r3
 800292e:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002932:	f083 0301 	eor.w	r3, r3, #1
 8002936:	b21b      	sxth	r3, r3
 8002938:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800293a:	e002      	b.n	8002942 <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 800293c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	3301      	adds	r3, #1
 8002946:	617b      	str	r3, [r7, #20]
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	2b07      	cmp	r3, #7
 800294c:	dde7      	ble.n	800291e <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	3301      	adds	r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	429a      	cmp	r2, r3
 800295a:	d3d4      	bcc.n	8002906 <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 800295c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800295e:	4618      	mov	r0, r3
 8002960:	372c      	adds	r7, #44	@ 0x2c
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 800296a:	b590      	push	{r4, r7, lr}
 800296c:	b08b      	sub	sp, #44	@ 0x2c
 800296e:	af02      	add	r7, sp, #8
 8002970:	6078      	str	r0, [r7, #4]
 8002972:	460b      	mov	r3, r1
 8002974:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 8002976:	887b      	ldrh	r3, [r7, #2]
 8002978:	2b07      	cmp	r3, #7
 800297a:	d801      	bhi.n	8002980 <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 800297c:	2300      	movs	r3, #0
 800297e:	e04e      	b.n	8002a1e <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	b21b      	sxth	r3, r3
 8002986:	021b      	lsls	r3, r3, #8
 8002988:	b21a      	sxth	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3301      	adds	r3, #1
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	b21b      	sxth	r3, r3
 8002992:	4313      	orrs	r3, r2
 8002994:	b21b      	sxth	r3, r3
 8002996:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3302      	adds	r3, #2
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	b21b      	sxth	r3, r3
 80029a0:	021b      	lsls	r3, r3, #8
 80029a2:	b21a      	sxth	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3303      	adds	r3, #3
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	b21b      	sxth	r3, r3
 80029ac:	4313      	orrs	r3, r2
 80029ae:	b21b      	sxth	r3, r3
 80029b0:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	3304      	adds	r3, #4
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	b21b      	sxth	r3, r3
 80029ba:	021b      	lsls	r3, r3, #8
 80029bc:	b21a      	sxth	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	3305      	adds	r3, #5
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	b21b      	sxth	r3, r3
 80029c6:	4313      	orrs	r3, r2
 80029c8:	b21b      	sxth	r3, r3
 80029ca:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3306      	adds	r3, #6
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	b21b      	sxth	r3, r3
 80029d4:	021b      	lsls	r3, r3, #8
 80029d6:	b21a      	sxth	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3307      	adds	r3, #7
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	b21b      	sxth	r3, r3
 80029e0:	4313      	orrs	r3, r2
 80029e2:	b21b      	sxth	r3, r3
 80029e4:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 80029e6:	8b7b      	ldrh	r3, [r7, #26]
 80029e8:	8b3a      	ldrh	r2, [r7, #24]
 80029ea:	fb02 f303 	mul.w	r3, r2, r3
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	3308      	adds	r3, #8
 80029f6:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 80029f8:	887b      	ldrh	r3, [r7, #2]
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d901      	bls.n	8002a04 <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 8002a00:	2300      	movs	r3, #0
 8002a02:	e00c      	b.n	8002a1e <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3308      	adds	r3, #8
 8002a08:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 8002a0a:	8bf8      	ldrh	r0, [r7, #30]
 8002a0c:	8bb9      	ldrh	r1, [r7, #28]
 8002a0e:	8b7a      	ldrh	r2, [r7, #26]
 8002a10:	8b3c      	ldrh	r4, [r7, #24]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	4623      	mov	r3, r4
 8002a18:	f000 fdc0 	bl	800359c <tft_blit565>

    return total_size;
 8002a1c:	693b      	ldr	r3, [r7, #16]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3724      	adds	r7, #36	@ 0x24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd90      	pop	{r4, r7, pc}
	...

08002a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002a6c <HAL_MspInit+0x44>)
 8002a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a32:	4a0e      	ldr	r2, [pc, #56]	@ (8002a6c <HAL_MspInit+0x44>)
 8002a34:	f043 0301 	orr.w	r3, r3, #1
 8002a38:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a6c <HAL_MspInit+0x44>)
 8002a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	607b      	str	r3, [r7, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a46:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <HAL_MspInit+0x44>)
 8002a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4a:	4a08      	ldr	r2, [pc, #32]	@ (8002a6c <HAL_MspInit+0x44>)
 8002a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_MspInit+0x44>)
 8002a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5a:	603b      	str	r3, [r7, #0]
 8002a5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40021000 	.word	0x40021000

08002a70 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b0b0      	sub	sp, #192	@ 0xc0
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a78:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	60da      	str	r2, [r3, #12]
 8002a86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a88:	f107 0318 	add.w	r3, r7, #24
 8002a8c:	2294      	movs	r2, #148	@ 0x94
 8002a8e:	2100      	movs	r1, #0
 8002a90:	4618      	mov	r0, r3
 8002a92:	f009 fd7f 	bl	800c594 <memset>
  if(hadc->Instance==ADC1)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a5c      	ldr	r2, [pc, #368]	@ (8002c0c <HAL_ADC_MspInit+0x19c>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	f040 80b1 	bne.w	8002c04 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002aa2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002aa6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002aa8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002aac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002ab8:	2308      	movs	r3, #8
 8002aba:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002abc:	2302      	movs	r3, #2
 8002abe:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002ac8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002acc:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ace:	f107 0318 	add.w	r3, r7, #24
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f004 fb86 	bl	80071e4 <HAL_RCCEx_PeriphCLKConfig>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8002ade:	f7ff fed3 	bl	8002888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002ae2:	4b4b      	ldr	r3, [pc, #300]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae6:	4a4a      	ldr	r2, [pc, #296]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002ae8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002aec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002aee:	4b48      	ldr	r3, [pc, #288]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002af6:	617b      	str	r3, [r7, #20]
 8002af8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002afa:	4b45      	ldr	r3, [pc, #276]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afe:	4a44      	ldr	r2, [pc, #272]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b00:	f043 0304 	orr.w	r3, r3, #4
 8002b04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b06:	4b42      	ldr	r3, [pc, #264]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b12:	4b3f      	ldr	r3, [pc, #252]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b16:	4a3e      	ldr	r2, [pc, #248]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b1e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	60fb      	str	r3, [r7, #12]
 8002b28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2a:	4b39      	ldr	r3, [pc, #228]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2e:	4a38      	ldr	r2, [pc, #224]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b30:	f043 0302 	orr.w	r3, r3, #2
 8002b34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b36:	4b36      	ldr	r3, [pc, #216]	@ (8002c10 <HAL_ADC_MspInit+0x1a0>)
 8002b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	60bb      	str	r3, [r7, #8]
 8002b40:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002b42:	2309      	movs	r3, #9
 8002b44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b48:	230b      	movs	r3, #11
 8002b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b54:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002b58:	4619      	mov	r1, r3
 8002b5a:	482e      	ldr	r0, [pc, #184]	@ (8002c14 <HAL_ADC_MspInit+0x1a4>)
 8002b5c:	f003 f9bc 	bl	8005ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LOW_FILTER_Pin|MID_FILTER_Pin|HIGH_FILTER_Pin|DYNAMIC_FILTER_Pin;
 8002b60:	230f      	movs	r3, #15
 8002b62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b66:	230b      	movs	r3, #11
 8002b68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b72:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002b76:	4619      	mov	r1, r3
 8002b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b7c:	f003 f9ac 	bl	8005ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b80:	2302      	movs	r3, #2
 8002b82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002b86:	230b      	movs	r3, #11
 8002b88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b92:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002b96:	4619      	mov	r1, r3
 8002b98:	481f      	ldr	r0, [pc, #124]	@ (8002c18 <HAL_ADC_MspInit+0x1a8>)
 8002b9a:	f003 f99d 	bl	8005ed8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8002b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8002c20 <HAL_ADC_MspInit+0x1b0>)
 8002ba2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002ba6:	2205      	movs	r2, #5
 8002ba8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002baa:	4b1c      	ldr	r3, [pc, #112]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bb0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002bb6:	4b19      	ldr	r3, [pc, #100]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bb8:	2280      	movs	r2, #128	@ 0x80
 8002bba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bbc:	4b17      	ldr	r3, [pc, #92]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bc2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bc4:	4b15      	ldr	r3, [pc, #84]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bca:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002bcc:	4b13      	ldr	r3, [pc, #76]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bce:	2220      	movs	r2, #32
 8002bd0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002bd2:	4b12      	ldr	r3, [pc, #72]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002bd8:	4810      	ldr	r0, [pc, #64]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bda:	f002 fe43 	bl	8005864 <HAL_DMA_Init>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8002be4:	f7ff fe50 	bl	8002888 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a0c      	ldr	r2, [pc, #48]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bec:	651a      	str	r2, [r3, #80]	@ 0x50
 8002bee:	4a0b      	ldr	r2, [pc, #44]	@ (8002c1c <HAL_ADC_MspInit+0x1ac>)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	2012      	movs	r0, #18
 8002bfa:	f002 fae8 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002bfe:	2012      	movs	r0, #18
 8002c00:	f002 fb01 	bl	8005206 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002c04:	bf00      	nop
 8002c06:	37c0      	adds	r7, #192	@ 0xc0
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	50040000 	.word	0x50040000
 8002c10:	40021000 	.word	0x40021000
 8002c14:	48000800 	.word	0x48000800
 8002c18:	48000400 	.word	0x48000400
 8002c1c:	200400d8 	.word	0x200400d8
 8002c20:	40020030 	.word	0x40020030

08002c24 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08a      	sub	sp, #40	@ 0x28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a2b      	ldr	r2, [pc, #172]	@ (8002cf0 <HAL_DAC_MspInit+0xcc>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d14f      	bne.n	8002ce6 <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c46:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf4 <HAL_DAC_MspInit+0xd0>)
 8002c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8002cf4 <HAL_DAC_MspInit+0xd0>)
 8002c4c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002c50:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c52:	4b28      	ldr	r3, [pc, #160]	@ (8002cf4 <HAL_DAC_MspInit+0xd0>)
 8002c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5e:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_DAC_MspInit+0xd0>)
 8002c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c62:	4a24      	ldr	r2, [pc, #144]	@ (8002cf4 <HAL_DAC_MspInit+0xd0>)
 8002c64:	f043 0301 	orr.w	r3, r3, #1
 8002c68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c6a:	4b22      	ldr	r3, [pc, #136]	@ (8002cf4 <HAL_DAC_MspInit+0xd0>)
 8002c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c76:	2310      	movs	r3, #16
 8002c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c82:	f107 0314 	add.w	r3, r7, #20
 8002c86:	4619      	mov	r1, r3
 8002c88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c8c:	f003 f924 	bl	8005ed8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8002c90:	4b19      	ldr	r3, [pc, #100]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002c92:	4a1a      	ldr	r2, [pc, #104]	@ (8002cfc <HAL_DAC_MspInit+0xd8>)
 8002c94:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8002c96:	4b18      	ldr	r3, [pc, #96]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002c98:	2206      	movs	r2, #6
 8002c9a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c9c:	4b16      	ldr	r3, [pc, #88]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002c9e:	2210      	movs	r2, #16
 8002ca0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ca2:	4b15      	ldr	r3, [pc, #84]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002ca8:	4b13      	ldr	r3, [pc, #76]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002caa:	2280      	movs	r2, #128	@ 0x80
 8002cac:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002cae:	4b12      	ldr	r3, [pc, #72]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002cb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cb4:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002cb6:	4b10      	ldr	r3, [pc, #64]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002cb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cbc:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002cca:	480b      	ldr	r0, [pc, #44]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002ccc:	f002 fdca 	bl	8005864 <HAL_DMA_Init>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002cd6:	f7ff fdd7 	bl	8002888 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a06      	ldr	r2, [pc, #24]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	4a05      	ldr	r2, [pc, #20]	@ (8002cf8 <HAL_DAC_MspInit+0xd4>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002ce6:	bf00      	nop
 8002ce8:	3728      	adds	r7, #40	@ 0x28
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40007400 	.word	0x40007400
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	2004014c 	.word	0x2004014c
 8002cfc:	40020008 	.word	0x40020008

08002d00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b0ae      	sub	sp, #184	@ 0xb8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d08:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d18:	f107 0310 	add.w	r3, r7, #16
 8002d1c:	2294      	movs	r2, #148	@ 0x94
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f009 fc37 	bl	800c594 <memset>
  if(huart->Instance==LPUART1)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e18 <HAL_UART_MspInit+0x118>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d16f      	bne.n	8002e10 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002d30:	2320      	movs	r3, #32
 8002d32:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002d34:	2300      	movs	r3, #0
 8002d36:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d38:	f107 0310 	add.w	r3, r7, #16
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f004 fa51 	bl	80071e4 <HAL_RCCEx_PeriphCLKConfig>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d48:	f7ff fd9e 	bl	8002888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002d4c:	4b33      	ldr	r3, [pc, #204]	@ (8002e1c <HAL_UART_MspInit+0x11c>)
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d50:	4a32      	ldr	r2, [pc, #200]	@ (8002e1c <HAL_UART_MspInit+0x11c>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002d58:	4b30      	ldr	r3, [pc, #192]	@ (8002e1c <HAL_UART_MspInit+0x11c>)
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	60fb      	str	r3, [r7, #12]
 8002d62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d64:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <HAL_UART_MspInit+0x11c>)
 8002d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d68:	4a2c      	ldr	r2, [pc, #176]	@ (8002e1c <HAL_UART_MspInit+0x11c>)
 8002d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d70:	4b2a      	ldr	r3, [pc, #168]	@ (8002e1c <HAL_UART_MspInit+0x11c>)
 8002d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002d7c:	f003 fb4a 	bl	8006414 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002d80:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002d84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d94:	2303      	movs	r3, #3
 8002d96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002d9a:	2308      	movs	r3, #8
 8002d9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002da0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002da4:	4619      	mov	r1, r3
 8002da6:	481e      	ldr	r0, [pc, #120]	@ (8002e20 <HAL_UART_MspInit+0x120>)
 8002da8:	f003 f896 	bl	8005ed8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8002dac:	4b1d      	ldr	r3, [pc, #116]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dae:	4a1e      	ldr	r2, [pc, #120]	@ (8002e28 <HAL_UART_MspInit+0x128>)
 8002db0:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8002db2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002db4:	2222      	movs	r2, #34	@ 0x22
 8002db6:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002db8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dbe:	4b19      	ldr	r3, [pc, #100]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dc4:	4b17      	ldr	r3, [pc, #92]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dc6:	2280      	movs	r2, #128	@ 0x80
 8002dc8:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dca:	4b16      	ldr	r3, [pc, #88]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dd0:	4b14      	ldr	r3, [pc, #80]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8002dd6:	4b13      	ldr	r3, [pc, #76]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ddc:	4b11      	ldr	r3, [pc, #68]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8002de2:	4810      	ldr	r0, [pc, #64]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002de4:	f002 fd3e 	bl	8005864 <HAL_DMA_Init>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8002dee:	f7ff fd4b 	bl	8002888 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a0b      	ldr	r2, [pc, #44]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002df6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <HAL_UART_MspInit+0x124>)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002e00:	2200      	movs	r2, #0
 8002e02:	2100      	movs	r1, #0
 8002e04:	2046      	movs	r0, #70	@ 0x46
 8002e06:	f002 f9e2 	bl	80051ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002e0a:	2046      	movs	r0, #70	@ 0x46
 8002e0c:	f002 f9fb 	bl	8005206 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8002e10:	bf00      	nop
 8002e12:	37b8      	adds	r7, #184	@ 0xb8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40008000 	.word	0x40008000
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	48001800 	.word	0x48001800
 8002e24:	20040240 	.word	0x20040240
 8002e28:	4002001c 	.word	0x4002001c

08002e2c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08c      	sub	sp, #48	@ 0x30
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e34:	f107 031c 	add.w	r3, r7, #28
 8002e38:	2200      	movs	r2, #0
 8002e3a:	601a      	str	r2, [r3, #0]
 8002e3c:	605a      	str	r2, [r3, #4]
 8002e3e:	609a      	str	r2, [r3, #8]
 8002e40:	60da      	str	r2, [r3, #12]
 8002e42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a51      	ldr	r2, [pc, #324]	@ (8002f90 <HAL_SPI_MspInit+0x164>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d129      	bne.n	8002ea2 <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e4e:	4b51      	ldr	r3, [pc, #324]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e52:	4a50      	ldr	r2, [pc, #320]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002e54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e58:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e5a:	4b4e      	ldr	r3, [pc, #312]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e62:	61bb      	str	r3, [r7, #24]
 8002e64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e66:	4b4b      	ldr	r3, [pc, #300]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002e6c:	f043 0301 	orr.w	r3, r3, #1
 8002e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e72:	4b48      	ldr	r3, [pc, #288]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002e7e:	23e0      	movs	r3, #224	@ 0xe0
 8002e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e82:	2302      	movs	r3, #2
 8002e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e8e:	2305      	movs	r3, #5
 8002e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e92:	f107 031c 	add.w	r3, r7, #28
 8002e96:	4619      	mov	r1, r3
 8002e98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e9c:	f003 f81c 	bl	8005ed8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002ea0:	e072      	b.n	8002f88 <HAL_SPI_MspInit+0x15c>
  else if(hspi->Instance==SPI2)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a3c      	ldr	r2, [pc, #240]	@ (8002f98 <HAL_SPI_MspInit+0x16c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d16d      	bne.n	8002f88 <HAL_SPI_MspInit+0x15c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002eac:	4b39      	ldr	r3, [pc, #228]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb0:	4a38      	ldr	r2, [pc, #224]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002eb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002eb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002eb8:	4b36      	ldr	r3, [pc, #216]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ebc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ec4:	4b33      	ldr	r3, [pc, #204]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec8:	4a32      	ldr	r2, [pc, #200]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002eca:	f043 0304 	orr.w	r3, r3, #4
 8002ece:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ed0:	4b30      	ldr	r3, [pc, #192]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002edc:	4b2d      	ldr	r3, [pc, #180]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee0:	4a2c      	ldr	r2, [pc, #176]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002ee2:	f043 0302 	orr.w	r3, r3, #2
 8002ee6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f94 <HAL_SPI_MspInit+0x168>)
 8002eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ef4:	2304      	movs	r3, #4
 8002ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef8:	2302      	movs	r3, #2
 8002efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efc:	2300      	movs	r3, #0
 8002efe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f00:	2303      	movs	r3, #3
 8002f02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f04:	2305      	movs	r3, #5
 8002f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f08:	f107 031c 	add.w	r3, r7, #28
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4823      	ldr	r0, [pc, #140]	@ (8002f9c <HAL_SPI_MspInit+0x170>)
 8002f10:	f002 ffe2 	bl	8005ed8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002f14:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f22:	2303      	movs	r3, #3
 8002f24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f26:	2305      	movs	r3, #5
 8002f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2a:	f107 031c 	add.w	r3, r7, #28
 8002f2e:	4619      	mov	r1, r3
 8002f30:	481b      	ldr	r0, [pc, #108]	@ (8002fa0 <HAL_SPI_MspInit+0x174>)
 8002f32:	f002 ffd1 	bl	8005ed8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8002f36:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f38:	4a1b      	ldr	r2, [pc, #108]	@ (8002fa8 <HAL_SPI_MspInit+0x17c>)
 8002f3a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8002f3c:	4b19      	ldr	r3, [pc, #100]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f3e:	220c      	movs	r2, #12
 8002f40:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f42:	4b18      	ldr	r3, [pc, #96]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f48:	4b16      	ldr	r3, [pc, #88]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f4e:	4b15      	ldr	r3, [pc, #84]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f50:	2280      	movs	r2, #128	@ 0x80
 8002f52:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f54:	4b13      	ldr	r3, [pc, #76]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f5a:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002f60:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f66:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002f6c:	480d      	ldr	r0, [pc, #52]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f6e:	f002 fc79 	bl	8005864 <HAL_DMA_Init>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <HAL_SPI_MspInit+0x150>
      Error_Handler();
 8002f78:	f7ff fc86 	bl	8002888 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a09      	ldr	r2, [pc, #36]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f80:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f82:	4a08      	ldr	r2, [pc, #32]	@ (8002fa4 <HAL_SPI_MspInit+0x178>)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002f88:	bf00      	nop
 8002f8a:	3730      	adds	r7, #48	@ 0x30
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40013000 	.word	0x40013000
 8002f94:	40021000 	.word	0x40021000
 8002f98:	40003800 	.word	0x40003800
 8002f9c:	48000800 	.word	0x48000800
 8002fa0:	48000400 	.word	0x48000400
 8002fa4:	20040368 	.word	0x20040368
 8002fa8:	40020044 	.word	0x40020044

08002fac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b08c      	sub	sp, #48	@ 0x30
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
 8002fc2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a37      	ldr	r2, [pc, #220]	@ (80030a8 <HAL_TIM_Base_MspInit+0xfc>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d13a      	bne.n	8003044 <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002fce:	4b37      	ldr	r3, [pc, #220]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8002fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd2:	4a36      	ldr	r2, [pc, #216]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8002fd4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002fd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002fda:	4b34      	ldr	r3, [pc, #208]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8002fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fe2:	61bb      	str	r3, [r7, #24]
 8002fe4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fe6:	4b31      	ldr	r3, [pc, #196]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8002fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fea:	4a30      	ldr	r2, [pc, #192]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8002fec:	f043 0310 	orr.w	r3, r3, #16
 8002ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8002ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff6:	f003 0310 	and.w	r3, r3, #16
 8002ffa:	617b      	str	r3, [r7, #20]
 8002ffc:	697b      	ldr	r3, [r7, #20]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8002ffe:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8003002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003004:	2302      	movs	r3, #2
 8003006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	2300      	movs	r3, #0
 800300a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300c:	2300      	movs	r3, #0
 800300e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003010:	2301      	movs	r3, #1
 8003012:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003014:	f107 031c 	add.w	r3, r7, #28
 8003018:	4619      	mov	r1, r3
 800301a:	4825      	ldr	r0, [pc, #148]	@ (80030b0 <HAL_TIM_Base_MspInit+0x104>)
 800301c:	f002 ff5c 	bl	8005ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003020:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003026:	2302      	movs	r3, #2
 8003028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302a:	2300      	movs	r3, #0
 800302c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302e:	2300      	movs	r3, #0
 8003030:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8003032:	2303      	movs	r3, #3
 8003034:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003036:	f107 031c 	add.w	r3, r7, #28
 800303a:	4619      	mov	r1, r3
 800303c:	481c      	ldr	r0, [pc, #112]	@ (80030b0 <HAL_TIM_Base_MspInit+0x104>)
 800303e:	f002 ff4b 	bl	8005ed8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003042:	e02d      	b.n	80030a0 <HAL_TIM_Base_MspInit+0xf4>
  else if(htim_base->Instance==TIM2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800304c:	d128      	bne.n	80030a0 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800304e:	4b17      	ldr	r3, [pc, #92]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8003050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003052:	4a16      	ldr	r2, [pc, #88]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8003054:	f043 0301 	orr.w	r3, r3, #1
 8003058:	6593      	str	r3, [r2, #88]	@ 0x58
 800305a:	4b14      	ldr	r3, [pc, #80]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 800305c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003066:	4b11      	ldr	r3, [pc, #68]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8003068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800306a:	4a10      	ldr	r2, [pc, #64]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 800306c:	f043 0302 	orr.w	r3, r3, #2
 8003070:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003072:	4b0e      	ldr	r3, [pc, #56]	@ (80030ac <HAL_TIM_Base_MspInit+0x100>)
 8003074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	60fb      	str	r3, [r7, #12]
 800307c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800307e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003082:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003084:	2302      	movs	r3, #2
 8003086:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003088:	2300      	movs	r3, #0
 800308a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308c:	2300      	movs	r3, #0
 800308e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003090:	2301      	movs	r3, #1
 8003092:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003094:	f107 031c 	add.w	r3, r7, #28
 8003098:	4619      	mov	r1, r3
 800309a:	4806      	ldr	r0, [pc, #24]	@ (80030b4 <HAL_TIM_Base_MspInit+0x108>)
 800309c:	f002 ff1c 	bl	8005ed8 <HAL_GPIO_Init>
}
 80030a0:	bf00      	nop
 80030a2:	3730      	adds	r7, #48	@ 0x30
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40012c00 	.word	0x40012c00
 80030ac:	40021000 	.word	0x40021000
 80030b0:	48001000 	.word	0x48001000
 80030b4:	48000400 	.word	0x48000400

080030b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030bc:	bf00      	nop
 80030be:	e7fd      	b.n	80030bc <NMI_Handler+0x4>

080030c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030c4:	bf00      	nop
 80030c6:	e7fd      	b.n	80030c4 <HardFault_Handler+0x4>

080030c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030cc:	bf00      	nop
 80030ce:	e7fd      	b.n	80030cc <MemManage_Handler+0x4>

080030d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030d4:	bf00      	nop
 80030d6:	e7fd      	b.n	80030d4 <BusFault_Handler+0x4>

080030d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030dc:	bf00      	nop
 80030de:	e7fd      	b.n	80030dc <UsageFault_Handler+0x4>

080030e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr

080030ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800310e:	f000 fb73 	bl	80037f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}

08003116 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PAUSE_Pin);
 800311a:	2001      	movs	r0, #1
 800311c:	f003 f89e 	bl	800625c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003120:	bf00      	nop
 8003122:	bd80      	pop	{r7, pc}

08003124 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FORWARD_Pin);
 8003128:	2002      	movs	r0, #2
 800312a:	f003 f897 	bl	800625c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003138:	4802      	ldr	r0, [pc, #8]	@ (8003144 <DMA1_Channel1_IRQHandler+0x10>)
 800313a:	f002 fd71 	bl	8005c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	2004014c 	.word	0x2004014c

08003148 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800314c:	4802      	ldr	r0, [pc, #8]	@ (8003158 <DMA1_Channel2_IRQHandler+0x10>)
 800314e:	f002 fd67 	bl	8005c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20040240 	.word	0x20040240

0800315c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003160:	4802      	ldr	r0, [pc, #8]	@ (800316c <DMA1_Channel3_IRQHandler+0x10>)
 8003162:	f002 fd5d 	bl	8005c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	200400d8 	.word	0x200400d8

08003170 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003174:	4802      	ldr	r0, [pc, #8]	@ (8003180 <DMA1_Channel4_IRQHandler+0x10>)
 8003176:	f002 fd53 	bl	8005c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20040368 	.word	0x20040368

08003184 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003188:	4802      	ldr	r0, [pc, #8]	@ (8003194 <ADC1_IRQHandler+0x10>)
 800318a:	f000 ffd2 	bl	8004132 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20040070 	.word	0x20040070

08003198 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(REWIND_Pin);
 800319c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80031a0:	f003 f85c 	bl	800625c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80031a4:	bf00      	nop
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80031ac:	4802      	ldr	r0, [pc, #8]	@ (80031b8 <LPUART1_IRQHandler+0x10>)
 80031ae:	f006 f801 	bl	80091b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	200401ac 	.word	0x200401ac

080031bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80031c0:	4b06      	ldr	r3, [pc, #24]	@ (80031dc <SystemInit+0x20>)
 80031c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c6:	4a05      	ldr	r2, [pc, #20]	@ (80031dc <SystemInit+0x20>)
 80031c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80031d0:	bf00      	nop
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	e000ed00 	.word	0xe000ed00

080031e0 <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	2200      	movs	r2, #0
 80031e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80031ea:	4802      	ldr	r0, [pc, #8]	@ (80031f4 <tft_select+0x14>)
 80031ec:	f003 f81e 	bl	800622c <HAL_GPIO_WritePin>
 80031f0:	bf00      	nop
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	48000800 	.word	0x48000800

080031f8 <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	2201      	movs	r2, #1
 80031fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003202:	4802      	ldr	r0, [pc, #8]	@ (800320c <tft_deselect+0x14>)
 8003204:	f003 f812 	bl	800622c <HAL_GPIO_WritePin>
 8003208:	bf00      	nop
 800320a:	bd80      	pop	{r7, pc}
 800320c:	48000800 	.word	0x48000800

08003210 <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
 8003214:	2200      	movs	r2, #0
 8003216:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800321a:	4802      	ldr	r0, [pc, #8]	@ (8003224 <tft_dc_cmd+0x14>)
 800321c:	f003 f806 	bl	800622c <HAL_GPIO_WritePin>
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}
 8003224:	48000800 	.word	0x48000800

08003228 <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
 800322c:	2201      	movs	r2, #1
 800322e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003232:	4802      	ldr	r0, [pc, #8]	@ (800323c <tft_dc_data+0x14>)
 8003234:	f002 fffa 	bl	800622c <HAL_GPIO_WritePin>
 8003238:	bf00      	nop
 800323a:	bd80      	pop	{r7, pc}
 800323c:	48000800 	.word	0x48000800

08003240 <tft_hw_reset>:
static void tft_hw_reset(void);
static int  in_bounds(int x, int y);

// --- private helpers ---
static void tft_hw_reset(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_RESET);
 8003244:	2200      	movs	r2, #0
 8003246:	2140      	movs	r1, #64	@ 0x40
 8003248:	4807      	ldr	r0, [pc, #28]	@ (8003268 <tft_hw_reset+0x28>)
 800324a:	f002 ffef 	bl	800622c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800324e:	200a      	movs	r0, #10
 8003250:	f000 faf2 	bl	8003838 <HAL_Delay>
    HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_SET);
 8003254:	2201      	movs	r2, #1
 8003256:	2140      	movs	r1, #64	@ 0x40
 8003258:	4803      	ldr	r0, [pc, #12]	@ (8003268 <tft_hw_reset+0x28>)
 800325a:	f002 ffe7 	bl	800622c <HAL_GPIO_WritePin>
    HAL_Delay(120);
 800325e:	2078      	movs	r0, #120	@ 0x78
 8003260:	f000 faea 	bl	8003838 <HAL_Delay>
}
 8003264:	bf00      	nop
 8003266:	bd80      	pop	{r7, pc}
 8003268:	48000800 	.word	0x48000800

0800326c <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 8003276:	f7ff ffcb 	bl	8003210 <tft_dc_cmd>
    tft_select();
 800327a:	f7ff ffb1 	bl	80031e0 <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 800327e:	1df9      	adds	r1, r7, #7
 8003280:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003284:	2201      	movs	r2, #1
 8003286:	4804      	ldr	r0, [pc, #16]	@ (8003298 <tft_write_cmd+0x2c>)
 8003288:	f004 fd67 	bl	8007d5a <HAL_SPI_Transmit>
    tft_deselect();
 800328c:	f7ff ffb4 	bl	80031f8 <tft_deselect>
}
 8003290:	bf00      	nop
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	200402a0 	.word	0x200402a0

0800329c <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 80032a6:	f7ff ffbf 	bl	8003228 <tft_dc_data>
    tft_select();
 80032aa:	f7ff ff99 	bl	80031e0 <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	4804      	ldr	r0, [pc, #16]	@ (80032cc <tft_write_data+0x30>)
 80032ba:	f004 fd4e 	bl	8007d5a <HAL_SPI_Transmit>
    tft_deselect();
 80032be:	f7ff ff9b 	bl	80031f8 <tft_deselect>
}
 80032c2:	bf00      	nop
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	200402a0 	.word	0x200402a0

080032d0 <tft_write_data8>:

static inline void tft_write_data8(uint8_t v) { tft_write_data(&v, 1); }
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	71fb      	strb	r3, [r7, #7]
 80032da:	1dfb      	adds	r3, r7, #7
 80032dc:	2101      	movs	r1, #1
 80032de:	4618      	mov	r0, r3
 80032e0:	f7ff ffdc 	bl	800329c <tft_write_data>
 80032e4:	bf00      	nop
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <tft_set_rotation>:

// --- API impl ---
void tft_set_rotation(uint8_t r)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
    static const uint8_t madctl_tbl[4] = {
        0x48, 0x28, 0x88, 0xE8
    };
    r &= 3;
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	f003 0303 	and.w	r3, r3, #3
 80032fc:	71fb      	strb	r3, [r7, #7]
    tft_write_cmd(0x36);
 80032fe:	2036      	movs	r0, #54	@ 0x36
 8003300:	f7ff ffb4 	bl	800326c <tft_write_cmd>
    tft_write_data8(madctl_tbl[r]);
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	4a0f      	ldr	r2, [pc, #60]	@ (8003344 <tft_set_rotation+0x58>)
 8003308:	5cd3      	ldrb	r3, [r2, r3]
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff ffe0 	bl	80032d0 <tft_write_data8>

    if (r & 1) { tft_width = 480; tft_height = 320; }
 8003310:	79fb      	ldrb	r3, [r7, #7]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d008      	beq.n	800332c <tft_set_rotation+0x40>
 800331a:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <tft_set_rotation+0x5c>)
 800331c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8003320:	801a      	strh	r2, [r3, #0]
 8003322:	4b0a      	ldr	r3, [pc, #40]	@ (800334c <tft_set_rotation+0x60>)
 8003324:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003328:	801a      	strh	r2, [r3, #0]
    else       { tft_width = 320; tft_height = 480; }
}
 800332a:	e007      	b.n	800333c <tft_set_rotation+0x50>
    else       { tft_width = 320; tft_height = 480; }
 800332c:	4b06      	ldr	r3, [pc, #24]	@ (8003348 <tft_set_rotation+0x5c>)
 800332e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003332:	801a      	strh	r2, [r3, #0]
 8003334:	4b05      	ldr	r3, [pc, #20]	@ (800334c <tft_set_rotation+0x60>)
 8003336:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800333a:	801a      	strh	r2, [r3, #0]
}
 800333c:	bf00      	nop
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	0808388c 	.word	0x0808388c
 8003348:	20040030 	.word	0x20040030
 800334c:	20040032 	.word	0x20040032

08003350 <tft_set_addr_window>:

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8003350:	b590      	push	{r4, r7, lr}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	4604      	mov	r4, r0
 8003358:	4608      	mov	r0, r1
 800335a:	4611      	mov	r1, r2
 800335c:	461a      	mov	r2, r3
 800335e:	4623      	mov	r3, r4
 8003360:	80fb      	strh	r3, [r7, #6]
 8003362:	4603      	mov	r3, r0
 8003364:	80bb      	strh	r3, [r7, #4]
 8003366:	460b      	mov	r3, r1
 8003368:	807b      	strh	r3, [r7, #2]
 800336a:	4613      	mov	r3, r2
 800336c:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 800336e:	202a      	movs	r0, #42	@ 0x2a
 8003370:	f7ff ff7c 	bl	800326c <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 8003374:	88fb      	ldrh	r3, [r7, #6]
 8003376:	0a1b      	lsrs	r3, r3, #8
 8003378:	b29b      	uxth	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	733b      	strb	r3, [r7, #12]
 800337e:	88fb      	ldrh	r3, [r7, #6]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	737b      	strb	r3, [r7, #13]
 8003384:	887b      	ldrh	r3, [r7, #2]
 8003386:	0a1b      	lsrs	r3, r3, #8
 8003388:	b29b      	uxth	r3, r3
 800338a:	b2db      	uxtb	r3, r3
 800338c:	73bb      	strb	r3, [r7, #14]
 800338e:	887b      	ldrh	r3, [r7, #2]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8003394:	f107 030c 	add.w	r3, r7, #12
 8003398:	2104      	movs	r1, #4
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff ff7e 	bl	800329c <tft_write_data>

    tft_write_cmd(0x2B);
 80033a0:	202b      	movs	r0, #43	@ 0x2b
 80033a2:	f7ff ff63 	bl	800326c <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 80033a6:	88bb      	ldrh	r3, [r7, #4]
 80033a8:	0a1b      	lsrs	r3, r3, #8
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	733b      	strb	r3, [r7, #12]
 80033b0:	88bb      	ldrh	r3, [r7, #4]
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	737b      	strb	r3, [r7, #13]
 80033b6:	883b      	ldrh	r3, [r7, #0]
 80033b8:	0a1b      	lsrs	r3, r3, #8
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	73bb      	strb	r3, [r7, #14]
 80033c0:	883b      	ldrh	r3, [r7, #0]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 80033c6:	f107 030c 	add.w	r3, r7, #12
 80033ca:	2104      	movs	r1, #4
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff ff65 	bl	800329c <tft_write_data>
}
 80033d2:	bf00      	nop
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd90      	pop	{r4, r7, pc}

080033da <tft_init>:

void tft_init(void)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	af00      	add	r7, sp, #0
    tft_hw_reset();
 80033de:	f7ff ff2f 	bl	8003240 <tft_hw_reset>
    tft_write_cmd(0x11);        // SLPOUT
 80033e2:	2011      	movs	r0, #17
 80033e4:	f7ff ff42 	bl	800326c <tft_write_cmd>
    HAL_Delay(120);
 80033e8:	2078      	movs	r0, #120	@ 0x78
 80033ea:	f000 fa25 	bl	8003838 <HAL_Delay>
    tft_write_cmd(0x3A);        // COLMOD
 80033ee:	203a      	movs	r0, #58	@ 0x3a
 80033f0:	f7ff ff3c 	bl	800326c <tft_write_cmd>
    tft_write_data8(0x55);      // RGB565
 80033f4:	2055      	movs	r0, #85	@ 0x55
 80033f6:	f7ff ff6b 	bl	80032d0 <tft_write_data8>
    tft_set_rotation(3);
 80033fa:	2003      	movs	r0, #3
 80033fc:	f7ff ff76 	bl	80032ec <tft_set_rotation>
    tft_write_cmd(0x29);        // DISPON
 8003400:	2029      	movs	r0, #41	@ 0x29
 8003402:	f7ff ff33 	bl	800326c <tft_write_cmd>
    HAL_Delay(20);
 8003406:	2014      	movs	r0, #20
 8003408:	f000 fa16 	bl	8003838 <HAL_Delay>
}
 800340c:	bf00      	nop
 800340e:	bd80      	pop	{r7, pc}

08003410 <tft_fill_rect>:
    HAL_SPI_Transmit(&hspi1, two, 2, HAL_MAX_DELAY);
    tft_deselect();
}

void tft_fill_rect(int x, int y, int w, int h, uint16_t rgb565)
{
 8003410:	b590      	push	{r4, r7, lr}
 8003412:	b0ab      	sub	sp, #172	@ 0xac
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]
 800341c:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	f340 80ae 	ble.w	8003582 <tft_fill_rect+0x172>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	f340 80aa 	ble.w	8003582 <tft_fill_rect+0x172>
    if (x<0){ w+=x; x=0; } if (y<0){ h+=y; y=0; }
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2b00      	cmp	r3, #0
 8003432:	da05      	bge.n	8003440 <tft_fill_rect+0x30>
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	4413      	add	r3, r2
 800343a:	607b      	str	r3, [r7, #4]
 800343c:	2300      	movs	r3, #0
 800343e:	60fb      	str	r3, [r7, #12]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b00      	cmp	r3, #0
 8003444:	da05      	bge.n	8003452 <tft_fill_rect+0x42>
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	4413      	add	r3, r2
 800344c:	603b      	str	r3, [r7, #0]
 800344e:	2300      	movs	r3, #0
 8003450:	60bb      	str	r3, [r7, #8]
    if (x+w>tft_width)  w = tft_width  - x;
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4413      	add	r3, r2
 8003458:	4a4d      	ldr	r2, [pc, #308]	@ (8003590 <tft_fill_rect+0x180>)
 800345a:	8812      	ldrh	r2, [r2, #0]
 800345c:	4293      	cmp	r3, r2
 800345e:	dd05      	ble.n	800346c <tft_fill_rect+0x5c>
 8003460:	4b4b      	ldr	r3, [pc, #300]	@ (8003590 <tft_fill_rect+0x180>)
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	461a      	mov	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	607b      	str	r3, [r7, #4]
    if (y+h>tft_height) h = tft_height - y;
 800346c:	68ba      	ldr	r2, [r7, #8]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	4413      	add	r3, r2
 8003472:	4a48      	ldr	r2, [pc, #288]	@ (8003594 <tft_fill_rect+0x184>)
 8003474:	8812      	ldrh	r2, [r2, #0]
 8003476:	4293      	cmp	r3, r2
 8003478:	dd05      	ble.n	8003486 <tft_fill_rect+0x76>
 800347a:	4b46      	ldr	r3, [pc, #280]	@ (8003594 <tft_fill_rect+0x184>)
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	dd7c      	ble.n	8003586 <tft_fill_rect+0x176>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	dd79      	ble.n	8003586 <tft_fill_rect+0x176>

    tft_set_addr_window((uint16_t)x,(uint16_t)y,(uint16_t)(x+w-1),(uint16_t)(y+h-1));
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	b298      	uxth	r0, r3
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	b299      	uxth	r1, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	b29a      	uxth	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	4413      	add	r3, r2
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29c      	uxth	r4, r3
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	4413      	add	r3, r2
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	3b01      	subs	r3, #1
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	4622      	mov	r2, r4
 80034bc:	f7ff ff48 	bl	8003350 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 80034c0:	f7ff fea6 	bl	8003210 <tft_dc_cmd>
 80034c4:	f7ff fe8c 	bl	80031e0 <tft_select>
    uint8_t cmd = 0x2C;
 80034c8:	232c      	movs	r3, #44	@ 0x2c
 80034ca:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80034ce:	f107 0197 	add.w	r1, r7, #151	@ 0x97
 80034d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034d6:	2201      	movs	r2, #1
 80034d8:	482f      	ldr	r0, [pc, #188]	@ (8003598 <tft_fill_rect+0x188>)
 80034da:	f004 fc3e 	bl	8007d5a <HAL_SPI_Transmit>
    tft_dc_data();
 80034de:	f7ff fea3 	bl	8003228 <tft_dc_data>

    uint8_t buf[128];
    uint8_t hb = (uint8_t)(rgb565>>8), lb = (uint8_t)(rgb565 & 0xFF);
 80034e2:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 80034e6:	0a1b      	lsrs	r3, r3, #8
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80034ee:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 80034f2:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
    for (size_t i=0;i<sizeof(buf);i+=2){ buf[i]=hb; buf[i+1]=lb; }
 80034f6:	2300      	movs	r3, #0
 80034f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80034fc:	e015      	b.n	800352a <tft_fill_rect+0x11a>
 80034fe:	f107 0214 	add.w	r2, r7, #20
 8003502:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003506:	4413      	add	r3, r2
 8003508:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 800350c:	701a      	strb	r2, [r3, #0]
 800350e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003512:	3301      	adds	r3, #1
 8003514:	33a8      	adds	r3, #168	@ 0xa8
 8003516:	443b      	add	r3, r7
 8003518:	f897 209e 	ldrb.w	r2, [r7, #158]	@ 0x9e
 800351c:	f803 2c94 	strb.w	r2, [r3, #-148]
 8003520:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003524:	3302      	adds	r3, #2
 8003526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800352a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800352e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003530:	d9e5      	bls.n	80034fe <tft_fill_rect+0xee>

    uint32_t px = (uint32_t)w*(uint32_t)h;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	683a      	ldr	r2, [r7, #0]
 8003536:	fb02 f303 	mul.w	r3, r2, r3
 800353a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    while (px){
 800353e:	e019      	b.n	8003574 <tft_fill_rect+0x164>
        size_t chunk_px = px > (sizeof(buf)/2) ? (sizeof(buf)/2) : px;
 8003540:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003544:	2b40      	cmp	r3, #64	@ 0x40
 8003546:	bf28      	it	cs
 8003548:	2340      	movcs	r3, #64	@ 0x40
 800354a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        HAL_SPI_Transmit(&hspi1, buf, (uint16_t)(chunk_px*2), HAL_MAX_DELAY);
 800354e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003552:	b29b      	uxth	r3, r3
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	f107 0114 	add.w	r1, r7, #20
 800355c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003560:	480d      	ldr	r0, [pc, #52]	@ (8003598 <tft_fill_rect+0x188>)
 8003562:	f004 fbfa 	bl	8007d5a <HAL_SPI_Transmit>
        px -= chunk_px;
 8003566:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800356a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    while (px){
 8003574:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e1      	bne.n	8003540 <tft_fill_rect+0x130>
    }
    tft_deselect();
 800357c:	f7ff fe3c 	bl	80031f8 <tft_deselect>
 8003580:	e002      	b.n	8003588 <tft_fill_rect+0x178>
    if (w<=0 || h<=0) return;
 8003582:	bf00      	nop
 8003584:	e000      	b.n	8003588 <tft_fill_rect+0x178>
    if (w<=0 || h<=0) return;
 8003586:	bf00      	nop
}
 8003588:	37ac      	adds	r7, #172	@ 0xac
 800358a:	46bd      	mov	sp, r7
 800358c:	bd90      	pop	{r4, r7, pc}
 800358e:	bf00      	nop
 8003590:	20040030 	.word	0x20040030
 8003594:	20040032 	.word	0x20040032
 8003598:	200402a0 	.word	0x200402a0

0800359c <tft_blit565>:

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b090      	sub	sp, #64	@ 0x40
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
 80035a8:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f340 8099 	ble.w	80036e4 <tft_blit565+0x148>
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f340 8095 	ble.w	80036e4 <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4413      	add	r3, r2
 80035c8:	3b01      	subs	r3, #1
 80035ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	4413      	add	r3, r2
 80035d2:	3b01      	subs	r3, #1
 80035d4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 80035d6:	4b46      	ldr	r3, [pc, #280]	@ (80036f0 <tft_blit565+0x154>)
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035de:	4293      	cmp	r3, r2
 80035e0:	f280 8082 	bge.w	80036e8 <tft_blit565+0x14c>
 80035e4:	4b43      	ldr	r3, [pc, #268]	@ (80036f4 <tft_blit565+0x158>)
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	461a      	mov	r2, r3
 80035ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ec:	4293      	cmp	r3, r2
 80035ee:	da7b      	bge.n	80036e8 <tft_blit565+0x14c>
 80035f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	db78      	blt.n	80036e8 <tft_blit565+0x14c>
 80035f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	db75      	blt.n	80036e8 <tft_blit565+0x14c>

    int sx=0, sy=0;
 80035fc:	2300      	movs	r3, #0
 80035fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003600:	2300      	movs	r3, #0
 8003602:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 8003604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003606:	2b00      	cmp	r3, #0
 8003608:	da04      	bge.n	8003614 <tft_blit565+0x78>
 800360a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800360c:	425b      	negs	r3, r3
 800360e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003610:	2300      	movs	r3, #0
 8003612:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 8003614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003616:	2b00      	cmp	r3, #0
 8003618:	da04      	bge.n	8003624 <tft_blit565+0x88>
 800361a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800361c:	425b      	negs	r3, r3
 800361e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003620:	2300      	movs	r3, #0
 8003622:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 8003624:	4b32      	ldr	r3, [pc, #200]	@ (80036f0 <tft_blit565+0x154>)
 8003626:	881b      	ldrh	r3, [r3, #0]
 8003628:	461a      	mov	r2, r3
 800362a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800362c:	4293      	cmp	r3, r2
 800362e:	db03      	blt.n	8003638 <tft_blit565+0x9c>
 8003630:	4b2f      	ldr	r3, [pc, #188]	@ (80036f0 <tft_blit565+0x154>)
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	3b01      	subs	r3, #1
 8003636:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 8003638:	4b2e      	ldr	r3, [pc, #184]	@ (80036f4 <tft_blit565+0x158>)
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	461a      	mov	r2, r3
 800363e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003640:	4293      	cmp	r3, r2
 8003642:	db03      	blt.n	800364c <tft_blit565+0xb0>
 8003644:	4b2b      	ldr	r3, [pc, #172]	@ (80036f4 <tft_blit565+0x158>)
 8003646:	881b      	ldrh	r3, [r3, #0]
 8003648:	3b01      	subs	r3, #1
 800364a:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 800364c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800364e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	3301      	adds	r3, #1
 8003654:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 8003656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	3301      	adds	r3, #1
 800365e:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 8003660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003662:	b298      	uxth	r0, r3
 8003664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003666:	b299      	uxth	r1, r3
 8003668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800366a:	b29a      	uxth	r2, r3
 800366c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800366e:	b29b      	uxth	r3, r3
 8003670:	f7ff fe6e 	bl	8003350 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 8003674:	f7ff fdcc 	bl	8003210 <tft_dc_cmd>
 8003678:	f7ff fdb2 	bl	80031e0 <tft_select>
    uint8_t cmd = 0x2C;
 800367c:	232c      	movs	r3, #44	@ 0x2c
 800367e:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8003680:	f107 0113 	add.w	r1, r7, #19
 8003684:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003688:	2201      	movs	r2, #1
 800368a:	481b      	ldr	r0, [pc, #108]	@ (80036f8 <tft_blit565+0x15c>)
 800368c:	f004 fb65 	bl	8007d5a <HAL_SPI_Transmit>
    tft_dc_data();
 8003690:	f7ff fdca 	bl	8003228 <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 8003694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	fb03 f202 	mul.w	r2, r3, r2
 800369c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369e:	4413      	add	r3, r2
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036a4:	4413      	add	r3, r2
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 80036ae:	2300      	movs	r3, #0
 80036b0:	623b      	str	r3, [r7, #32]
 80036b2:	e010      	b.n	80036d6 <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036c2:	480d      	ldr	r0, [pc, #52]	@ (80036f8 <tft_blit565+0x15c>)
 80036c4:	f004 fb49 	bl	8007d5a <HAL_SPI_Transmit>
        src += stride_bytes;
 80036c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	4413      	add	r3, r2
 80036ce:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	3301      	adds	r3, #1
 80036d4:	623b      	str	r3, [r7, #32]
 80036d6:	6a3a      	ldr	r2, [r7, #32]
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	429a      	cmp	r2, r3
 80036dc:	dbea      	blt.n	80036b4 <tft_blit565+0x118>
    }
    tft_deselect();
 80036de:	f7ff fd8b 	bl	80031f8 <tft_deselect>
 80036e2:	e002      	b.n	80036ea <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 80036e4:	bf00      	nop
 80036e6:	e000      	b.n	80036ea <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 80036e8:	bf00      	nop
}
 80036ea:	3740      	adds	r7, #64	@ 0x40
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20040030 	.word	0x20040030
 80036f4:	20040032 	.word	0x20040032
 80036f8:	200402a0 	.word	0x200402a0

080036fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80036fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003734 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003700:	f7ff fd5c 	bl	80031bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003704:	480c      	ldr	r0, [pc, #48]	@ (8003738 <LoopForever+0x6>)
  ldr r1, =_edata
 8003706:	490d      	ldr	r1, [pc, #52]	@ (800373c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003708:	4a0d      	ldr	r2, [pc, #52]	@ (8003740 <LoopForever+0xe>)
  movs r3, #0
 800370a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800370c:	e002      	b.n	8003714 <LoopCopyDataInit>

0800370e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800370e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003712:	3304      	adds	r3, #4

08003714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003718:	d3f9      	bcc.n	800370e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800371a:	4a0a      	ldr	r2, [pc, #40]	@ (8003744 <LoopForever+0x12>)
  ldr r4, =_ebss
 800371c:	4c0a      	ldr	r4, [pc, #40]	@ (8003748 <LoopForever+0x16>)
  movs r3, #0
 800371e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003720:	e001      	b.n	8003726 <LoopFillZerobss>

08003722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003724:	3204      	adds	r2, #4

08003726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003728:	d3fb      	bcc.n	8003722 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800372a:	f008 ff3b 	bl	800c5a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800372e:	f7fd fb19 	bl	8000d64 <main>

08003732 <LoopForever>:

LoopForever:
    b LoopForever
 8003732:	e7fe      	b.n	8003732 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003734:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003738:	20040000 	.word	0x20040000
  ldr r1, =_edata
 800373c:	20040054 	.word	0x20040054
  ldr r2, =_sidata
 8003740:	080970b4 	.word	0x080970b4
  ldr r2, =_sbss
 8003744:	20040054 	.word	0x20040054
  ldr r4, =_ebss
 8003748:	20093cb8 	.word	0x20093cb8

0800374c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800374c:	e7fe      	b.n	800374c <CAN1_RX0_IRQHandler>

0800374e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b082      	sub	sp, #8
 8003752:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003754:	2300      	movs	r3, #0
 8003756:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003758:	2003      	movs	r0, #3
 800375a:	f001 fd2d 	bl	80051b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800375e:	2000      	movs	r0, #0
 8003760:	f000 f80e 	bl	8003780 <HAL_InitTick>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d002      	beq.n	8003770 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	71fb      	strb	r3, [r7, #7]
 800376e:	e001      	b.n	8003774 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003770:	f7ff f95a 	bl	8002a28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003774:	79fb      	ldrb	r3, [r7, #7]
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
	...

08003780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003788:	2300      	movs	r3, #0
 800378a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800378c:	4b17      	ldr	r3, [pc, #92]	@ (80037ec <HAL_InitTick+0x6c>)
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d023      	beq.n	80037dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003794:	4b16      	ldr	r3, [pc, #88]	@ (80037f0 <HAL_InitTick+0x70>)
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	4b14      	ldr	r3, [pc, #80]	@ (80037ec <HAL_InitTick+0x6c>)
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	4619      	mov	r1, r3
 800379e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80037a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037aa:	4618      	mov	r0, r3
 80037ac:	f001 fd39 	bl	8005222 <HAL_SYSTICK_Config>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10f      	bne.n	80037d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b0f      	cmp	r3, #15
 80037ba:	d809      	bhi.n	80037d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037bc:	2200      	movs	r2, #0
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037c4:	f001 fd03 	bl	80051ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80037c8:	4a0a      	ldr	r2, [pc, #40]	@ (80037f4 <HAL_InitTick+0x74>)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6013      	str	r3, [r2, #0]
 80037ce:	e007      	b.n	80037e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	73fb      	strb	r3, [r7, #15]
 80037d4:	e004      	b.n	80037e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	73fb      	strb	r3, [r7, #15]
 80037da:	e001      	b.n	80037e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20040038 	.word	0x20040038
 80037f0:	2004002c 	.word	0x2004002c
 80037f4:	20040034 	.word	0x20040034

080037f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80037fc:	4b06      	ldr	r3, [pc, #24]	@ (8003818 <HAL_IncTick+0x20>)
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	461a      	mov	r2, r3
 8003802:	4b06      	ldr	r3, [pc, #24]	@ (800381c <HAL_IncTick+0x24>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4413      	add	r3, r2
 8003808:	4a04      	ldr	r2, [pc, #16]	@ (800381c <HAL_IncTick+0x24>)
 800380a:	6013      	str	r3, [r2, #0]
}
 800380c:	bf00      	nop
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	20040038 	.word	0x20040038
 800381c:	20093c94 	.word	0x20093c94

08003820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  return uwTick;
 8003824:	4b03      	ldr	r3, [pc, #12]	@ (8003834 <HAL_GetTick+0x14>)
 8003826:	681b      	ldr	r3, [r3, #0]
}
 8003828:	4618      	mov	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	20093c94 	.word	0x20093c94

08003838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003840:	f7ff ffee 	bl	8003820 <HAL_GetTick>
 8003844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003850:	d005      	beq.n	800385e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003852:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <HAL_Delay+0x44>)
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	4413      	add	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800385e:	bf00      	nop
 8003860:	f7ff ffde 	bl	8003820 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	429a      	cmp	r2, r3
 800386e:	d8f7      	bhi.n	8003860 <HAL_Delay+0x28>
  {
  }
}
 8003870:	bf00      	nop
 8003872:	bf00      	nop
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	20040038 	.word	0x20040038

08003880 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	431a      	orrs	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	609a      	str	r2, [r3, #8]
}
 800389a:	bf00      	nop
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b083      	sub	sp, #12
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	609a      	str	r2, [r3, #8]
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80038dc:	4618      	mov	r0, r3
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
 80038f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3360      	adds	r3, #96	@ 0x60
 80038fa:	461a      	mov	r2, r3
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	4b08      	ldr	r3, [pc, #32]	@ (800392c <LL_ADC_SetOffset+0x44>)
 800390a:	4013      	ands	r3, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	430a      	orrs	r2, r1
 8003916:	4313      	orrs	r3, r2
 8003918:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003920:	bf00      	nop
 8003922:	371c      	adds	r7, #28
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	03fff000 	.word	0x03fff000

08003930 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	3360      	adds	r3, #96	@ 0x60
 800393e:	461a      	mov	r2, r3
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003950:	4618      	mov	r0, r3
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	3360      	adds	r3, #96	@ 0x60
 800396c:	461a      	mov	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4413      	add	r3, r2
 8003974:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	431a      	orrs	r2, r3
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003986:	bf00      	nop
 8003988:	371c      	adds	r7, #28
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003992:	b480      	push	{r7}
 8003994:	b083      	sub	sp, #12
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
 800399a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	615a      	str	r2, [r3, #20]
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80039cc:	2301      	movs	r3, #1
 80039ce:	e000      	b.n	80039d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80039de:	b480      	push	{r7}
 80039e0:	b087      	sub	sp, #28
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	60f8      	str	r0, [r7, #12]
 80039e6:	60b9      	str	r1, [r7, #8]
 80039e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	3330      	adds	r3, #48	@ 0x30
 80039ee:	461a      	mov	r2, r3
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	0a1b      	lsrs	r3, r3, #8
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	f003 030c 	and.w	r3, r3, #12
 80039fa:	4413      	add	r3, r2
 80039fc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	211f      	movs	r1, #31
 8003a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	401a      	ands	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	0e9b      	lsrs	r3, r3, #26
 8003a16:	f003 011f 	and.w	r1, r3, #31
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	f003 031f 	and.w	r3, r3, #31
 8003a20:	fa01 f303 	lsl.w	r3, r1, r3
 8003a24:	431a      	orrs	r2, r3
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003a2a:	bf00      	nop
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr

08003a36 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003a36:	b480      	push	{r7}
 8003a38:	b083      	sub	sp, #12
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a42:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e000      	b.n	8003a50 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	3314      	adds	r3, #20
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	0e5b      	lsrs	r3, r3, #25
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	f003 0304 	and.w	r3, r3, #4
 8003a78:	4413      	add	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	0d1b      	lsrs	r3, r3, #20
 8003a84:	f003 031f 	and.w	r3, r3, #31
 8003a88:	2107      	movs	r1, #7
 8003a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	401a      	ands	r2, r3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	0d1b      	lsrs	r3, r3, #20
 8003a96:	f003 031f 	and.w	r3, r3, #31
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003aa6:	bf00      	nop
 8003aa8:	371c      	adds	r7, #28
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
	...

08003ab4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003acc:	43db      	mvns	r3, r3
 8003ace:	401a      	ands	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f003 0318 	and.w	r3, r3, #24
 8003ad6:	4908      	ldr	r1, [pc, #32]	@ (8003af8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003ad8:	40d9      	lsrs	r1, r3
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	400b      	ands	r3, r1
 8003ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003aea:	bf00      	nop
 8003aec:	3714      	adds	r7, #20
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	0007ffff 	.word	0x0007ffff

08003afc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003b0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6093      	str	r3, [r2, #8]
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b34:	d101      	bne.n	8003b3a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003b58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b5c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b84:	d101      	bne.n	8003b8a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ba8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bac:	f043 0201 	orr.w	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003bb4:	bf00      	nop
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bd4:	f043 0202 	orr.w	r2, r3, #2
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d101      	bne.n	8003c00 <LL_ADC_IsEnabled+0x18>
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e000      	b.n	8003c02 <LL_ADC_IsEnabled+0x1a>
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b083      	sub	sp, #12
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d101      	bne.n	8003c26 <LL_ADC_IsDisableOngoing+0x18>
 8003c22:	2301      	movs	r3, #1
 8003c24:	e000      	b.n	8003c28 <LL_ADC_IsDisableOngoing+0x1a>
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c48:	f043 0204 	orr.w	r2, r3, #4
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b04      	cmp	r3, #4
 8003c6e:	d101      	bne.n	8003c74 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c70:	2301      	movs	r3, #1
 8003c72:	e000      	b.n	8003c76 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 0308 	and.w	r3, r3, #8
 8003c92:	2b08      	cmp	r3, #8
 8003c94:	d101      	bne.n	8003c9a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003c96:	2301      	movs	r3, #1
 8003c98:	e000      	b.n	8003c9c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e129      	b.n	8003f16 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d109      	bne.n	8003ce4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7fe fecd 	bl	8002a70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7ff ff19 	bl	8003b20 <LL_ADC_IsDeepPowerDownEnabled>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d004      	beq.n	8003cfe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff feff 	bl	8003afc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff ff34 	bl	8003b70 <LL_ADC_IsInternalRegulatorEnabled>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d115      	bne.n	8003d3a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7ff ff18 	bl	8003b48 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d18:	4b81      	ldr	r3, [pc, #516]	@ (8003f20 <HAL_ADC_Init+0x278>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	099b      	lsrs	r3, r3, #6
 8003d1e:	4a81      	ldr	r2, [pc, #516]	@ (8003f24 <HAL_ADC_Init+0x27c>)
 8003d20:	fba2 2303 	umull	r2, r3, r2, r3
 8003d24:	099b      	lsrs	r3, r3, #6
 8003d26:	3301      	adds	r3, #1
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d2c:	e002      	b.n	8003d34 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3b01      	subs	r3, #1
 8003d32:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f9      	bne.n	8003d2e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff ff16 	bl	8003b70 <LL_ADC_IsInternalRegulatorEnabled>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10d      	bne.n	8003d66 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4e:	f043 0210 	orr.w	r2, r3, #16
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d5a:	f043 0201 	orr.w	r2, r3, #1
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff ff76 	bl	8003c5c <LL_ADC_REG_IsConversionOngoing>
 8003d70:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d76:	f003 0310 	and.w	r3, r3, #16
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f040 80c2 	bne.w	8003f04 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f040 80be 	bne.w	8003f04 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d8c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003d90:	f043 0202 	orr.w	r2, r3, #2
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff ff23 	bl	8003be8 <LL_ADC_IsEnabled>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10b      	bne.n	8003dc0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003da8:	485f      	ldr	r0, [pc, #380]	@ (8003f28 <HAL_ADC_Init+0x280>)
 8003daa:	f7ff ff1d 	bl	8003be8 <LL_ADC_IsEnabled>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d105      	bne.n	8003dc0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	4619      	mov	r1, r3
 8003dba:	485c      	ldr	r0, [pc, #368]	@ (8003f2c <HAL_ADC_Init+0x284>)
 8003dbc:	f7ff fd60 	bl	8003880 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	7e5b      	ldrb	r3, [r3, #25]
 8003dc4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003dca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003dd0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003dd6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dde:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003de0:	4313      	orrs	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d106      	bne.n	8003dfc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df2:	3b01      	subs	r3, #1
 8003df4:	045b      	lsls	r3, r3, #17
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d009      	beq.n	8003e18 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e08:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e10:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	4b44      	ldr	r3, [pc, #272]	@ (8003f30 <HAL_ADC_Init+0x288>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	69b9      	ldr	r1, [r7, #24]
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff ff26 	bl	8003c82 <LL_ADC_INJ_IsConversionOngoing>
 8003e36:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d140      	bne.n	8003ec0 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d13d      	bne.n	8003ec0 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	7e1b      	ldrb	r3, [r3, #24]
 8003e4c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e4e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e56:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e66:	f023 0306 	bic.w	r3, r3, #6
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	6812      	ldr	r2, [r2, #0]
 8003e6e:	69b9      	ldr	r1, [r7, #24]
 8003e70:	430b      	orrs	r3, r1
 8003e72:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d118      	bne.n	8003eb0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003e88:	f023 0304 	bic.w	r3, r3, #4
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e94:	4311      	orrs	r1, r2
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003e9a:	4311      	orrs	r1, r2
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0201 	orr.w	r2, r2, #1
 8003eac:	611a      	str	r2, [r3, #16]
 8003eae:	e007      	b.n	8003ec0 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	691a      	ldr	r2, [r3, #16]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 0201 	bic.w	r2, r2, #1
 8003ebe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d10c      	bne.n	8003ee2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ece:	f023 010f 	bic.w	r1, r3, #15
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	1e5a      	subs	r2, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ee0:	e007      	b.n	8003ef2 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 020f 	bic.w	r2, r2, #15
 8003ef0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef6:	f023 0303 	bic.w	r3, r3, #3
 8003efa:	f043 0201 	orr.w	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f02:	e007      	b.n	8003f14 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f08:	f043 0210 	orr.w	r2, r3, #16
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003f14:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3720      	adds	r7, #32
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	2004002c 	.word	0x2004002c
 8003f24:	053e2d63 	.word	0x053e2d63
 8003f28:	50040000 	.word	0x50040000
 8003f2c:	50040300 	.word	0x50040300
 8003f30:	fff0c007 	.word	0xfff0c007

08003f34 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff fe8b 	bl	8003c5c <LL_ADC_REG_IsConversionOngoing>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d14f      	bne.n	8003fec <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d101      	bne.n	8003f5a <HAL_ADC_Start+0x26>
 8003f56:	2302      	movs	r3, #2
 8003f58:	e04b      	b.n	8003ff2 <HAL_ADC_Start+0xbe>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 feb4 	bl	8004cd0 <ADC_Enable>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f6c:	7bfb      	ldrb	r3, [r7, #15]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d137      	bne.n	8003fe2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f76:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f7a:	f023 0301 	bic.w	r3, r3, #1
 8003f7e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f92:	d106      	bne.n	8003fa2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f98:	f023 0206 	bic.w	r2, r3, #6
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003fa0:	e002      	b.n	8003fa8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	221c      	movs	r2, #28
 8003fae:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d007      	beq.n	8003fd6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003fce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff fe2a 	bl	8003c34 <LL_ADC_REG_StartConversion>
 8003fe0:	e006      	b.n	8003ff0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003fea:	e001      	b.n	8003ff0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003fec:	2302      	movs	r3, #2
 8003fee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b086      	sub	sp, #24
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	2b08      	cmp	r3, #8
 800400a:	d102      	bne.n	8004012 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800400c:	2308      	movs	r3, #8
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	e010      	b.n	8004034 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b00      	cmp	r3, #0
 800401e:	d007      	beq.n	8004030 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004024:	f043 0220 	orr.w	r2, r3, #32
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e06f      	b.n	8004110 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8004030:	2304      	movs	r3, #4
 8004032:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004034:	f7ff fbf4 	bl	8003820 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800403a:	e021      	b.n	8004080 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004042:	d01d      	beq.n	8004080 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004044:	f7ff fbec 	bl	8003820 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	429a      	cmp	r2, r3
 8004052:	d302      	bcc.n	800405a <HAL_ADC_PollForConversion+0x60>
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d112      	bne.n	8004080 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10b      	bne.n	8004080 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406c:	f043 0204 	orr.w	r2, r3, #4
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e047      	b.n	8004110 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	4013      	ands	r3, r2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d0d6      	beq.n	800403c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004092:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f7ff fc8a 	bl	80039b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d01c      	beq.n	80040e4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	7e5b      	ldrb	r3, [r3, #25]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d118      	bne.n	80040e4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d111      	bne.n	80040e4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d105      	bne.n	80040e4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040dc:	f043 0201 	orr.w	r2, r3, #1
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d104      	bne.n	80040fc <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2208      	movs	r2, #8
 80040f8:	601a      	str	r2, [r3, #0]
 80040fa:	e008      	b.n	800410e <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d103      	bne.n	800410e <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	220c      	movs	r2, #12
 800410c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3718      	adds	r7, #24
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004126:	4618      	mov	r0, r3
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr

08004132 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b088      	sub	sp, #32
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800413a:	2300      	movs	r3, #0
 800413c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d017      	beq.n	8004188 <HAL_ADC_IRQHandler+0x56>
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d012      	beq.n	8004188 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004166:	f003 0310 	and.w	r3, r3, #16
 800416a:	2b00      	cmp	r3, #0
 800416c:	d105      	bne.n	800417a <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004172:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 ff42 	bl	8005004 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2202      	movs	r2, #2
 8004186:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d004      	beq.n	800419c <HAL_ADC_IRQHandler+0x6a>
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	d109      	bne.n	80041b0 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d05e      	beq.n	8004264 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f003 0308 	and.w	r3, r3, #8
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d059      	beq.n	8004264 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b4:	f003 0310 	and.w	r3, r3, #16
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d105      	bne.n	80041c8 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7ff fbf3 	bl	80039b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d03e      	beq.n	8004256 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d135      	bne.n	8004256 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0308 	and.w	r3, r3, #8
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d12e      	bne.n	8004256 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff fd2d 	bl	8003c5c <LL_ADC_REG_IsConversionOngoing>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d11a      	bne.n	800423e <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 020c 	bic.w	r2, r2, #12
 8004216:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004228:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d112      	bne.n	8004256 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	659a      	str	r2, [r3, #88]	@ 0x58
 800423c:	e00b      	b.n	8004256 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004242:	f043 0210 	orr.w	r2, r3, #16
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424e:	f043 0201 	orr.w	r2, r3, #1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f91f 	bl	800449a <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	220c      	movs	r2, #12
 8004262:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	2b00      	cmp	r3, #0
 800426c:	d004      	beq.n	8004278 <HAL_ADC_IRQHandler+0x146>
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f003 0320 	and.w	r3, r3, #32
 8004274:	2b00      	cmp	r3, #0
 8004276:	d109      	bne.n	800428c <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800427e:	2b00      	cmp	r3, #0
 8004280:	d072      	beq.n	8004368 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004288:	2b00      	cmp	r3, #0
 800428a:	d06d      	beq.n	8004368 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004290:	f003 0310 	and.w	r3, r3, #16
 8004294:	2b00      	cmp	r3, #0
 8004296:	d105      	bne.n	80042a4 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800429c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff fbc4 	bl	8003a36 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80042ae:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff fb7f 	bl	80039b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80042ba:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d047      	beq.n	800435a <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d007      	beq.n	80042e4 <HAL_ADC_IRQHandler+0x1b2>
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d03f      	beq.n	800435a <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d13a      	bne.n	800435a <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ee:	2b40      	cmp	r3, #64	@ 0x40
 80042f0:	d133      	bne.n	800435a <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d12e      	bne.n	800435a <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff fcbe 	bl	8003c82 <LL_ADC_INJ_IsConversionOngoing>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d11a      	bne.n	8004342 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800431a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004320:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004330:	2b00      	cmp	r3, #0
 8004332:	d112      	bne.n	800435a <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004338:	f043 0201 	orr.w	r2, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004340:	e00b      	b.n	800435a <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004346:	f043 0210 	orr.w	r2, r3, #16
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004352:	f043 0201 	orr.w	r2, r3, #1
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fe2a 	bl	8004fb4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2260      	movs	r2, #96	@ 0x60
 8004366:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800436e:	2b00      	cmp	r3, #0
 8004370:	d011      	beq.n	8004396 <HAL_ADC_IRQHandler+0x264>
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00c      	beq.n	8004396 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004380:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 f890 	bl	80044ae <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2280      	movs	r2, #128	@ 0x80
 8004394:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800439c:	2b00      	cmp	r3, #0
 800439e:	d012      	beq.n	80043c6 <HAL_ADC_IRQHandler+0x294>
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00d      	beq.n	80043c6 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 fe10 	bl	8004fdc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043c4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d012      	beq.n	80043f6 <HAL_ADC_IRQHandler+0x2c4>
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00d      	beq.n	80043f6 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043de:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 fe02 	bl	8004ff0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043f4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d02a      	beq.n	8004456 <HAL_ADC_IRQHandler+0x324>
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	2b00      	cmp	r3, #0
 8004408:	d025      	beq.n	8004456 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800440e:	2b00      	cmp	r3, #0
 8004410:	d102      	bne.n	8004418 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8004412:	2301      	movs	r3, #1
 8004414:	61fb      	str	r3, [r7, #28]
 8004416:	e008      	b.n	800442a <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8004426:	2301      	movs	r3, #1
 8004428:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d10e      	bne.n	800444e <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004434:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004440:	f043 0202 	orr.w	r2, r3, #2
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 f83a 	bl	80044c2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2210      	movs	r2, #16
 8004454:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800445c:	2b00      	cmp	r3, #0
 800445e:	d018      	beq.n	8004492 <HAL_ADC_IRQHandler+0x360>
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004466:	2b00      	cmp	r3, #0
 8004468:	d013      	beq.n	8004492 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447a:	f043 0208 	orr.w	r2, r3, #8
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800448a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 fd9b 	bl	8004fc8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004492:	bf00      	nop
 8004494:	3720      	adds	r7, #32
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800449a:	b480      	push	{r7}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr

080044c2 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
	...

080044d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b0b6      	sub	sp, #216	@ 0xd8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044e2:	2300      	movs	r3, #0
 80044e4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80044e8:	2300      	movs	r3, #0
 80044ea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d101      	bne.n	80044fa <HAL_ADC_ConfigChannel+0x22>
 80044f6:	2302      	movs	r3, #2
 80044f8:	e3d5      	b.n	8004ca6 <HAL_ADC_ConfigChannel+0x7ce>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2201      	movs	r2, #1
 80044fe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff fba8 	bl	8003c5c <LL_ADC_REG_IsConversionOngoing>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	f040 83ba 	bne.w	8004c88 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	2b05      	cmp	r3, #5
 8004522:	d824      	bhi.n	800456e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	3b02      	subs	r3, #2
 800452a:	2b03      	cmp	r3, #3
 800452c:	d81b      	bhi.n	8004566 <HAL_ADC_ConfigChannel+0x8e>
 800452e:	a201      	add	r2, pc, #4	@ (adr r2, 8004534 <HAL_ADC_ConfigChannel+0x5c>)
 8004530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004534:	08004545 	.word	0x08004545
 8004538:	0800454d 	.word	0x0800454d
 800453c:	08004555 	.word	0x08004555
 8004540:	0800455d 	.word	0x0800455d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004544:	230c      	movs	r3, #12
 8004546:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800454a:	e010      	b.n	800456e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800454c:	2312      	movs	r3, #18
 800454e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004552:	e00c      	b.n	800456e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004554:	2318      	movs	r3, #24
 8004556:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800455a:	e008      	b.n	800456e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800455c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004560:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004564:	e003      	b.n	800456e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004566:	2306      	movs	r3, #6
 8004568:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800456c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	461a      	mov	r2, r3
 8004578:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800457c:	f7ff fa2f 	bl	80039de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f7ff fb69 	bl	8003c5c <LL_ADC_REG_IsConversionOngoing>
 800458a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4618      	mov	r0, r3
 8004594:	f7ff fb75 	bl	8003c82 <LL_ADC_INJ_IsConversionOngoing>
 8004598:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800459c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f040 81bf 	bne.w	8004924 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80045a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f040 81ba 	bne.w	8004924 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045b8:	d10f      	bne.n	80045da <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6818      	ldr	r0, [r3, #0]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2200      	movs	r2, #0
 80045c4:	4619      	mov	r1, r3
 80045c6:	f7ff fa49 	bl	8003a5c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7ff f9dd 	bl	8003992 <LL_ADC_SetSamplingTimeCommonConfig>
 80045d8:	e00e      	b.n	80045f8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6819      	ldr	r1, [r3, #0]
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	461a      	mov	r2, r3
 80045e8:	f7ff fa38 	bl	8003a5c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2100      	movs	r1, #0
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7ff f9cd 	bl	8003992 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	695a      	ldr	r2, [r3, #20]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	08db      	lsrs	r3, r3, #3
 8004604:	f003 0303 	and.w	r3, r3, #3
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2b04      	cmp	r3, #4
 8004618:	d00a      	beq.n	8004630 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6818      	ldr	r0, [r3, #0]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	6919      	ldr	r1, [r3, #16]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800462a:	f7ff f95d 	bl	80038e8 <LL_ADC_SetOffset>
 800462e:	e179      	b.n	8004924 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2100      	movs	r1, #0
 8004636:	4618      	mov	r0, r3
 8004638:	f7ff f97a 	bl	8003930 <LL_ADC_GetOffsetChannel>
 800463c:	4603      	mov	r3, r0
 800463e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10a      	bne.n	800465c <HAL_ADC_ConfigChannel+0x184>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2100      	movs	r1, #0
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff f96f 	bl	8003930 <LL_ADC_GetOffsetChannel>
 8004652:	4603      	mov	r3, r0
 8004654:	0e9b      	lsrs	r3, r3, #26
 8004656:	f003 021f 	and.w	r2, r3, #31
 800465a:	e01e      	b.n	800469a <HAL_ADC_ConfigChannel+0x1c2>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2100      	movs	r1, #0
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff f964 	bl	8003930 <LL_ADC_GetOffsetChannel>
 8004668:	4603      	mov	r3, r0
 800466a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004672:	fa93 f3a3 	rbit	r3, r3
 8004676:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800467a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800467e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004682:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800468a:	2320      	movs	r3, #32
 800468c:	e004      	b.n	8004698 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800468e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004692:	fab3 f383 	clz	r3, r3
 8004696:	b2db      	uxtb	r3, r3
 8004698:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d105      	bne.n	80046b2 <HAL_ADC_ConfigChannel+0x1da>
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	0e9b      	lsrs	r3, r3, #26
 80046ac:	f003 031f 	and.w	r3, r3, #31
 80046b0:	e018      	b.n	80046e4 <HAL_ADC_ConfigChannel+0x20c>
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046be:	fa93 f3a3 	rbit	r3, r3
 80046c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80046c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80046ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80046ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80046d6:	2320      	movs	r3, #32
 80046d8:	e004      	b.n	80046e4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80046da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80046de:	fab3 f383 	clz	r3, r3
 80046e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d106      	bne.n	80046f6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2200      	movs	r2, #0
 80046ee:	2100      	movs	r1, #0
 80046f0:	4618      	mov	r0, r3
 80046f2:	f7ff f933 	bl	800395c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2101      	movs	r1, #1
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7ff f917 	bl	8003930 <LL_ADC_GetOffsetChannel>
 8004702:	4603      	mov	r3, r0
 8004704:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10a      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x24a>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2101      	movs	r1, #1
 8004712:	4618      	mov	r0, r3
 8004714:	f7ff f90c 	bl	8003930 <LL_ADC_GetOffsetChannel>
 8004718:	4603      	mov	r3, r0
 800471a:	0e9b      	lsrs	r3, r3, #26
 800471c:	f003 021f 	and.w	r2, r3, #31
 8004720:	e01e      	b.n	8004760 <HAL_ADC_ConfigChannel+0x288>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2101      	movs	r1, #1
 8004728:	4618      	mov	r0, r3
 800472a:	f7ff f901 	bl	8003930 <LL_ADC_GetOffsetChannel>
 800472e:	4603      	mov	r3, r0
 8004730:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004734:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004738:	fa93 f3a3 	rbit	r3, r3
 800473c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004740:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004744:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004748:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8004750:	2320      	movs	r3, #32
 8004752:	e004      	b.n	800475e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004754:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004758:	fab3 f383 	clz	r3, r3
 800475c:	b2db      	uxtb	r3, r3
 800475e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004768:	2b00      	cmp	r3, #0
 800476a:	d105      	bne.n	8004778 <HAL_ADC_ConfigChannel+0x2a0>
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	0e9b      	lsrs	r3, r3, #26
 8004772:	f003 031f 	and.w	r3, r3, #31
 8004776:	e018      	b.n	80047aa <HAL_ADC_ConfigChannel+0x2d2>
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004780:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004784:	fa93 f3a3 	rbit	r3, r3
 8004788:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800478c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004790:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004794:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800479c:	2320      	movs	r3, #32
 800479e:	e004      	b.n	80047aa <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80047a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047a4:	fab3 f383 	clz	r3, r3
 80047a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d106      	bne.n	80047bc <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2200      	movs	r2, #0
 80047b4:	2101      	movs	r1, #1
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7ff f8d0 	bl	800395c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2102      	movs	r1, #2
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff f8b4 	bl	8003930 <LL_ADC_GetOffsetChannel>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10a      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x310>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2102      	movs	r1, #2
 80047d8:	4618      	mov	r0, r3
 80047da:	f7ff f8a9 	bl	8003930 <LL_ADC_GetOffsetChannel>
 80047de:	4603      	mov	r3, r0
 80047e0:	0e9b      	lsrs	r3, r3, #26
 80047e2:	f003 021f 	and.w	r2, r3, #31
 80047e6:	e01e      	b.n	8004826 <HAL_ADC_ConfigChannel+0x34e>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2102      	movs	r1, #2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7ff f89e 	bl	8003930 <LL_ADC_GetOffsetChannel>
 80047f4:	4603      	mov	r3, r0
 80047f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80047fe:	fa93 f3a3 	rbit	r3, r3
 8004802:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004806:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800480a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800480e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8004816:	2320      	movs	r3, #32
 8004818:	e004      	b.n	8004824 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800481a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800481e:	fab3 f383 	clz	r3, r3
 8004822:	b2db      	uxtb	r3, r3
 8004824:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800482e:	2b00      	cmp	r3, #0
 8004830:	d105      	bne.n	800483e <HAL_ADC_ConfigChannel+0x366>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	0e9b      	lsrs	r3, r3, #26
 8004838:	f003 031f 	and.w	r3, r3, #31
 800483c:	e014      	b.n	8004868 <HAL_ADC_ConfigChannel+0x390>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004844:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004846:	fa93 f3a3 	rbit	r3, r3
 800484a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800484c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800484e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004852:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800485a:	2320      	movs	r3, #32
 800485c:	e004      	b.n	8004868 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800485e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004862:	fab3 f383 	clz	r3, r3
 8004866:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004868:	429a      	cmp	r2, r3
 800486a:	d106      	bne.n	800487a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2200      	movs	r2, #0
 8004872:	2102      	movs	r1, #2
 8004874:	4618      	mov	r0, r3
 8004876:	f7ff f871 	bl	800395c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2103      	movs	r1, #3
 8004880:	4618      	mov	r0, r3
 8004882:	f7ff f855 	bl	8003930 <LL_ADC_GetOffsetChannel>
 8004886:	4603      	mov	r3, r0
 8004888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10a      	bne.n	80048a6 <HAL_ADC_ConfigChannel+0x3ce>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2103      	movs	r1, #3
 8004896:	4618      	mov	r0, r3
 8004898:	f7ff f84a 	bl	8003930 <LL_ADC_GetOffsetChannel>
 800489c:	4603      	mov	r3, r0
 800489e:	0e9b      	lsrs	r3, r3, #26
 80048a0:	f003 021f 	and.w	r2, r3, #31
 80048a4:	e017      	b.n	80048d6 <HAL_ADC_ConfigChannel+0x3fe>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2103      	movs	r1, #3
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff f83f 	bl	8003930 <LL_ADC_GetOffsetChannel>
 80048b2:	4603      	mov	r3, r0
 80048b4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80048b8:	fa93 f3a3 	rbit	r3, r3
 80048bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80048be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048c0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80048c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80048c8:	2320      	movs	r3, #32
 80048ca:	e003      	b.n	80048d4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80048cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048ce:	fab3 f383 	clz	r3, r3
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d105      	bne.n	80048ee <HAL_ADC_ConfigChannel+0x416>
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	0e9b      	lsrs	r3, r3, #26
 80048e8:	f003 031f 	and.w	r3, r3, #31
 80048ec:	e011      	b.n	8004912 <HAL_ADC_ConfigChannel+0x43a>
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80048f6:	fa93 f3a3 	rbit	r3, r3
 80048fa:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80048fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048fe:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004900:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8004906:	2320      	movs	r3, #32
 8004908:	e003      	b.n	8004912 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800490a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800490c:	fab3 f383 	clz	r3, r3
 8004910:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004912:	429a      	cmp	r2, r3
 8004914:	d106      	bne.n	8004924 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2200      	movs	r2, #0
 800491c:	2103      	movs	r1, #3
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff f81c 	bl	800395c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4618      	mov	r0, r3
 800492a:	f7ff f95d 	bl	8003be8 <LL_ADC_IsEnabled>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	f040 813f 	bne.w	8004bb4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6818      	ldr	r0, [r3, #0]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	6819      	ldr	r1, [r3, #0]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	461a      	mov	r2, r3
 8004944:	f7ff f8b6 	bl	8003ab4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	4a8e      	ldr	r2, [pc, #568]	@ (8004b88 <HAL_ADC_ConfigChannel+0x6b0>)
 800494e:	4293      	cmp	r3, r2
 8004950:	f040 8130 	bne.w	8004bb4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10b      	bne.n	800497c <HAL_ADC_ConfigChannel+0x4a4>
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	0e9b      	lsrs	r3, r3, #26
 800496a:	3301      	adds	r3, #1
 800496c:	f003 031f 	and.w	r3, r3, #31
 8004970:	2b09      	cmp	r3, #9
 8004972:	bf94      	ite	ls
 8004974:	2301      	movls	r3, #1
 8004976:	2300      	movhi	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	e019      	b.n	80049b0 <HAL_ADC_ConfigChannel+0x4d8>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004982:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004984:	fa93 f3a3 	rbit	r3, r3
 8004988:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800498a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800498c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800498e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8004994:	2320      	movs	r3, #32
 8004996:	e003      	b.n	80049a0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004998:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800499a:	fab3 f383 	clz	r3, r3
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	3301      	adds	r3, #1
 80049a2:	f003 031f 	and.w	r3, r3, #31
 80049a6:	2b09      	cmp	r3, #9
 80049a8:	bf94      	ite	ls
 80049aa:	2301      	movls	r3, #1
 80049ac:	2300      	movhi	r3, #0
 80049ae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d079      	beq.n	8004aa8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d107      	bne.n	80049d0 <HAL_ADC_ConfigChannel+0x4f8>
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	0e9b      	lsrs	r3, r3, #26
 80049c6:	3301      	adds	r3, #1
 80049c8:	069b      	lsls	r3, r3, #26
 80049ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049ce:	e015      	b.n	80049fc <HAL_ADC_ConfigChannel+0x524>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049d8:	fa93 f3a3 	rbit	r3, r3
 80049dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80049de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049e0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80049e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80049e8:	2320      	movs	r3, #32
 80049ea:	e003      	b.n	80049f4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80049ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049ee:	fab3 f383 	clz	r3, r3
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	3301      	adds	r3, #1
 80049f6:	069b      	lsls	r3, r3, #26
 80049f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d109      	bne.n	8004a1c <HAL_ADC_ConfigChannel+0x544>
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	0e9b      	lsrs	r3, r3, #26
 8004a0e:	3301      	adds	r3, #1
 8004a10:	f003 031f 	and.w	r3, r3, #31
 8004a14:	2101      	movs	r1, #1
 8004a16:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1a:	e017      	b.n	8004a4c <HAL_ADC_ConfigChannel+0x574>
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a24:	fa93 f3a3 	rbit	r3, r3
 8004a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a2c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d101      	bne.n	8004a38 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8004a34:	2320      	movs	r3, #32
 8004a36:	e003      	b.n	8004a40 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004a38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a3a:	fab3 f383 	clz	r3, r3
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	3301      	adds	r3, #1
 8004a42:	f003 031f 	and.w	r3, r3, #31
 8004a46:	2101      	movs	r1, #1
 8004a48:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4c:	ea42 0103 	orr.w	r1, r2, r3
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10a      	bne.n	8004a72 <HAL_ADC_ConfigChannel+0x59a>
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	0e9b      	lsrs	r3, r3, #26
 8004a62:	3301      	adds	r3, #1
 8004a64:	f003 021f 	and.w	r2, r3, #31
 8004a68:	4613      	mov	r3, r2
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	4413      	add	r3, r2
 8004a6e:	051b      	lsls	r3, r3, #20
 8004a70:	e018      	b.n	8004aa4 <HAL_ADC_ConfigChannel+0x5cc>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a7a:	fa93 f3a3 	rbit	r3, r3
 8004a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a82:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8004a8a:	2320      	movs	r3, #32
 8004a8c:	e003      	b.n	8004a96 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8004a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a90:	fab3 f383 	clz	r3, r3
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	3301      	adds	r3, #1
 8004a98:	f003 021f 	and.w	r2, r3, #31
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	005b      	lsls	r3, r3, #1
 8004aa0:	4413      	add	r3, r2
 8004aa2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004aa4:	430b      	orrs	r3, r1
 8004aa6:	e080      	b.n	8004baa <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d107      	bne.n	8004ac4 <HAL_ADC_ConfigChannel+0x5ec>
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	0e9b      	lsrs	r3, r3, #26
 8004aba:	3301      	adds	r3, #1
 8004abc:	069b      	lsls	r3, r3, #26
 8004abe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004ac2:	e015      	b.n	8004af0 <HAL_ADC_ConfigChannel+0x618>
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004acc:	fa93 f3a3 	rbit	r3, r3
 8004ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d101      	bne.n	8004ae0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8004adc:	2320      	movs	r3, #32
 8004ade:	e003      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8004ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ae2:	fab3 f383 	clz	r3, r3
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	3301      	adds	r3, #1
 8004aea:	069b      	lsls	r3, r3, #26
 8004aec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d109      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x638>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	0e9b      	lsrs	r3, r3, #26
 8004b02:	3301      	adds	r3, #1
 8004b04:	f003 031f 	and.w	r3, r3, #31
 8004b08:	2101      	movs	r1, #1
 8004b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0e:	e017      	b.n	8004b40 <HAL_ADC_ConfigChannel+0x668>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	fa93 f3a3 	rbit	r3, r3
 8004b1c:	61bb      	str	r3, [r7, #24]
  return result;
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004b28:	2320      	movs	r3, #32
 8004b2a:	e003      	b.n	8004b34 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004b2c:	6a3b      	ldr	r3, [r7, #32]
 8004b2e:	fab3 f383 	clz	r3, r3
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	3301      	adds	r3, #1
 8004b36:	f003 031f 	and.w	r3, r3, #31
 8004b3a:	2101      	movs	r1, #1
 8004b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b40:	ea42 0103 	orr.w	r1, r2, r3
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d10d      	bne.n	8004b6c <HAL_ADC_ConfigChannel+0x694>
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	0e9b      	lsrs	r3, r3, #26
 8004b56:	3301      	adds	r3, #1
 8004b58:	f003 021f 	and.w	r2, r3, #31
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	4413      	add	r3, r2
 8004b62:	3b1e      	subs	r3, #30
 8004b64:	051b      	lsls	r3, r3, #20
 8004b66:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004b6a:	e01d      	b.n	8004ba8 <HAL_ADC_ConfigChannel+0x6d0>
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	fa93 f3a3 	rbit	r3, r3
 8004b78:	60fb      	str	r3, [r7, #12]
  return result;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d103      	bne.n	8004b8c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004b84:	2320      	movs	r3, #32
 8004b86:	e005      	b.n	8004b94 <HAL_ADC_ConfigChannel+0x6bc>
 8004b88:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	fab3 f383 	clz	r3, r3
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	3301      	adds	r3, #1
 8004b96:	f003 021f 	and.w	r2, r3, #31
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	4413      	add	r3, r2
 8004ba0:	3b1e      	subs	r3, #30
 8004ba2:	051b      	lsls	r3, r3, #20
 8004ba4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ba8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bae:	4619      	mov	r1, r3
 8004bb0:	f7fe ff54 	bl	8003a5c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	4b3d      	ldr	r3, [pc, #244]	@ (8004cb0 <HAL_ADC_ConfigChannel+0x7d8>)
 8004bba:	4013      	ands	r3, r2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d06c      	beq.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004bc0:	483c      	ldr	r0, [pc, #240]	@ (8004cb4 <HAL_ADC_ConfigChannel+0x7dc>)
 8004bc2:	f7fe fe83 	bl	80038cc <LL_ADC_GetCommonPathInternalCh>
 8004bc6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a3a      	ldr	r2, [pc, #232]	@ (8004cb8 <HAL_ADC_ConfigChannel+0x7e0>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d127      	bne.n	8004c24 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004bd4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004bd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d121      	bne.n	8004c24 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a35      	ldr	r2, [pc, #212]	@ (8004cbc <HAL_ADC_ConfigChannel+0x7e4>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d157      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004bee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	482f      	ldr	r0, [pc, #188]	@ (8004cb4 <HAL_ADC_ConfigChannel+0x7dc>)
 8004bf6:	f7fe fe56 	bl	80038a6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004bfa:	4b31      	ldr	r3, [pc, #196]	@ (8004cc0 <HAL_ADC_ConfigChannel+0x7e8>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	099b      	lsrs	r3, r3, #6
 8004c00:	4a30      	ldr	r2, [pc, #192]	@ (8004cc4 <HAL_ADC_ConfigChannel+0x7ec>)
 8004c02:	fba2 2303 	umull	r2, r3, r2, r3
 8004c06:	099b      	lsrs	r3, r3, #6
 8004c08:	1c5a      	adds	r2, r3, #1
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	005b      	lsls	r3, r3, #1
 8004c0e:	4413      	add	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004c14:	e002      	b.n	8004c1c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f9      	bne.n	8004c16 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c22:	e03a      	b.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a27      	ldr	r2, [pc, #156]	@ (8004cc8 <HAL_ADC_ConfigChannel+0x7f0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d113      	bne.n	8004c56 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004c2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10d      	bne.n	8004c56 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a1f      	ldr	r2, [pc, #124]	@ (8004cbc <HAL_ADC_ConfigChannel+0x7e4>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d12a      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4819      	ldr	r0, [pc, #100]	@ (8004cb4 <HAL_ADC_ConfigChannel+0x7dc>)
 8004c50:	f7fe fe29 	bl	80038a6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c54:	e021      	b.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ccc <HAL_ADC_ConfigChannel+0x7f4>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d11c      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004c60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d116      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a12      	ldr	r2, [pc, #72]	@ (8004cbc <HAL_ADC_ConfigChannel+0x7e4>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d111      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c7a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c7e:	4619      	mov	r1, r3
 8004c80:	480c      	ldr	r0, [pc, #48]	@ (8004cb4 <HAL_ADC_ConfigChannel+0x7dc>)
 8004c82:	f7fe fe10 	bl	80038a6 <LL_ADC_SetCommonPathInternalCh>
 8004c86:	e008      	b.n	8004c9a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8c:	f043 0220 	orr.w	r2, r3, #32
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004ca2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	37d8      	adds	r7, #216	@ 0xd8
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	80080000 	.word	0x80080000
 8004cb4:	50040300 	.word	0x50040300
 8004cb8:	c7520000 	.word	0xc7520000
 8004cbc:	50040000 	.word	0x50040000
 8004cc0:	2004002c 	.word	0x2004002c
 8004cc4:	053e2d63 	.word	0x053e2d63
 8004cc8:	cb840000 	.word	0xcb840000
 8004ccc:	80000001 	.word	0x80000001

08004cd0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7fe ff81 	bl	8003be8 <LL_ADC_IsEnabled>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d169      	bne.n	8004dc0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	689a      	ldr	r2, [r3, #8]
 8004cf2:	4b36      	ldr	r3, [pc, #216]	@ (8004dcc <ADC_Enable+0xfc>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00d      	beq.n	8004d16 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cfe:	f043 0210 	orr.w	r2, r3, #16
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d0a:	f043 0201 	orr.w	r2, r3, #1
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e055      	b.n	8004dc2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe ff3c 	bl	8003b98 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004d20:	482b      	ldr	r0, [pc, #172]	@ (8004dd0 <ADC_Enable+0x100>)
 8004d22:	f7fe fdd3 	bl	80038cc <LL_ADC_GetCommonPathInternalCh>
 8004d26:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004d28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d013      	beq.n	8004d58 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d30:	4b28      	ldr	r3, [pc, #160]	@ (8004dd4 <ADC_Enable+0x104>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	099b      	lsrs	r3, r3, #6
 8004d36:	4a28      	ldr	r2, [pc, #160]	@ (8004dd8 <ADC_Enable+0x108>)
 8004d38:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3c:	099b      	lsrs	r3, r3, #6
 8004d3e:	1c5a      	adds	r2, r3, #1
 8004d40:	4613      	mov	r3, r2
 8004d42:	005b      	lsls	r3, r3, #1
 8004d44:	4413      	add	r3, r2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004d4a:	e002      	b.n	8004d52 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1f9      	bne.n	8004d4c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004d58:	f7fe fd62 	bl	8003820 <HAL_GetTick>
 8004d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d5e:	e028      	b.n	8004db2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fe ff3f 	bl	8003be8 <LL_ADC_IsEnabled>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d104      	bne.n	8004d7a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7fe ff0f 	bl	8003b98 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d7a:	f7fe fd51 	bl	8003820 <HAL_GetTick>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	1ad3      	subs	r3, r2, r3
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d914      	bls.n	8004db2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d00d      	beq.n	8004db2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9a:	f043 0210 	orr.w	r2, r3, #16
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da6:	f043 0201 	orr.w	r2, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e007      	b.n	8004dc2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d1cf      	bne.n	8004d60 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	8000003f 	.word	0x8000003f
 8004dd0:	50040300 	.word	0x50040300
 8004dd4:	2004002c 	.word	0x2004002c
 8004dd8:	053e2d63 	.word	0x053e2d63

08004ddc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7fe ff10 	bl	8003c0e <LL_ADC_IsDisableOngoing>
 8004dee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7fe fef7 	bl	8003be8 <LL_ADC_IsEnabled>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d047      	beq.n	8004e90 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d144      	bne.n	8004e90 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f003 030d 	and.w	r3, r3, #13
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d10c      	bne.n	8004e2e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7fe fed1 	bl	8003bc0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2203      	movs	r2, #3
 8004e24:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004e26:	f7fe fcfb 	bl	8003820 <HAL_GetTick>
 8004e2a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e2c:	e029      	b.n	8004e82 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e32:	f043 0210 	orr.w	r2, r3, #16
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e3e:	f043 0201 	orr.w	r2, r3, #1
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e023      	b.n	8004e92 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e4a:	f7fe fce9 	bl	8003820 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d914      	bls.n	8004e82 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00d      	beq.n	8004e82 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e6a:	f043 0210 	orr.w	r2, r3, #16
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e76:	f043 0201 	orr.w	r2, r3, #1
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e007      	b.n	8004e92 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1dc      	bne.n	8004e4a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}

08004e9a <LL_ADC_StartCalibration>:
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b083      	sub	sp, #12
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
 8004ea2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004eac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	609a      	str	r2, [r3, #8]
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <LL_ADC_IsCalibrationOnGoing>:
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004edc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ee0:	d101      	bne.n	8004ee6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_ADCEx_Calibration_Start+0x1c>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e04d      	b.n	8004fac <HAL_ADCEx_Calibration_Start+0xb8>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f7ff ff5f 	bl	8004ddc <ADC_Disable>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004f22:	7bfb      	ldrb	r3, [r7, #15]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d136      	bne.n	8004f96 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f2c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004f30:	f023 0302 	bic.w	r3, r3, #2
 8004f34:	f043 0202 	orr.w	r2, r3, #2
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6839      	ldr	r1, [r7, #0]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff ffa9 	bl	8004e9a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f48:	e014      	b.n	8004f74 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004f56:	d30d      	bcc.n	8004f74 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5c:	f023 0312 	bic.w	r3, r3, #18
 8004f60:	f043 0210 	orr.w	r2, r3, #16
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e01b      	b.n	8004fac <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff ffa7 	bl	8004ecc <LL_ADC_IsCalibrationOnGoing>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1e2      	bne.n	8004f4a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f88:	f023 0303 	bic.w	r3, r3, #3
 8004f8c:	f043 0201 	orr.w	r2, r3, #1
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f94:	e005      	b.n	8004fa2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f9a:	f043 0210 	orr.w	r2, r3, #16
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004fd0:	bf00      	nop
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004fe4:	bf00      	nop
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f003 0307 	and.w	r3, r3, #7
 8005026:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005028:	4b0c      	ldr	r3, [pc, #48]	@ (800505c <__NVIC_SetPriorityGrouping+0x44>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005034:	4013      	ands	r3, r2
 8005036:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005040:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005044:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005048:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800504a:	4a04      	ldr	r2, [pc, #16]	@ (800505c <__NVIC_SetPriorityGrouping+0x44>)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	60d3      	str	r3, [r2, #12]
}
 8005050:	bf00      	nop
 8005052:	3714      	adds	r7, #20
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr
 800505c:	e000ed00 	.word	0xe000ed00

08005060 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005064:	4b04      	ldr	r3, [pc, #16]	@ (8005078 <__NVIC_GetPriorityGrouping+0x18>)
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	0a1b      	lsrs	r3, r3, #8
 800506a:	f003 0307 	and.w	r3, r3, #7
}
 800506e:	4618      	mov	r0, r3
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr
 8005078:	e000ed00 	.word	0xe000ed00

0800507c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	4603      	mov	r3, r0
 8005084:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508a:	2b00      	cmp	r3, #0
 800508c:	db0b      	blt.n	80050a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	f003 021f 	and.w	r2, r3, #31
 8005094:	4907      	ldr	r1, [pc, #28]	@ (80050b4 <__NVIC_EnableIRQ+0x38>)
 8005096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	2001      	movs	r0, #1
 800509e:	fa00 f202 	lsl.w	r2, r0, r2
 80050a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80050a6:	bf00      	nop
 80050a8:	370c      	adds	r7, #12
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	e000e100 	.word	0xe000e100

080050b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	6039      	str	r1, [r7, #0]
 80050c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	db0a      	blt.n	80050e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	b2da      	uxtb	r2, r3
 80050d0:	490c      	ldr	r1, [pc, #48]	@ (8005104 <__NVIC_SetPriority+0x4c>)
 80050d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050d6:	0112      	lsls	r2, r2, #4
 80050d8:	b2d2      	uxtb	r2, r2
 80050da:	440b      	add	r3, r1
 80050dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050e0:	e00a      	b.n	80050f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	4908      	ldr	r1, [pc, #32]	@ (8005108 <__NVIC_SetPriority+0x50>)
 80050e8:	79fb      	ldrb	r3, [r7, #7]
 80050ea:	f003 030f 	and.w	r3, r3, #15
 80050ee:	3b04      	subs	r3, #4
 80050f0:	0112      	lsls	r2, r2, #4
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	440b      	add	r3, r1
 80050f6:	761a      	strb	r2, [r3, #24]
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	e000e100 	.word	0xe000e100
 8005108:	e000ed00 	.word	0xe000ed00

0800510c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800510c:	b480      	push	{r7}
 800510e:	b089      	sub	sp, #36	@ 0x24
 8005110:	af00      	add	r7, sp, #0
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f003 0307 	and.w	r3, r3, #7
 800511e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	f1c3 0307 	rsb	r3, r3, #7
 8005126:	2b04      	cmp	r3, #4
 8005128:	bf28      	it	cs
 800512a:	2304      	movcs	r3, #4
 800512c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	3304      	adds	r3, #4
 8005132:	2b06      	cmp	r3, #6
 8005134:	d902      	bls.n	800513c <NVIC_EncodePriority+0x30>
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	3b03      	subs	r3, #3
 800513a:	e000      	b.n	800513e <NVIC_EncodePriority+0x32>
 800513c:	2300      	movs	r3, #0
 800513e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005140:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	fa02 f303 	lsl.w	r3, r2, r3
 800514a:	43da      	mvns	r2, r3
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	401a      	ands	r2, r3
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005154:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	fa01 f303 	lsl.w	r3, r1, r3
 800515e:	43d9      	mvns	r1, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005164:	4313      	orrs	r3, r2
         );
}
 8005166:	4618      	mov	r0, r3
 8005168:	3724      	adds	r7, #36	@ 0x24
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
	...

08005174 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	3b01      	subs	r3, #1
 8005180:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005184:	d301      	bcc.n	800518a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005186:	2301      	movs	r3, #1
 8005188:	e00f      	b.n	80051aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800518a:	4a0a      	ldr	r2, [pc, #40]	@ (80051b4 <SysTick_Config+0x40>)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	3b01      	subs	r3, #1
 8005190:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005192:	210f      	movs	r1, #15
 8005194:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005198:	f7ff ff8e 	bl	80050b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800519c:	4b05      	ldr	r3, [pc, #20]	@ (80051b4 <SysTick_Config+0x40>)
 800519e:	2200      	movs	r2, #0
 80051a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051a2:	4b04      	ldr	r3, [pc, #16]	@ (80051b4 <SysTick_Config+0x40>)
 80051a4:	2207      	movs	r2, #7
 80051a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	e000e010 	.word	0xe000e010

080051b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f7ff ff29 	bl	8005018 <__NVIC_SetPriorityGrouping>
}
 80051c6:	bf00      	nop
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b086      	sub	sp, #24
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	4603      	mov	r3, r0
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
 80051da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80051dc:	2300      	movs	r3, #0
 80051de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80051e0:	f7ff ff3e 	bl	8005060 <__NVIC_GetPriorityGrouping>
 80051e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	6978      	ldr	r0, [r7, #20]
 80051ec:	f7ff ff8e 	bl	800510c <NVIC_EncodePriority>
 80051f0:	4602      	mov	r2, r0
 80051f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051f6:	4611      	mov	r1, r2
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7ff ff5d 	bl	80050b8 <__NVIC_SetPriority>
}
 80051fe:	bf00      	nop
 8005200:	3718      	adds	r7, #24
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b082      	sub	sp, #8
 800520a:	af00      	add	r7, sp, #0
 800520c:	4603      	mov	r3, r0
 800520e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff ff31 	bl	800507c <__NVIC_EnableIRQ>
}
 800521a:	bf00      	nop
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b082      	sub	sp, #8
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f7ff ffa2 	bl	8005174 <SysTick_Config>
 8005230:	4603      	mov	r3, r0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3708      	adds	r7, #8
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b082      	sub	sp, #8
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e014      	b.n	8005276 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	791b      	ldrb	r3, [r3, #4]
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d105      	bne.n	8005262 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7fd fce1 	bl	8002c24 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2202      	movs	r2, #2
 8005266:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
	...

08005280 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
 800528c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800528e:	2300      	movs	r3, #0
 8005290:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	795b      	ldrb	r3, [r3, #5]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d101      	bne.n	800529e <HAL_DAC_Start_DMA+0x1e>
 800529a:	2302      	movs	r3, #2
 800529c:	e0ab      	b.n	80053f6 <HAL_DAC_Start_DMA+0x176>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2201      	movs	r2, #1
 80052a2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2202      	movs	r2, #2
 80052a8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d12f      	bne.n	8005310 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	4a52      	ldr	r2, [pc, #328]	@ (8005400 <HAL_DAC_Start_DMA+0x180>)
 80052b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	4a51      	ldr	r2, [pc, #324]	@ (8005404 <HAL_DAC_Start_DMA+0x184>)
 80052be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	4a50      	ldr	r2, [pc, #320]	@ (8005408 <HAL_DAC_Start_DMA+0x188>)
 80052c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80052d6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80052d8:	6a3b      	ldr	r3, [r7, #32]
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d013      	beq.n	8005306 <HAL_DAC_Start_DMA+0x86>
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d845      	bhi.n	8005370 <HAL_DAC_Start_DMA+0xf0>
 80052e4:	6a3b      	ldr	r3, [r7, #32]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_DAC_Start_DMA+0x72>
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	2b04      	cmp	r3, #4
 80052ee:	d005      	beq.n	80052fc <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80052f0:	e03e      	b.n	8005370 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3308      	adds	r3, #8
 80052f8:	613b      	str	r3, [r7, #16]
        break;
 80052fa:	e03c      	b.n	8005376 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	330c      	adds	r3, #12
 8005302:	613b      	str	r3, [r7, #16]
        break;
 8005304:	e037      	b.n	8005376 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	3310      	adds	r3, #16
 800530c:	613b      	str	r3, [r7, #16]
        break;
 800530e:	e032      	b.n	8005376 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	4a3d      	ldr	r2, [pc, #244]	@ (800540c <HAL_DAC_Start_DMA+0x18c>)
 8005316:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	4a3c      	ldr	r2, [pc, #240]	@ (8005410 <HAL_DAC_Start_DMA+0x190>)
 800531e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	4a3b      	ldr	r2, [pc, #236]	@ (8005414 <HAL_DAC_Start_DMA+0x194>)
 8005326:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005336:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	2b08      	cmp	r3, #8
 800533c:	d013      	beq.n	8005366 <HAL_DAC_Start_DMA+0xe6>
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	2b08      	cmp	r3, #8
 8005342:	d817      	bhi.n	8005374 <HAL_DAC_Start_DMA+0xf4>
 8005344:	6a3b      	ldr	r3, [r7, #32]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d003      	beq.n	8005352 <HAL_DAC_Start_DMA+0xd2>
 800534a:	6a3b      	ldr	r3, [r7, #32]
 800534c:	2b04      	cmp	r3, #4
 800534e:	d005      	beq.n	800535c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8005350:	e010      	b.n	8005374 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	3314      	adds	r3, #20
 8005358:	613b      	str	r3, [r7, #16]
        break;
 800535a:	e00c      	b.n	8005376 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3318      	adds	r3, #24
 8005362:	613b      	str	r3, [r7, #16]
        break;
 8005364:	e007      	b.n	8005376 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	331c      	adds	r3, #28
 800536c:	613b      	str	r3, [r7, #16]
        break;
 800536e:	e002      	b.n	8005376 <HAL_DAC_Start_DMA+0xf6>
        break;
 8005370:	bf00      	nop
 8005372:	e000      	b.n	8005376 <HAL_DAC_Start_DMA+0xf6>
        break;
 8005374:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d111      	bne.n	80053a0 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800538a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6898      	ldr	r0, [r3, #8]
 8005390:	6879      	ldr	r1, [r7, #4]
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	f000 fb0d 	bl	80059b4 <HAL_DMA_Start_IT>
 800539a:	4603      	mov	r3, r0
 800539c:	75fb      	strb	r3, [r7, #23]
 800539e:	e010      	b.n	80053c2 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80053ae:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	68d8      	ldr	r0, [r3, #12]
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	f000 fafb 	bl	80059b4 <HAL_DMA_Start_IT>
 80053be:	4603      	mov	r3, r0
 80053c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80053c8:	7dfb      	ldrb	r3, [r7, #23]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10c      	bne.n	80053e8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6819      	ldr	r1, [r3, #0]
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	f003 0310 	and.w	r3, r3, #16
 80053da:	2201      	movs	r2, #1
 80053dc:	409a      	lsls	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	e005      	b.n	80053f4 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	f043 0204 	orr.w	r2, r3, #4
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80053f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	08005751 	.word	0x08005751
 8005404:	08005773 	.word	0x08005773
 8005408:	0800578f 	.word	0x0800578f
 800540c:	080057f9 	.word	0x080057f9
 8005410:	0800581b 	.word	0x0800581b
 8005414:	08005837 	.word	0x08005837

08005418 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6819      	ldr	r1, [r3, #0]
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	f003 0310 	and.w	r3, r3, #16
 800542e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	43da      	mvns	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	400a      	ands	r2, r1
 800543e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6819      	ldr	r1, [r3, #0]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	f003 0310 	and.w	r3, r3, #16
 800544c:	2201      	movs	r2, #1
 800544e:	fa02 f303 	lsl.w	r3, r2, r3
 8005452:	43da      	mvns	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	400a      	ands	r2, r1
 800545a:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10d      	bne.n	800547e <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	4618      	mov	r0, r3
 8005468:	f000 fb1f 	bl	8005aaa <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800547a:	601a      	str	r2, [r3, #0]
 800547c:	e00c      	b.n	8005498 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	4618      	mov	r0, r3
 8005484:	f000 fb11 	bl	8005aaa <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8005496:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
	...

080054b8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b088      	sub	sp, #32
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80054c4:	2300      	movs	r3, #0
 80054c6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	795b      	ldrb	r3, [r3, #5]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d101      	bne.n	80054d4 <HAL_DAC_ConfigChannel+0x1c>
 80054d0:	2302      	movs	r3, #2
 80054d2:	e137      	b.n	8005744 <HAL_DAC_ConfigChannel+0x28c>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2201      	movs	r2, #1
 80054d8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2202      	movs	r2, #2
 80054de:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	2b04      	cmp	r3, #4
 80054e6:	f040 8081 	bne.w	80055ec <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80054ea:	f7fe f999 	bl	8003820 <HAL_GetTick>
 80054ee:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d140      	bne.n	8005578 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80054f6:	e018      	b.n	800552a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80054f8:	f7fe f992 	bl	8003820 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b01      	cmp	r3, #1
 8005504:	d911      	bls.n	800552a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800550c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00a      	beq.n	800552a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	f043 0208 	orr.w	r2, r3, #8
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2203      	movs	r2, #3
 8005524:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e10c      	b.n	8005744 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005530:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1df      	bne.n	80054f8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8005538:	2001      	movs	r0, #1
 800553a:	f7fe f97d 	bl	8003838 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	69d2      	ldr	r2, [r2, #28]
 8005546:	641a      	str	r2, [r3, #64]	@ 0x40
 8005548:	e023      	b.n	8005592 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800554a:	f7fe f969 	bl	8003820 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b01      	cmp	r3, #1
 8005556:	d90f      	bls.n	8005578 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800555e:	2b00      	cmp	r3, #0
 8005560:	da0a      	bge.n	8005578 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	f043 0208 	orr.w	r2, r3, #8
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2203      	movs	r2, #3
 8005572:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e0e5      	b.n	8005744 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800557e:	2b00      	cmp	r3, #0
 8005580:	dbe3      	blt.n	800554a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8005582:	2001      	movs	r0, #1
 8005584:	f7fe f958 	bl	8003838 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	69d2      	ldr	r2, [r2, #28]
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f003 0310 	and.w	r3, r3, #16
 800559e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80055a2:	fa01 f303 	lsl.w	r3, r1, r3
 80055a6:	43db      	mvns	r3, r3
 80055a8:	ea02 0103 	and.w	r1, r2, r3
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	6a1a      	ldr	r2, [r3, #32]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f003 0310 	and.w	r3, r3, #16
 80055b6:	409a      	lsls	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f003 0310 	and.w	r3, r3, #16
 80055cc:	21ff      	movs	r1, #255	@ 0xff
 80055ce:	fa01 f303 	lsl.w	r3, r1, r3
 80055d2:	43db      	mvns	r3, r3
 80055d4:	ea02 0103 	and.w	r1, r2, r3
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f003 0310 	and.w	r3, r3, #16
 80055e2:	409a      	lsls	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	695b      	ldr	r3, [r3, #20]
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d11d      	bne.n	8005630 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fa:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f003 0310 	and.w	r3, r3, #16
 8005602:	221f      	movs	r2, #31
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	43db      	mvns	r3, r3
 800560a:	69fa      	ldr	r2, [r7, #28]
 800560c:	4013      	ands	r3, r2
 800560e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f003 0310 	and.w	r3, r3, #16
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	fa02 f303 	lsl.w	r3, r2, r3
 8005622:	69fa      	ldr	r2, [r7, #28]
 8005624:	4313      	orrs	r3, r2
 8005626:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	69fa      	ldr	r2, [r7, #28]
 800562e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005636:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f003 0310 	and.w	r3, r3, #16
 800563e:	2207      	movs	r2, #7
 8005640:	fa02 f303 	lsl.w	r3, r2, r3
 8005644:	43db      	mvns	r3, r3
 8005646:	69fa      	ldr	r2, [r7, #28]
 8005648:	4013      	ands	r3, r2
 800564a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	431a      	orrs	r2, r3
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	4313      	orrs	r3, r2
 800565c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f003 0310 	and.w	r3, r3, #16
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	fa02 f303 	lsl.w	r3, r2, r3
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	4313      	orrs	r3, r2
 800566e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	69fa      	ldr	r2, [r7, #28]
 8005676:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6819      	ldr	r1, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f003 0310 	and.w	r3, r3, #16
 8005684:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005688:	fa02 f303 	lsl.w	r3, r2, r3
 800568c:	43da      	mvns	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	400a      	ands	r2, r1
 8005694:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f003 0310 	and.w	r3, r3, #16
 80056a4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80056a8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ac:	43db      	mvns	r3, r3
 80056ae:	69fa      	ldr	r2, [r7, #28]
 80056b0:	4013      	ands	r3, r2
 80056b2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f003 0310 	and.w	r3, r3, #16
 80056c0:	697a      	ldr	r2, [r7, #20]
 80056c2:	fa02 f303 	lsl.w	r3, r2, r3
 80056c6:	69fa      	ldr	r2, [r7, #28]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056d4:	d104      	bne.n	80056e0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056dc:	61fb      	str	r3, [r7, #28]
 80056de:	e018      	b.n	8005712 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d104      	bne.n	80056f2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056ee:	61fb      	str	r3, [r7, #28]
 80056f0:	e00f      	b.n	8005712 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80056f2:	f001 fc7f 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 80056f6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	4a14      	ldr	r2, [pc, #80]	@ (800574c <HAL_DAC_ConfigChannel+0x294>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d904      	bls.n	800570a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005706:	61fb      	str	r3, [r7, #28]
 8005708:	e003      	b.n	8005712 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005710:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	6819      	ldr	r1, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f003 0310 	and.w	r3, r3, #16
 8005726:	22c0      	movs	r2, #192	@ 0xc0
 8005728:	fa02 f303 	lsl.w	r3, r2, r3
 800572c:	43da      	mvns	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	400a      	ands	r2, r1
 8005734:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2201      	movs	r2, #1
 800573a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3720      	adds	r7, #32
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	04c4b400 	.word	0x04c4b400

08005750 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800575c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f7fd f858 	bl	8002814 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	711a      	strb	r2, [r3, #4]
}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b084      	sub	sp, #16
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005780:	68f8      	ldr	r0, [r7, #12]
 8005782:	f7fd f81f 	bl	80027c4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005786:	bf00      	nop
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}

0800578e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b084      	sub	sp, #16
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	f043 0204 	orr.w	r2, r3, #4
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f7ff fe7a 	bl	80054a2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2201      	movs	r2, #1
 80057b2:	711a      	strb	r2, [r3, #4]
}
 80057b4:	bf00      	nop
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80057c4:	bf00      	nop
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005804:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f7ff ffd8 	bl	80057bc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2201      	movs	r2, #1
 8005810:	711a      	strb	r2, [r3, #4]
}
 8005812:	bf00      	nop
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005826:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f7ff ffd1 	bl	80057d0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800582e:	bf00      	nop
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005842:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	f043 0204 	orr.w	r2, r3, #4
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f7ff ffc7 	bl	80057e4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2201      	movs	r2, #1
 800585a:	711a      	strb	r2, [r3, #4]
}
 800585c:	bf00      	nop
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e08d      	b.n	8005992 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	461a      	mov	r2, r3
 800587c:	4b47      	ldr	r3, [pc, #284]	@ (800599c <HAL_DMA_Init+0x138>)
 800587e:	429a      	cmp	r2, r3
 8005880:	d80f      	bhi.n	80058a2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	461a      	mov	r2, r3
 8005888:	4b45      	ldr	r3, [pc, #276]	@ (80059a0 <HAL_DMA_Init+0x13c>)
 800588a:	4413      	add	r3, r2
 800588c:	4a45      	ldr	r2, [pc, #276]	@ (80059a4 <HAL_DMA_Init+0x140>)
 800588e:	fba2 2303 	umull	r2, r3, r2, r3
 8005892:	091b      	lsrs	r3, r3, #4
 8005894:	009a      	lsls	r2, r3, #2
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a42      	ldr	r2, [pc, #264]	@ (80059a8 <HAL_DMA_Init+0x144>)
 800589e:	641a      	str	r2, [r3, #64]	@ 0x40
 80058a0:	e00e      	b.n	80058c0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	461a      	mov	r2, r3
 80058a8:	4b40      	ldr	r3, [pc, #256]	@ (80059ac <HAL_DMA_Init+0x148>)
 80058aa:	4413      	add	r3, r2
 80058ac:	4a3d      	ldr	r2, [pc, #244]	@ (80059a4 <HAL_DMA_Init+0x140>)
 80058ae:	fba2 2303 	umull	r2, r3, r2, r3
 80058b2:	091b      	lsrs	r3, r3, #4
 80058b4:	009a      	lsls	r2, r3, #2
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a3c      	ldr	r2, [pc, #240]	@ (80059b0 <HAL_DMA_Init+0x14c>)
 80058be:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2202      	movs	r2, #2
 80058c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80058d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80058e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	4313      	orrs	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 fa7e 	bl	8005e14 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005920:	d102      	bne.n	8005928 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005930:	b2d2      	uxtb	r2, r2
 8005932:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800593c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d010      	beq.n	8005968 <HAL_DMA_Init+0x104>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2b04      	cmp	r3, #4
 800594c:	d80c      	bhi.n	8005968 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 fa9e 	bl	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005964:	605a      	str	r2, [r3, #4]
 8005966:	e008      	b.n	800597a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3710      	adds	r7, #16
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	40020407 	.word	0x40020407
 80059a0:	bffdfff8 	.word	0xbffdfff8
 80059a4:	cccccccd 	.word	0xcccccccd
 80059a8:	40020000 	.word	0x40020000
 80059ac:	bffdfbf8 	.word	0xbffdfbf8
 80059b0:	40020400 	.word	0x40020400

080059b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
 80059c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d101      	bne.n	80059d4 <HAL_DMA_Start_IT+0x20>
 80059d0:	2302      	movs	r3, #2
 80059d2:	e066      	b.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d155      	bne.n	8005a94 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2202      	movs	r2, #2
 80059ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0201 	bic.w	r2, r2, #1
 8005a04:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	68b9      	ldr	r1, [r7, #8]
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 f9c2 	bl	8005d96 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d008      	beq.n	8005a2c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f042 020e 	orr.w	r2, r2, #14
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e00f      	b.n	8005a4c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0204 	bic.w	r2, r2, #4
 8005a3a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f042 020a 	orr.w	r2, r2, #10
 8005a4a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d007      	beq.n	8005a6a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a68:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d007      	beq.n	8005a82 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a80:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f042 0201 	orr.w	r2, r2, #1
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	e005      	b.n	8005aa0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005aa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3718      	adds	r7, #24
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}

08005aaa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005aaa:	b480      	push	{r7}
 8005aac:	b085      	sub	sp, #20
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d008      	beq.n	8005ad4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2204      	movs	r2, #4
 8005ac6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e040      	b.n	8005b56 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 020e 	bic.w	r2, r2, #14
 8005ae2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005af2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f022 0201 	bic.w	r2, r2, #1
 8005b02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b08:	f003 021c 	and.w	r2, r3, #28
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b10:	2101      	movs	r1, #1
 8005b12:	fa01 f202 	lsl.w	r2, r1, r2
 8005b16:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005b20:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00c      	beq.n	8005b44 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b38:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005b42:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005b54:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3714      	adds	r7, #20
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr

08005b62 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b084      	sub	sp, #16
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d005      	beq.n	8005b86 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2204      	movs	r2, #4
 8005b7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	73fb      	strb	r3, [r7, #15]
 8005b84:	e047      	b.n	8005c16 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 020e 	bic.w	r2, r2, #14
 8005b94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0201 	bic.w	r2, r2, #1
 8005ba4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bba:	f003 021c 	and.w	r2, r3, #28
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	fa01 f202 	lsl.w	r2, r1, r2
 8005bc8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005bd2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00c      	beq.n	8005bf6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005bf4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	4798      	blx	r3
    }
  }
  return status;
 8005c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3710      	adds	r7, #16
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c3c:	f003 031c 	and.w	r3, r3, #28
 8005c40:	2204      	movs	r2, #4
 8005c42:	409a      	lsls	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	4013      	ands	r3, r2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d026      	beq.n	8005c9a <HAL_DMA_IRQHandler+0x7a>
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 0304 	and.w	r3, r3, #4
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d021      	beq.n	8005c9a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0320 	and.w	r3, r3, #32
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d107      	bne.n	8005c74 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0204 	bic.w	r2, r2, #4
 8005c72:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c78:	f003 021c 	and.w	r2, r3, #28
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c80:	2104      	movs	r1, #4
 8005c82:	fa01 f202 	lsl.w	r2, r1, r2
 8005c86:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d071      	beq.n	8005d74 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005c98:	e06c      	b.n	8005d74 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c9e:	f003 031c 	and.w	r3, r3, #28
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	409a      	lsls	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	4013      	ands	r3, r2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d02e      	beq.n	8005d0c <HAL_DMA_IRQHandler+0xec>
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d029      	beq.n	8005d0c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0320 	and.w	r3, r3, #32
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10b      	bne.n	8005cde <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 020a 	bic.w	r2, r2, #10
 8005cd4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ce2:	f003 021c 	and.w	r2, r3, #28
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cea:	2102      	movs	r1, #2
 8005cec:	fa01 f202 	lsl.w	r2, r1, r2
 8005cf0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d038      	beq.n	8005d74 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005d0a:	e033      	b.n	8005d74 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d10:	f003 031c 	and.w	r3, r3, #28
 8005d14:	2208      	movs	r2, #8
 8005d16:	409a      	lsls	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d02a      	beq.n	8005d76 <HAL_DMA_IRQHandler+0x156>
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0308 	and.w	r3, r3, #8
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d025      	beq.n	8005d76 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f022 020e 	bic.w	r2, r2, #14
 8005d38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d3e:	f003 021c 	and.w	r2, r3, #28
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d46:	2101      	movs	r1, #1
 8005d48:	fa01 f202 	lsl.w	r2, r1, r2
 8005d4c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d004      	beq.n	8005d76 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005d74:	bf00      	nop
 8005d76:	bf00      	nop
}
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b083      	sub	sp, #12
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr

08005d96 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d96:	b480      	push	{r7}
 8005d98:	b085      	sub	sp, #20
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	60f8      	str	r0, [r7, #12]
 8005d9e:	60b9      	str	r1, [r7, #8]
 8005da0:	607a      	str	r2, [r7, #4]
 8005da2:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005dac:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d004      	beq.n	8005dc0 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005dbe:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dc4:	f003 021c 	and.w	r2, r3, #28
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dcc:	2101      	movs	r1, #1
 8005dce:	fa01 f202 	lsl.w	r2, r1, r2
 8005dd2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	2b10      	cmp	r3, #16
 8005de2:	d108      	bne.n	8005df6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005df4:	e007      	b.n	8005e06 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	60da      	str	r2, [r3, #12]
}
 8005e06:	bf00      	nop
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
	...

08005e14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b085      	sub	sp, #20
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	461a      	mov	r2, r3
 8005e22:	4b17      	ldr	r3, [pc, #92]	@ (8005e80 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d80a      	bhi.n	8005e3e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e2c:	089b      	lsrs	r3, r3, #2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005e34:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6493      	str	r3, [r2, #72]	@ 0x48
 8005e3c:	e007      	b.n	8005e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e42:	089b      	lsrs	r3, r3, #2
 8005e44:	009a      	lsls	r2, r3, #2
 8005e46:	4b0f      	ldr	r3, [pc, #60]	@ (8005e84 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005e48:	4413      	add	r3, r2
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	3b08      	subs	r3, #8
 8005e56:	4a0c      	ldr	r2, [pc, #48]	@ (8005e88 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005e58:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5c:	091b      	lsrs	r3, r3, #4
 8005e5e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a0a      	ldr	r2, [pc, #40]	@ (8005e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005e64:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f003 031f 	and.w	r3, r3, #31
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	409a      	lsls	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005e74:	bf00      	nop
 8005e76:	3714      	adds	r7, #20
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	40020407 	.word	0x40020407
 8005e84:	4002081c 	.word	0x4002081c
 8005e88:	cccccccd 	.word	0xcccccccd
 8005e8c:	40020880 	.word	0x40020880

08005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005ea4:	4413      	add	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a08      	ldr	r2, [pc, #32]	@ (8005ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005eb2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	f003 0303 	and.w	r3, r3, #3
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	409a      	lsls	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005ec4:	bf00      	nop
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr
 8005ed0:	1000823f 	.word	0x1000823f
 8005ed4:	40020940 	.word	0x40020940

08005ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b087      	sub	sp, #28
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ee6:	e166      	b.n	80061b6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	2101      	movs	r1, #1
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f000 8158 	beq.w	80061b0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f003 0303 	and.w	r3, r3, #3
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d005      	beq.n	8005f18 <HAL_GPIO_Init+0x40>
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	f003 0303 	and.w	r3, r3, #3
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d130      	bne.n	8005f7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	2203      	movs	r2, #3
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	68da      	ldr	r2, [r3, #12]
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f4e:	2201      	movs	r2, #1
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	fa02 f303 	lsl.w	r3, r2, r3
 8005f56:	43db      	mvns	r3, r3
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	091b      	lsrs	r3, r3, #4
 8005f64:	f003 0201 	and.w	r2, r3, #1
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	693a      	ldr	r2, [r7, #16]
 8005f78:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f003 0303 	and.w	r3, r3, #3
 8005f82:	2b03      	cmp	r3, #3
 8005f84:	d017      	beq.n	8005fb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	2203      	movs	r2, #3
 8005f92:	fa02 f303 	lsl.w	r3, r2, r3
 8005f96:	43db      	mvns	r3, r3
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	689a      	ldr	r2, [r3, #8]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f003 0303 	and.w	r3, r3, #3
 8005fbe:	2b02      	cmp	r3, #2
 8005fc0:	d123      	bne.n	800600a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	08da      	lsrs	r2, r3, #3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	3208      	adds	r2, #8
 8005fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	220f      	movs	r2, #15
 8005fda:	fa02 f303 	lsl.w	r3, r2, r3
 8005fde:	43db      	mvns	r3, r3
 8005fe0:	693a      	ldr	r2, [r7, #16]
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	691a      	ldr	r2, [r3, #16]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f003 0307 	and.w	r3, r3, #7
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	08da      	lsrs	r2, r3, #3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	3208      	adds	r2, #8
 8006004:	6939      	ldr	r1, [r7, #16]
 8006006:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	005b      	lsls	r3, r3, #1
 8006014:	2203      	movs	r2, #3
 8006016:	fa02 f303 	lsl.w	r3, r2, r3
 800601a:	43db      	mvns	r3, r3
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	4013      	ands	r3, r2
 8006020:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f003 0203 	and.w	r2, r3, #3
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	fa02 f303 	lsl.w	r3, r2, r3
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	4313      	orrs	r3, r2
 8006036:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 80b2 	beq.w	80061b0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800604c:	4b61      	ldr	r3, [pc, #388]	@ (80061d4 <HAL_GPIO_Init+0x2fc>)
 800604e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006050:	4a60      	ldr	r2, [pc, #384]	@ (80061d4 <HAL_GPIO_Init+0x2fc>)
 8006052:	f043 0301 	orr.w	r3, r3, #1
 8006056:	6613      	str	r3, [r2, #96]	@ 0x60
 8006058:	4b5e      	ldr	r3, [pc, #376]	@ (80061d4 <HAL_GPIO_Init+0x2fc>)
 800605a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	60bb      	str	r3, [r7, #8]
 8006062:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006064:	4a5c      	ldr	r2, [pc, #368]	@ (80061d8 <HAL_GPIO_Init+0x300>)
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	089b      	lsrs	r3, r3, #2
 800606a:	3302      	adds	r3, #2
 800606c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006070:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f003 0303 	and.w	r3, r3, #3
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	220f      	movs	r2, #15
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	43db      	mvns	r3, r3
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	4013      	ands	r3, r2
 8006086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800608e:	d02b      	beq.n	80060e8 <HAL_GPIO_Init+0x210>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a52      	ldr	r2, [pc, #328]	@ (80061dc <HAL_GPIO_Init+0x304>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d025      	beq.n	80060e4 <HAL_GPIO_Init+0x20c>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a51      	ldr	r2, [pc, #324]	@ (80061e0 <HAL_GPIO_Init+0x308>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d01f      	beq.n	80060e0 <HAL_GPIO_Init+0x208>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a50      	ldr	r2, [pc, #320]	@ (80061e4 <HAL_GPIO_Init+0x30c>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d019      	beq.n	80060dc <HAL_GPIO_Init+0x204>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a4f      	ldr	r2, [pc, #316]	@ (80061e8 <HAL_GPIO_Init+0x310>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d013      	beq.n	80060d8 <HAL_GPIO_Init+0x200>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a4e      	ldr	r2, [pc, #312]	@ (80061ec <HAL_GPIO_Init+0x314>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d00d      	beq.n	80060d4 <HAL_GPIO_Init+0x1fc>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a4d      	ldr	r2, [pc, #308]	@ (80061f0 <HAL_GPIO_Init+0x318>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d007      	beq.n	80060d0 <HAL_GPIO_Init+0x1f8>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a4c      	ldr	r2, [pc, #304]	@ (80061f4 <HAL_GPIO_Init+0x31c>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d101      	bne.n	80060cc <HAL_GPIO_Init+0x1f4>
 80060c8:	2307      	movs	r3, #7
 80060ca:	e00e      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060cc:	2308      	movs	r3, #8
 80060ce:	e00c      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060d0:	2306      	movs	r3, #6
 80060d2:	e00a      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060d4:	2305      	movs	r3, #5
 80060d6:	e008      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060d8:	2304      	movs	r3, #4
 80060da:	e006      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060dc:	2303      	movs	r3, #3
 80060de:	e004      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060e0:	2302      	movs	r3, #2
 80060e2:	e002      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <HAL_GPIO_Init+0x212>
 80060e8:	2300      	movs	r3, #0
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	f002 0203 	and.w	r2, r2, #3
 80060f0:	0092      	lsls	r2, r2, #2
 80060f2:	4093      	lsls	r3, r2
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80060fa:	4937      	ldr	r1, [pc, #220]	@ (80061d8 <HAL_GPIO_Init+0x300>)
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	089b      	lsrs	r3, r3, #2
 8006100:	3302      	adds	r3, #2
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006108:	4b3b      	ldr	r3, [pc, #236]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	43db      	mvns	r3, r3
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4013      	ands	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800612c:	4a32      	ldr	r2, [pc, #200]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006132:	4b31      	ldr	r3, [pc, #196]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	43db      	mvns	r3, r3
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	4013      	ands	r3, r2
 8006140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d003      	beq.n	8006156 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4313      	orrs	r3, r2
 8006154:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006156:	4a28      	ldr	r2, [pc, #160]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800615c:	4b26      	ldr	r3, [pc, #152]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	43db      	mvns	r3, r3
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	4013      	ands	r3, r2
 800616a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d003      	beq.n	8006180 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006180:	4a1d      	ldr	r2, [pc, #116]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006186:	4b1c      	ldr	r3, [pc, #112]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	43db      	mvns	r3, r3
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4013      	ands	r3, r2
 8006194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d003      	beq.n	80061aa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80061aa:	4a13      	ldr	r2, [pc, #76]	@ (80061f8 <HAL_GPIO_Init+0x320>)
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	3301      	adds	r3, #1
 80061b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	fa22 f303 	lsr.w	r3, r2, r3
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f47f ae91 	bne.w	8005ee8 <HAL_GPIO_Init+0x10>
  }
}
 80061c6:	bf00      	nop
 80061c8:	bf00      	nop
 80061ca:	371c      	adds	r7, #28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	40021000 	.word	0x40021000
 80061d8:	40010000 	.word	0x40010000
 80061dc:	48000400 	.word	0x48000400
 80061e0:	48000800 	.word	0x48000800
 80061e4:	48000c00 	.word	0x48000c00
 80061e8:	48001000 	.word	0x48001000
 80061ec:	48001400 	.word	0x48001400
 80061f0:	48001800 	.word	0x48001800
 80061f4:	48001c00 	.word	0x48001c00
 80061f8:	40010400 	.word	0x40010400

080061fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	460b      	mov	r3, r1
 8006206:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	691a      	ldr	r2, [r3, #16]
 800620c:	887b      	ldrh	r3, [r7, #2]
 800620e:	4013      	ands	r3, r2
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006214:	2301      	movs	r3, #1
 8006216:	73fb      	strb	r3, [r7, #15]
 8006218:	e001      	b.n	800621e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800621a:	2300      	movs	r3, #0
 800621c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800621e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006220:	4618      	mov	r0, r3
 8006222:	3714      	adds	r7, #20
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	460b      	mov	r3, r1
 8006236:	807b      	strh	r3, [r7, #2]
 8006238:	4613      	mov	r3, r2
 800623a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800623c:	787b      	ldrb	r3, [r7, #1]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d003      	beq.n	800624a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006242:	887a      	ldrh	r2, [r7, #2]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006248:	e002      	b.n	8006250 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800624a:	887a      	ldrh	r2, [r7, #2]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
 8006262:	4603      	mov	r3, r0
 8006264:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006266:	4b08      	ldr	r3, [pc, #32]	@ (8006288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006268:	695a      	ldr	r2, [r3, #20]
 800626a:	88fb      	ldrh	r3, [r7, #6]
 800626c:	4013      	ands	r3, r2
 800626e:	2b00      	cmp	r3, #0
 8006270:	d006      	beq.n	8006280 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006272:	4a05      	ldr	r2, [pc, #20]	@ (8006288 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006274:	88fb      	ldrh	r3, [r7, #6]
 8006276:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006278:	88fb      	ldrh	r3, [r7, #6]
 800627a:	4618      	mov	r0, r3
 800627c:	f7fc f91e 	bl	80024bc <HAL_GPIO_EXTI_Callback>
  }
}
 8006280:	bf00      	nop
 8006282:	3708      	adds	r7, #8
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}
 8006288:	40010400 	.word	0x40010400

0800628c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800628c:	b480      	push	{r7}
 800628e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006290:	4b0d      	ldr	r3, [pc, #52]	@ (80062c8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800629c:	d102      	bne.n	80062a4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800629e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80062a2:	e00b      	b.n	80062bc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80062a4:	4b08      	ldr	r3, [pc, #32]	@ (80062c8 <HAL_PWREx_GetVoltageRange+0x3c>)
 80062a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062b2:	d102      	bne.n	80062ba <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80062b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062b8:	e000      	b.n	80062bc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80062ba:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80062bc:	4618      	mov	r0, r3
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	40007000 	.word	0x40007000

080062cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d141      	bne.n	800635e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80062da:	4b4b      	ldr	r3, [pc, #300]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80062e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062e6:	d131      	bne.n	800634c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80062e8:	4b47      	ldr	r3, [pc, #284]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062ee:	4a46      	ldr	r2, [pc, #280]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80062f8:	4b43      	ldr	r3, [pc, #268]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006300:	4a41      	ldr	r2, [pc, #260]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006306:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006308:	4b40      	ldr	r3, [pc, #256]	@ (800640c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2232      	movs	r2, #50	@ 0x32
 800630e:	fb02 f303 	mul.w	r3, r2, r3
 8006312:	4a3f      	ldr	r2, [pc, #252]	@ (8006410 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006314:	fba2 2303 	umull	r2, r3, r2, r3
 8006318:	0c9b      	lsrs	r3, r3, #18
 800631a:	3301      	adds	r3, #1
 800631c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800631e:	e002      	b.n	8006326 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	3b01      	subs	r3, #1
 8006324:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006326:	4b38      	ldr	r3, [pc, #224]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800632e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006332:	d102      	bne.n	800633a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f2      	bne.n	8006320 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800633a:	4b33      	ldr	r3, [pc, #204]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006346:	d158      	bne.n	80063fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e057      	b.n	80063fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800634c:	4b2e      	ldr	r3, [pc, #184]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800634e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006352:	4a2d      	ldr	r2, [pc, #180]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006358:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800635c:	e04d      	b.n	80063fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006364:	d141      	bne.n	80063ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006366:	4b28      	ldr	r3, [pc, #160]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800636e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006372:	d131      	bne.n	80063d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006374:	4b24      	ldr	r3, [pc, #144]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006376:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800637a:	4a23      	ldr	r2, [pc, #140]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800637c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006380:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006384:	4b20      	ldr	r3, [pc, #128]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800638c:	4a1e      	ldr	r2, [pc, #120]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800638e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006392:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006394:	4b1d      	ldr	r3, [pc, #116]	@ (800640c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2232      	movs	r2, #50	@ 0x32
 800639a:	fb02 f303 	mul.w	r3, r2, r3
 800639e:	4a1c      	ldr	r2, [pc, #112]	@ (8006410 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80063a0:	fba2 2303 	umull	r2, r3, r2, r3
 80063a4:	0c9b      	lsrs	r3, r3, #18
 80063a6:	3301      	adds	r3, #1
 80063a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063aa:	e002      	b.n	80063b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063b2:	4b15      	ldr	r3, [pc, #84]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063be:	d102      	bne.n	80063c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1f2      	bne.n	80063ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80063c6:	4b10      	ldr	r3, [pc, #64]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063d2:	d112      	bne.n	80063fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e011      	b.n	80063fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063de:	4a0a      	ldr	r2, [pc, #40]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80063e8:	e007      	b.n	80063fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80063ea:	4b07      	ldr	r3, [pc, #28]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80063f2:	4a05      	ldr	r2, [pc, #20]	@ (8006408 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80063f8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3714      	adds	r7, #20
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	40007000 	.word	0x40007000
 800640c:	2004002c 	.word	0x2004002c
 8006410:	431bde83 	.word	0x431bde83

08006414 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8006414:	b480      	push	{r7}
 8006416:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8006418:	4b05      	ldr	r3, [pc, #20]	@ (8006430 <HAL_PWREx_EnableVddIO2+0x1c>)
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	4a04      	ldr	r2, [pc, #16]	@ (8006430 <HAL_PWREx_EnableVddIO2+0x1c>)
 800641e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006422:	6053      	str	r3, [r2, #4]
}
 8006424:	bf00      	nop
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	40007000 	.word	0x40007000

08006434 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b088      	sub	sp, #32
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d102      	bne.n	8006448 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	f000 bc08 	b.w	8006c58 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006448:	4b96      	ldr	r3, [pc, #600]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	f003 030c 	and.w	r3, r3, #12
 8006450:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006452:	4b94      	ldr	r3, [pc, #592]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b00      	cmp	r3, #0
 8006466:	f000 80e4 	beq.w	8006632 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d007      	beq.n	8006480 <HAL_RCC_OscConfig+0x4c>
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	2b0c      	cmp	r3, #12
 8006474:	f040 808b 	bne.w	800658e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	2b01      	cmp	r3, #1
 800647c:	f040 8087 	bne.w	800658e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006480:	4b88      	ldr	r3, [pc, #544]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0302 	and.w	r3, r3, #2
 8006488:	2b00      	cmp	r3, #0
 800648a:	d005      	beq.n	8006498 <HAL_RCC_OscConfig+0x64>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d101      	bne.n	8006498 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e3df      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a1a      	ldr	r2, [r3, #32]
 800649c:	4b81      	ldr	r3, [pc, #516]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d004      	beq.n	80064b2 <HAL_RCC_OscConfig+0x7e>
 80064a8:	4b7e      	ldr	r3, [pc, #504]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064b0:	e005      	b.n	80064be <HAL_RCC_OscConfig+0x8a>
 80064b2:	4b7c      	ldr	r3, [pc, #496]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80064b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064b8:	091b      	lsrs	r3, r3, #4
 80064ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064be:	4293      	cmp	r3, r2
 80064c0:	d223      	bcs.n	800650a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 fdcc 	bl	8007064 <RCC_SetFlashLatencyFromMSIRange>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d001      	beq.n	80064d6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e3c0      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80064d6:	4b73      	ldr	r3, [pc, #460]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a72      	ldr	r2, [pc, #456]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80064dc:	f043 0308 	orr.w	r3, r3, #8
 80064e0:	6013      	str	r3, [r2, #0]
 80064e2:	4b70      	ldr	r3, [pc, #448]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a1b      	ldr	r3, [r3, #32]
 80064ee:	496d      	ldr	r1, [pc, #436]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80064f0:	4313      	orrs	r3, r2
 80064f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80064f4:	4b6b      	ldr	r3, [pc, #428]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	021b      	lsls	r3, r3, #8
 8006502:	4968      	ldr	r1, [pc, #416]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006504:	4313      	orrs	r3, r2
 8006506:	604b      	str	r3, [r1, #4]
 8006508:	e025      	b.n	8006556 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800650a:	4b66      	ldr	r3, [pc, #408]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a65      	ldr	r2, [pc, #404]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006510:	f043 0308 	orr.w	r3, r3, #8
 8006514:	6013      	str	r3, [r2, #0]
 8006516:	4b63      	ldr	r3, [pc, #396]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a1b      	ldr	r3, [r3, #32]
 8006522:	4960      	ldr	r1, [pc, #384]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006524:	4313      	orrs	r3, r2
 8006526:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006528:	4b5e      	ldr	r3, [pc, #376]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	69db      	ldr	r3, [r3, #28]
 8006534:	021b      	lsls	r3, r3, #8
 8006536:	495b      	ldr	r1, [pc, #364]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006538:	4313      	orrs	r3, r2
 800653a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d109      	bne.n	8006556 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	4618      	mov	r0, r3
 8006548:	f000 fd8c 	bl	8007064 <RCC_SetFlashLatencyFromMSIRange>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d001      	beq.n	8006556 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e380      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006556:	f000 fcc1 	bl	8006edc <HAL_RCC_GetSysClockFreq>
 800655a:	4602      	mov	r2, r0
 800655c:	4b51      	ldr	r3, [pc, #324]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	091b      	lsrs	r3, r3, #4
 8006562:	f003 030f 	and.w	r3, r3, #15
 8006566:	4950      	ldr	r1, [pc, #320]	@ (80066a8 <HAL_RCC_OscConfig+0x274>)
 8006568:	5ccb      	ldrb	r3, [r1, r3]
 800656a:	f003 031f 	and.w	r3, r3, #31
 800656e:	fa22 f303 	lsr.w	r3, r2, r3
 8006572:	4a4e      	ldr	r2, [pc, #312]	@ (80066ac <HAL_RCC_OscConfig+0x278>)
 8006574:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006576:	4b4e      	ldr	r3, [pc, #312]	@ (80066b0 <HAL_RCC_OscConfig+0x27c>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4618      	mov	r0, r3
 800657c:	f7fd f900 	bl	8003780 <HAL_InitTick>
 8006580:	4603      	mov	r3, r0
 8006582:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006584:	7bfb      	ldrb	r3, [r7, #15]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d052      	beq.n	8006630 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800658a:	7bfb      	ldrb	r3, [r7, #15]
 800658c:	e364      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d032      	beq.n	80065fc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006596:	4b43      	ldr	r3, [pc, #268]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a42      	ldr	r2, [pc, #264]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800659c:	f043 0301 	orr.w	r3, r3, #1
 80065a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80065a2:	f7fd f93d 	bl	8003820 <HAL_GetTick>
 80065a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80065a8:	e008      	b.n	80065bc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80065aa:	f7fd f939 	bl	8003820 <HAL_GetTick>
 80065ae:	4602      	mov	r2, r0
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d901      	bls.n	80065bc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e34d      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80065bc:	4b39      	ldr	r3, [pc, #228]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0302 	and.w	r3, r3, #2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d0f0      	beq.n	80065aa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065c8:	4b36      	ldr	r3, [pc, #216]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a35      	ldr	r2, [pc, #212]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065ce:	f043 0308 	orr.w	r3, r3, #8
 80065d2:	6013      	str	r3, [r2, #0]
 80065d4:	4b33      	ldr	r3, [pc, #204]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	4930      	ldr	r1, [pc, #192]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80065e6:	4b2f      	ldr	r3, [pc, #188]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	021b      	lsls	r3, r3, #8
 80065f4:	492b      	ldr	r1, [pc, #172]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065f6:	4313      	orrs	r3, r2
 80065f8:	604b      	str	r3, [r1, #4]
 80065fa:	e01a      	b.n	8006632 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80065fc:	4b29      	ldr	r3, [pc, #164]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a28      	ldr	r2, [pc, #160]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006602:	f023 0301 	bic.w	r3, r3, #1
 8006606:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006608:	f7fd f90a 	bl	8003820 <HAL_GetTick>
 800660c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800660e:	e008      	b.n	8006622 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006610:	f7fd f906 	bl	8003820 <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	2b02      	cmp	r3, #2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e31a      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006622:	4b20      	ldr	r3, [pc, #128]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1f0      	bne.n	8006610 <HAL_RCC_OscConfig+0x1dc>
 800662e:	e000      	b.n	8006632 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006630:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d073      	beq.n	8006726 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	2b08      	cmp	r3, #8
 8006642:	d005      	beq.n	8006650 <HAL_RCC_OscConfig+0x21c>
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	2b0c      	cmp	r3, #12
 8006648:	d10e      	bne.n	8006668 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	2b03      	cmp	r3, #3
 800664e:	d10b      	bne.n	8006668 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006650:	4b14      	ldr	r3, [pc, #80]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006658:	2b00      	cmp	r3, #0
 800665a:	d063      	beq.n	8006724 <HAL_RCC_OscConfig+0x2f0>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d15f      	bne.n	8006724 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e2f7      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006670:	d106      	bne.n	8006680 <HAL_RCC_OscConfig+0x24c>
 8006672:	4b0c      	ldr	r3, [pc, #48]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a0b      	ldr	r2, [pc, #44]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800667c:	6013      	str	r3, [r2, #0]
 800667e:	e025      	b.n	80066cc <HAL_RCC_OscConfig+0x298>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006688:	d114      	bne.n	80066b4 <HAL_RCC_OscConfig+0x280>
 800668a:	4b06      	ldr	r3, [pc, #24]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a05      	ldr	r2, [pc, #20]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006690:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006694:	6013      	str	r3, [r2, #0]
 8006696:	4b03      	ldr	r3, [pc, #12]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a02      	ldr	r2, [pc, #8]	@ (80066a4 <HAL_RCC_OscConfig+0x270>)
 800669c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066a0:	6013      	str	r3, [r2, #0]
 80066a2:	e013      	b.n	80066cc <HAL_RCC_OscConfig+0x298>
 80066a4:	40021000 	.word	0x40021000
 80066a8:	08083844 	.word	0x08083844
 80066ac:	2004002c 	.word	0x2004002c
 80066b0:	20040034 	.word	0x20040034
 80066b4:	4ba0      	ldr	r3, [pc, #640]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a9f      	ldr	r2, [pc, #636]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80066ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066be:	6013      	str	r3, [r2, #0]
 80066c0:	4b9d      	ldr	r3, [pc, #628]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a9c      	ldr	r2, [pc, #624]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80066c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d013      	beq.n	80066fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d4:	f7fd f8a4 	bl	8003820 <HAL_GetTick>
 80066d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80066da:	e008      	b.n	80066ee <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066dc:	f7fd f8a0 	bl	8003820 <HAL_GetTick>
 80066e0:	4602      	mov	r2, r0
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	2b64      	cmp	r3, #100	@ 0x64
 80066e8:	d901      	bls.n	80066ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80066ea:	2303      	movs	r3, #3
 80066ec:	e2b4      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80066ee:	4b92      	ldr	r3, [pc, #584]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d0f0      	beq.n	80066dc <HAL_RCC_OscConfig+0x2a8>
 80066fa:	e014      	b.n	8006726 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066fc:	f7fd f890 	bl	8003820 <HAL_GetTick>
 8006700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006702:	e008      	b.n	8006716 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006704:	f7fd f88c 	bl	8003820 <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	2b64      	cmp	r3, #100	@ 0x64
 8006710:	d901      	bls.n	8006716 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e2a0      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006716:	4b88      	ldr	r3, [pc, #544]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1f0      	bne.n	8006704 <HAL_RCC_OscConfig+0x2d0>
 8006722:	e000      	b.n	8006726 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d060      	beq.n	80067f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	2b04      	cmp	r3, #4
 8006736:	d005      	beq.n	8006744 <HAL_RCC_OscConfig+0x310>
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	2b0c      	cmp	r3, #12
 800673c:	d119      	bne.n	8006772 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	2b02      	cmp	r3, #2
 8006742:	d116      	bne.n	8006772 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006744:	4b7c      	ldr	r3, [pc, #496]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800674c:	2b00      	cmp	r3, #0
 800674e:	d005      	beq.n	800675c <HAL_RCC_OscConfig+0x328>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d101      	bne.n	800675c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e27d      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800675c:	4b76      	ldr	r3, [pc, #472]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	061b      	lsls	r3, r3, #24
 800676a:	4973      	ldr	r1, [pc, #460]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800676c:	4313      	orrs	r3, r2
 800676e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006770:	e040      	b.n	80067f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d023      	beq.n	80067c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800677a:	4b6f      	ldr	r3, [pc, #444]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a6e      	ldr	r2, [pc, #440]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006784:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006786:	f7fd f84b 	bl	8003820 <HAL_GetTick>
 800678a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800678c:	e008      	b.n	80067a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800678e:	f7fd f847 	bl	8003820 <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	2b02      	cmp	r3, #2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e25b      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80067a0:	4b65      	ldr	r3, [pc, #404]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d0f0      	beq.n	800678e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067ac:	4b62      	ldr	r3, [pc, #392]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	061b      	lsls	r3, r3, #24
 80067ba:	495f      	ldr	r1, [pc, #380]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80067bc:	4313      	orrs	r3, r2
 80067be:	604b      	str	r3, [r1, #4]
 80067c0:	e018      	b.n	80067f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067c2:	4b5d      	ldr	r3, [pc, #372]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a5c      	ldr	r2, [pc, #368]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80067c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ce:	f7fd f827 	bl	8003820 <HAL_GetTick>
 80067d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067d4:	e008      	b.n	80067e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067d6:	f7fd f823 	bl	8003820 <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d901      	bls.n	80067e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e237      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067e8:	4b53      	ldr	r3, [pc, #332]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d1f0      	bne.n	80067d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0308 	and.w	r3, r3, #8
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d03c      	beq.n	800687a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d01c      	beq.n	8006842 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006808:	4b4b      	ldr	r3, [pc, #300]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800680a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800680e:	4a4a      	ldr	r2, [pc, #296]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006810:	f043 0301 	orr.w	r3, r3, #1
 8006814:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006818:	f7fd f802 	bl	8003820 <HAL_GetTick>
 800681c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800681e:	e008      	b.n	8006832 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006820:	f7fc fffe 	bl	8003820 <HAL_GetTick>
 8006824:	4602      	mov	r2, r0
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	1ad3      	subs	r3, r2, r3
 800682a:	2b02      	cmp	r3, #2
 800682c:	d901      	bls.n	8006832 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e212      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006832:	4b41      	ldr	r3, [pc, #260]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006834:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d0ef      	beq.n	8006820 <HAL_RCC_OscConfig+0x3ec>
 8006840:	e01b      	b.n	800687a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006842:	4b3d      	ldr	r3, [pc, #244]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006844:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006848:	4a3b      	ldr	r2, [pc, #236]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800684a:	f023 0301 	bic.w	r3, r3, #1
 800684e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006852:	f7fc ffe5 	bl	8003820 <HAL_GetTick>
 8006856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006858:	e008      	b.n	800686c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800685a:	f7fc ffe1 	bl	8003820 <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	2b02      	cmp	r3, #2
 8006866:	d901      	bls.n	800686c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e1f5      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800686c:	4b32      	ldr	r3, [pc, #200]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800686e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1ef      	bne.n	800685a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0304 	and.w	r3, r3, #4
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 80a6 	beq.w	80069d4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006888:	2300      	movs	r3, #0
 800688a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800688c:	4b2a      	ldr	r3, [pc, #168]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800688e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006894:	2b00      	cmp	r3, #0
 8006896:	d10d      	bne.n	80068b4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006898:	4b27      	ldr	r3, [pc, #156]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800689a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800689c:	4a26      	ldr	r2, [pc, #152]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800689e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80068a4:	4b24      	ldr	r3, [pc, #144]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80068a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ac:	60bb      	str	r3, [r7, #8]
 80068ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068b0:	2301      	movs	r3, #1
 80068b2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068b4:	4b21      	ldr	r3, [pc, #132]	@ (800693c <HAL_RCC_OscConfig+0x508>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d118      	bne.n	80068f2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80068c0:	4b1e      	ldr	r3, [pc, #120]	@ (800693c <HAL_RCC_OscConfig+0x508>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a1d      	ldr	r2, [pc, #116]	@ (800693c <HAL_RCC_OscConfig+0x508>)
 80068c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068cc:	f7fc ffa8 	bl	8003820 <HAL_GetTick>
 80068d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068d2:	e008      	b.n	80068e6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068d4:	f7fc ffa4 	bl	8003820 <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d901      	bls.n	80068e6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80068e2:	2303      	movs	r3, #3
 80068e4:	e1b8      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068e6:	4b15      	ldr	r3, [pc, #84]	@ (800693c <HAL_RCC_OscConfig+0x508>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d0f0      	beq.n	80068d4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d108      	bne.n	800690c <HAL_RCC_OscConfig+0x4d8>
 80068fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 80068fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006900:	4a0d      	ldr	r2, [pc, #52]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006902:	f043 0301 	orr.w	r3, r3, #1
 8006906:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800690a:	e029      	b.n	8006960 <HAL_RCC_OscConfig+0x52c>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	2b05      	cmp	r3, #5
 8006912:	d115      	bne.n	8006940 <HAL_RCC_OscConfig+0x50c>
 8006914:	4b08      	ldr	r3, [pc, #32]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800691a:	4a07      	ldr	r2, [pc, #28]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800691c:	f043 0304 	orr.w	r3, r3, #4
 8006920:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006924:	4b04      	ldr	r3, [pc, #16]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 8006926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800692a:	4a03      	ldr	r2, [pc, #12]	@ (8006938 <HAL_RCC_OscConfig+0x504>)
 800692c:	f043 0301 	orr.w	r3, r3, #1
 8006930:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006934:	e014      	b.n	8006960 <HAL_RCC_OscConfig+0x52c>
 8006936:	bf00      	nop
 8006938:	40021000 	.word	0x40021000
 800693c:	40007000 	.word	0x40007000
 8006940:	4b9d      	ldr	r3, [pc, #628]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006946:	4a9c      	ldr	r2, [pc, #624]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006948:	f023 0301 	bic.w	r3, r3, #1
 800694c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006950:	4b99      	ldr	r3, [pc, #612]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006956:	4a98      	ldr	r2, [pc, #608]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006958:	f023 0304 	bic.w	r3, r3, #4
 800695c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d016      	beq.n	8006996 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006968:	f7fc ff5a 	bl	8003820 <HAL_GetTick>
 800696c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800696e:	e00a      	b.n	8006986 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006970:	f7fc ff56 	bl	8003820 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800697e:	4293      	cmp	r3, r2
 8006980:	d901      	bls.n	8006986 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e168      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006986:	4b8c      	ldr	r3, [pc, #560]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d0ed      	beq.n	8006970 <HAL_RCC_OscConfig+0x53c>
 8006994:	e015      	b.n	80069c2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006996:	f7fc ff43 	bl	8003820 <HAL_GetTick>
 800699a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800699c:	e00a      	b.n	80069b4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800699e:	f7fc ff3f 	bl	8003820 <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d901      	bls.n	80069b4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e151      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80069b4:	4b80      	ldr	r3, [pc, #512]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 80069b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ba:	f003 0302 	and.w	r3, r3, #2
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1ed      	bne.n	800699e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069c2:	7ffb      	ldrb	r3, [r7, #31]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d105      	bne.n	80069d4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069c8:	4b7b      	ldr	r3, [pc, #492]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 80069ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069cc:	4a7a      	ldr	r2, [pc, #488]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 80069ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069d2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 0320 	and.w	r3, r3, #32
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d03c      	beq.n	8006a5a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d01c      	beq.n	8006a22 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80069e8:	4b73      	ldr	r3, [pc, #460]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 80069ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069ee:	4a72      	ldr	r2, [pc, #456]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 80069f0:	f043 0301 	orr.w	r3, r3, #1
 80069f4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069f8:	f7fc ff12 	bl	8003820 <HAL_GetTick>
 80069fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80069fe:	e008      	b.n	8006a12 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a00:	f7fc ff0e 	bl	8003820 <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d901      	bls.n	8006a12 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006a0e:	2303      	movs	r3, #3
 8006a10:	e122      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006a12:	4b69      	ldr	r3, [pc, #420]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006a14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a18:	f003 0302 	and.w	r3, r3, #2
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d0ef      	beq.n	8006a00 <HAL_RCC_OscConfig+0x5cc>
 8006a20:	e01b      	b.n	8006a5a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006a22:	4b65      	ldr	r3, [pc, #404]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a28:	4a63      	ldr	r2, [pc, #396]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006a2a:	f023 0301 	bic.w	r3, r3, #1
 8006a2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a32:	f7fc fef5 	bl	8003820 <HAL_GetTick>
 8006a36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006a38:	e008      	b.n	8006a4c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a3a:	f7fc fef1 	bl	8003820 <HAL_GetTick>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d901      	bls.n	8006a4c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e105      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006a4c:	4b5a      	ldr	r3, [pc, #360]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006a4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a52:	f003 0302 	and.w	r3, r3, #2
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d1ef      	bne.n	8006a3a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	f000 80f9 	beq.w	8006c56 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	f040 80cf 	bne.w	8006c0c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006a6e:	4b52      	ldr	r3, [pc, #328]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	f003 0203 	and.w	r2, r3, #3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d12c      	bne.n	8006adc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d123      	bne.n	8006adc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a9e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d11b      	bne.n	8006adc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d113      	bne.n	8006adc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006abe:	085b      	lsrs	r3, r3, #1
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d109      	bne.n	8006adc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad2:	085b      	lsrs	r3, r3, #1
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d071      	beq.n	8006bc0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	2b0c      	cmp	r3, #12
 8006ae0:	d068      	beq.n	8006bb4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006ae2:	4b35      	ldr	r3, [pc, #212]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d105      	bne.n	8006afa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006aee:	4b32      	ldr	r3, [pc, #200]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e0ac      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006afe:	4b2e      	ldr	r3, [pc, #184]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a2d      	ldr	r2, [pc, #180]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b08:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006b0a:	f7fc fe89 	bl	8003820 <HAL_GetTick>
 8006b0e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b10:	e008      	b.n	8006b24 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b12:	f7fc fe85 	bl	8003820 <HAL_GetTick>
 8006b16:	4602      	mov	r2, r0
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d901      	bls.n	8006b24 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006b20:	2303      	movs	r3, #3
 8006b22:	e099      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b24:	4b24      	ldr	r3, [pc, #144]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1f0      	bne.n	8006b12 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b30:	4b21      	ldr	r3, [pc, #132]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b32:	68da      	ldr	r2, [r3, #12]
 8006b34:	4b21      	ldr	r3, [pc, #132]	@ (8006bbc <HAL_RCC_OscConfig+0x788>)
 8006b36:	4013      	ands	r3, r2
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006b40:	3a01      	subs	r2, #1
 8006b42:	0112      	lsls	r2, r2, #4
 8006b44:	4311      	orrs	r1, r2
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b4a:	0212      	lsls	r2, r2, #8
 8006b4c:	4311      	orrs	r1, r2
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006b52:	0852      	lsrs	r2, r2, #1
 8006b54:	3a01      	subs	r2, #1
 8006b56:	0552      	lsls	r2, r2, #21
 8006b58:	4311      	orrs	r1, r2
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006b5e:	0852      	lsrs	r2, r2, #1
 8006b60:	3a01      	subs	r2, #1
 8006b62:	0652      	lsls	r2, r2, #25
 8006b64:	4311      	orrs	r1, r2
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006b6a:	06d2      	lsls	r2, r2, #27
 8006b6c:	430a      	orrs	r2, r1
 8006b6e:	4912      	ldr	r1, [pc, #72]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006b74:	4b10      	ldr	r3, [pc, #64]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a0f      	ldr	r2, [pc, #60]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b7e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006b80:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	4a0c      	ldr	r2, [pc, #48]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006b86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b8a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006b8c:	f7fc fe48 	bl	8003820 <HAL_GetTick>
 8006b90:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b92:	e008      	b.n	8006ba6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b94:	f7fc fe44 	bl	8003820 <HAL_GetTick>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d901      	bls.n	8006ba6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e058      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ba6:	4b04      	ldr	r3, [pc, #16]	@ (8006bb8 <HAL_RCC_OscConfig+0x784>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d0f0      	beq.n	8006b94 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006bb2:	e050      	b.n	8006c56 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e04f      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
 8006bb8:	40021000 	.word	0x40021000
 8006bbc:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bc0:	4b27      	ldr	r3, [pc, #156]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d144      	bne.n	8006c56 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006bcc:	4b24      	ldr	r3, [pc, #144]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a23      	ldr	r2, [pc, #140]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006bd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006bd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006bd8:	4b21      	ldr	r3, [pc, #132]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	4a20      	ldr	r2, [pc, #128]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006bde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006be2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006be4:	f7fc fe1c 	bl	8003820 <HAL_GetTick>
 8006be8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bea:	e008      	b.n	8006bfe <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bec:	f7fc fe18 	bl	8003820 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	2b02      	cmp	r3, #2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e02c      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bfe:	4b18      	ldr	r3, [pc, #96]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d0f0      	beq.n	8006bec <HAL_RCC_OscConfig+0x7b8>
 8006c0a:	e024      	b.n	8006c56 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	2b0c      	cmp	r3, #12
 8006c10:	d01f      	beq.n	8006c52 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c12:	4b13      	ldr	r3, [pc, #76]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a12      	ldr	r2, [pc, #72]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006c18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c1e:	f7fc fdff 	bl	8003820 <HAL_GetTick>
 8006c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c24:	e008      	b.n	8006c38 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c26:	f7fc fdfb 	bl	8003820 <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d901      	bls.n	8006c38 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006c34:	2303      	movs	r3, #3
 8006c36:	e00f      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c38:	4b09      	ldr	r3, [pc, #36]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1f0      	bne.n	8006c26 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006c44:	4b06      	ldr	r3, [pc, #24]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006c46:	68da      	ldr	r2, [r3, #12]
 8006c48:	4905      	ldr	r1, [pc, #20]	@ (8006c60 <HAL_RCC_OscConfig+0x82c>)
 8006c4a:	4b06      	ldr	r3, [pc, #24]	@ (8006c64 <HAL_RCC_OscConfig+0x830>)
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	60cb      	str	r3, [r1, #12]
 8006c50:	e001      	b.n	8006c56 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e000      	b.n	8006c58 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3720      	adds	r7, #32
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	40021000 	.word	0x40021000
 8006c64:	feeefffc 	.word	0xfeeefffc

08006c68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b086      	sub	sp, #24
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006c72:	2300      	movs	r3, #0
 8006c74:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d101      	bne.n	8006c80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e11d      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c80:	4b90      	ldr	r3, [pc, #576]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 030f 	and.w	r3, r3, #15
 8006c88:	683a      	ldr	r2, [r7, #0]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d910      	bls.n	8006cb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c8e:	4b8d      	ldr	r3, [pc, #564]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f023 020f 	bic.w	r2, r3, #15
 8006c96:	498b      	ldr	r1, [pc, #556]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c9e:	4b89      	ldr	r3, [pc, #548]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 030f 	and.w	r3, r3, #15
 8006ca6:	683a      	ldr	r2, [r7, #0]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d001      	beq.n	8006cb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e105      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 0302 	and.w	r3, r3, #2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d010      	beq.n	8006cde <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	4b81      	ldr	r3, [pc, #516]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d908      	bls.n	8006cde <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ccc:	4b7e      	ldr	r3, [pc, #504]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	497b      	ldr	r1, [pc, #492]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d079      	beq.n	8006dde <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	2b03      	cmp	r3, #3
 8006cf0:	d11e      	bne.n	8006d30 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cf2:	4b75      	ldr	r3, [pc, #468]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e0dc      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006d02:	f000 fa09 	bl	8007118 <RCC_GetSysClockFreqFromPLLSource>
 8006d06:	4603      	mov	r3, r0
 8006d08:	4a70      	ldr	r2, [pc, #448]	@ (8006ecc <HAL_RCC_ClockConfig+0x264>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d946      	bls.n	8006d9c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006d0e:	4b6e      	ldr	r3, [pc, #440]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d140      	bne.n	8006d9c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006d1a:	4b6b      	ldr	r3, [pc, #428]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d22:	4a69      	ldr	r2, [pc, #420]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d28:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006d2a:	2380      	movs	r3, #128	@ 0x80
 8006d2c:	617b      	str	r3, [r7, #20]
 8006d2e:	e035      	b.n	8006d9c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d107      	bne.n	8006d48 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d38:	4b63      	ldr	r3, [pc, #396]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d115      	bne.n	8006d70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	e0b9      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d107      	bne.n	8006d60 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d50:	4b5d      	ldr	r3, [pc, #372]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d109      	bne.n	8006d70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e0ad      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d60:	4b59      	ldr	r3, [pc, #356]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d101      	bne.n	8006d70 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e0a5      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006d70:	f000 f8b4 	bl	8006edc <HAL_RCC_GetSysClockFreq>
 8006d74:	4603      	mov	r3, r0
 8006d76:	4a55      	ldr	r2, [pc, #340]	@ (8006ecc <HAL_RCC_ClockConfig+0x264>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d90f      	bls.n	8006d9c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006d7c:	4b52      	ldr	r3, [pc, #328]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d109      	bne.n	8006d9c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006d88:	4b4f      	ldr	r3, [pc, #316]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d90:	4a4d      	ldr	r2, [pc, #308]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d96:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006d98:	2380      	movs	r3, #128	@ 0x80
 8006d9a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006d9c:	4b4a      	ldr	r3, [pc, #296]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f023 0203 	bic.w	r2, r3, #3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	4947      	ldr	r1, [pc, #284]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dae:	f7fc fd37 	bl	8003820 <HAL_GetTick>
 8006db2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006db4:	e00a      	b.n	8006dcc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006db6:	f7fc fd33 	bl	8003820 <HAL_GetTick>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	1ad3      	subs	r3, r2, r3
 8006dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d901      	bls.n	8006dcc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e077      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dcc:	4b3e      	ldr	r3, [pc, #248]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	f003 020c 	and.w	r2, r3, #12
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d1eb      	bne.n	8006db6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2b80      	cmp	r3, #128	@ 0x80
 8006de2:	d105      	bne.n	8006df0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006de4:	4b38      	ldr	r3, [pc, #224]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	4a37      	ldr	r2, [pc, #220]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006dea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dee:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0302 	and.w	r3, r3, #2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d010      	beq.n	8006e1e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	689a      	ldr	r2, [r3, #8]
 8006e00:	4b31      	ldr	r3, [pc, #196]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d208      	bcs.n	8006e1e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e0c:	4b2e      	ldr	r3, [pc, #184]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	492b      	ldr	r1, [pc, #172]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e1e:	4b29      	ldr	r3, [pc, #164]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 030f 	and.w	r3, r3, #15
 8006e26:	683a      	ldr	r2, [r7, #0]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d210      	bcs.n	8006e4e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e2c:	4b25      	ldr	r3, [pc, #148]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f023 020f 	bic.w	r2, r3, #15
 8006e34:	4923      	ldr	r1, [pc, #140]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e3c:	4b21      	ldr	r3, [pc, #132]	@ (8006ec4 <HAL_RCC_ClockConfig+0x25c>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 030f 	and.w	r3, r3, #15
 8006e44:	683a      	ldr	r2, [r7, #0]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d001      	beq.n	8006e4e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e036      	b.n	8006ebc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0304 	and.w	r3, r3, #4
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d008      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	4918      	ldr	r1, [pc, #96]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0308 	and.w	r3, r3, #8
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d009      	beq.n	8006e8c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e78:	4b13      	ldr	r3, [pc, #76]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	00db      	lsls	r3, r3, #3
 8006e86:	4910      	ldr	r1, [pc, #64]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006e8c:	f000 f826 	bl	8006edc <HAL_RCC_GetSysClockFreq>
 8006e90:	4602      	mov	r2, r0
 8006e92:	4b0d      	ldr	r3, [pc, #52]	@ (8006ec8 <HAL_RCC_ClockConfig+0x260>)
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	091b      	lsrs	r3, r3, #4
 8006e98:	f003 030f 	and.w	r3, r3, #15
 8006e9c:	490c      	ldr	r1, [pc, #48]	@ (8006ed0 <HAL_RCC_ClockConfig+0x268>)
 8006e9e:	5ccb      	ldrb	r3, [r1, r3]
 8006ea0:	f003 031f 	and.w	r3, r3, #31
 8006ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ea8:	4a0a      	ldr	r2, [pc, #40]	@ (8006ed4 <HAL_RCC_ClockConfig+0x26c>)
 8006eaa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006eac:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed8 <HAL_RCC_ClockConfig+0x270>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7fc fc65 	bl	8003780 <HAL_InitTick>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	73fb      	strb	r3, [r7, #15]

  return status;
 8006eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3718      	adds	r7, #24
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	40022000 	.word	0x40022000
 8006ec8:	40021000 	.word	0x40021000
 8006ecc:	04c4b400 	.word	0x04c4b400
 8006ed0:	08083844 	.word	0x08083844
 8006ed4:	2004002c 	.word	0x2004002c
 8006ed8:	20040034 	.word	0x20040034

08006edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b089      	sub	sp, #36	@ 0x24
 8006ee0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	61fb      	str	r3, [r7, #28]
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006eea:	4b3e      	ldr	r3, [pc, #248]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f003 030c 	and.w	r3, r3, #12
 8006ef2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ef4:	4b3b      	ldr	r3, [pc, #236]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	f003 0303 	and.w	r3, r3, #3
 8006efc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d005      	beq.n	8006f10 <HAL_RCC_GetSysClockFreq+0x34>
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	2b0c      	cmp	r3, #12
 8006f08:	d121      	bne.n	8006f4e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d11e      	bne.n	8006f4e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006f10:	4b34      	ldr	r3, [pc, #208]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0308 	and.w	r3, r3, #8
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d107      	bne.n	8006f2c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006f1c:	4b31      	ldr	r3, [pc, #196]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f22:	0a1b      	lsrs	r3, r3, #8
 8006f24:	f003 030f 	and.w	r3, r3, #15
 8006f28:	61fb      	str	r3, [r7, #28]
 8006f2a:	e005      	b.n	8006f38 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006f2c:	4b2d      	ldr	r3, [pc, #180]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	091b      	lsrs	r3, r3, #4
 8006f32:	f003 030f 	and.w	r3, r3, #15
 8006f36:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006f38:	4a2b      	ldr	r2, [pc, #172]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f40:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d10d      	bne.n	8006f64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f4c:	e00a      	b.n	8006f64 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	2b04      	cmp	r3, #4
 8006f52:	d102      	bne.n	8006f5a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006f54:	4b25      	ldr	r3, [pc, #148]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x110>)
 8006f56:	61bb      	str	r3, [r7, #24]
 8006f58:	e004      	b.n	8006f64 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	d101      	bne.n	8006f64 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006f60:	4b23      	ldr	r3, [pc, #140]	@ (8006ff0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006f62:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	2b0c      	cmp	r3, #12
 8006f68:	d134      	bne.n	8006fd4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d003      	beq.n	8006f82 <HAL_RCC_GetSysClockFreq+0xa6>
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	2b03      	cmp	r3, #3
 8006f7e:	d003      	beq.n	8006f88 <HAL_RCC_GetSysClockFreq+0xac>
 8006f80:	e005      	b.n	8006f8e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006f82:	4b1a      	ldr	r3, [pc, #104]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x110>)
 8006f84:	617b      	str	r3, [r7, #20]
      break;
 8006f86:	e005      	b.n	8006f94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006f88:	4b19      	ldr	r3, [pc, #100]	@ (8006ff0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006f8a:	617b      	str	r3, [r7, #20]
      break;
 8006f8c:	e002      	b.n	8006f94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	617b      	str	r3, [r7, #20]
      break;
 8006f92:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006f94:	4b13      	ldr	r3, [pc, #76]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	091b      	lsrs	r3, r3, #4
 8006f9a:	f003 030f 	and.w	r3, r3, #15
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006fa2:	4b10      	ldr	r3, [pc, #64]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	0a1b      	lsrs	r3, r3, #8
 8006fa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	fb03 f202 	mul.w	r2, r3, r2
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006fba:	4b0a      	ldr	r3, [pc, #40]	@ (8006fe4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	0e5b      	lsrs	r3, r3, #25
 8006fc0:	f003 0303 	and.w	r3, r3, #3
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	005b      	lsls	r3, r3, #1
 8006fc8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006fd4:	69bb      	ldr	r3, [r7, #24]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3724      	adds	r7, #36	@ 0x24
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	40021000 	.word	0x40021000
 8006fe8:	0808385c 	.word	0x0808385c
 8006fec:	00f42400 	.word	0x00f42400
 8006ff0:	007a1200 	.word	0x007a1200

08006ff4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ff8:	4b03      	ldr	r3, [pc, #12]	@ (8007008 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
 8007006:	bf00      	nop
 8007008:	2004002c 	.word	0x2004002c

0800700c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007010:	f7ff fff0 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 8007014:	4602      	mov	r2, r0
 8007016:	4b06      	ldr	r3, [pc, #24]	@ (8007030 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	0a1b      	lsrs	r3, r3, #8
 800701c:	f003 0307 	and.w	r3, r3, #7
 8007020:	4904      	ldr	r1, [pc, #16]	@ (8007034 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007022:	5ccb      	ldrb	r3, [r1, r3]
 8007024:	f003 031f 	and.w	r3, r3, #31
 8007028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800702c:	4618      	mov	r0, r3
 800702e:	bd80      	pop	{r7, pc}
 8007030:	40021000 	.word	0x40021000
 8007034:	08083854 	.word	0x08083854

08007038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800703c:	f7ff ffda 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 8007040:	4602      	mov	r2, r0
 8007042:	4b06      	ldr	r3, [pc, #24]	@ (800705c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	0adb      	lsrs	r3, r3, #11
 8007048:	f003 0307 	and.w	r3, r3, #7
 800704c:	4904      	ldr	r1, [pc, #16]	@ (8007060 <HAL_RCC_GetPCLK2Freq+0x28>)
 800704e:	5ccb      	ldrb	r3, [r1, r3]
 8007050:	f003 031f 	and.w	r3, r3, #31
 8007054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007058:	4618      	mov	r0, r3
 800705a:	bd80      	pop	{r7, pc}
 800705c:	40021000 	.word	0x40021000
 8007060:	08083854 	.word	0x08083854

08007064 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b086      	sub	sp, #24
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800706c:	2300      	movs	r3, #0
 800706e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007070:	4b27      	ldr	r3, [pc, #156]	@ (8007110 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007078:	2b00      	cmp	r3, #0
 800707a:	d003      	beq.n	8007084 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800707c:	f7ff f906 	bl	800628c <HAL_PWREx_GetVoltageRange>
 8007080:	6178      	str	r0, [r7, #20]
 8007082:	e014      	b.n	80070ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007084:	4b22      	ldr	r3, [pc, #136]	@ (8007110 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007088:	4a21      	ldr	r2, [pc, #132]	@ (8007110 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800708a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800708e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007090:	4b1f      	ldr	r3, [pc, #124]	@ (8007110 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007094:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007098:	60fb      	str	r3, [r7, #12]
 800709a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800709c:	f7ff f8f6 	bl	800628c <HAL_PWREx_GetVoltageRange>
 80070a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80070a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007110 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80070a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a6:	4a1a      	ldr	r2, [pc, #104]	@ (8007110 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80070a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070b4:	d10b      	bne.n	80070ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2b80      	cmp	r3, #128	@ 0x80
 80070ba:	d913      	bls.n	80070e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2ba0      	cmp	r3, #160	@ 0xa0
 80070c0:	d902      	bls.n	80070c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80070c2:	2302      	movs	r3, #2
 80070c4:	613b      	str	r3, [r7, #16]
 80070c6:	e00d      	b.n	80070e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80070c8:	2301      	movs	r3, #1
 80070ca:	613b      	str	r3, [r7, #16]
 80070cc:	e00a      	b.n	80070e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80070d2:	d902      	bls.n	80070da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80070d4:	2302      	movs	r3, #2
 80070d6:	613b      	str	r3, [r7, #16]
 80070d8:	e004      	b.n	80070e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2b70      	cmp	r3, #112	@ 0x70
 80070de:	d101      	bne.n	80070e4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80070e0:	2301      	movs	r3, #1
 80070e2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80070e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007114 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f023 020f 	bic.w	r2, r3, #15
 80070ec:	4909      	ldr	r1, [pc, #36]	@ (8007114 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	4313      	orrs	r3, r2
 80070f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80070f4:	4b07      	ldr	r3, [pc, #28]	@ (8007114 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 030f 	and.w	r3, r3, #15
 80070fc:	693a      	ldr	r2, [r7, #16]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d001      	beq.n	8007106 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e000      	b.n	8007108 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3718      	adds	r7, #24
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	40021000 	.word	0x40021000
 8007114:	40022000 	.word	0x40022000

08007118 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007118:	b480      	push	{r7}
 800711a:	b087      	sub	sp, #28
 800711c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800711e:	4b2d      	ldr	r3, [pc, #180]	@ (80071d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	f003 0303 	and.w	r3, r3, #3
 8007126:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2b03      	cmp	r3, #3
 800712c:	d00b      	beq.n	8007146 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2b03      	cmp	r3, #3
 8007132:	d825      	bhi.n	8007180 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d008      	beq.n	800714c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2b02      	cmp	r3, #2
 800713e:	d11f      	bne.n	8007180 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8007140:	4b25      	ldr	r3, [pc, #148]	@ (80071d8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007142:	613b      	str	r3, [r7, #16]
    break;
 8007144:	e01f      	b.n	8007186 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8007146:	4b25      	ldr	r3, [pc, #148]	@ (80071dc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8007148:	613b      	str	r3, [r7, #16]
    break;
 800714a:	e01c      	b.n	8007186 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800714c:	4b21      	ldr	r3, [pc, #132]	@ (80071d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0308 	and.w	r3, r3, #8
 8007154:	2b00      	cmp	r3, #0
 8007156:	d107      	bne.n	8007168 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007158:	4b1e      	ldr	r3, [pc, #120]	@ (80071d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800715a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800715e:	0a1b      	lsrs	r3, r3, #8
 8007160:	f003 030f 	and.w	r3, r3, #15
 8007164:	617b      	str	r3, [r7, #20]
 8007166:	e005      	b.n	8007174 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007168:	4b1a      	ldr	r3, [pc, #104]	@ (80071d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	091b      	lsrs	r3, r3, #4
 800716e:	f003 030f 	and.w	r3, r3, #15
 8007172:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8007174:	4a1a      	ldr	r2, [pc, #104]	@ (80071e0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800717c:	613b      	str	r3, [r7, #16]
    break;
 800717e:	e002      	b.n	8007186 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8007180:	2300      	movs	r3, #0
 8007182:	613b      	str	r3, [r7, #16]
    break;
 8007184:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007186:	4b13      	ldr	r3, [pc, #76]	@ (80071d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	091b      	lsrs	r3, r3, #4
 800718c:	f003 030f 	and.w	r3, r3, #15
 8007190:	3301      	adds	r3, #1
 8007192:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007194:	4b0f      	ldr	r3, [pc, #60]	@ (80071d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	0a1b      	lsrs	r3, r3, #8
 800719a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800719e:	693a      	ldr	r2, [r7, #16]
 80071a0:	fb03 f202 	mul.w	r2, r3, r2
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80071aa:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80071ac:	4b09      	ldr	r3, [pc, #36]	@ (80071d4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	0e5b      	lsrs	r3, r3, #25
 80071b2:	f003 0303 	and.w	r3, r3, #3
 80071b6:	3301      	adds	r3, #1
 80071b8:	005b      	lsls	r3, r3, #1
 80071ba:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80071c6:	683b      	ldr	r3, [r7, #0]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	371c      	adds	r7, #28
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr
 80071d4:	40021000 	.word	0x40021000
 80071d8:	00f42400 	.word	0x00f42400
 80071dc:	007a1200 	.word	0x007a1200
 80071e0:	0808385c 	.word	0x0808385c

080071e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80071ec:	2300      	movs	r3, #0
 80071ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80071f0:	2300      	movs	r3, #0
 80071f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d040      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007204:	2b80      	cmp	r3, #128	@ 0x80
 8007206:	d02a      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007208:	2b80      	cmp	r3, #128	@ 0x80
 800720a:	d825      	bhi.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800720c:	2b60      	cmp	r3, #96	@ 0x60
 800720e:	d026      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007210:	2b60      	cmp	r3, #96	@ 0x60
 8007212:	d821      	bhi.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007214:	2b40      	cmp	r3, #64	@ 0x40
 8007216:	d006      	beq.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8007218:	2b40      	cmp	r3, #64	@ 0x40
 800721a:	d81d      	bhi.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800721c:	2b00      	cmp	r3, #0
 800721e:	d009      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007220:	2b20      	cmp	r3, #32
 8007222:	d010      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8007224:	e018      	b.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007226:	4b89      	ldr	r3, [pc, #548]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	4a88      	ldr	r2, [pc, #544]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800722c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007230:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007232:	e015      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	3304      	adds	r3, #4
 8007238:	2100      	movs	r1, #0
 800723a:	4618      	mov	r0, r3
 800723c:	f000 fb02 	bl	8007844 <RCCEx_PLLSAI1_Config>
 8007240:	4603      	mov	r3, r0
 8007242:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007244:	e00c      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	3320      	adds	r3, #32
 800724a:	2100      	movs	r1, #0
 800724c:	4618      	mov	r0, r3
 800724e:	f000 fbed 	bl	8007a2c <RCCEx_PLLSAI2_Config>
 8007252:	4603      	mov	r3, r0
 8007254:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007256:	e003      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	74fb      	strb	r3, [r7, #19]
      break;
 800725c:	e000      	b.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800725e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007260:	7cfb      	ldrb	r3, [r7, #19]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10b      	bne.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007266:	4b79      	ldr	r3, [pc, #484]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007268:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800726c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007274:	4975      	ldr	r1, [pc, #468]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007276:	4313      	orrs	r3, r2
 8007278:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800727c:	e001      	b.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800727e:	7cfb      	ldrb	r3, [r7, #19]
 8007280:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d047      	beq.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007296:	d030      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8007298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800729c:	d82a      	bhi.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800729e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072a2:	d02a      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x116>
 80072a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072a8:	d824      	bhi.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80072aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072ae:	d008      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80072b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072b4:	d81e      	bhi.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00a      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80072ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072be:	d010      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80072c0:	e018      	b.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80072c2:	4b62      	ldr	r3, [pc, #392]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	4a61      	ldr	r2, [pc, #388]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80072c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072cc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80072ce:	e015      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	3304      	adds	r3, #4
 80072d4:	2100      	movs	r1, #0
 80072d6:	4618      	mov	r0, r3
 80072d8:	f000 fab4 	bl	8007844 <RCCEx_PLLSAI1_Config>
 80072dc:	4603      	mov	r3, r0
 80072de:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80072e0:	e00c      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	3320      	adds	r3, #32
 80072e6:	2100      	movs	r1, #0
 80072e8:	4618      	mov	r0, r3
 80072ea:	f000 fb9f 	bl	8007a2c <RCCEx_PLLSAI2_Config>
 80072ee:	4603      	mov	r3, r0
 80072f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80072f2:	e003      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	74fb      	strb	r3, [r7, #19]
      break;
 80072f8:	e000      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80072fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072fc:	7cfb      	ldrb	r3, [r7, #19]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10b      	bne.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007302:	4b52      	ldr	r3, [pc, #328]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007304:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007308:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007310:	494e      	ldr	r1, [pc, #312]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007312:	4313      	orrs	r3, r2
 8007314:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8007318:	e001      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731a:	7cfb      	ldrb	r3, [r7, #19]
 800731c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 809f 	beq.w	800746a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800732c:	2300      	movs	r3, #0
 800732e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007330:	4b46      	ldr	r3, [pc, #280]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007334:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d101      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800733c:	2301      	movs	r3, #1
 800733e:	e000      	b.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007340:	2300      	movs	r3, #0
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00d      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007346:	4b41      	ldr	r3, [pc, #260]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800734a:	4a40      	ldr	r2, [pc, #256]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800734c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007350:	6593      	str	r3, [r2, #88]	@ 0x58
 8007352:	4b3e      	ldr	r3, [pc, #248]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800735a:	60bb      	str	r3, [r7, #8]
 800735c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800735e:	2301      	movs	r3, #1
 8007360:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007362:	4b3b      	ldr	r3, [pc, #236]	@ (8007450 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a3a      	ldr	r2, [pc, #232]	@ (8007450 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800736c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800736e:	f7fc fa57 	bl	8003820 <HAL_GetTick>
 8007372:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007374:	e009      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007376:	f7fc fa53 	bl	8003820 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	2b02      	cmp	r3, #2
 8007382:	d902      	bls.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	74fb      	strb	r3, [r7, #19]
        break;
 8007388:	e005      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800738a:	4b31      	ldr	r3, [pc, #196]	@ (8007450 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007392:	2b00      	cmp	r3, #0
 8007394:	d0ef      	beq.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8007396:	7cfb      	ldrb	r3, [r7, #19]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d15b      	bne.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800739c:	4b2b      	ldr	r3, [pc, #172]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800739e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073a6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d01f      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073b4:	697a      	ldr	r2, [r7, #20]
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d019      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80073ba:	4b24      	ldr	r3, [pc, #144]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80073bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073c4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80073c6:	4b21      	ldr	r3, [pc, #132]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80073c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073cc:	4a1f      	ldr	r2, [pc, #124]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80073ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80073d6:	4b1d      	ldr	r3, [pc, #116]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80073d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073dc:	4a1b      	ldr	r2, [pc, #108]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80073de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80073e6:	4a19      	ldr	r2, [pc, #100]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f003 0301 	and.w	r3, r3, #1
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d016      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073f8:	f7fc fa12 	bl	8003820 <HAL_GetTick>
 80073fc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073fe:	e00b      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007400:	f7fc fa0e 	bl	8003820 <HAL_GetTick>
 8007404:	4602      	mov	r2, r0
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800740e:	4293      	cmp	r3, r2
 8007410:	d902      	bls.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	74fb      	strb	r3, [r7, #19]
            break;
 8007416:	e006      	b.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007418:	4b0c      	ldr	r3, [pc, #48]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800741a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d0ec      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8007426:	7cfb      	ldrb	r3, [r7, #19]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d10c      	bne.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800742c:	4b07      	ldr	r3, [pc, #28]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800742e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007432:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800743c:	4903      	ldr	r1, [pc, #12]	@ (800744c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800743e:	4313      	orrs	r3, r2
 8007440:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007444:	e008      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007446:	7cfb      	ldrb	r3, [r7, #19]
 8007448:	74bb      	strb	r3, [r7, #18]
 800744a:	e005      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800744c:	40021000 	.word	0x40021000
 8007450:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007454:	7cfb      	ldrb	r3, [r7, #19]
 8007456:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007458:	7c7b      	ldrb	r3, [r7, #17]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d105      	bne.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800745e:	4ba0      	ldr	r3, [pc, #640]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007462:	4a9f      	ldr	r2, [pc, #636]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007464:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007468:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00a      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007476:	4b9a      	ldr	r3, [pc, #616]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800747c:	f023 0203 	bic.w	r2, r3, #3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007484:	4996      	ldr	r1, [pc, #600]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007486:	4313      	orrs	r3, r2
 8007488:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0302 	and.w	r3, r3, #2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00a      	beq.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007498:	4b91      	ldr	r3, [pc, #580]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800749a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800749e:	f023 020c 	bic.w	r2, r3, #12
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074a6:	498e      	ldr	r1, [pc, #568]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 0304 	and.w	r3, r3, #4
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80074ba:	4b89      	ldr	r3, [pc, #548]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074c8:	4985      	ldr	r1, [pc, #532]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0308 	and.w	r3, r3, #8
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00a      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80074dc:	4b80      	ldr	r3, [pc, #512]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074ea:	497d      	ldr	r1, [pc, #500]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80074ec:	4313      	orrs	r3, r2
 80074ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0310 	and.w	r3, r3, #16
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80074fe:	4b78      	ldr	r3, [pc, #480]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007504:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800750c:	4974      	ldr	r1, [pc, #464]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800750e:	4313      	orrs	r3, r2
 8007510:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f003 0320 	and.w	r3, r3, #32
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00a      	beq.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007520:	4b6f      	ldr	r3, [pc, #444]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007526:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800752e:	496c      	ldr	r1, [pc, #432]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007530:	4313      	orrs	r3, r2
 8007532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00a      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007542:	4b67      	ldr	r3, [pc, #412]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007548:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007550:	4963      	ldr	r1, [pc, #396]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007552:	4313      	orrs	r3, r2
 8007554:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007560:	2b00      	cmp	r3, #0
 8007562:	d00a      	beq.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007564:	4b5e      	ldr	r3, [pc, #376]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800756a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007572:	495b      	ldr	r1, [pc, #364]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007574:	4313      	orrs	r3, r2
 8007576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00a      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007586:	4b56      	ldr	r3, [pc, #344]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800758c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007594:	4952      	ldr	r1, [pc, #328]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007596:	4313      	orrs	r3, r2
 8007598:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00a      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80075a8:	4b4d      	ldr	r3, [pc, #308]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80075aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b6:	494a      	ldr	r1, [pc, #296]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80075b8:	4313      	orrs	r3, r2
 80075ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d00a      	beq.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80075ca:	4b45      	ldr	r3, [pc, #276]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80075cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075d8:	4941      	ldr	r1, [pc, #260]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00a      	beq.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80075ec:	4b3c      	ldr	r3, [pc, #240]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80075ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075f2:	f023 0203 	bic.w	r2, r3, #3
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075fa:	4939      	ldr	r1, [pc, #228]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80075fc:	4313      	orrs	r3, r2
 80075fe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800760a:	2b00      	cmp	r3, #0
 800760c:	d028      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800760e:	4b34      	ldr	r3, [pc, #208]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007614:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800761c:	4930      	ldr	r1, [pc, #192]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800761e:	4313      	orrs	r3, r2
 8007620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007628:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800762c:	d106      	bne.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800762e:	4b2c      	ldr	r3, [pc, #176]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	4a2b      	ldr	r2, [pc, #172]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007638:	60d3      	str	r3, [r2, #12]
 800763a:	e011      	b.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007640:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007644:	d10c      	bne.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	3304      	adds	r3, #4
 800764a:	2101      	movs	r1, #1
 800764c:	4618      	mov	r0, r3
 800764e:	f000 f8f9 	bl	8007844 <RCCEx_PLLSAI1_Config>
 8007652:	4603      	mov	r3, r0
 8007654:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007656:	7cfb      	ldrb	r3, [r7, #19]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d001      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800765c:	7cfb      	ldrb	r3, [r7, #19]
 800765e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007668:	2b00      	cmp	r3, #0
 800766a:	d04d      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007670:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007674:	d108      	bne.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007676:	4b1a      	ldr	r3, [pc, #104]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007678:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800767c:	4a18      	ldr	r2, [pc, #96]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800767e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007682:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007686:	e012      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007688:	4b15      	ldr	r3, [pc, #84]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800768a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800768e:	4a14      	ldr	r2, [pc, #80]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007690:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007694:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007698:	4b11      	ldr	r3, [pc, #68]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800769a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800769e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076a6:	490e      	ldr	r1, [pc, #56]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80076a8:	4313      	orrs	r3, r2
 80076aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076b6:	d106      	bne.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076b8:	4b09      	ldr	r3, [pc, #36]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	4a08      	ldr	r2, [pc, #32]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80076be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076c2:	60d3      	str	r3, [r2, #12]
 80076c4:	e020      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80076ce:	d109      	bne.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80076d0:	4b03      	ldr	r3, [pc, #12]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	4a02      	ldr	r2, [pc, #8]	@ (80076e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80076d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076da:	60d3      	str	r3, [r2, #12]
 80076dc:	e014      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80076de:	bf00      	nop
 80076e0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80076ec:	d10c      	bne.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	3304      	adds	r3, #4
 80076f2:	2101      	movs	r1, #1
 80076f4:	4618      	mov	r0, r3
 80076f6:	f000 f8a5 	bl	8007844 <RCCEx_PLLSAI1_Config>
 80076fa:	4603      	mov	r3, r0
 80076fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80076fe:	7cfb      	ldrb	r3, [r7, #19]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007704:	7cfb      	ldrb	r3, [r7, #19]
 8007706:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d028      	beq.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007714:	4b4a      	ldr	r3, [pc, #296]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800771a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007722:	4947      	ldr	r1, [pc, #284]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007724:	4313      	orrs	r3, r2
 8007726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800772e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007732:	d106      	bne.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007734:	4b42      	ldr	r3, [pc, #264]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	4a41      	ldr	r2, [pc, #260]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800773a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800773e:	60d3      	str	r3, [r2, #12]
 8007740:	e011      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007746:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800774a:	d10c      	bne.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	3304      	adds	r3, #4
 8007750:	2101      	movs	r1, #1
 8007752:	4618      	mov	r0, r3
 8007754:	f000 f876 	bl	8007844 <RCCEx_PLLSAI1_Config>
 8007758:	4603      	mov	r3, r0
 800775a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800775c:	7cfb      	ldrb	r3, [r7, #19]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d001      	beq.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007762:	7cfb      	ldrb	r3, [r7, #19]
 8007764:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d01e      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007772:	4b33      	ldr	r3, [pc, #204]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007778:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007782:	492f      	ldr	r1, [pc, #188]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007784:	4313      	orrs	r3, r2
 8007786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007790:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007794:	d10c      	bne.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	3304      	adds	r3, #4
 800779a:	2102      	movs	r1, #2
 800779c:	4618      	mov	r0, r3
 800779e:	f000 f851 	bl	8007844 <RCCEx_PLLSAI1_Config>
 80077a2:	4603      	mov	r3, r0
 80077a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077a6:	7cfb      	ldrb	r3, [r7, #19]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d001      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80077ac:	7cfb      	ldrb	r3, [r7, #19]
 80077ae:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00b      	beq.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80077bc:	4b20      	ldr	r3, [pc, #128]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80077be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80077c2:	f023 0204 	bic.w	r2, r3, #4
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077cc:	491c      	ldr	r1, [pc, #112]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d00b      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80077e0:	4b17      	ldr	r3, [pc, #92]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80077e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80077e6:	f023 0218 	bic.w	r2, r3, #24
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f0:	4913      	ldr	r1, [pc, #76]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80077f2:	4313      	orrs	r3, r2
 80077f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007800:	2b00      	cmp	r3, #0
 8007802:	d017      	beq.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007804:	4b0e      	ldr	r3, [pc, #56]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007806:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800780a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007814:	490a      	ldr	r1, [pc, #40]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007816:	4313      	orrs	r3, r2
 8007818:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007822:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007826:	d105      	bne.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007828:	4b05      	ldr	r3, [pc, #20]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	4a04      	ldr	r2, [pc, #16]	@ (8007840 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800782e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007832:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007834:	7cbb      	ldrb	r3, [r7, #18]
}
 8007836:	4618      	mov	r0, r3
 8007838:	3718      	adds	r7, #24
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	40021000 	.word	0x40021000

08007844 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800784e:	2300      	movs	r3, #0
 8007850:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007852:	4b72      	ldr	r3, [pc, #456]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	f003 0303 	and.w	r3, r3, #3
 800785a:	2b00      	cmp	r3, #0
 800785c:	d00e      	beq.n	800787c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800785e:	4b6f      	ldr	r3, [pc, #444]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	f003 0203 	and.w	r2, r3, #3
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	429a      	cmp	r2, r3
 800786c:	d103      	bne.n	8007876 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
       ||
 8007872:	2b00      	cmp	r3, #0
 8007874:	d142      	bne.n	80078fc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	73fb      	strb	r3, [r7, #15]
 800787a:	e03f      	b.n	80078fc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2b03      	cmp	r3, #3
 8007882:	d018      	beq.n	80078b6 <RCCEx_PLLSAI1_Config+0x72>
 8007884:	2b03      	cmp	r3, #3
 8007886:	d825      	bhi.n	80078d4 <RCCEx_PLLSAI1_Config+0x90>
 8007888:	2b01      	cmp	r3, #1
 800788a:	d002      	beq.n	8007892 <RCCEx_PLLSAI1_Config+0x4e>
 800788c:	2b02      	cmp	r3, #2
 800788e:	d009      	beq.n	80078a4 <RCCEx_PLLSAI1_Config+0x60>
 8007890:	e020      	b.n	80078d4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007892:	4b62      	ldr	r3, [pc, #392]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 0302 	and.w	r3, r3, #2
 800789a:	2b00      	cmp	r3, #0
 800789c:	d11d      	bne.n	80078da <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078a2:	e01a      	b.n	80078da <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80078a4:	4b5d      	ldr	r3, [pc, #372]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d116      	bne.n	80078de <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078b4:	e013      	b.n	80078de <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80078b6:	4b59      	ldr	r3, [pc, #356]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10f      	bne.n	80078e2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80078c2:	4b56      	ldr	r3, [pc, #344]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d109      	bne.n	80078e2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80078d2:	e006      	b.n	80078e2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	73fb      	strb	r3, [r7, #15]
      break;
 80078d8:	e004      	b.n	80078e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80078da:	bf00      	nop
 80078dc:	e002      	b.n	80078e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80078de:	bf00      	nop
 80078e0:	e000      	b.n	80078e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80078e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80078e4:	7bfb      	ldrb	r3, [r7, #15]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d108      	bne.n	80078fc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80078ea:	4b4c      	ldr	r3, [pc, #304]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f023 0203 	bic.w	r2, r3, #3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4949      	ldr	r1, [pc, #292]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078f8:	4313      	orrs	r3, r2
 80078fa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80078fc:	7bfb      	ldrb	r3, [r7, #15]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f040 8086 	bne.w	8007a10 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007904:	4b45      	ldr	r3, [pc, #276]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a44      	ldr	r2, [pc, #272]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 800790a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800790e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007910:	f7fb ff86 	bl	8003820 <HAL_GetTick>
 8007914:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007916:	e009      	b.n	800792c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007918:	f7fb ff82 	bl	8003820 <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	2b02      	cmp	r3, #2
 8007924:	d902      	bls.n	800792c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007926:	2303      	movs	r3, #3
 8007928:	73fb      	strb	r3, [r7, #15]
        break;
 800792a:	e005      	b.n	8007938 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800792c:	4b3b      	ldr	r3, [pc, #236]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1ef      	bne.n	8007918 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007938:	7bfb      	ldrb	r3, [r7, #15]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d168      	bne.n	8007a10 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d113      	bne.n	800796c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007944:	4b35      	ldr	r3, [pc, #212]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007946:	691a      	ldr	r2, [r3, #16]
 8007948:	4b35      	ldr	r3, [pc, #212]	@ (8007a20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800794a:	4013      	ands	r3, r2
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	6892      	ldr	r2, [r2, #8]
 8007950:	0211      	lsls	r1, r2, #8
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	68d2      	ldr	r2, [r2, #12]
 8007956:	06d2      	lsls	r2, r2, #27
 8007958:	4311      	orrs	r1, r2
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	6852      	ldr	r2, [r2, #4]
 800795e:	3a01      	subs	r2, #1
 8007960:	0112      	lsls	r2, r2, #4
 8007962:	430a      	orrs	r2, r1
 8007964:	492d      	ldr	r1, [pc, #180]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007966:	4313      	orrs	r3, r2
 8007968:	610b      	str	r3, [r1, #16]
 800796a:	e02d      	b.n	80079c8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d115      	bne.n	800799e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007972:	4b2a      	ldr	r3, [pc, #168]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007974:	691a      	ldr	r2, [r3, #16]
 8007976:	4b2b      	ldr	r3, [pc, #172]	@ (8007a24 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007978:	4013      	ands	r3, r2
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	6892      	ldr	r2, [r2, #8]
 800797e:	0211      	lsls	r1, r2, #8
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	6912      	ldr	r2, [r2, #16]
 8007984:	0852      	lsrs	r2, r2, #1
 8007986:	3a01      	subs	r2, #1
 8007988:	0552      	lsls	r2, r2, #21
 800798a:	4311      	orrs	r1, r2
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	6852      	ldr	r2, [r2, #4]
 8007990:	3a01      	subs	r2, #1
 8007992:	0112      	lsls	r2, r2, #4
 8007994:	430a      	orrs	r2, r1
 8007996:	4921      	ldr	r1, [pc, #132]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007998:	4313      	orrs	r3, r2
 800799a:	610b      	str	r3, [r1, #16]
 800799c:	e014      	b.n	80079c8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800799e:	4b1f      	ldr	r3, [pc, #124]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80079a0:	691a      	ldr	r2, [r3, #16]
 80079a2:	4b21      	ldr	r3, [pc, #132]	@ (8007a28 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079a4:	4013      	ands	r3, r2
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6892      	ldr	r2, [r2, #8]
 80079aa:	0211      	lsls	r1, r2, #8
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	6952      	ldr	r2, [r2, #20]
 80079b0:	0852      	lsrs	r2, r2, #1
 80079b2:	3a01      	subs	r2, #1
 80079b4:	0652      	lsls	r2, r2, #25
 80079b6:	4311      	orrs	r1, r2
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	6852      	ldr	r2, [r2, #4]
 80079bc:	3a01      	subs	r2, #1
 80079be:	0112      	lsls	r2, r2, #4
 80079c0:	430a      	orrs	r2, r1
 80079c2:	4916      	ldr	r1, [pc, #88]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80079c8:	4b14      	ldr	r3, [pc, #80]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a13      	ldr	r2, [pc, #76]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80079ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80079d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079d4:	f7fb ff24 	bl	8003820 <HAL_GetTick>
 80079d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80079da:	e009      	b.n	80079f0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80079dc:	f7fb ff20 	bl	8003820 <HAL_GetTick>
 80079e0:	4602      	mov	r2, r0
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	1ad3      	subs	r3, r2, r3
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	d902      	bls.n	80079f0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80079ea:	2303      	movs	r3, #3
 80079ec:	73fb      	strb	r3, [r7, #15]
          break;
 80079ee:	e005      	b.n	80079fc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80079f0:	4b0a      	ldr	r3, [pc, #40]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d0ef      	beq.n	80079dc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80079fc:	7bfb      	ldrb	r3, [r7, #15]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d106      	bne.n	8007a10 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007a02:	4b06      	ldr	r3, [pc, #24]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a04:	691a      	ldr	r2, [r3, #16]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	4904      	ldr	r1, [pc, #16]	@ (8007a1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3710      	adds	r7, #16
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	40021000 	.word	0x40021000
 8007a20:	07ff800f 	.word	0x07ff800f
 8007a24:	ff9f800f 	.word	0xff9f800f
 8007a28:	f9ff800f 	.word	0xf9ff800f

08007a2c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a36:	2300      	movs	r3, #0
 8007a38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a3a:	4b72      	ldr	r3, [pc, #456]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f003 0303 	and.w	r3, r3, #3
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00e      	beq.n	8007a64 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007a46:	4b6f      	ldr	r3, [pc, #444]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	f003 0203 	and.w	r2, r3, #3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d103      	bne.n	8007a5e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
       ||
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d142      	bne.n	8007ae4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	73fb      	strb	r3, [r7, #15]
 8007a62:	e03f      	b.n	8007ae4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2b03      	cmp	r3, #3
 8007a6a:	d018      	beq.n	8007a9e <RCCEx_PLLSAI2_Config+0x72>
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d825      	bhi.n	8007abc <RCCEx_PLLSAI2_Config+0x90>
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d002      	beq.n	8007a7a <RCCEx_PLLSAI2_Config+0x4e>
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d009      	beq.n	8007a8c <RCCEx_PLLSAI2_Config+0x60>
 8007a78:	e020      	b.n	8007abc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a7a:	4b62      	ldr	r3, [pc, #392]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d11d      	bne.n	8007ac2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a8a:	e01a      	b.n	8007ac2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a8c:	4b5d      	ldr	r3, [pc, #372]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d116      	bne.n	8007ac6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a9c:	e013      	b.n	8007ac6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007a9e:	4b59      	ldr	r3, [pc, #356]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10f      	bne.n	8007aca <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007aaa:	4b56      	ldr	r3, [pc, #344]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d109      	bne.n	8007aca <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007aba:	e006      	b.n	8007aca <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	73fb      	strb	r3, [r7, #15]
      break;
 8007ac0:	e004      	b.n	8007acc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007ac2:	bf00      	nop
 8007ac4:	e002      	b.n	8007acc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007ac6:	bf00      	nop
 8007ac8:	e000      	b.n	8007acc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007aca:	bf00      	nop
    }

    if(status == HAL_OK)
 8007acc:	7bfb      	ldrb	r3, [r7, #15]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d108      	bne.n	8007ae4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007ad2:	4b4c      	ldr	r3, [pc, #304]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	f023 0203 	bic.w	r2, r3, #3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4949      	ldr	r1, [pc, #292]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007ae4:	7bfb      	ldrb	r3, [r7, #15]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f040 8086 	bne.w	8007bf8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007aec:	4b45      	ldr	r3, [pc, #276]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a44      	ldr	r2, [pc, #272]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007af2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007af6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007af8:	f7fb fe92 	bl	8003820 <HAL_GetTick>
 8007afc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007afe:	e009      	b.n	8007b14 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007b00:	f7fb fe8e 	bl	8003820 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	2b02      	cmp	r3, #2
 8007b0c:	d902      	bls.n	8007b14 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	73fb      	strb	r3, [r7, #15]
        break;
 8007b12:	e005      	b.n	8007b20 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007b14:	4b3b      	ldr	r3, [pc, #236]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d1ef      	bne.n	8007b00 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d168      	bne.n	8007bf8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d113      	bne.n	8007b54 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007b2c:	4b35      	ldr	r3, [pc, #212]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b2e:	695a      	ldr	r2, [r3, #20]
 8007b30:	4b35      	ldr	r3, [pc, #212]	@ (8007c08 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007b32:	4013      	ands	r3, r2
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	6892      	ldr	r2, [r2, #8]
 8007b38:	0211      	lsls	r1, r2, #8
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	68d2      	ldr	r2, [r2, #12]
 8007b3e:	06d2      	lsls	r2, r2, #27
 8007b40:	4311      	orrs	r1, r2
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	6852      	ldr	r2, [r2, #4]
 8007b46:	3a01      	subs	r2, #1
 8007b48:	0112      	lsls	r2, r2, #4
 8007b4a:	430a      	orrs	r2, r1
 8007b4c:	492d      	ldr	r1, [pc, #180]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	614b      	str	r3, [r1, #20]
 8007b52:	e02d      	b.n	8007bb0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d115      	bne.n	8007b86 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b5c:	695a      	ldr	r2, [r3, #20]
 8007b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8007c0c <RCCEx_PLLSAI2_Config+0x1e0>)
 8007b60:	4013      	ands	r3, r2
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	6892      	ldr	r2, [r2, #8]
 8007b66:	0211      	lsls	r1, r2, #8
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	6912      	ldr	r2, [r2, #16]
 8007b6c:	0852      	lsrs	r2, r2, #1
 8007b6e:	3a01      	subs	r2, #1
 8007b70:	0552      	lsls	r2, r2, #21
 8007b72:	4311      	orrs	r1, r2
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	6852      	ldr	r2, [r2, #4]
 8007b78:	3a01      	subs	r2, #1
 8007b7a:	0112      	lsls	r2, r2, #4
 8007b7c:	430a      	orrs	r2, r1
 8007b7e:	4921      	ldr	r1, [pc, #132]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b80:	4313      	orrs	r3, r2
 8007b82:	614b      	str	r3, [r1, #20]
 8007b84:	e014      	b.n	8007bb0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007b86:	4b1f      	ldr	r3, [pc, #124]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007b88:	695a      	ldr	r2, [r3, #20]
 8007b8a:	4b21      	ldr	r3, [pc, #132]	@ (8007c10 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	6892      	ldr	r2, [r2, #8]
 8007b92:	0211      	lsls	r1, r2, #8
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	6952      	ldr	r2, [r2, #20]
 8007b98:	0852      	lsrs	r2, r2, #1
 8007b9a:	3a01      	subs	r2, #1
 8007b9c:	0652      	lsls	r2, r2, #25
 8007b9e:	4311      	orrs	r1, r2
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	6852      	ldr	r2, [r2, #4]
 8007ba4:	3a01      	subs	r2, #1
 8007ba6:	0112      	lsls	r2, r2, #4
 8007ba8:	430a      	orrs	r2, r1
 8007baa:	4916      	ldr	r1, [pc, #88]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007bac:	4313      	orrs	r3, r2
 8007bae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007bb0:	4b14      	ldr	r3, [pc, #80]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a13      	ldr	r2, [pc, #76]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bbc:	f7fb fe30 	bl	8003820 <HAL_GetTick>
 8007bc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007bc2:	e009      	b.n	8007bd8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007bc4:	f7fb fe2c 	bl	8003820 <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d902      	bls.n	8007bd8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	73fb      	strb	r3, [r7, #15]
          break;
 8007bd6:	e005      	b.n	8007be4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d0ef      	beq.n	8007bc4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007be4:	7bfb      	ldrb	r3, [r7, #15]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d106      	bne.n	8007bf8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007bea:	4b06      	ldr	r3, [pc, #24]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007bec:	695a      	ldr	r2, [r3, #20]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	699b      	ldr	r3, [r3, #24]
 8007bf2:	4904      	ldr	r1, [pc, #16]	@ (8007c04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	40021000 	.word	0x40021000
 8007c08:	07ff800f 	.word	0x07ff800f
 8007c0c:	ff9f800f 	.word	0xff9f800f
 8007c10:	f9ff800f 	.word	0xf9ff800f

08007c14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d101      	bne.n	8007c26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	e095      	b.n	8007d52 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d108      	bne.n	8007c40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c36:	d009      	beq.n	8007c4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	61da      	str	r2, [r3, #28]
 8007c3e:	e005      	b.n	8007c4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d106      	bne.n	8007c6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f7fb f8e0 	bl	8002e2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2202      	movs	r2, #2
 8007c70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c82:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c8c:	d902      	bls.n	8007c94 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	60fb      	str	r3, [r7, #12]
 8007c92:	e002      	b.n	8007c9a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007c98:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007ca2:	d007      	beq.n	8007cb4 <HAL_SPI_Init+0xa0>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007cac:	d002      	beq.n	8007cb4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007cc4:	431a      	orrs	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	f003 0302 	and.w	r3, r3, #2
 8007cce:	431a      	orrs	r2, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	695b      	ldr	r3, [r3, #20]
 8007cd4:	f003 0301 	and.w	r3, r3, #1
 8007cd8:	431a      	orrs	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ce2:	431a      	orrs	r2, r3
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	69db      	ldr	r3, [r3, #28]
 8007ce8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cec:	431a      	orrs	r2, r3
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a1b      	ldr	r3, [r3, #32]
 8007cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cf6:	ea42 0103 	orr.w	r1, r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	430a      	orrs	r2, r1
 8007d08:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	699b      	ldr	r3, [r3, #24]
 8007d0e:	0c1b      	lsrs	r3, r3, #16
 8007d10:	f003 0204 	and.w	r2, r3, #4
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d18:	f003 0310 	and.w	r3, r3, #16
 8007d1c:	431a      	orrs	r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d22:	f003 0308 	and.w	r3, r3, #8
 8007d26:	431a      	orrs	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007d30:	ea42 0103 	orr.w	r1, r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b088      	sub	sp, #32
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	60f8      	str	r0, [r7, #12]
 8007d62:	60b9      	str	r1, [r7, #8]
 8007d64:	603b      	str	r3, [r7, #0]
 8007d66:	4613      	mov	r3, r2
 8007d68:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d6a:	f7fb fd59 	bl	8003820 <HAL_GetTick>
 8007d6e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007d70:	88fb      	ldrh	r3, [r7, #6]
 8007d72:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d001      	beq.n	8007d84 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007d80:	2302      	movs	r3, #2
 8007d82:	e15c      	b.n	800803e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d002      	beq.n	8007d90 <HAL_SPI_Transmit+0x36>
 8007d8a:	88fb      	ldrh	r3, [r7, #6]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d101      	bne.n	8007d94 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e154      	b.n	800803e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d101      	bne.n	8007da2 <HAL_SPI_Transmit+0x48>
 8007d9e:	2302      	movs	r3, #2
 8007da0:	e14d      	b.n	800803e <HAL_SPI_Transmit+0x2e4>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2203      	movs	r2, #3
 8007dae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	68ba      	ldr	r2, [r7, #8]
 8007dbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	88fa      	ldrh	r2, [r7, #6]
 8007dc2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	88fa      	ldrh	r2, [r7, #6]
 8007dc8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007df4:	d10f      	bne.n	8007e16 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e04:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e14:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e20:	2b40      	cmp	r3, #64	@ 0x40
 8007e22:	d007      	beq.n	8007e34 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e3c:	d952      	bls.n	8007ee4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d002      	beq.n	8007e4c <HAL_SPI_Transmit+0xf2>
 8007e46:	8b7b      	ldrh	r3, [r7, #26]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d145      	bne.n	8007ed8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e50:	881a      	ldrh	r2, [r3, #0]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e5c:	1c9a      	adds	r2, r3, #2
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	b29a      	uxth	r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007e70:	e032      	b.n	8007ed8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d112      	bne.n	8007ea6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e84:	881a      	ldrh	r2, [r3, #0]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e90:	1c9a      	adds	r2, r3, #2
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	b29a      	uxth	r2, r3
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ea4:	e018      	b.n	8007ed8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ea6:	f7fb fcbb 	bl	8003820 <HAL_GetTick>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	69fb      	ldr	r3, [r7, #28]
 8007eae:	1ad3      	subs	r3, r2, r3
 8007eb0:	683a      	ldr	r2, [r7, #0]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d803      	bhi.n	8007ebe <HAL_SPI_Transmit+0x164>
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ebc:	d102      	bne.n	8007ec4 <HAL_SPI_Transmit+0x16a>
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d109      	bne.n	8007ed8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e0b2      	b.n	800803e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1c7      	bne.n	8007e72 <HAL_SPI_Transmit+0x118>
 8007ee2:	e083      	b.n	8007fec <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d002      	beq.n	8007ef2 <HAL_SPI_Transmit+0x198>
 8007eec:	8b7b      	ldrh	r3, [r7, #26]
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d177      	bne.n	8007fe2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d912      	bls.n	8007f22 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f00:	881a      	ldrh	r2, [r3, #0]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f0c:	1c9a      	adds	r2, r3, #2
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	3b02      	subs	r3, #2
 8007f1a:	b29a      	uxth	r2, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f20:	e05f      	b.n	8007fe2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	330c      	adds	r3, #12
 8007f2c:	7812      	ldrb	r2, [r2, #0]
 8007f2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f34:	1c5a      	adds	r2, r3, #1
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	3b01      	subs	r3, #1
 8007f42:	b29a      	uxth	r2, r3
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007f48:	e04b      	b.n	8007fe2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f003 0302 	and.w	r3, r3, #2
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	d12b      	bne.n	8007fb0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	2b01      	cmp	r3, #1
 8007f60:	d912      	bls.n	8007f88 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f66:	881a      	ldrh	r2, [r3, #0]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f72:	1c9a      	adds	r2, r3, #2
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	3b02      	subs	r3, #2
 8007f80:	b29a      	uxth	r2, r3
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f86:	e02c      	b.n	8007fe2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	330c      	adds	r3, #12
 8007f92:	7812      	ldrb	r2, [r2, #0]
 8007f94:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f9a:	1c5a      	adds	r2, r3, #1
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	b29a      	uxth	r2, r3
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007fae:	e018      	b.n	8007fe2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fb0:	f7fb fc36 	bl	8003820 <HAL_GetTick>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	69fb      	ldr	r3, [r7, #28]
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	683a      	ldr	r2, [r7, #0]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d803      	bhi.n	8007fc8 <HAL_SPI_Transmit+0x26e>
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fc6:	d102      	bne.n	8007fce <HAL_SPI_Transmit+0x274>
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d109      	bne.n	8007fe2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007fde:	2303      	movs	r3, #3
 8007fe0:	e02d      	b.n	800803e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1ae      	bne.n	8007f4a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007fec:	69fa      	ldr	r2, [r7, #28]
 8007fee:	6839      	ldr	r1, [r7, #0]
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 fb65 	bl	80086c0 <SPI_EndRxTxTransaction>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d002      	beq.n	8008002 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2220      	movs	r2, #32
 8008000:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10a      	bne.n	8008020 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800800a:	2300      	movs	r3, #0
 800800c:	617b      	str	r3, [r7, #20]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	617b      	str	r3, [r7, #20]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	617b      	str	r3, [r7, #20]
 800801e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008034:	2b00      	cmp	r3, #0
 8008036:	d001      	beq.n	800803c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	e000      	b.n	800803e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800803c:	2300      	movs	r3, #0
  }
}
 800803e:	4618      	mov	r0, r3
 8008040:	3720      	adds	r7, #32
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008046:	b580      	push	{r7, lr}
 8008048:	b08a      	sub	sp, #40	@ 0x28
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	607a      	str	r2, [r7, #4]
 8008052:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008054:	2301      	movs	r3, #1
 8008056:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008058:	f7fb fbe2 	bl	8003820 <HAL_GetTick>
 800805c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008064:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800806c:	887b      	ldrh	r3, [r7, #2]
 800806e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008070:	887b      	ldrh	r3, [r7, #2]
 8008072:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008074:	7ffb      	ldrb	r3, [r7, #31]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d00c      	beq.n	8008094 <HAL_SPI_TransmitReceive+0x4e>
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008080:	d106      	bne.n	8008090 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d102      	bne.n	8008090 <HAL_SPI_TransmitReceive+0x4a>
 800808a:	7ffb      	ldrb	r3, [r7, #31]
 800808c:	2b04      	cmp	r3, #4
 800808e:	d001      	beq.n	8008094 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008090:	2302      	movs	r3, #2
 8008092:	e1f3      	b.n	800847c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d005      	beq.n	80080a6 <HAL_SPI_TransmitReceive+0x60>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <HAL_SPI_TransmitReceive+0x60>
 80080a0:	887b      	ldrh	r3, [r7, #2]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e1e8      	b.n	800847c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d101      	bne.n	80080b8 <HAL_SPI_TransmitReceive+0x72>
 80080b4:	2302      	movs	r3, #2
 80080b6:	e1e1      	b.n	800847c <HAL_SPI_TransmitReceive+0x436>
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b04      	cmp	r3, #4
 80080ca:	d003      	beq.n	80080d4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2205      	movs	r2, #5
 80080d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	887a      	ldrh	r2, [r7, #2]
 80080e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	887a      	ldrh	r2, [r7, #2]
 80080ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	887a      	ldrh	r2, [r7, #2]
 80080fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	887a      	ldrh	r2, [r7, #2]
 8008100:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	68db      	ldr	r3, [r3, #12]
 8008112:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008116:	d802      	bhi.n	800811e <HAL_SPI_TransmitReceive+0xd8>
 8008118:	8abb      	ldrh	r3, [r7, #20]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d908      	bls.n	8008130 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	685a      	ldr	r2, [r3, #4]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800812c:	605a      	str	r2, [r3, #4]
 800812e:	e007      	b.n	8008140 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	685a      	ldr	r2, [r3, #4]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800813e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800814a:	2b40      	cmp	r3, #64	@ 0x40
 800814c:	d007      	beq.n	800815e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800815c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008166:	f240 8083 	bls.w	8008270 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d002      	beq.n	8008178 <HAL_SPI_TransmitReceive+0x132>
 8008172:	8afb      	ldrh	r3, [r7, #22]
 8008174:	2b01      	cmp	r3, #1
 8008176:	d16f      	bne.n	8008258 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800817c:	881a      	ldrh	r2, [r3, #0]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008188:	1c9a      	adds	r2, r3, #2
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008192:	b29b      	uxth	r3, r3
 8008194:	3b01      	subs	r3, #1
 8008196:	b29a      	uxth	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800819c:	e05c      	b.n	8008258 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	f003 0302 	and.w	r3, r3, #2
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d11b      	bne.n	80081e4 <HAL_SPI_TransmitReceive+0x19e>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d016      	beq.n	80081e4 <HAL_SPI_TransmitReceive+0x19e>
 80081b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d113      	bne.n	80081e4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c0:	881a      	ldrh	r2, [r3, #0]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081cc:	1c9a      	adds	r2, r3, #2
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	3b01      	subs	r3, #1
 80081da:	b29a      	uxth	r2, r3
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80081e0:	2300      	movs	r3, #0
 80081e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f003 0301 	and.w	r3, r3, #1
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d11c      	bne.n	800822c <HAL_SPI_TransmitReceive+0x1e6>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d016      	beq.n	800822c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68da      	ldr	r2, [r3, #12]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008208:	b292      	uxth	r2, r2
 800820a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008210:	1c9a      	adds	r2, r3, #2
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800821c:	b29b      	uxth	r3, r3
 800821e:	3b01      	subs	r3, #1
 8008220:	b29a      	uxth	r2, r3
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008228:	2301      	movs	r3, #1
 800822a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800822c:	f7fb faf8 	bl	8003820 <HAL_GetTick>
 8008230:	4602      	mov	r2, r0
 8008232:	6a3b      	ldr	r3, [r7, #32]
 8008234:	1ad3      	subs	r3, r2, r3
 8008236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008238:	429a      	cmp	r2, r3
 800823a:	d80d      	bhi.n	8008258 <HAL_SPI_TransmitReceive+0x212>
 800823c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008242:	d009      	beq.n	8008258 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008254:	2303      	movs	r3, #3
 8008256:	e111      	b.n	800847c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800825c:	b29b      	uxth	r3, r3
 800825e:	2b00      	cmp	r3, #0
 8008260:	d19d      	bne.n	800819e <HAL_SPI_TransmitReceive+0x158>
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008268:	b29b      	uxth	r3, r3
 800826a:	2b00      	cmp	r3, #0
 800826c:	d197      	bne.n	800819e <HAL_SPI_TransmitReceive+0x158>
 800826e:	e0e5      	b.n	800843c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d003      	beq.n	8008280 <HAL_SPI_TransmitReceive+0x23a>
 8008278:	8afb      	ldrh	r3, [r7, #22]
 800827a:	2b01      	cmp	r3, #1
 800827c:	f040 80d1 	bne.w	8008422 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008284:	b29b      	uxth	r3, r3
 8008286:	2b01      	cmp	r3, #1
 8008288:	d912      	bls.n	80082b0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800828e:	881a      	ldrh	r2, [r3, #0]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800829a:	1c9a      	adds	r2, r3, #2
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	3b02      	subs	r3, #2
 80082a8:	b29a      	uxth	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082ae:	e0b8      	b.n	8008422 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	330c      	adds	r3, #12
 80082ba:	7812      	ldrb	r2, [r2, #0]
 80082bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c2:	1c5a      	adds	r2, r3, #1
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	3b01      	subs	r3, #1
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082d6:	e0a4      	b.n	8008422 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	f003 0302 	and.w	r3, r3, #2
 80082e2:	2b02      	cmp	r3, #2
 80082e4:	d134      	bne.n	8008350 <HAL_SPI_TransmitReceive+0x30a>
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d02f      	beq.n	8008350 <HAL_SPI_TransmitReceive+0x30a>
 80082f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d12c      	bne.n	8008350 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d912      	bls.n	8008326 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008304:	881a      	ldrh	r2, [r3, #0]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008310:	1c9a      	adds	r2, r3, #2
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800831a:	b29b      	uxth	r3, r3
 800831c:	3b02      	subs	r3, #2
 800831e:	b29a      	uxth	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008324:	e012      	b.n	800834c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	330c      	adds	r3, #12
 8008330:	7812      	ldrb	r2, [r2, #0]
 8008332:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008338:	1c5a      	adds	r2, r3, #1
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008342:	b29b      	uxth	r3, r3
 8008344:	3b01      	subs	r3, #1
 8008346:	b29a      	uxth	r2, r3
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800834c:	2300      	movs	r3, #0
 800834e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b01      	cmp	r3, #1
 800835c:	d148      	bne.n	80083f0 <HAL_SPI_TransmitReceive+0x3aa>
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008364:	b29b      	uxth	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	d042      	beq.n	80083f0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008370:	b29b      	uxth	r3, r3
 8008372:	2b01      	cmp	r3, #1
 8008374:	d923      	bls.n	80083be <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	68da      	ldr	r2, [r3, #12]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008380:	b292      	uxth	r2, r2
 8008382:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008388:	1c9a      	adds	r2, r3, #2
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008394:	b29b      	uxth	r3, r3
 8008396:	3b02      	subs	r3, #2
 8008398:	b29a      	uxth	r2, r3
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d81f      	bhi.n	80083ec <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80083ba:	605a      	str	r2, [r3, #4]
 80083bc:	e016      	b.n	80083ec <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f103 020c 	add.w	r2, r3, #12
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ca:	7812      	ldrb	r2, [r2, #0]
 80083cc:	b2d2      	uxtb	r2, r2
 80083ce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d4:	1c5a      	adds	r2, r3, #1
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	3b01      	subs	r3, #1
 80083e4:	b29a      	uxth	r2, r3
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083ec:	2301      	movs	r3, #1
 80083ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80083f0:	f7fb fa16 	bl	8003820 <HAL_GetTick>
 80083f4:	4602      	mov	r2, r0
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	1ad3      	subs	r3, r2, r3
 80083fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d803      	bhi.n	8008408 <HAL_SPI_TransmitReceive+0x3c2>
 8008400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008402:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008406:	d102      	bne.n	800840e <HAL_SPI_TransmitReceive+0x3c8>
 8008408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840a:	2b00      	cmp	r3, #0
 800840c:	d109      	bne.n	8008422 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2201      	movs	r2, #1
 8008412:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800841e:	2303      	movs	r3, #3
 8008420:	e02c      	b.n	800847c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008426:	b29b      	uxth	r3, r3
 8008428:	2b00      	cmp	r3, #0
 800842a:	f47f af55 	bne.w	80082d8 <HAL_SPI_TransmitReceive+0x292>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008434:	b29b      	uxth	r3, r3
 8008436:	2b00      	cmp	r3, #0
 8008438:	f47f af4e 	bne.w	80082d8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800843c:	6a3a      	ldr	r2, [r7, #32]
 800843e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f000 f93d 	bl	80086c0 <SPI_EndRxTxTransaction>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d008      	beq.n	800845e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2220      	movs	r2, #32
 8008450:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	e00e      	b.n	800847c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	e000      	b.n	800847c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800847a:	2300      	movs	r3, #0
  }
}
 800847c:	4618      	mov	r0, r3
 800847e:	3728      	adds	r7, #40	@ 0x28
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b088      	sub	sp, #32
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	603b      	str	r3, [r7, #0]
 8008490:	4613      	mov	r3, r2
 8008492:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008494:	f7fb f9c4 	bl	8003820 <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849c:	1a9b      	subs	r3, r3, r2
 800849e:	683a      	ldr	r2, [r7, #0]
 80084a0:	4413      	add	r3, r2
 80084a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80084a4:	f7fb f9bc 	bl	8003820 <HAL_GetTick>
 80084a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80084aa:	4b39      	ldr	r3, [pc, #228]	@ (8008590 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	015b      	lsls	r3, r3, #5
 80084b0:	0d1b      	lsrs	r3, r3, #20
 80084b2:	69fa      	ldr	r2, [r7, #28]
 80084b4:	fb02 f303 	mul.w	r3, r2, r3
 80084b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084ba:	e054      	b.n	8008566 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084c2:	d050      	beq.n	8008566 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80084c4:	f7fb f9ac 	bl	8003820 <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	69bb      	ldr	r3, [r7, #24]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	69fa      	ldr	r2, [r7, #28]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d902      	bls.n	80084da <SPI_WaitFlagStateUntilTimeout+0x56>
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d13d      	bne.n	8008556 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	685a      	ldr	r2, [r3, #4]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80084e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084f2:	d111      	bne.n	8008518 <SPI_WaitFlagStateUntilTimeout+0x94>
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084fc:	d004      	beq.n	8008508 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008506:	d107      	bne.n	8008518 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008516:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800851c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008520:	d10f      	bne.n	8008542 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008530:	601a      	str	r2, [r3, #0]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008540:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2200      	movs	r2, #0
 800854e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008552:	2303      	movs	r3, #3
 8008554:	e017      	b.n	8008586 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d101      	bne.n	8008560 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800855c:	2300      	movs	r3, #0
 800855e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	3b01      	subs	r3, #1
 8008564:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	689a      	ldr	r2, [r3, #8]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	4013      	ands	r3, r2
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	429a      	cmp	r2, r3
 8008574:	bf0c      	ite	eq
 8008576:	2301      	moveq	r3, #1
 8008578:	2300      	movne	r3, #0
 800857a:	b2db      	uxtb	r3, r3
 800857c:	461a      	mov	r2, r3
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	429a      	cmp	r2, r3
 8008582:	d19b      	bne.n	80084bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3720      	adds	r7, #32
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	2004002c 	.word	0x2004002c

08008594 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b08a      	sub	sp, #40	@ 0x28
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	607a      	str	r2, [r7, #4]
 80085a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80085a2:	2300      	movs	r3, #0
 80085a4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80085a6:	f7fb f93b 	bl	8003820 <HAL_GetTick>
 80085aa:	4602      	mov	r2, r0
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	1a9b      	subs	r3, r3, r2
 80085b0:	683a      	ldr	r2, [r7, #0]
 80085b2:	4413      	add	r3, r2
 80085b4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80085b6:	f7fb f933 	bl	8003820 <HAL_GetTick>
 80085ba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	330c      	adds	r3, #12
 80085c2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80085c4:	4b3d      	ldr	r3, [pc, #244]	@ (80086bc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	4613      	mov	r3, r2
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	4413      	add	r3, r2
 80085ce:	00da      	lsls	r2, r3, #3
 80085d0:	1ad3      	subs	r3, r2, r3
 80085d2:	0d1b      	lsrs	r3, r3, #20
 80085d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085d6:	fb02 f303 	mul.w	r3, r2, r3
 80085da:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80085dc:	e060      	b.n	80086a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80085e4:	d107      	bne.n	80085f6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d104      	bne.n	80085f6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80085f4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085fc:	d050      	beq.n	80086a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80085fe:	f7fb f90f 	bl	8003820 <HAL_GetTick>
 8008602:	4602      	mov	r2, r0
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800860a:	429a      	cmp	r2, r3
 800860c:	d902      	bls.n	8008614 <SPI_WaitFifoStateUntilTimeout+0x80>
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	2b00      	cmp	r3, #0
 8008612:	d13d      	bne.n	8008690 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685a      	ldr	r2, [r3, #4]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008622:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800862c:	d111      	bne.n	8008652 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008636:	d004      	beq.n	8008642 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008640:	d107      	bne.n	8008652 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681a      	ldr	r2, [r3, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008650:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800865a:	d10f      	bne.n	800867c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800866a:	601a      	str	r2, [r3, #0]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800867a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800868c:	2303      	movs	r3, #3
 800868e:	e010      	b.n	80086b2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d101      	bne.n	800869a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008696:	2300      	movs	r3, #0
 8008698:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	3b01      	subs	r3, #1
 800869e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689a      	ldr	r2, [r3, #8]
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	4013      	ands	r3, r2
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d196      	bne.n	80085de <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80086b0:	2300      	movs	r3, #0
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3728      	adds	r7, #40	@ 0x28
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	bf00      	nop
 80086bc:	2004002c 	.word	0x2004002c

080086c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b086      	sub	sp, #24
 80086c4:	af02      	add	r7, sp, #8
 80086c6:	60f8      	str	r0, [r7, #12]
 80086c8:	60b9      	str	r1, [r7, #8]
 80086ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80086d8:	68f8      	ldr	r0, [r7, #12]
 80086da:	f7ff ff5b 	bl	8008594 <SPI_WaitFifoStateUntilTimeout>
 80086de:	4603      	mov	r3, r0
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d007      	beq.n	80086f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086e8:	f043 0220 	orr.w	r2, r3, #32
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80086f0:	2303      	movs	r3, #3
 80086f2:	e027      	b.n	8008744 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2200      	movs	r2, #0
 80086fc:	2180      	movs	r1, #128	@ 0x80
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f7ff fec0 	bl	8008484 <SPI_WaitFlagStateUntilTimeout>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d007      	beq.n	800871a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800870e:	f043 0220 	orr.w	r2, r3, #32
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008716:	2303      	movs	r3, #3
 8008718:	e014      	b.n	8008744 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2200      	movs	r2, #0
 8008722:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008726:	68f8      	ldr	r0, [r7, #12]
 8008728:	f7ff ff34 	bl	8008594 <SPI_WaitFifoStateUntilTimeout>
 800872c:	4603      	mov	r3, r0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d007      	beq.n	8008742 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008736:	f043 0220 	orr.w	r2, r3, #32
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	e000      	b.n	8008744 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	3710      	adds	r7, #16
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b082      	sub	sp, #8
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d101      	bne.n	800875e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	e049      	b.n	80087f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008764:	b2db      	uxtb	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	d106      	bne.n	8008778 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7fa fc1a 	bl	8002fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2202      	movs	r2, #2
 800877c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	3304      	adds	r3, #4
 8008788:	4619      	mov	r1, r3
 800878a:	4610      	mov	r0, r2
 800878c:	f000 f968 	bl	8008a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2201      	movs	r2, #1
 800879c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087f0:	2300      	movs	r3, #0
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3708      	adds	r7, #8
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
	...

080087fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800880a:	b2db      	uxtb	r3, r3
 800880c:	2b01      	cmp	r3, #1
 800880e:	d001      	beq.n	8008814 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008810:	2301      	movs	r3, #1
 8008812:	e047      	b.n	80088a4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2202      	movs	r2, #2
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a23      	ldr	r2, [pc, #140]	@ (80088b0 <HAL_TIM_Base_Start+0xb4>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d01d      	beq.n	8008862 <HAL_TIM_Base_Start+0x66>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800882e:	d018      	beq.n	8008862 <HAL_TIM_Base_Start+0x66>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a1f      	ldr	r2, [pc, #124]	@ (80088b4 <HAL_TIM_Base_Start+0xb8>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d013      	beq.n	8008862 <HAL_TIM_Base_Start+0x66>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a1e      	ldr	r2, [pc, #120]	@ (80088b8 <HAL_TIM_Base_Start+0xbc>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d00e      	beq.n	8008862 <HAL_TIM_Base_Start+0x66>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a1c      	ldr	r2, [pc, #112]	@ (80088bc <HAL_TIM_Base_Start+0xc0>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d009      	beq.n	8008862 <HAL_TIM_Base_Start+0x66>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a1b      	ldr	r2, [pc, #108]	@ (80088c0 <HAL_TIM_Base_Start+0xc4>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d004      	beq.n	8008862 <HAL_TIM_Base_Start+0x66>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a19      	ldr	r2, [pc, #100]	@ (80088c4 <HAL_TIM_Base_Start+0xc8>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d115      	bne.n	800888e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	689a      	ldr	r2, [r3, #8]
 8008868:	4b17      	ldr	r3, [pc, #92]	@ (80088c8 <HAL_TIM_Base_Start+0xcc>)
 800886a:	4013      	ands	r3, r2
 800886c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2b06      	cmp	r3, #6
 8008872:	d015      	beq.n	80088a0 <HAL_TIM_Base_Start+0xa4>
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800887a:	d011      	beq.n	80088a0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f042 0201 	orr.w	r2, r2, #1
 800888a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800888c:	e008      	b.n	80088a0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f042 0201 	orr.w	r2, r2, #1
 800889c:	601a      	str	r2, [r3, #0]
 800889e:	e000      	b.n	80088a2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80088a2:	2300      	movs	r3, #0
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3714      	adds	r7, #20
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr
 80088b0:	40012c00 	.word	0x40012c00
 80088b4:	40000400 	.word	0x40000400
 80088b8:	40000800 	.word	0x40000800
 80088bc:	40000c00 	.word	0x40000c00
 80088c0:	40013400 	.word	0x40013400
 80088c4:	40014000 	.word	0x40014000
 80088c8:	00010007 	.word	0x00010007

080088cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b084      	sub	sp, #16
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80088d6:	2300      	movs	r3, #0
 80088d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d101      	bne.n	80088e8 <HAL_TIM_ConfigClockSource+0x1c>
 80088e4:	2302      	movs	r3, #2
 80088e6:	e0b6      	b.n	8008a56 <HAL_TIM_ConfigClockSource+0x18a>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2202      	movs	r2, #2
 80088f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008906:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800890a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008912:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	68ba      	ldr	r2, [r7, #8]
 800891a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008924:	d03e      	beq.n	80089a4 <HAL_TIM_ConfigClockSource+0xd8>
 8008926:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800892a:	f200 8087 	bhi.w	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 800892e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008932:	f000 8086 	beq.w	8008a42 <HAL_TIM_ConfigClockSource+0x176>
 8008936:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800893a:	d87f      	bhi.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 800893c:	2b70      	cmp	r3, #112	@ 0x70
 800893e:	d01a      	beq.n	8008976 <HAL_TIM_ConfigClockSource+0xaa>
 8008940:	2b70      	cmp	r3, #112	@ 0x70
 8008942:	d87b      	bhi.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 8008944:	2b60      	cmp	r3, #96	@ 0x60
 8008946:	d050      	beq.n	80089ea <HAL_TIM_ConfigClockSource+0x11e>
 8008948:	2b60      	cmp	r3, #96	@ 0x60
 800894a:	d877      	bhi.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 800894c:	2b50      	cmp	r3, #80	@ 0x50
 800894e:	d03c      	beq.n	80089ca <HAL_TIM_ConfigClockSource+0xfe>
 8008950:	2b50      	cmp	r3, #80	@ 0x50
 8008952:	d873      	bhi.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 8008954:	2b40      	cmp	r3, #64	@ 0x40
 8008956:	d058      	beq.n	8008a0a <HAL_TIM_ConfigClockSource+0x13e>
 8008958:	2b40      	cmp	r3, #64	@ 0x40
 800895a:	d86f      	bhi.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 800895c:	2b30      	cmp	r3, #48	@ 0x30
 800895e:	d064      	beq.n	8008a2a <HAL_TIM_ConfigClockSource+0x15e>
 8008960:	2b30      	cmp	r3, #48	@ 0x30
 8008962:	d86b      	bhi.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 8008964:	2b20      	cmp	r3, #32
 8008966:	d060      	beq.n	8008a2a <HAL_TIM_ConfigClockSource+0x15e>
 8008968:	2b20      	cmp	r3, #32
 800896a:	d867      	bhi.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
 800896c:	2b00      	cmp	r3, #0
 800896e:	d05c      	beq.n	8008a2a <HAL_TIM_ConfigClockSource+0x15e>
 8008970:	2b10      	cmp	r3, #16
 8008972:	d05a      	beq.n	8008a2a <HAL_TIM_ConfigClockSource+0x15e>
 8008974:	e062      	b.n	8008a3c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008986:	f000 f98b 	bl	8008ca0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008998:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68ba      	ldr	r2, [r7, #8]
 80089a0:	609a      	str	r2, [r3, #8]
      break;
 80089a2:	e04f      	b.n	8008a44 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80089b4:	f000 f974 	bl	8008ca0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	689a      	ldr	r2, [r3, #8]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089c6:	609a      	str	r2, [r3, #8]
      break;
 80089c8:	e03c      	b.n	8008a44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089d6:	461a      	mov	r2, r3
 80089d8:	f000 f8e8 	bl	8008bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2150      	movs	r1, #80	@ 0x50
 80089e2:	4618      	mov	r0, r3
 80089e4:	f000 f941 	bl	8008c6a <TIM_ITRx_SetConfig>
      break;
 80089e8:	e02c      	b.n	8008a44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80089f6:	461a      	mov	r2, r3
 80089f8:	f000 f907 	bl	8008c0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2160      	movs	r1, #96	@ 0x60
 8008a02:	4618      	mov	r0, r3
 8008a04:	f000 f931 	bl	8008c6a <TIM_ITRx_SetConfig>
      break;
 8008a08:	e01c      	b.n	8008a44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a16:	461a      	mov	r2, r3
 8008a18:	f000 f8c8 	bl	8008bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2140      	movs	r1, #64	@ 0x40
 8008a22:	4618      	mov	r0, r3
 8008a24:	f000 f921 	bl	8008c6a <TIM_ITRx_SetConfig>
      break;
 8008a28:	e00c      	b.n	8008a44 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681a      	ldr	r2, [r3, #0]
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4619      	mov	r1, r3
 8008a34:	4610      	mov	r0, r2
 8008a36:	f000 f918 	bl	8008c6a <TIM_ITRx_SetConfig>
      break;
 8008a3a:	e003      	b.n	8008a44 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a40:	e000      	b.n	8008a44 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008a42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
	...

08008a60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	4a46      	ldr	r2, [pc, #280]	@ (8008b8c <TIM_Base_SetConfig+0x12c>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d013      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a7e:	d00f      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a43      	ldr	r2, [pc, #268]	@ (8008b90 <TIM_Base_SetConfig+0x130>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d00b      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a42      	ldr	r2, [pc, #264]	@ (8008b94 <TIM_Base_SetConfig+0x134>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d007      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a41      	ldr	r2, [pc, #260]	@ (8008b98 <TIM_Base_SetConfig+0x138>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d003      	beq.n	8008aa0 <TIM_Base_SetConfig+0x40>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a40      	ldr	r2, [pc, #256]	@ (8008b9c <TIM_Base_SetConfig+0x13c>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d108      	bne.n	8008ab2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a35      	ldr	r2, [pc, #212]	@ (8008b8c <TIM_Base_SetConfig+0x12c>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d01f      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ac0:	d01b      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a32      	ldr	r2, [pc, #200]	@ (8008b90 <TIM_Base_SetConfig+0x130>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d017      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	4a31      	ldr	r2, [pc, #196]	@ (8008b94 <TIM_Base_SetConfig+0x134>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d013      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a30      	ldr	r2, [pc, #192]	@ (8008b98 <TIM_Base_SetConfig+0x138>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d00f      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a2f      	ldr	r2, [pc, #188]	@ (8008b9c <TIM_Base_SetConfig+0x13c>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d00b      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a2e      	ldr	r2, [pc, #184]	@ (8008ba0 <TIM_Base_SetConfig+0x140>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d007      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4a2d      	ldr	r2, [pc, #180]	@ (8008ba4 <TIM_Base_SetConfig+0x144>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d003      	beq.n	8008afa <TIM_Base_SetConfig+0x9a>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	4a2c      	ldr	r2, [pc, #176]	@ (8008ba8 <TIM_Base_SetConfig+0x148>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d108      	bne.n	8008b0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	695b      	ldr	r3, [r3, #20]
 8008b16:	4313      	orrs	r3, r2
 8008b18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	68fa      	ldr	r2, [r7, #12]
 8008b1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	689a      	ldr	r2, [r3, #8]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	4a16      	ldr	r2, [pc, #88]	@ (8008b8c <TIM_Base_SetConfig+0x12c>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d00f      	beq.n	8008b58 <TIM_Base_SetConfig+0xf8>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	4a18      	ldr	r2, [pc, #96]	@ (8008b9c <TIM_Base_SetConfig+0x13c>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d00b      	beq.n	8008b58 <TIM_Base_SetConfig+0xf8>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	4a17      	ldr	r2, [pc, #92]	@ (8008ba0 <TIM_Base_SetConfig+0x140>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d007      	beq.n	8008b58 <TIM_Base_SetConfig+0xf8>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	4a16      	ldr	r2, [pc, #88]	@ (8008ba4 <TIM_Base_SetConfig+0x144>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d003      	beq.n	8008b58 <TIM_Base_SetConfig+0xf8>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a15      	ldr	r2, [pc, #84]	@ (8008ba8 <TIM_Base_SetConfig+0x148>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d103      	bne.n	8008b60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	691a      	ldr	r2, [r3, #16]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2201      	movs	r2, #1
 8008b64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	f003 0301 	and.w	r3, r3, #1
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d105      	bne.n	8008b7e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	f023 0201 	bic.w	r2, r3, #1
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	611a      	str	r2, [r3, #16]
  }
}
 8008b7e:	bf00      	nop
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr
 8008b8a:	bf00      	nop
 8008b8c:	40012c00 	.word	0x40012c00
 8008b90:	40000400 	.word	0x40000400
 8008b94:	40000800 	.word	0x40000800
 8008b98:	40000c00 	.word	0x40000c00
 8008b9c:	40013400 	.word	0x40013400
 8008ba0:	40014000 	.word	0x40014000
 8008ba4:	40014400 	.word	0x40014400
 8008ba8:	40014800 	.word	0x40014800

08008bac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b087      	sub	sp, #28
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6a1b      	ldr	r3, [r3, #32]
 8008bbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6a1b      	ldr	r3, [r3, #32]
 8008bc2:	f023 0201 	bic.w	r2, r3, #1
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	699b      	ldr	r3, [r3, #24]
 8008bce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	011b      	lsls	r3, r3, #4
 8008bdc:	693a      	ldr	r2, [r7, #16]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f023 030a 	bic.w	r3, r3, #10
 8008be8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	697a      	ldr	r2, [r7, #20]
 8008bfc:	621a      	str	r2, [r3, #32]
}
 8008bfe:	bf00      	nop
 8008c00:	371c      	adds	r7, #28
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr

08008c0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c0a:	b480      	push	{r7}
 8008c0c:	b087      	sub	sp, #28
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	60f8      	str	r0, [r7, #12]
 8008c12:	60b9      	str	r1, [r7, #8]
 8008c14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6a1b      	ldr	r3, [r3, #32]
 8008c20:	f023 0210 	bic.w	r2, r3, #16
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	699b      	ldr	r3, [r3, #24]
 8008c2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	031b      	lsls	r3, r3, #12
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	697a      	ldr	r2, [r7, #20]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	693a      	ldr	r2, [r7, #16]
 8008c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	697a      	ldr	r2, [r7, #20]
 8008c5c:	621a      	str	r2, [r3, #32]
}
 8008c5e:	bf00      	nop
 8008c60:	371c      	adds	r7, #28
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr

08008c6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b085      	sub	sp, #20
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
 8008c72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c82:	683a      	ldr	r2, [r7, #0]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	4313      	orrs	r3, r2
 8008c88:	f043 0307 	orr.w	r3, r3, #7
 8008c8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	609a      	str	r2, [r3, #8]
}
 8008c94:	bf00      	nop
 8008c96:	3714      	adds	r7, #20
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b087      	sub	sp, #28
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	60f8      	str	r0, [r7, #12]
 8008ca8:	60b9      	str	r1, [r7, #8]
 8008caa:	607a      	str	r2, [r7, #4]
 8008cac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	021a      	lsls	r2, r3, #8
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	697a      	ldr	r2, [r7, #20]
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	697a      	ldr	r2, [r7, #20]
 8008cd2:	609a      	str	r2, [r3, #8]
}
 8008cd4:	bf00      	nop
 8008cd6:	371c      	adds	r7, #28
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d101      	bne.n	8008cf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008cf4:	2302      	movs	r3, #2
 8008cf6:	e068      	b.n	8008dca <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2202      	movs	r2, #2
 8008d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8008dd8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d004      	beq.n	8008d2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a2d      	ldr	r2, [pc, #180]	@ (8008ddc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d108      	bne.n	8008d3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008d32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d44:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68fa      	ldr	r2, [r7, #12]
 8008d56:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a1e      	ldr	r2, [pc, #120]	@ (8008dd8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d01d      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d6a:	d018      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a1b      	ldr	r2, [pc, #108]	@ (8008de0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d013      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a1a      	ldr	r2, [pc, #104]	@ (8008de4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d00e      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a18      	ldr	r2, [pc, #96]	@ (8008de8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d009      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a13      	ldr	r2, [pc, #76]	@ (8008ddc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d004      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a14      	ldr	r2, [pc, #80]	@ (8008dec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d10c      	bne.n	8008db8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008da4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	68ba      	ldr	r2, [r7, #8]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	68ba      	ldr	r2, [r7, #8]
 8008db6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3714      	adds	r7, #20
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr
 8008dd6:	bf00      	nop
 8008dd8:	40012c00 	.word	0x40012c00
 8008ddc:	40013400 	.word	0x40013400
 8008de0:	40000400 	.word	0x40000400
 8008de4:	40000800 	.word	0x40000800
 8008de8:	40000c00 	.word	0x40000c00
 8008dec:	40014000 	.word	0x40014000

08008df0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b082      	sub	sp, #8
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d101      	bne.n	8008e02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e042      	b.n	8008e88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d106      	bne.n	8008e1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f7f9 ff73 	bl	8002d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2224      	movs	r2, #36	@ 0x24
 8008e1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f022 0201 	bic.w	r2, r2, #1
 8008e30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d002      	beq.n	8008e40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f001 f818 	bl	8009e70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 fd19 	bl	8009878 <UART_SetConfig>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d101      	bne.n	8008e50 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e01b      	b.n	8008e88 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	685a      	ldr	r2, [r3, #4]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	689a      	ldr	r2, [r3, #8]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f042 0201 	orr.w	r2, r2, #1
 8008e7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f001 f897 	bl	8009fb4 <UART_CheckIdleState>
 8008e86:	4603      	mov	r3, r0
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3708      	adds	r7, #8
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}

08008e90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b08a      	sub	sp, #40	@ 0x28
 8008e94:	af02      	add	r7, sp, #8
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	603b      	str	r3, [r7, #0]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ea6:	2b20      	cmp	r3, #32
 8008ea8:	d17b      	bne.n	8008fa2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d002      	beq.n	8008eb6 <HAL_UART_Transmit+0x26>
 8008eb0:	88fb      	ldrh	r3, [r7, #6]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e074      	b.n	8008fa4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2221      	movs	r2, #33	@ 0x21
 8008ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008eca:	f7fa fca9 	bl	8003820 <HAL_GetTick>
 8008ece:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	88fa      	ldrh	r2, [r7, #6]
 8008ed4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	88fa      	ldrh	r2, [r7, #6]
 8008edc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ee8:	d108      	bne.n	8008efc <HAL_UART_Transmit+0x6c>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d104      	bne.n	8008efc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	61bb      	str	r3, [r7, #24]
 8008efa:	e003      	b.n	8008f04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f00:	2300      	movs	r3, #0
 8008f02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008f04:	e030      	b.n	8008f68 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	9300      	str	r3, [sp, #0]
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	2180      	movs	r1, #128	@ 0x80
 8008f10:	68f8      	ldr	r0, [r7, #12]
 8008f12:	f001 f8f9 	bl	800a108 <UART_WaitOnFlagUntilTimeout>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d005      	beq.n	8008f28 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2220      	movs	r2, #32
 8008f20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e03d      	b.n	8008fa4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10b      	bne.n	8008f46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f2e:	69bb      	ldr	r3, [r7, #24]
 8008f30:	881a      	ldrh	r2, [r3, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f3a:	b292      	uxth	r2, r2
 8008f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	3302      	adds	r3, #2
 8008f42:	61bb      	str	r3, [r7, #24]
 8008f44:	e007      	b.n	8008f56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f46:	69fb      	ldr	r3, [r7, #28]
 8008f48:	781a      	ldrb	r2, [r3, #0]
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	3301      	adds	r3, #1
 8008f54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1c8      	bne.n	8008f06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	2140      	movs	r1, #64	@ 0x40
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f001 f8c2 	bl	800a108 <UART_WaitOnFlagUntilTimeout>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d005      	beq.n	8008f96 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2220      	movs	r2, #32
 8008f8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008f92:	2303      	movs	r3, #3
 8008f94:	e006      	b.n	8008fa4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2220      	movs	r2, #32
 8008f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	e000      	b.n	8008fa4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008fa2:	2302      	movs	r3, #2
  }
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3720      	adds	r7, #32
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b08a      	sub	sp, #40	@ 0x28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	4613      	mov	r3, r2
 8008fb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fc0:	2b20      	cmp	r3, #32
 8008fc2:	d137      	bne.n	8009034 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d002      	beq.n	8008fd0 <HAL_UART_Receive_DMA+0x24>
 8008fca:	88fb      	ldrh	r3, [r7, #6]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d101      	bne.n	8008fd4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e030      	b.n	8009036 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a18      	ldr	r2, [pc, #96]	@ (8009040 <HAL_UART_Receive_DMA+0x94>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d01f      	beq.n	8009024 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d018      	beq.n	8009024 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	e853 3f00 	ldrex	r3, [r3]
 8008ffe:	613b      	str	r3, [r7, #16]
   return(result);
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009006:	627b      	str	r3, [r7, #36]	@ 0x24
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	461a      	mov	r2, r3
 800900e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009010:	623b      	str	r3, [r7, #32]
 8009012:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009014:	69f9      	ldr	r1, [r7, #28]
 8009016:	6a3a      	ldr	r2, [r7, #32]
 8009018:	e841 2300 	strex	r3, r2, [r1]
 800901c:	61bb      	str	r3, [r7, #24]
   return(result);
 800901e:	69bb      	ldr	r3, [r7, #24]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d1e6      	bne.n	8008ff2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009024:	88fb      	ldrh	r3, [r7, #6]
 8009026:	461a      	mov	r2, r3
 8009028:	68b9      	ldr	r1, [r7, #8]
 800902a:	68f8      	ldr	r0, [r7, #12]
 800902c:	f001 f8da 	bl	800a1e4 <UART_Start_Receive_DMA>
 8009030:	4603      	mov	r3, r0
 8009032:	e000      	b.n	8009036 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009034:	2302      	movs	r3, #2
  }
}
 8009036:	4618      	mov	r0, r3
 8009038:	3728      	adds	r7, #40	@ 0x28
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}
 800903e:	bf00      	nop
 8009040:	40008000 	.word	0x40008000

08009044 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b09a      	sub	sp, #104	@ 0x68
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009054:	e853 3f00 	ldrex	r3, [r3]
 8009058:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800905a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800905c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009060:	667b      	str	r3, [r7, #100]	@ 0x64
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	461a      	mov	r2, r3
 8009068:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800906a:	657b      	str	r3, [r7, #84]	@ 0x54
 800906c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800906e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009070:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009072:	e841 2300 	strex	r3, r2, [r1]
 8009076:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800907a:	2b00      	cmp	r3, #0
 800907c:	d1e6      	bne.n	800904c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	3308      	adds	r3, #8
 8009084:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009088:	e853 3f00 	ldrex	r3, [r3]
 800908c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800908e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009090:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009094:	f023 0301 	bic.w	r3, r3, #1
 8009098:	663b      	str	r3, [r7, #96]	@ 0x60
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	3308      	adds	r3, #8
 80090a0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80090a2:	643a      	str	r2, [r7, #64]	@ 0x40
 80090a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090aa:	e841 2300 	strex	r3, r2, [r1]
 80090ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1e3      	bne.n	800907e <HAL_UART_AbortReceive+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d118      	bne.n	80090f0 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c4:	6a3b      	ldr	r3, [r7, #32]
 80090c6:	e853 3f00 	ldrex	r3, [r3]
 80090ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	f023 0310 	bic.w	r3, r3, #16
 80090d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	461a      	mov	r2, r3
 80090da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090de:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090e4:	e841 2300 	strex	r3, r2, [r1]
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1e6      	bne.n	80090be <HAL_UART_AbortReceive+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090fa:	2b40      	cmp	r3, #64	@ 0x40
 80090fc:	d13b      	bne.n	8009176 <HAL_UART_AbortReceive+0x132>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	3308      	adds	r3, #8
 8009104:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	e853 3f00 	ldrex	r3, [r3]
 800910c:	60bb      	str	r3, [r7, #8]
   return(result);
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009114:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	3308      	adds	r3, #8
 800911c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800911e:	61ba      	str	r2, [r7, #24]
 8009120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009122:	6979      	ldr	r1, [r7, #20]
 8009124:	69ba      	ldr	r2, [r7, #24]
 8009126:	e841 2300 	strex	r3, r2, [r1]
 800912a:	613b      	str	r3, [r7, #16]
   return(result);
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d1e5      	bne.n	80090fe <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009138:	2b00      	cmp	r3, #0
 800913a:	d01c      	beq.n	8009176 <HAL_UART_AbortReceive+0x132>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009142:	2200      	movs	r2, #0
 8009144:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800914c:	4618      	mov	r0, r3
 800914e:	f7fc fcac 	bl	8005aaa <HAL_DMA_Abort>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d00e      	beq.n	8009176 <HAL_UART_AbortReceive+0x132>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800915e:	4618      	mov	r0, r3
 8009160:	f7fc fe0d 	bl	8005d7e <HAL_DMA_GetError>
 8009164:	4603      	mov	r3, r0
 8009166:	2b20      	cmp	r3, #32
 8009168:	d105      	bne.n	8009176 <HAL_UART_AbortReceive+0x132>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2210      	movs	r2, #16
 800916e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8009172:	2303      	movs	r3, #3
 8009174:	e019      	b.n	80091aa <HAL_UART_AbortReceive+0x166>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	220f      	movs	r2, #15
 8009184:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	8b1b      	ldrh	r3, [r3, #24]
 800918c:	b29a      	uxth	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f042 0208 	orr.w	r2, r2, #8
 8009196:	b292      	uxth	r2, r2
 8009198:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2220      	movs	r2, #32
 800919e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3768      	adds	r7, #104	@ 0x68
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
	...

080091b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b0ba      	sub	sp, #232	@ 0xe8
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	69db      	ldr	r3, [r3, #28]
 80091c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80091da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80091de:	f640 030f 	movw	r3, #2063	@ 0x80f
 80091e2:	4013      	ands	r3, r2
 80091e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80091e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d11b      	bne.n	8009228 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80091f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091f4:	f003 0320 	and.w	r3, r3, #32
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d015      	beq.n	8009228 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80091fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009200:	f003 0320 	and.w	r3, r3, #32
 8009204:	2b00      	cmp	r3, #0
 8009206:	d105      	bne.n	8009214 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800920c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009210:	2b00      	cmp	r3, #0
 8009212:	d009      	beq.n	8009228 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009218:	2b00      	cmp	r3, #0
 800921a:	f000 8300 	beq.w	800981e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	4798      	blx	r3
      }
      return;
 8009226:	e2fa      	b.n	800981e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8009228:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800922c:	2b00      	cmp	r3, #0
 800922e:	f000 8123 	beq.w	8009478 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009232:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009236:	4b8d      	ldr	r3, [pc, #564]	@ (800946c <HAL_UART_IRQHandler+0x2b8>)
 8009238:	4013      	ands	r3, r2
 800923a:	2b00      	cmp	r3, #0
 800923c:	d106      	bne.n	800924c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800923e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009242:	4b8b      	ldr	r3, [pc, #556]	@ (8009470 <HAL_UART_IRQHandler+0x2bc>)
 8009244:	4013      	ands	r3, r2
 8009246:	2b00      	cmp	r3, #0
 8009248:	f000 8116 	beq.w	8009478 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800924c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009250:	f003 0301 	and.w	r3, r3, #1
 8009254:	2b00      	cmp	r3, #0
 8009256:	d011      	beq.n	800927c <HAL_UART_IRQHandler+0xc8>
 8009258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800925c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00b      	beq.n	800927c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	2201      	movs	r2, #1
 800926a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009272:	f043 0201 	orr.w	r2, r3, #1
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800927c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009280:	f003 0302 	and.w	r3, r3, #2
 8009284:	2b00      	cmp	r3, #0
 8009286:	d011      	beq.n	80092ac <HAL_UART_IRQHandler+0xf8>
 8009288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800928c:	f003 0301 	and.w	r3, r3, #1
 8009290:	2b00      	cmp	r3, #0
 8009292:	d00b      	beq.n	80092ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2202      	movs	r2, #2
 800929a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a2:	f043 0204 	orr.w	r2, r3, #4
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092b0:	f003 0304 	and.w	r3, r3, #4
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d011      	beq.n	80092dc <HAL_UART_IRQHandler+0x128>
 80092b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092bc:	f003 0301 	and.w	r3, r3, #1
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d00b      	beq.n	80092dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2204      	movs	r2, #4
 80092ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092d2:	f043 0202 	orr.w	r2, r3, #2
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80092dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092e0:	f003 0308 	and.w	r3, r3, #8
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d017      	beq.n	8009318 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80092e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092ec:	f003 0320 	and.w	r3, r3, #32
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d105      	bne.n	8009300 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80092f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80092f8:	4b5c      	ldr	r3, [pc, #368]	@ (800946c <HAL_UART_IRQHandler+0x2b8>)
 80092fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00b      	beq.n	8009318 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2208      	movs	r2, #8
 8009306:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800930e:	f043 0208 	orr.w	r2, r3, #8
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800931c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009320:	2b00      	cmp	r3, #0
 8009322:	d012      	beq.n	800934a <HAL_UART_IRQHandler+0x196>
 8009324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009328:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00c      	beq.n	800934a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009338:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009340:	f043 0220 	orr.w	r2, r3, #32
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 8266 	beq.w	8009822 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800935a:	f003 0320 	and.w	r3, r3, #32
 800935e:	2b00      	cmp	r3, #0
 8009360:	d013      	beq.n	800938a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009366:	f003 0320 	and.w	r3, r3, #32
 800936a:	2b00      	cmp	r3, #0
 800936c:	d105      	bne.n	800937a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800936e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009376:	2b00      	cmp	r3, #0
 8009378:	d007      	beq.n	800938a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800937e:	2b00      	cmp	r3, #0
 8009380:	d003      	beq.n	800938a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009390:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800939e:	2b40      	cmp	r3, #64	@ 0x40
 80093a0:	d005      	beq.n	80093ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80093a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80093a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d054      	beq.n	8009458 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 ffff 	bl	800a3b2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093be:	2b40      	cmp	r3, #64	@ 0x40
 80093c0:	d146      	bne.n	8009450 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3308      	adds	r3, #8
 80093c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093d0:	e853 3f00 	ldrex	r3, [r3]
 80093d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80093d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	3308      	adds	r3, #8
 80093ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80093ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80093f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80093fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80093fe:	e841 2300 	strex	r3, r2, [r1]
 8009402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009406:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d1d9      	bne.n	80093c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009414:	2b00      	cmp	r3, #0
 8009416:	d017      	beq.n	8009448 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800941e:	4a15      	ldr	r2, [pc, #84]	@ (8009474 <HAL_UART_IRQHandler+0x2c0>)
 8009420:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009428:	4618      	mov	r0, r3
 800942a:	f7fc fb9a 	bl	8005b62 <HAL_DMA_Abort_IT>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d019      	beq.n	8009468 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800943a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009442:	4610      	mov	r0, r2
 8009444:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009446:	e00f      	b.n	8009468 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7f9 fa0b 	bl	8002864 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800944e:	e00b      	b.n	8009468 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f7f9 fa07 	bl	8002864 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009456:	e007      	b.n	8009468 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f7f9 fa03 	bl	8002864 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009466:	e1dc      	b.n	8009822 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009468:	bf00      	nop
    return;
 800946a:	e1da      	b.n	8009822 <HAL_UART_IRQHandler+0x66e>
 800946c:	10000001 	.word	0x10000001
 8009470:	04000120 	.word	0x04000120
 8009474:	0800a669 	.word	0x0800a669

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800947c:	2b01      	cmp	r3, #1
 800947e:	f040 8170 	bne.w	8009762 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009486:	f003 0310 	and.w	r3, r3, #16
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 8169 	beq.w	8009762 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009494:	f003 0310 	and.w	r3, r3, #16
 8009498:	2b00      	cmp	r3, #0
 800949a:	f000 8162 	beq.w	8009762 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	2210      	movs	r2, #16
 80094a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094b0:	2b40      	cmp	r3, #64	@ 0x40
 80094b2:	f040 80d8 	bne.w	8009666 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80094c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	f000 80af 	beq.w	800962c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80094d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80094d8:	429a      	cmp	r2, r3
 80094da:	f080 80a7 	bcs.w	800962c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80094e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f003 0320 	and.w	r3, r3, #32
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f040 8087 	bne.w	800960a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009508:	e853 3f00 	ldrex	r3, [r3]
 800950c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009510:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009514:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009518:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	461a      	mov	r2, r3
 8009522:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009526:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800952a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009532:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009536:	e841 2300 	strex	r3, r2, [r1]
 800953a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800953e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009542:	2b00      	cmp	r3, #0
 8009544:	d1da      	bne.n	80094fc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	3308      	adds	r3, #8
 800954c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800954e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009550:	e853 3f00 	ldrex	r3, [r3]
 8009554:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009556:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009558:	f023 0301 	bic.w	r3, r3, #1
 800955c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	3308      	adds	r3, #8
 8009566:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800956a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800956e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009570:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009572:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009576:	e841 2300 	strex	r3, r2, [r1]
 800957a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800957c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800957e:	2b00      	cmp	r3, #0
 8009580:	d1e1      	bne.n	8009546 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3308      	adds	r3, #8
 8009588:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800958c:	e853 3f00 	ldrex	r3, [r3]
 8009590:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009598:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	3308      	adds	r3, #8
 80095a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80095a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80095a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80095ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80095ae:	e841 2300 	strex	r3, r2, [r1]
 80095b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80095b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1e3      	bne.n	8009582 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2220      	movs	r2, #32
 80095be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095d0:	e853 3f00 	ldrex	r3, [r3]
 80095d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80095d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095d8:	f023 0310 	bic.w	r3, r3, #16
 80095dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	461a      	mov	r2, r3
 80095e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80095ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80095f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80095f2:	e841 2300 	strex	r3, r2, [r1]
 80095f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80095f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d1e4      	bne.n	80095c8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009604:	4618      	mov	r0, r3
 8009606:	f7fc fa50 	bl	8005aaa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2202      	movs	r2, #2
 800960e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800961c:	b29b      	uxth	r3, r3
 800961e:	1ad3      	subs	r3, r2, r3
 8009620:	b29b      	uxth	r3, r3
 8009622:	4619      	mov	r1, r3
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 f91b 	bl	8009860 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800962a:	e0fc      	b.n	8009826 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009632:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009636:	429a      	cmp	r2, r3
 8009638:	f040 80f5 	bne.w	8009826 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f003 0320 	and.w	r3, r3, #32
 800964a:	2b20      	cmp	r3, #32
 800964c:	f040 80eb 	bne.w	8009826 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2202      	movs	r2, #2
 8009654:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800965c:	4619      	mov	r1, r3
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 f8fe 	bl	8009860 <HAL_UARTEx_RxEventCallback>
      return;
 8009664:	e0df      	b.n	8009826 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009672:	b29b      	uxth	r3, r3
 8009674:	1ad3      	subs	r3, r2, r3
 8009676:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009680:	b29b      	uxth	r3, r3
 8009682:	2b00      	cmp	r3, #0
 8009684:	f000 80d1 	beq.w	800982a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009688:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800968c:	2b00      	cmp	r3, #0
 800968e:	f000 80cc 	beq.w	800982a <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969a:	e853 3f00 	ldrex	r3, [r3]
 800969e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	461a      	mov	r2, r3
 80096b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80096b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096bc:	e841 2300 	strex	r3, r2, [r1]
 80096c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1e4      	bne.n	8009692 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	3308      	adds	r3, #8
 80096ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d2:	e853 3f00 	ldrex	r3, [r3]
 80096d6:	623b      	str	r3, [r7, #32]
   return(result);
 80096d8:	6a3b      	ldr	r3, [r7, #32]
 80096da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096de:	f023 0301 	bic.w	r3, r3, #1
 80096e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3308      	adds	r3, #8
 80096ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80096f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80096f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096f8:	e841 2300 	strex	r3, r2, [r1]
 80096fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1e1      	bne.n	80096c8 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2220      	movs	r2, #32
 8009708:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	e853 3f00 	ldrex	r3, [r3]
 8009724:	60fb      	str	r3, [r7, #12]
   return(result);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f023 0310 	bic.w	r3, r3, #16
 800972c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	461a      	mov	r2, r3
 8009736:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800973a:	61fb      	str	r3, [r7, #28]
 800973c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973e:	69b9      	ldr	r1, [r7, #24]
 8009740:	69fa      	ldr	r2, [r7, #28]
 8009742:	e841 2300 	strex	r3, r2, [r1]
 8009746:	617b      	str	r3, [r7, #20]
   return(result);
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1e4      	bne.n	8009718 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2202      	movs	r2, #2
 8009752:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009754:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009758:	4619      	mov	r1, r3
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 f880 	bl	8009860 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009760:	e063      	b.n	800982a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009766:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00e      	beq.n	800978c <HAL_UART_IRQHandler+0x5d8>
 800976e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009776:	2b00      	cmp	r3, #0
 8009778:	d008      	beq.n	800978c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009782:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 ffb0 	bl	800a6ea <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800978a:	e051      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800978c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009794:	2b00      	cmp	r3, #0
 8009796:	d014      	beq.n	80097c2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800979c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d105      	bne.n	80097b0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80097a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80097a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d008      	beq.n	80097c2 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d03a      	beq.n	800982e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	4798      	blx	r3
    }
    return;
 80097c0:	e035      	b.n	800982e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80097c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d009      	beq.n	80097e2 <HAL_UART_IRQHandler+0x62e>
 80097ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d003      	beq.n	80097e2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 ff5a 	bl	800a694 <UART_EndTransmit_IT>
    return;
 80097e0:	e026      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80097e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d009      	beq.n	8009802 <HAL_UART_IRQHandler+0x64e>
 80097ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097f2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d003      	beq.n	8009802 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 ff89 	bl	800a712 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009800:	e016      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009806:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800980a:	2b00      	cmp	r3, #0
 800980c:	d010      	beq.n	8009830 <HAL_UART_IRQHandler+0x67c>
 800980e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009812:	2b00      	cmp	r3, #0
 8009814:	da0c      	bge.n	8009830 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 ff71 	bl	800a6fe <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800981c:	e008      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
      return;
 800981e:	bf00      	nop
 8009820:	e006      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
    return;
 8009822:	bf00      	nop
 8009824:	e004      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
      return;
 8009826:	bf00      	nop
 8009828:	e002      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
      return;
 800982a:	bf00      	nop
 800982c:	e000      	b.n	8009830 <HAL_UART_IRQHandler+0x67c>
    return;
 800982e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8009830:	37e8      	adds	r7, #232	@ 0xe8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop

08009838 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009840:	bf00      	nop
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009854:	bf00      	nop
 8009856:	370c      	adds	r7, #12
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr

08009860 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	460b      	mov	r3, r1
 800986a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800986c:	bf00      	nop
 800986e:	370c      	adds	r7, #12
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800987c:	b08c      	sub	sp, #48	@ 0x30
 800987e:	af00      	add	r7, sp, #0
 8009880:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009882:	2300      	movs	r3, #0
 8009884:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	689a      	ldr	r2, [r3, #8]
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	691b      	ldr	r3, [r3, #16]
 8009890:	431a      	orrs	r2, r3
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	695b      	ldr	r3, [r3, #20]
 8009896:	431a      	orrs	r2, r3
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	69db      	ldr	r3, [r3, #28]
 800989c:	4313      	orrs	r3, r2
 800989e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	681a      	ldr	r2, [r3, #0]
 80098a6:	4baa      	ldr	r3, [pc, #680]	@ (8009b50 <UART_SetConfig+0x2d8>)
 80098a8:	4013      	ands	r3, r2
 80098aa:	697a      	ldr	r2, [r7, #20]
 80098ac:	6812      	ldr	r2, [r2, #0]
 80098ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098b0:	430b      	orrs	r3, r1
 80098b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098b4:	697b      	ldr	r3, [r7, #20]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	68da      	ldr	r2, [r3, #12]
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	430a      	orrs	r2, r1
 80098c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	699b      	ldr	r3, [r3, #24]
 80098ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a9f      	ldr	r2, [pc, #636]	@ (8009b54 <UART_SetConfig+0x2dc>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d004      	beq.n	80098e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	6a1b      	ldr	r3, [r3, #32]
 80098de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098e0:	4313      	orrs	r3, r2
 80098e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80098ee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80098f2:	697a      	ldr	r2, [r7, #20]
 80098f4:	6812      	ldr	r2, [r2, #0]
 80098f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098f8:	430b      	orrs	r3, r1
 80098fa:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009902:	f023 010f 	bic.w	r1, r3, #15
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	430a      	orrs	r2, r1
 8009910:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a90      	ldr	r2, [pc, #576]	@ (8009b58 <UART_SetConfig+0x2e0>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d125      	bne.n	8009968 <UART_SetConfig+0xf0>
 800991c:	4b8f      	ldr	r3, [pc, #572]	@ (8009b5c <UART_SetConfig+0x2e4>)
 800991e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009922:	f003 0303 	and.w	r3, r3, #3
 8009926:	2b03      	cmp	r3, #3
 8009928:	d81a      	bhi.n	8009960 <UART_SetConfig+0xe8>
 800992a:	a201      	add	r2, pc, #4	@ (adr r2, 8009930 <UART_SetConfig+0xb8>)
 800992c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009930:	08009941 	.word	0x08009941
 8009934:	08009951 	.word	0x08009951
 8009938:	08009949 	.word	0x08009949
 800993c:	08009959 	.word	0x08009959
 8009940:	2301      	movs	r3, #1
 8009942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009946:	e116      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009948:	2302      	movs	r3, #2
 800994a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800994e:	e112      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009950:	2304      	movs	r3, #4
 8009952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009956:	e10e      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009958:	2308      	movs	r3, #8
 800995a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800995e:	e10a      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009960:	2310      	movs	r3, #16
 8009962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009966:	e106      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a7c      	ldr	r2, [pc, #496]	@ (8009b60 <UART_SetConfig+0x2e8>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d138      	bne.n	80099e4 <UART_SetConfig+0x16c>
 8009972:	4b7a      	ldr	r3, [pc, #488]	@ (8009b5c <UART_SetConfig+0x2e4>)
 8009974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009978:	f003 030c 	and.w	r3, r3, #12
 800997c:	2b0c      	cmp	r3, #12
 800997e:	d82d      	bhi.n	80099dc <UART_SetConfig+0x164>
 8009980:	a201      	add	r2, pc, #4	@ (adr r2, 8009988 <UART_SetConfig+0x110>)
 8009982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009986:	bf00      	nop
 8009988:	080099bd 	.word	0x080099bd
 800998c:	080099dd 	.word	0x080099dd
 8009990:	080099dd 	.word	0x080099dd
 8009994:	080099dd 	.word	0x080099dd
 8009998:	080099cd 	.word	0x080099cd
 800999c:	080099dd 	.word	0x080099dd
 80099a0:	080099dd 	.word	0x080099dd
 80099a4:	080099dd 	.word	0x080099dd
 80099a8:	080099c5 	.word	0x080099c5
 80099ac:	080099dd 	.word	0x080099dd
 80099b0:	080099dd 	.word	0x080099dd
 80099b4:	080099dd 	.word	0x080099dd
 80099b8:	080099d5 	.word	0x080099d5
 80099bc:	2300      	movs	r3, #0
 80099be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099c2:	e0d8      	b.n	8009b76 <UART_SetConfig+0x2fe>
 80099c4:	2302      	movs	r3, #2
 80099c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099ca:	e0d4      	b.n	8009b76 <UART_SetConfig+0x2fe>
 80099cc:	2304      	movs	r3, #4
 80099ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099d2:	e0d0      	b.n	8009b76 <UART_SetConfig+0x2fe>
 80099d4:	2308      	movs	r3, #8
 80099d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099da:	e0cc      	b.n	8009b76 <UART_SetConfig+0x2fe>
 80099dc:	2310      	movs	r3, #16
 80099de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099e2:	e0c8      	b.n	8009b76 <UART_SetConfig+0x2fe>
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a5e      	ldr	r2, [pc, #376]	@ (8009b64 <UART_SetConfig+0x2ec>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d125      	bne.n	8009a3a <UART_SetConfig+0x1c2>
 80099ee:	4b5b      	ldr	r3, [pc, #364]	@ (8009b5c <UART_SetConfig+0x2e4>)
 80099f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80099f8:	2b30      	cmp	r3, #48	@ 0x30
 80099fa:	d016      	beq.n	8009a2a <UART_SetConfig+0x1b2>
 80099fc:	2b30      	cmp	r3, #48	@ 0x30
 80099fe:	d818      	bhi.n	8009a32 <UART_SetConfig+0x1ba>
 8009a00:	2b20      	cmp	r3, #32
 8009a02:	d00a      	beq.n	8009a1a <UART_SetConfig+0x1a2>
 8009a04:	2b20      	cmp	r3, #32
 8009a06:	d814      	bhi.n	8009a32 <UART_SetConfig+0x1ba>
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d002      	beq.n	8009a12 <UART_SetConfig+0x19a>
 8009a0c:	2b10      	cmp	r3, #16
 8009a0e:	d008      	beq.n	8009a22 <UART_SetConfig+0x1aa>
 8009a10:	e00f      	b.n	8009a32 <UART_SetConfig+0x1ba>
 8009a12:	2300      	movs	r3, #0
 8009a14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a18:	e0ad      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a1a:	2302      	movs	r3, #2
 8009a1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a20:	e0a9      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a22:	2304      	movs	r3, #4
 8009a24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a28:	e0a5      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a2a:	2308      	movs	r3, #8
 8009a2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a30:	e0a1      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a32:	2310      	movs	r3, #16
 8009a34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a38:	e09d      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a4a      	ldr	r2, [pc, #296]	@ (8009b68 <UART_SetConfig+0x2f0>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d125      	bne.n	8009a90 <UART_SetConfig+0x218>
 8009a44:	4b45      	ldr	r3, [pc, #276]	@ (8009b5c <UART_SetConfig+0x2e4>)
 8009a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009a4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a50:	d016      	beq.n	8009a80 <UART_SetConfig+0x208>
 8009a52:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a54:	d818      	bhi.n	8009a88 <UART_SetConfig+0x210>
 8009a56:	2b80      	cmp	r3, #128	@ 0x80
 8009a58:	d00a      	beq.n	8009a70 <UART_SetConfig+0x1f8>
 8009a5a:	2b80      	cmp	r3, #128	@ 0x80
 8009a5c:	d814      	bhi.n	8009a88 <UART_SetConfig+0x210>
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d002      	beq.n	8009a68 <UART_SetConfig+0x1f0>
 8009a62:	2b40      	cmp	r3, #64	@ 0x40
 8009a64:	d008      	beq.n	8009a78 <UART_SetConfig+0x200>
 8009a66:	e00f      	b.n	8009a88 <UART_SetConfig+0x210>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a6e:	e082      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a70:	2302      	movs	r3, #2
 8009a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a76:	e07e      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a78:	2304      	movs	r3, #4
 8009a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a7e:	e07a      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a80:	2308      	movs	r3, #8
 8009a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a86:	e076      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a88:	2310      	movs	r3, #16
 8009a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a8e:	e072      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	4a35      	ldr	r2, [pc, #212]	@ (8009b6c <UART_SetConfig+0x2f4>)
 8009a96:	4293      	cmp	r3, r2
 8009a98:	d12a      	bne.n	8009af0 <UART_SetConfig+0x278>
 8009a9a:	4b30      	ldr	r3, [pc, #192]	@ (8009b5c <UART_SetConfig+0x2e4>)
 8009a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009aa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009aa4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009aa8:	d01a      	beq.n	8009ae0 <UART_SetConfig+0x268>
 8009aaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009aae:	d81b      	bhi.n	8009ae8 <UART_SetConfig+0x270>
 8009ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ab4:	d00c      	beq.n	8009ad0 <UART_SetConfig+0x258>
 8009ab6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009aba:	d815      	bhi.n	8009ae8 <UART_SetConfig+0x270>
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d003      	beq.n	8009ac8 <UART_SetConfig+0x250>
 8009ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ac4:	d008      	beq.n	8009ad8 <UART_SetConfig+0x260>
 8009ac6:	e00f      	b.n	8009ae8 <UART_SetConfig+0x270>
 8009ac8:	2300      	movs	r3, #0
 8009aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ace:	e052      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009ad0:	2302      	movs	r3, #2
 8009ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ad6:	e04e      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009ad8:	2304      	movs	r3, #4
 8009ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ade:	e04a      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009ae0:	2308      	movs	r3, #8
 8009ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ae6:	e046      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009ae8:	2310      	movs	r3, #16
 8009aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009aee:	e042      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a17      	ldr	r2, [pc, #92]	@ (8009b54 <UART_SetConfig+0x2dc>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d13a      	bne.n	8009b70 <UART_SetConfig+0x2f8>
 8009afa:	4b18      	ldr	r3, [pc, #96]	@ (8009b5c <UART_SetConfig+0x2e4>)
 8009afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009b04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b08:	d01a      	beq.n	8009b40 <UART_SetConfig+0x2c8>
 8009b0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b0e:	d81b      	bhi.n	8009b48 <UART_SetConfig+0x2d0>
 8009b10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b14:	d00c      	beq.n	8009b30 <UART_SetConfig+0x2b8>
 8009b16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b1a:	d815      	bhi.n	8009b48 <UART_SetConfig+0x2d0>
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d003      	beq.n	8009b28 <UART_SetConfig+0x2b0>
 8009b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b24:	d008      	beq.n	8009b38 <UART_SetConfig+0x2c0>
 8009b26:	e00f      	b.n	8009b48 <UART_SetConfig+0x2d0>
 8009b28:	2300      	movs	r3, #0
 8009b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b2e:	e022      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009b30:	2302      	movs	r3, #2
 8009b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b36:	e01e      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009b38:	2304      	movs	r3, #4
 8009b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b3e:	e01a      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009b40:	2308      	movs	r3, #8
 8009b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b46:	e016      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009b48:	2310      	movs	r3, #16
 8009b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b4e:	e012      	b.n	8009b76 <UART_SetConfig+0x2fe>
 8009b50:	cfff69f3 	.word	0xcfff69f3
 8009b54:	40008000 	.word	0x40008000
 8009b58:	40013800 	.word	0x40013800
 8009b5c:	40021000 	.word	0x40021000
 8009b60:	40004400 	.word	0x40004400
 8009b64:	40004800 	.word	0x40004800
 8009b68:	40004c00 	.word	0x40004c00
 8009b6c:	40005000 	.word	0x40005000
 8009b70:	2310      	movs	r3, #16
 8009b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4aae      	ldr	r2, [pc, #696]	@ (8009e34 <UART_SetConfig+0x5bc>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	f040 8097 	bne.w	8009cb0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009b82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b86:	2b08      	cmp	r3, #8
 8009b88:	d823      	bhi.n	8009bd2 <UART_SetConfig+0x35a>
 8009b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009b90 <UART_SetConfig+0x318>)
 8009b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b90:	08009bb5 	.word	0x08009bb5
 8009b94:	08009bd3 	.word	0x08009bd3
 8009b98:	08009bbd 	.word	0x08009bbd
 8009b9c:	08009bd3 	.word	0x08009bd3
 8009ba0:	08009bc3 	.word	0x08009bc3
 8009ba4:	08009bd3 	.word	0x08009bd3
 8009ba8:	08009bd3 	.word	0x08009bd3
 8009bac:	08009bd3 	.word	0x08009bd3
 8009bb0:	08009bcb 	.word	0x08009bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bb4:	f7fd fa2a 	bl	800700c <HAL_RCC_GetPCLK1Freq>
 8009bb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bba:	e010      	b.n	8009bde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bbc:	4b9e      	ldr	r3, [pc, #632]	@ (8009e38 <UART_SetConfig+0x5c0>)
 8009bbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bc0:	e00d      	b.n	8009bde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bc2:	f7fd f98b 	bl	8006edc <HAL_RCC_GetSysClockFreq>
 8009bc6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bc8:	e009      	b.n	8009bde <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bd0:	e005      	b.n	8009bde <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009bdc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	f000 8130 	beq.w	8009e46 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bea:	4a94      	ldr	r2, [pc, #592]	@ (8009e3c <UART_SetConfig+0x5c4>)
 8009bec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf4:	fbb3 f3f2 	udiv	r3, r3, r2
 8009bf8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	685a      	ldr	r2, [r3, #4]
 8009bfe:	4613      	mov	r3, r2
 8009c00:	005b      	lsls	r3, r3, #1
 8009c02:	4413      	add	r3, r2
 8009c04:	69ba      	ldr	r2, [r7, #24]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d305      	bcc.n	8009c16 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c10:	69ba      	ldr	r2, [r7, #24]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d903      	bls.n	8009c1e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009c1c:	e113      	b.n	8009e46 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c20:	2200      	movs	r2, #0
 8009c22:	60bb      	str	r3, [r7, #8]
 8009c24:	60fa      	str	r2, [r7, #12]
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c2a:	4a84      	ldr	r2, [pc, #528]	@ (8009e3c <UART_SetConfig+0x5c4>)
 8009c2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	2200      	movs	r2, #0
 8009c34:	603b      	str	r3, [r7, #0]
 8009c36:	607a      	str	r2, [r7, #4]
 8009c38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c3c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009c40:	f7f6 fefa 	bl	8000a38 <__aeabi_uldivmod>
 8009c44:	4602      	mov	r2, r0
 8009c46:	460b      	mov	r3, r1
 8009c48:	4610      	mov	r0, r2
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	f04f 0200 	mov.w	r2, #0
 8009c50:	f04f 0300 	mov.w	r3, #0
 8009c54:	020b      	lsls	r3, r1, #8
 8009c56:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009c5a:	0202      	lsls	r2, r0, #8
 8009c5c:	6979      	ldr	r1, [r7, #20]
 8009c5e:	6849      	ldr	r1, [r1, #4]
 8009c60:	0849      	lsrs	r1, r1, #1
 8009c62:	2000      	movs	r0, #0
 8009c64:	460c      	mov	r4, r1
 8009c66:	4605      	mov	r5, r0
 8009c68:	eb12 0804 	adds.w	r8, r2, r4
 8009c6c:	eb43 0905 	adc.w	r9, r3, r5
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	469a      	mov	sl, r3
 8009c78:	4693      	mov	fp, r2
 8009c7a:	4652      	mov	r2, sl
 8009c7c:	465b      	mov	r3, fp
 8009c7e:	4640      	mov	r0, r8
 8009c80:	4649      	mov	r1, r9
 8009c82:	f7f6 fed9 	bl	8000a38 <__aeabi_uldivmod>
 8009c86:	4602      	mov	r2, r0
 8009c88:	460b      	mov	r3, r1
 8009c8a:	4613      	mov	r3, r2
 8009c8c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c8e:	6a3b      	ldr	r3, [r7, #32]
 8009c90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c94:	d308      	bcc.n	8009ca8 <UART_SetConfig+0x430>
 8009c96:	6a3b      	ldr	r3, [r7, #32]
 8009c98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c9c:	d204      	bcs.n	8009ca8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	6a3a      	ldr	r2, [r7, #32]
 8009ca4:	60da      	str	r2, [r3, #12]
 8009ca6:	e0ce      	b.n	8009e46 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009cae:	e0ca      	b.n	8009e46 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	69db      	ldr	r3, [r3, #28]
 8009cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cb8:	d166      	bne.n	8009d88 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009cba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009cbe:	2b08      	cmp	r3, #8
 8009cc0:	d827      	bhi.n	8009d12 <UART_SetConfig+0x49a>
 8009cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8009cc8 <UART_SetConfig+0x450>)
 8009cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc8:	08009ced 	.word	0x08009ced
 8009ccc:	08009cf5 	.word	0x08009cf5
 8009cd0:	08009cfd 	.word	0x08009cfd
 8009cd4:	08009d13 	.word	0x08009d13
 8009cd8:	08009d03 	.word	0x08009d03
 8009cdc:	08009d13 	.word	0x08009d13
 8009ce0:	08009d13 	.word	0x08009d13
 8009ce4:	08009d13 	.word	0x08009d13
 8009ce8:	08009d0b 	.word	0x08009d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cec:	f7fd f98e 	bl	800700c <HAL_RCC_GetPCLK1Freq>
 8009cf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009cf2:	e014      	b.n	8009d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009cf4:	f7fd f9a0 	bl	8007038 <HAL_RCC_GetPCLK2Freq>
 8009cf8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009cfa:	e010      	b.n	8009d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009cfc:	4b4e      	ldr	r3, [pc, #312]	@ (8009e38 <UART_SetConfig+0x5c0>)
 8009cfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d00:	e00d      	b.n	8009d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d02:	f7fd f8eb 	bl	8006edc <HAL_RCC_GetSysClockFreq>
 8009d06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d08:	e009      	b.n	8009d1e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d10:	e005      	b.n	8009d1e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009d12:	2300      	movs	r3, #0
 8009d14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d16:	2301      	movs	r3, #1
 8009d18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f000 8090 	beq.w	8009e46 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d2a:	4a44      	ldr	r2, [pc, #272]	@ (8009e3c <UART_SetConfig+0x5c4>)
 8009d2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d30:	461a      	mov	r2, r3
 8009d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d34:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d38:	005a      	lsls	r2, r3, #1
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	085b      	lsrs	r3, r3, #1
 8009d40:	441a      	add	r2, r3
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d4a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	2b0f      	cmp	r3, #15
 8009d50:	d916      	bls.n	8009d80 <UART_SetConfig+0x508>
 8009d52:	6a3b      	ldr	r3, [r7, #32]
 8009d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d58:	d212      	bcs.n	8009d80 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d5a:	6a3b      	ldr	r3, [r7, #32]
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	f023 030f 	bic.w	r3, r3, #15
 8009d62:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d64:	6a3b      	ldr	r3, [r7, #32]
 8009d66:	085b      	lsrs	r3, r3, #1
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	f003 0307 	and.w	r3, r3, #7
 8009d6e:	b29a      	uxth	r2, r3
 8009d70:	8bfb      	ldrh	r3, [r7, #30]
 8009d72:	4313      	orrs	r3, r2
 8009d74:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	8bfa      	ldrh	r2, [r7, #30]
 8009d7c:	60da      	str	r2, [r3, #12]
 8009d7e:	e062      	b.n	8009e46 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009d86:	e05e      	b.n	8009e46 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d88:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009d8c:	2b08      	cmp	r3, #8
 8009d8e:	d828      	bhi.n	8009de2 <UART_SetConfig+0x56a>
 8009d90:	a201      	add	r2, pc, #4	@ (adr r2, 8009d98 <UART_SetConfig+0x520>)
 8009d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d96:	bf00      	nop
 8009d98:	08009dbd 	.word	0x08009dbd
 8009d9c:	08009dc5 	.word	0x08009dc5
 8009da0:	08009dcd 	.word	0x08009dcd
 8009da4:	08009de3 	.word	0x08009de3
 8009da8:	08009dd3 	.word	0x08009dd3
 8009dac:	08009de3 	.word	0x08009de3
 8009db0:	08009de3 	.word	0x08009de3
 8009db4:	08009de3 	.word	0x08009de3
 8009db8:	08009ddb 	.word	0x08009ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009dbc:	f7fd f926 	bl	800700c <HAL_RCC_GetPCLK1Freq>
 8009dc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009dc2:	e014      	b.n	8009dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009dc4:	f7fd f938 	bl	8007038 <HAL_RCC_GetPCLK2Freq>
 8009dc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009dca:	e010      	b.n	8009dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8009e38 <UART_SetConfig+0x5c0>)
 8009dce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009dd0:	e00d      	b.n	8009dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009dd2:	f7fd f883 	bl	8006edc <HAL_RCC_GetSysClockFreq>
 8009dd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009dd8:	e009      	b.n	8009dee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009de0:	e005      	b.n	8009dee <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009de2:	2300      	movs	r3, #0
 8009de4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009dec:	bf00      	nop
    }

    if (pclk != 0U)
 8009dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d028      	beq.n	8009e46 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009df8:	4a10      	ldr	r2, [pc, #64]	@ (8009e3c <UART_SetConfig+0x5c4>)
 8009dfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dfe:	461a      	mov	r2, r3
 8009e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e02:	fbb3 f2f2 	udiv	r2, r3, r2
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	085b      	lsrs	r3, r3, #1
 8009e0c:	441a      	add	r2, r3
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e16:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e18:	6a3b      	ldr	r3, [r7, #32]
 8009e1a:	2b0f      	cmp	r3, #15
 8009e1c:	d910      	bls.n	8009e40 <UART_SetConfig+0x5c8>
 8009e1e:	6a3b      	ldr	r3, [r7, #32]
 8009e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e24:	d20c      	bcs.n	8009e40 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e26:	6a3b      	ldr	r3, [r7, #32]
 8009e28:	b29a      	uxth	r2, r3
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	60da      	str	r2, [r3, #12]
 8009e30:	e009      	b.n	8009e46 <UART_SetConfig+0x5ce>
 8009e32:	bf00      	nop
 8009e34:	40008000 	.word	0x40008000
 8009e38:	00f42400 	.word	0x00f42400
 8009e3c:	08083890 	.word	0x08083890
      }
      else
      {
        ret = HAL_ERROR;
 8009e40:	2301      	movs	r3, #1
 8009e42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	2201      	movs	r2, #1
 8009e4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	2201      	movs	r2, #1
 8009e52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009e62:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3730      	adds	r7, #48	@ 0x30
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009e70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e7c:	f003 0308 	and.w	r3, r3, #8
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d00a      	beq.n	8009e9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	430a      	orrs	r2, r1
 8009e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e9e:	f003 0301 	and.w	r3, r3, #1
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00a      	beq.n	8009ebc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	430a      	orrs	r2, r1
 8009eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ec0:	f003 0302 	and.w	r3, r3, #2
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d00a      	beq.n	8009ede <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	430a      	orrs	r2, r1
 8009edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ee2:	f003 0304 	and.w	r3, r3, #4
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00a      	beq.n	8009f00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	685b      	ldr	r3, [r3, #4]
 8009ef0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	430a      	orrs	r2, r1
 8009efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f04:	f003 0310 	and.w	r3, r3, #16
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00a      	beq.n	8009f22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	430a      	orrs	r2, r1
 8009f20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f26:	f003 0320 	and.w	r3, r3, #32
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d00a      	beq.n	8009f44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	689b      	ldr	r3, [r3, #8]
 8009f34:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	430a      	orrs	r2, r1
 8009f42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d01a      	beq.n	8009f86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	430a      	orrs	r2, r1
 8009f64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f6e:	d10a      	bne.n	8009f86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	685b      	ldr	r3, [r3, #4]
 8009f76:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	430a      	orrs	r2, r1
 8009f84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00a      	beq.n	8009fa8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	430a      	orrs	r2, r1
 8009fa6:	605a      	str	r2, [r3, #4]
  }
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b098      	sub	sp, #96	@ 0x60
 8009fb8:	af02      	add	r7, sp, #8
 8009fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009fc4:	f7f9 fc2c 	bl	8003820 <HAL_GetTick>
 8009fc8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f003 0308 	and.w	r3, r3, #8
 8009fd4:	2b08      	cmp	r3, #8
 8009fd6:	d12f      	bne.n	800a038 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fd8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009fdc:	9300      	str	r3, [sp, #0]
 8009fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 f88e 	bl	800a108 <UART_WaitOnFlagUntilTimeout>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d022      	beq.n	800a038 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ffa:	e853 3f00 	ldrex	r3, [r3]
 8009ffe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a002:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a006:	653b      	str	r3, [r7, #80]	@ 0x50
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	461a      	mov	r2, r3
 800a00e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a010:	647b      	str	r3, [r7, #68]	@ 0x44
 800a012:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a014:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a018:	e841 2300 	strex	r3, r2, [r1]
 800a01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a01e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1e6      	bne.n	8009ff2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a034:	2303      	movs	r3, #3
 800a036:	e063      	b.n	800a100 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f003 0304 	and.w	r3, r3, #4
 800a042:	2b04      	cmp	r3, #4
 800a044:	d149      	bne.n	800a0da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a046:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a04a:	9300      	str	r3, [sp, #0]
 800a04c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a04e:	2200      	movs	r2, #0
 800a050:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f857 	bl	800a108 <UART_WaitOnFlagUntilTimeout>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d03c      	beq.n	800a0da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a068:	e853 3f00 	ldrex	r3, [r3]
 800a06c:	623b      	str	r3, [r7, #32]
   return(result);
 800a06e:	6a3b      	ldr	r3, [r7, #32]
 800a070:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a074:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	461a      	mov	r2, r3
 800a07c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a07e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a080:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a086:	e841 2300 	strex	r3, r2, [r1]
 800a08a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a08c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d1e6      	bne.n	800a060 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	3308      	adds	r3, #8
 800a098:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	e853 3f00 	ldrex	r3, [r3]
 800a0a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f023 0301 	bic.w	r3, r3, #1
 800a0a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	3308      	adds	r3, #8
 800a0b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0b2:	61fa      	str	r2, [r7, #28]
 800a0b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b6:	69b9      	ldr	r1, [r7, #24]
 800a0b8:	69fa      	ldr	r2, [r7, #28]
 800a0ba:	e841 2300 	strex	r3, r2, [r1]
 800a0be:	617b      	str	r3, [r7, #20]
   return(result);
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1e5      	bne.n	800a092 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2220      	movs	r2, #32
 800a0ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a0d6:	2303      	movs	r3, #3
 800a0d8:	e012      	b.n	800a100 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2220      	movs	r2, #32
 800a0de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2220      	movs	r2, #32
 800a0e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0fe:	2300      	movs	r3, #0
}
 800a100:	4618      	mov	r0, r3
 800a102:	3758      	adds	r7, #88	@ 0x58
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	60f8      	str	r0, [r7, #12]
 800a110:	60b9      	str	r1, [r7, #8]
 800a112:	603b      	str	r3, [r7, #0]
 800a114:	4613      	mov	r3, r2
 800a116:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a118:	e04f      	b.n	800a1ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a120:	d04b      	beq.n	800a1ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a122:	f7f9 fb7d 	bl	8003820 <HAL_GetTick>
 800a126:	4602      	mov	r2, r0
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	1ad3      	subs	r3, r2, r3
 800a12c:	69ba      	ldr	r2, [r7, #24]
 800a12e:	429a      	cmp	r2, r3
 800a130:	d302      	bcc.n	800a138 <UART_WaitOnFlagUntilTimeout+0x30>
 800a132:	69bb      	ldr	r3, [r7, #24]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d101      	bne.n	800a13c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a138:	2303      	movs	r3, #3
 800a13a:	e04e      	b.n	800a1da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f003 0304 	and.w	r3, r3, #4
 800a146:	2b00      	cmp	r3, #0
 800a148:	d037      	beq.n	800a1ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	2b80      	cmp	r3, #128	@ 0x80
 800a14e:	d034      	beq.n	800a1ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	2b40      	cmp	r3, #64	@ 0x40
 800a154:	d031      	beq.n	800a1ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	69db      	ldr	r3, [r3, #28]
 800a15c:	f003 0308 	and.w	r3, r3, #8
 800a160:	2b08      	cmp	r3, #8
 800a162:	d110      	bne.n	800a186 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2208      	movs	r2, #8
 800a16a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f000 f920 	bl	800a3b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2208      	movs	r2, #8
 800a176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2200      	movs	r2, #0
 800a17e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a182:	2301      	movs	r3, #1
 800a184:	e029      	b.n	800a1da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	69db      	ldr	r3, [r3, #28]
 800a18c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a190:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a194:	d111      	bne.n	800a1ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a19e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a1a0:	68f8      	ldr	r0, [r7, #12]
 800a1a2:	f000 f906 	bl	800a3b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2220      	movs	r2, #32
 800a1aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a1b6:	2303      	movs	r3, #3
 800a1b8:	e00f      	b.n	800a1da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	69da      	ldr	r2, [r3, #28]
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	4013      	ands	r3, r2
 800a1c4:	68ba      	ldr	r2, [r7, #8]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	bf0c      	ite	eq
 800a1ca:	2301      	moveq	r3, #1
 800a1cc:	2300      	movne	r3, #0
 800a1ce:	b2db      	uxtb	r3, r3
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	79fb      	ldrb	r3, [r7, #7]
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d0a0      	beq.n	800a11a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a1d8:	2300      	movs	r3, #0
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
	...

0800a1e4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b096      	sub	sp, #88	@ 0x58
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	68ba      	ldr	r2, [r7, #8]
 800a1f6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	88fa      	ldrh	r2, [r7, #6]
 800a1fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	2200      	movs	r2, #0
 800a204:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2222      	movs	r2, #34	@ 0x22
 800a20c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a216:	2b00      	cmp	r3, #0
 800a218:	d02d      	beq.n	800a276 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a220:	4a40      	ldr	r2, [pc, #256]	@ (800a324 <UART_Start_Receive_DMA+0x140>)
 800a222:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a22a:	4a3f      	ldr	r2, [pc, #252]	@ (800a328 <UART_Start_Receive_DMA+0x144>)
 800a22c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a234:	4a3d      	ldr	r2, [pc, #244]	@ (800a32c <UART_Start_Receive_DMA+0x148>)
 800a236:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a23e:	2200      	movs	r2, #0
 800a240:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	3324      	adds	r3, #36	@ 0x24
 800a24e:	4619      	mov	r1, r3
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a254:	461a      	mov	r2, r3
 800a256:	88fb      	ldrh	r3, [r7, #6]
 800a258:	f7fb fbac 	bl	80059b4 <HAL_DMA_Start_IT>
 800a25c:	4603      	mov	r3, r0
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d009      	beq.n	800a276 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	2210      	movs	r2, #16
 800a266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2220      	movs	r2, #32
 800a26e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e051      	b.n	800a31a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	691b      	ldr	r3, [r3, #16]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d018      	beq.n	800a2b0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a286:	e853 3f00 	ldrex	r3, [r3]
 800a28a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a28c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a28e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a292:	657b      	str	r3, [r7, #84]	@ 0x54
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	461a      	mov	r2, r3
 800a29a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a29c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a29e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a2a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2a4:	e841 2300 	strex	r3, r2, [r1]
 800a2a8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a2aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d1e6      	bne.n	800a27e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	3308      	adds	r3, #8
 800a2b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ba:	e853 3f00 	ldrex	r3, [r3]
 800a2be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c2:	f043 0301 	orr.w	r3, r3, #1
 800a2c6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	3308      	adds	r3, #8
 800a2ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a2d0:	637a      	str	r2, [r7, #52]	@ 0x34
 800a2d2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a2d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2d8:	e841 2300 	strex	r3, r2, [r1]
 800a2dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d1e5      	bne.n	800a2b0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	3308      	adds	r3, #8
 800a2ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ec:	697b      	ldr	r3, [r7, #20]
 800a2ee:	e853 3f00 	ldrex	r3, [r3]
 800a2f2:	613b      	str	r3, [r7, #16]
   return(result);
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	3308      	adds	r3, #8
 800a302:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a304:	623a      	str	r2, [r7, #32]
 800a306:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a308:	69f9      	ldr	r1, [r7, #28]
 800a30a:	6a3a      	ldr	r2, [r7, #32]
 800a30c:	e841 2300 	strex	r3, r2, [r1]
 800a310:	61bb      	str	r3, [r7, #24]
   return(result);
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d1e5      	bne.n	800a2e4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a318:	2300      	movs	r3, #0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3758      	adds	r7, #88	@ 0x58
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop
 800a324:	0800a47f 	.word	0x0800a47f
 800a328:	0800a5ab 	.word	0x0800a5ab
 800a32c:	0800a5e9 	.word	0x0800a5e9

0800a330 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a330:	b480      	push	{r7}
 800a332:	b08f      	sub	sp, #60	@ 0x3c
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	e853 3f00 	ldrex	r3, [r3]
 800a344:	61fb      	str	r3, [r7, #28]
   return(result);
 800a346:	69fb      	ldr	r3, [r7, #28]
 800a348:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a34c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	461a      	mov	r2, r3
 800a354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a356:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a358:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a35c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a35e:	e841 2300 	strex	r3, r2, [r1]
 800a362:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a366:	2b00      	cmp	r3, #0
 800a368:	d1e6      	bne.n	800a338 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	3308      	adds	r3, #8
 800a370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	e853 3f00 	ldrex	r3, [r3]
 800a378:	60bb      	str	r3, [r7, #8]
   return(result);
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a380:	633b      	str	r3, [r7, #48]	@ 0x30
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	3308      	adds	r3, #8
 800a388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a38a:	61ba      	str	r2, [r7, #24]
 800a38c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a38e:	6979      	ldr	r1, [r7, #20]
 800a390:	69ba      	ldr	r2, [r7, #24]
 800a392:	e841 2300 	strex	r3, r2, [r1]
 800a396:	613b      	str	r3, [r7, #16]
   return(result);
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d1e5      	bne.n	800a36a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a3a6:	bf00      	nop
 800a3a8:	373c      	adds	r7, #60	@ 0x3c
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b0:	4770      	bx	lr

0800a3b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3b2:	b480      	push	{r7}
 800a3b4:	b095      	sub	sp, #84	@ 0x54
 800a3b6:	af00      	add	r7, sp, #0
 800a3b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3c2:	e853 3f00 	ldrex	r3, [r3]
 800a3c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a3ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a3da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a3de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a3e0:	e841 2300 	strex	r3, r2, [r1]
 800a3e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a3e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d1e6      	bne.n	800a3ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	3308      	adds	r3, #8
 800a3f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	e853 3f00 	ldrex	r3, [r3]
 800a3fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3fc:	69fb      	ldr	r3, [r7, #28]
 800a3fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a402:	f023 0301 	bic.w	r3, r3, #1
 800a406:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	3308      	adds	r3, #8
 800a40e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a410:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a412:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a414:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a416:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a418:	e841 2300 	strex	r3, r2, [r1]
 800a41c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1e3      	bne.n	800a3ec <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d118      	bne.n	800a45e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	e853 3f00 	ldrex	r3, [r3]
 800a438:	60bb      	str	r3, [r7, #8]
   return(result);
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	f023 0310 	bic.w	r3, r3, #16
 800a440:	647b      	str	r3, [r7, #68]	@ 0x44
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	461a      	mov	r2, r3
 800a448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a44a:	61bb      	str	r3, [r7, #24]
 800a44c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a44e:	6979      	ldr	r1, [r7, #20]
 800a450:	69ba      	ldr	r2, [r7, #24]
 800a452:	e841 2300 	strex	r3, r2, [r1]
 800a456:	613b      	str	r3, [r7, #16]
   return(result);
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d1e6      	bne.n	800a42c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2220      	movs	r2, #32
 800a462:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a472:	bf00      	nop
 800a474:	3754      	adds	r7, #84	@ 0x54
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr

0800a47e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a47e:	b580      	push	{r7, lr}
 800a480:	b09c      	sub	sp, #112	@ 0x70
 800a482:	af00      	add	r7, sp, #0
 800a484:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a48a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f003 0320 	and.w	r3, r3, #32
 800a496:	2b00      	cmp	r3, #0
 800a498:	d171      	bne.n	800a57e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a49a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a49c:	2200      	movs	r2, #0
 800a49e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4aa:	e853 3f00 	ldrex	r3, [r3]
 800a4ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a4b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a4b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	461a      	mov	r2, r3
 800a4be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a4c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a4c2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a4c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a4c8:	e841 2300 	strex	r3, r2, [r1]
 800a4cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a4ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d1e6      	bne.n	800a4a2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	3308      	adds	r3, #8
 800a4da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4de:	e853 3f00 	ldrex	r3, [r3]
 800a4e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a4e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4e6:	f023 0301 	bic.w	r3, r3, #1
 800a4ea:	667b      	str	r3, [r7, #100]	@ 0x64
 800a4ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	3308      	adds	r3, #8
 800a4f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a4f4:	647a      	str	r2, [r7, #68]	@ 0x44
 800a4f6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4fc:	e841 2300 	strex	r3, r2, [r1]
 800a500:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a504:	2b00      	cmp	r3, #0
 800a506:	d1e5      	bne.n	800a4d4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a508:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	3308      	adds	r3, #8
 800a50e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a512:	e853 3f00 	ldrex	r3, [r3]
 800a516:	623b      	str	r3, [r7, #32]
   return(result);
 800a518:	6a3b      	ldr	r3, [r7, #32]
 800a51a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a51e:	663b      	str	r3, [r7, #96]	@ 0x60
 800a520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	3308      	adds	r3, #8
 800a526:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a528:	633a      	str	r2, [r7, #48]	@ 0x30
 800a52a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a52c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a52e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a530:	e841 2300 	strex	r3, r2, [r1]
 800a534:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d1e5      	bne.n	800a508 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a53c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a53e:	2220      	movs	r2, #32
 800a540:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a544:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d118      	bne.n	800a57e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a54c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	e853 3f00 	ldrex	r3, [r3]
 800a558:	60fb      	str	r3, [r7, #12]
   return(result);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f023 0310 	bic.w	r3, r3, #16
 800a560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	461a      	mov	r2, r3
 800a568:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a56a:	61fb      	str	r3, [r7, #28]
 800a56c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a56e:	69b9      	ldr	r1, [r7, #24]
 800a570:	69fa      	ldr	r2, [r7, #28]
 800a572:	e841 2300 	strex	r3, r2, [r1]
 800a576:	617b      	str	r3, [r7, #20]
   return(result);
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d1e6      	bne.n	800a54c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a57e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a580:	2200      	movs	r2, #0
 800a582:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a588:	2b01      	cmp	r3, #1
 800a58a:	d107      	bne.n	800a59c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a58c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a58e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a592:	4619      	mov	r1, r3
 800a594:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a596:	f7ff f963 	bl	8009860 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a59a:	e002      	b.n	800a5a2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a59c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a59e:	f7f7 ffd7 	bl	8002550 <HAL_UART_RxCpltCallback>
}
 800a5a2:	bf00      	nop
 800a5a4:	3770      	adds	r7, #112	@ 0x70
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}

0800a5aa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a5aa:	b580      	push	{r7, lr}
 800a5ac:	b084      	sub	sp, #16
 800a5ae:	af00      	add	r7, sp, #0
 800a5b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5b6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	d109      	bne.n	800a5da <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a5cc:	085b      	lsrs	r3, r3, #1
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	68f8      	ldr	r0, [r7, #12]
 800a5d4:	f7ff f944 	bl	8009860 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a5d8:	e002      	b.n	800a5e0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a5da:	68f8      	ldr	r0, [r7, #12]
 800a5dc:	f7ff f936 	bl	800984c <HAL_UART_RxHalfCpltCallback>
}
 800a5e0:	bf00      	nop
 800a5e2:	3710      	adds	r7, #16
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}

0800a5e8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b086      	sub	sp, #24
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5f4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5fc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a604:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	689b      	ldr	r3, [r3, #8]
 800a60c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a610:	2b80      	cmp	r3, #128	@ 0x80
 800a612:	d109      	bne.n	800a628 <UART_DMAError+0x40>
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	2b21      	cmp	r3, #33	@ 0x21
 800a618:	d106      	bne.n	800a628 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	2200      	movs	r2, #0
 800a61e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a622:	6978      	ldr	r0, [r7, #20]
 800a624:	f7ff fe84 	bl	800a330 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	689b      	ldr	r3, [r3, #8]
 800a62e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a632:	2b40      	cmp	r3, #64	@ 0x40
 800a634:	d109      	bne.n	800a64a <UART_DMAError+0x62>
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2b22      	cmp	r3, #34	@ 0x22
 800a63a:	d106      	bne.n	800a64a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	2200      	movs	r2, #0
 800a640:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a644:	6978      	ldr	r0, [r7, #20]
 800a646:	f7ff feb4 	bl	800a3b2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a650:	f043 0210 	orr.w	r2, r3, #16
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a65a:	6978      	ldr	r0, [r7, #20]
 800a65c:	f7f8 f902 	bl	8002864 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a660:	bf00      	nop
 800a662:	3718      	adds	r7, #24
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b084      	sub	sp, #16
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a674:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	2200      	movs	r2, #0
 800a67a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2200      	movs	r2, #0
 800a682:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a686:	68f8      	ldr	r0, [r7, #12]
 800a688:	f7f8 f8ec 	bl	8002864 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a68c:	bf00      	nop
 800a68e:	3710      	adds	r7, #16
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b088      	sub	sp, #32
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	e853 3f00 	ldrex	r3, [r3]
 800a6a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6b0:	61fb      	str	r3, [r7, #28]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	69fb      	ldr	r3, [r7, #28]
 800a6ba:	61bb      	str	r3, [r7, #24]
 800a6bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6be:	6979      	ldr	r1, [r7, #20]
 800a6c0:	69ba      	ldr	r2, [r7, #24]
 800a6c2:	e841 2300 	strex	r3, r2, [r1]
 800a6c6:	613b      	str	r3, [r7, #16]
   return(result);
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d1e6      	bne.n	800a69c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2220      	movs	r2, #32
 800a6d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f7ff f8ab 	bl	8009838 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6e2:	bf00      	nop
 800a6e4:	3720      	adds	r7, #32
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a6ea:	b480      	push	{r7}
 800a6ec:	b083      	sub	sp, #12
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a6f2:	bf00      	nop
 800a6f4:	370c      	adds	r7, #12
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr

0800a6fe <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a6fe:	b480      	push	{r7}
 800a700:	b083      	sub	sp, #12
 800a702:	af00      	add	r7, sp, #0
 800a704:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a706:	bf00      	nop
 800a708:	370c      	adds	r7, #12
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr

0800a712 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a712:	b480      	push	{r7}
 800a714:	b083      	sub	sp, #12
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a71a:	bf00      	nop
 800a71c:	370c      	adds	r7, #12
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr

0800a726 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a726:	b480      	push	{r7}
 800a728:	b085      	sub	sp, #20
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a734:	2b01      	cmp	r3, #1
 800a736:	d101      	bne.n	800a73c <HAL_UARTEx_DisableFifoMode+0x16>
 800a738:	2302      	movs	r3, #2
 800a73a:	e027      	b.n	800a78c <HAL_UARTEx_DisableFifoMode+0x66>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2201      	movs	r2, #1
 800a740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2224      	movs	r2, #36	@ 0x24
 800a748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	681a      	ldr	r2, [r3, #0]
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f022 0201 	bic.w	r2, r2, #1
 800a762:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a76a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	68fa      	ldr	r2, [r7, #12]
 800a778:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2220      	movs	r2, #32
 800a77e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2200      	movs	r2, #0
 800a786:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a78a:	2300      	movs	r3, #0
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3714      	adds	r7, #20
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b084      	sub	sp, #16
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7a8:	2b01      	cmp	r3, #1
 800a7aa:	d101      	bne.n	800a7b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a7ac:	2302      	movs	r3, #2
 800a7ae:	e02d      	b.n	800a80c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2224      	movs	r2, #36	@ 0x24
 800a7bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f022 0201 	bic.w	r2, r2, #1
 800a7d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	683a      	ldr	r2, [r7, #0]
 800a7e8:	430a      	orrs	r2, r1
 800a7ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 f84f 	bl	800a890 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2220      	movs	r2, #32
 800a7fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2200      	movs	r2, #0
 800a806:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3710      	adds	r7, #16
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a824:	2b01      	cmp	r3, #1
 800a826:	d101      	bne.n	800a82c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a828:	2302      	movs	r3, #2
 800a82a:	e02d      	b.n	800a888 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2224      	movs	r2, #36	@ 0x24
 800a838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f022 0201 	bic.w	r2, r2, #1
 800a852:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	683a      	ldr	r2, [r7, #0]
 800a864:	430a      	orrs	r2, r1
 800a866:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f000 f811 	bl	800a890 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	68fa      	ldr	r2, [r7, #12]
 800a874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2220      	movs	r2, #32
 800a87a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2200      	movs	r2, #0
 800a882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a886:	2300      	movs	r3, #0
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3710      	adds	r7, #16
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}

0800a890 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a890:	b480      	push	{r7}
 800a892:	b085      	sub	sp, #20
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d108      	bne.n	800a8b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a8b0:	e031      	b.n	800a916 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a8b2:	2308      	movs	r3, #8
 800a8b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a8b6:	2308      	movs	r3, #8
 800a8b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	0e5b      	lsrs	r3, r3, #25
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	f003 0307 	and.w	r3, r3, #7
 800a8c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	0f5b      	lsrs	r3, r3, #29
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	f003 0307 	and.w	r3, r3, #7
 800a8d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8da:	7bbb      	ldrb	r3, [r7, #14]
 800a8dc:	7b3a      	ldrb	r2, [r7, #12]
 800a8de:	4911      	ldr	r1, [pc, #68]	@ (800a924 <UARTEx_SetNbDataToProcess+0x94>)
 800a8e0:	5c8a      	ldrb	r2, [r1, r2]
 800a8e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a8e6:	7b3a      	ldrb	r2, [r7, #12]
 800a8e8:	490f      	ldr	r1, [pc, #60]	@ (800a928 <UARTEx_SetNbDataToProcess+0x98>)
 800a8ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8f0:	b29a      	uxth	r2, r3
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a8f8:	7bfb      	ldrb	r3, [r7, #15]
 800a8fa:	7b7a      	ldrb	r2, [r7, #13]
 800a8fc:	4909      	ldr	r1, [pc, #36]	@ (800a924 <UARTEx_SetNbDataToProcess+0x94>)
 800a8fe:	5c8a      	ldrb	r2, [r1, r2]
 800a900:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a904:	7b7a      	ldrb	r2, [r7, #13]
 800a906:	4908      	ldr	r1, [pc, #32]	@ (800a928 <UARTEx_SetNbDataToProcess+0x98>)
 800a908:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a90a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a90e:	b29a      	uxth	r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a916:	bf00      	nop
 800a918:	3714      	adds	r7, #20
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr
 800a922:	bf00      	nop
 800a924:	080838a8 	.word	0x080838a8
 800a928:	080838b0 	.word	0x080838b0

0800a92c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a930:	4904      	ldr	r1, [pc, #16]	@ (800a944 <MX_FATFS_Init+0x18>)
 800a932:	4805      	ldr	r0, [pc, #20]	@ (800a948 <MX_FATFS_Init+0x1c>)
 800a934:	f000 fd8a 	bl	800b44c <FATFS_LinkDriver>
 800a938:	4603      	mov	r3, r0
 800a93a:	461a      	mov	r2, r3
 800a93c:	4b03      	ldr	r3, [pc, #12]	@ (800a94c <MX_FATFS_Init+0x20>)
 800a93e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a940:	bf00      	nop
 800a942:	bd80      	pop	{r7, pc}
 800a944:	20093c9c 	.word	0x20093c9c
 800a948:	2004003c 	.word	0x2004003c
 800a94c:	20093c98 	.word	0x20093c98

0800a950 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	4603      	mov	r3, r0
 800a958:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800a95a:	79fb      	ldrb	r3, [r7, #7]
 800a95c:	4618      	mov	r0, r3
 800a95e:	f000 f9d7 	bl	800ad10 <USER_SPI_initialize>
 800a962:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a964:	4618      	mov	r0, r3
 800a966:	3708      	adds	r7, #8
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	4603      	mov	r3, r0
 800a974:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800a976:	79fb      	ldrb	r3, [r7, #7]
 800a978:	4618      	mov	r0, r3
 800a97a:	f000 fab3 	bl	800aee4 <USER_SPI_status>
 800a97e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a980:	4618      	mov	r0, r3
 800a982:	3708      	adds	r7, #8
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b084      	sub	sp, #16
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	60b9      	str	r1, [r7, #8]
 800a990:	607a      	str	r2, [r7, #4]
 800a992:	603b      	str	r3, [r7, #0]
 800a994:	4603      	mov	r3, r0
 800a996:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800a998:	7bf8      	ldrb	r0, [r7, #15]
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	687a      	ldr	r2, [r7, #4]
 800a99e:	68b9      	ldr	r1, [r7, #8]
 800a9a0:	f000 fab6 	bl	800af10 <USER_SPI_read>
 800a9a4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3710      	adds	r7, #16
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b084      	sub	sp, #16
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	60b9      	str	r1, [r7, #8]
 800a9b6:	607a      	str	r2, [r7, #4]
 800a9b8:	603b      	str	r3, [r7, #0]
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800a9be:	7bf8      	ldrb	r0, [r7, #15]
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	68b9      	ldr	r1, [r7, #8]
 800a9c6:	f000 fb09 	bl	800afdc <USER_SPI_write>
 800a9ca:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3710      	adds	r7, #16
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b082      	sub	sp, #8
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	4603      	mov	r3, r0
 800a9dc:	603a      	str	r2, [r7, #0]
 800a9de:	71fb      	strb	r3, [r7, #7]
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800a9e4:	79b9      	ldrb	r1, [r7, #6]
 800a9e6:	79fb      	ldrb	r3, [r7, #7]
 800a9e8:	683a      	ldr	r2, [r7, #0]
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f000 fb72 	bl	800b0d4 <USER_SPI_ioctl>
 800a9f0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	3708      	adds	r7, #8
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
	...

0800a9fc <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b082      	sub	sp, #8
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800aa04:	f7f8 ff0c 	bl	8003820 <HAL_GetTick>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	4a04      	ldr	r2, [pc, #16]	@ (800aa1c <SPI_Timer_On+0x20>)
 800aa0c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800aa0e:	4a04      	ldr	r2, [pc, #16]	@ (800aa20 <SPI_Timer_On+0x24>)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6013      	str	r3, [r2, #0]
}
 800aa14:	bf00      	nop
 800aa16:	3708      	adds	r7, #8
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}
 800aa1c:	20093ca4 	.word	0x20093ca4
 800aa20:	20093ca8 	.word	0x20093ca8

0800aa24 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800aa24:	b580      	push	{r7, lr}
 800aa26:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800aa28:	f7f8 fefa 	bl	8003820 <HAL_GetTick>
 800aa2c:	4602      	mov	r2, r0
 800aa2e:	4b06      	ldr	r3, [pc, #24]	@ (800aa48 <SPI_Timer_Status+0x24>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	1ad2      	subs	r2, r2, r3
 800aa34:	4b05      	ldr	r3, [pc, #20]	@ (800aa4c <SPI_Timer_Status+0x28>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	bf34      	ite	cc
 800aa3c:	2301      	movcc	r3, #1
 800aa3e:	2300      	movcs	r3, #0
 800aa40:	b2db      	uxtb	r3, r3
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	20093ca4 	.word	0x20093ca4
 800aa4c:	20093ca8 	.word	0x20093ca8

0800aa50 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b086      	sub	sp, #24
 800aa54:	af02      	add	r7, sp, #8
 800aa56:	4603      	mov	r3, r0
 800aa58:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800aa5a:	f107 020f 	add.w	r2, r7, #15
 800aa5e:	1df9      	adds	r1, r7, #7
 800aa60:	2332      	movs	r3, #50	@ 0x32
 800aa62:	9300      	str	r3, [sp, #0]
 800aa64:	2301      	movs	r3, #1
 800aa66:	4804      	ldr	r0, [pc, #16]	@ (800aa78 <xchg_spi+0x28>)
 800aa68:	f7fd faed 	bl	8008046 <HAL_SPI_TransmitReceive>
    return rxDat;
 800aa6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3710      	adds	r7, #16
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	20040304 	.word	0x20040304

0800aa7c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800aa7c:	b590      	push	{r4, r7, lr}
 800aa7e:	b085      	sub	sp, #20
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800aa86:	2300      	movs	r3, #0
 800aa88:	60fb      	str	r3, [r7, #12]
 800aa8a:	e00a      	b.n	800aaa2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	18d4      	adds	r4, r2, r3
 800aa92:	20ff      	movs	r0, #255	@ 0xff
 800aa94:	f7ff ffdc 	bl	800aa50 <xchg_spi>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	60fb      	str	r3, [r7, #12]
 800aaa2:	68fa      	ldr	r2, [r7, #12]
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d3f0      	bcc.n	800aa8c <rcvr_spi_multi+0x10>
	}
}
 800aaaa:	bf00      	nop
 800aaac:	bf00      	nop
 800aaae:	3714      	adds	r7, #20
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd90      	pop	{r4, r7, pc}

0800aab4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b082      	sub	sp, #8
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aac6:	6879      	ldr	r1, [r7, #4]
 800aac8:	4803      	ldr	r0, [pc, #12]	@ (800aad8 <xmit_spi_multi+0x24>)
 800aaca:	f7fd f946 	bl	8007d5a <HAL_SPI_Transmit>
}
 800aace:	bf00      	nop
 800aad0:	3708      	adds	r7, #8
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	20040304 	.word	0x20040304

0800aadc <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b086      	sub	sp, #24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800aae4:	f7f8 fe9c 	bl	8003820 <HAL_GetTick>
 800aae8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800aaee:	20ff      	movs	r0, #255	@ 0xff
 800aaf0:	f7ff ffae 	bl	800aa50 <xchg_spi>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800aaf8:	7bfb      	ldrb	r3, [r7, #15]
 800aafa:	2bff      	cmp	r3, #255	@ 0xff
 800aafc:	d007      	beq.n	800ab0e <wait_ready+0x32>
 800aafe:	f7f8 fe8f 	bl	8003820 <HAL_GetTick>
 800ab02:	4602      	mov	r2, r0
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	1ad3      	subs	r3, r2, r3
 800ab08:	693a      	ldr	r2, [r7, #16]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d8ef      	bhi.n	800aaee <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800ab0e:	7bfb      	ldrb	r3, [r7, #15]
 800ab10:	2bff      	cmp	r3, #255	@ 0xff
 800ab12:	bf0c      	ite	eq
 800ab14:	2301      	moveq	r3, #1
 800ab16:	2300      	movne	r3, #0
 800ab18:	b2db      	uxtb	r3, r3
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3718      	adds	r7, #24
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
	...

0800ab24 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800ab28:	2201      	movs	r2, #1
 800ab2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ab2e:	4804      	ldr	r0, [pc, #16]	@ (800ab40 <despiselect+0x1c>)
 800ab30:	f7fb fb7c 	bl	800622c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800ab34:	20ff      	movs	r0, #255	@ 0xff
 800ab36:	f7ff ff8b 	bl	800aa50 <xchg_spi>

}
 800ab3a:	bf00      	nop
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	48000400 	.word	0x48000400

0800ab44 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800ab48:	2200      	movs	r2, #0
 800ab4a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ab4e:	480a      	ldr	r0, [pc, #40]	@ (800ab78 <spiselect+0x34>)
 800ab50:	f7fb fb6c 	bl	800622c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800ab54:	20ff      	movs	r0, #255	@ 0xff
 800ab56:	f7ff ff7b 	bl	800aa50 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800ab5a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800ab5e:	f7ff ffbd 	bl	800aadc <wait_ready>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d001      	beq.n	800ab6c <spiselect+0x28>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e002      	b.n	800ab72 <spiselect+0x2e>

	despiselect();
 800ab6c:	f7ff ffda 	bl	800ab24 <despiselect>
	return 0;	/* Timeout */
 800ab70:	2300      	movs	r3, #0
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	bd80      	pop	{r7, pc}
 800ab76:	bf00      	nop
 800ab78:	48000400 	.word	0x48000400

0800ab7c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800ab86:	20c8      	movs	r0, #200	@ 0xc8
 800ab88:	f7ff ff38 	bl	800a9fc <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800ab8c:	20ff      	movs	r0, #255	@ 0xff
 800ab8e:	f7ff ff5f 	bl	800aa50 <xchg_spi>
 800ab92:	4603      	mov	r3, r0
 800ab94:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800ab96:	7bfb      	ldrb	r3, [r7, #15]
 800ab98:	2bff      	cmp	r3, #255	@ 0xff
 800ab9a:	d104      	bne.n	800aba6 <rcvr_datablock+0x2a>
 800ab9c:	f7ff ff42 	bl	800aa24 <SPI_Timer_Status>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d1f2      	bne.n	800ab8c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800aba6:	7bfb      	ldrb	r3, [r7, #15]
 800aba8:	2bfe      	cmp	r3, #254	@ 0xfe
 800abaa:	d001      	beq.n	800abb0 <rcvr_datablock+0x34>
 800abac:	2300      	movs	r3, #0
 800abae:	e00a      	b.n	800abc6 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800abb0:	6839      	ldr	r1, [r7, #0]
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f7ff ff62 	bl	800aa7c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800abb8:	20ff      	movs	r0, #255	@ 0xff
 800abba:	f7ff ff49 	bl	800aa50 <xchg_spi>
 800abbe:	20ff      	movs	r0, #255	@ 0xff
 800abc0:	f7ff ff46 	bl	800aa50 <xchg_spi>

	return 1;						/* Function succeeded */
 800abc4:	2301      	movs	r3, #1
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3710      	adds	r7, #16
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800abce:	b580      	push	{r7, lr}
 800abd0:	b084      	sub	sp, #16
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
 800abd6:	460b      	mov	r3, r1
 800abd8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800abda:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800abde:	f7ff ff7d 	bl	800aadc <wait_ready>
 800abe2:	4603      	mov	r3, r0
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d101      	bne.n	800abec <xmit_datablock+0x1e>
 800abe8:	2300      	movs	r3, #0
 800abea:	e01e      	b.n	800ac2a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800abec:	78fb      	ldrb	r3, [r7, #3]
 800abee:	4618      	mov	r0, r3
 800abf0:	f7ff ff2e 	bl	800aa50 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800abf4:	78fb      	ldrb	r3, [r7, #3]
 800abf6:	2bfd      	cmp	r3, #253	@ 0xfd
 800abf8:	d016      	beq.n	800ac28 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800abfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f7ff ff58 	bl	800aab4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800ac04:	20ff      	movs	r0, #255	@ 0xff
 800ac06:	f7ff ff23 	bl	800aa50 <xchg_spi>
 800ac0a:	20ff      	movs	r0, #255	@ 0xff
 800ac0c:	f7ff ff20 	bl	800aa50 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800ac10:	20ff      	movs	r0, #255	@ 0xff
 800ac12:	f7ff ff1d 	bl	800aa50 <xchg_spi>
 800ac16:	4603      	mov	r3, r0
 800ac18:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800ac1a:	7bfb      	ldrb	r3, [r7, #15]
 800ac1c:	f003 031f 	and.w	r3, r3, #31
 800ac20:	2b05      	cmp	r3, #5
 800ac22:	d001      	beq.n	800ac28 <xmit_datablock+0x5a>
 800ac24:	2300      	movs	r3, #0
 800ac26:	e000      	b.n	800ac2a <xmit_datablock+0x5c>
	}
	return 1;
 800ac28:	2301      	movs	r3, #1
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3710      	adds	r7, #16
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b084      	sub	sp, #16
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	4603      	mov	r3, r0
 800ac3a:	6039      	str	r1, [r7, #0]
 800ac3c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800ac3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	da0e      	bge.n	800ac64 <send_cmd+0x32>
		cmd &= 0x7F;
 800ac46:	79fb      	ldrb	r3, [r7, #7]
 800ac48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac4c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800ac4e:	2100      	movs	r1, #0
 800ac50:	2037      	movs	r0, #55	@ 0x37
 800ac52:	f7ff ffee 	bl	800ac32 <send_cmd>
 800ac56:	4603      	mov	r3, r0
 800ac58:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800ac5a:	7bbb      	ldrb	r3, [r7, #14]
 800ac5c:	2b01      	cmp	r3, #1
 800ac5e:	d901      	bls.n	800ac64 <send_cmd+0x32>
 800ac60:	7bbb      	ldrb	r3, [r7, #14]
 800ac62:	e051      	b.n	800ad08 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800ac64:	79fb      	ldrb	r3, [r7, #7]
 800ac66:	2b0c      	cmp	r3, #12
 800ac68:	d008      	beq.n	800ac7c <send_cmd+0x4a>
		despiselect();
 800ac6a:	f7ff ff5b 	bl	800ab24 <despiselect>
		if (!spiselect()) return 0xFF;
 800ac6e:	f7ff ff69 	bl	800ab44 <spiselect>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d101      	bne.n	800ac7c <send_cmd+0x4a>
 800ac78:	23ff      	movs	r3, #255	@ 0xff
 800ac7a:	e045      	b.n	800ad08 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800ac7c:	79fb      	ldrb	r3, [r7, #7]
 800ac7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac82:	b2db      	uxtb	r3, r3
 800ac84:	4618      	mov	r0, r3
 800ac86:	f7ff fee3 	bl	800aa50 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	0e1b      	lsrs	r3, r3, #24
 800ac8e:	b2db      	uxtb	r3, r3
 800ac90:	4618      	mov	r0, r3
 800ac92:	f7ff fedd 	bl	800aa50 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	0c1b      	lsrs	r3, r3, #16
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f7ff fed7 	bl	800aa50 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	0a1b      	lsrs	r3, r3, #8
 800aca6:	b2db      	uxtb	r3, r3
 800aca8:	4618      	mov	r0, r3
 800acaa:	f7ff fed1 	bl	800aa50 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	4618      	mov	r0, r3
 800acb4:	f7ff fecc 	bl	800aa50 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800acb8:	2301      	movs	r3, #1
 800acba:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800acbc:	79fb      	ldrb	r3, [r7, #7]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d101      	bne.n	800acc6 <send_cmd+0x94>
 800acc2:	2395      	movs	r3, #149	@ 0x95
 800acc4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800acc6:	79fb      	ldrb	r3, [r7, #7]
 800acc8:	2b08      	cmp	r3, #8
 800acca:	d101      	bne.n	800acd0 <send_cmd+0x9e>
 800accc:	2387      	movs	r3, #135	@ 0x87
 800acce:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800acd0:	7bfb      	ldrb	r3, [r7, #15]
 800acd2:	4618      	mov	r0, r3
 800acd4:	f7ff febc 	bl	800aa50 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800acd8:	79fb      	ldrb	r3, [r7, #7]
 800acda:	2b0c      	cmp	r3, #12
 800acdc:	d102      	bne.n	800ace4 <send_cmd+0xb2>
 800acde:	20ff      	movs	r0, #255	@ 0xff
 800ace0:	f7ff feb6 	bl	800aa50 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800ace4:	230a      	movs	r3, #10
 800ace6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800ace8:	20ff      	movs	r0, #255	@ 0xff
 800acea:	f7ff feb1 	bl	800aa50 <xchg_spi>
 800acee:	4603      	mov	r3, r0
 800acf0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800acf2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	da05      	bge.n	800ad06 <send_cmd+0xd4>
 800acfa:	7bfb      	ldrb	r3, [r7, #15]
 800acfc:	3b01      	subs	r3, #1
 800acfe:	73fb      	strb	r3, [r7, #15]
 800ad00:	7bfb      	ldrb	r3, [r7, #15]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d1f0      	bne.n	800ace8 <send_cmd+0xb6>

	return res;							/* Return received response */
 800ad06:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	3710      	adds	r7, #16
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800ad10:	b590      	push	{r4, r7, lr}
 800ad12:	b085      	sub	sp, #20
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	4603      	mov	r3, r0
 800ad18:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800ad1a:	79fb      	ldrb	r3, [r7, #7]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d001      	beq.n	800ad24 <USER_SPI_initialize+0x14>
 800ad20:	2301      	movs	r3, #1
 800ad22:	e0d4      	b.n	800aece <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800ad24:	4b6c      	ldr	r3, [pc, #432]	@ (800aed8 <USER_SPI_initialize+0x1c8>)
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	b2db      	uxtb	r3, r3
 800ad2a:	f003 0302 	and.w	r3, r3, #2
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d003      	beq.n	800ad3a <USER_SPI_initialize+0x2a>
 800ad32:	4b69      	ldr	r3, [pc, #420]	@ (800aed8 <USER_SPI_initialize+0x1c8>)
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	b2db      	uxtb	r3, r3
 800ad38:	e0c9      	b.n	800aece <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800ad3a:	4b68      	ldr	r3, [pc, #416]	@ (800aedc <USER_SPI_initialize+0x1cc>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	681a      	ldr	r2, [r3, #0]
 800ad40:	4b66      	ldr	r3, [pc, #408]	@ (800aedc <USER_SPI_initialize+0x1cc>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800ad48:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800ad4a:	230a      	movs	r3, #10
 800ad4c:	73fb      	strb	r3, [r7, #15]
 800ad4e:	e005      	b.n	800ad5c <USER_SPI_initialize+0x4c>
 800ad50:	20ff      	movs	r0, #255	@ 0xff
 800ad52:	f7ff fe7d 	bl	800aa50 <xchg_spi>
 800ad56:	7bfb      	ldrb	r3, [r7, #15]
 800ad58:	3b01      	subs	r3, #1
 800ad5a:	73fb      	strb	r3, [r7, #15]
 800ad5c:	7bfb      	ldrb	r3, [r7, #15]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d1f6      	bne.n	800ad50 <USER_SPI_initialize+0x40>

	ty = 0;
 800ad62:	2300      	movs	r3, #0
 800ad64:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800ad66:	2100      	movs	r1, #0
 800ad68:	2000      	movs	r0, #0
 800ad6a:	f7ff ff62 	bl	800ac32 <send_cmd>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	f040 808b 	bne.w	800ae8c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800ad76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800ad7a:	f7ff fe3f 	bl	800a9fc <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800ad7e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800ad82:	2008      	movs	r0, #8
 800ad84:	f7ff ff55 	bl	800ac32 <send_cmd>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	d151      	bne.n	800ae32 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800ad8e:	2300      	movs	r3, #0
 800ad90:	73fb      	strb	r3, [r7, #15]
 800ad92:	e00d      	b.n	800adb0 <USER_SPI_initialize+0xa0>
 800ad94:	7bfc      	ldrb	r4, [r7, #15]
 800ad96:	20ff      	movs	r0, #255	@ 0xff
 800ad98:	f7ff fe5a 	bl	800aa50 <xchg_spi>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	461a      	mov	r2, r3
 800ada0:	f104 0310 	add.w	r3, r4, #16
 800ada4:	443b      	add	r3, r7
 800ada6:	f803 2c08 	strb.w	r2, [r3, #-8]
 800adaa:	7bfb      	ldrb	r3, [r7, #15]
 800adac:	3301      	adds	r3, #1
 800adae:	73fb      	strb	r3, [r7, #15]
 800adb0:	7bfb      	ldrb	r3, [r7, #15]
 800adb2:	2b03      	cmp	r3, #3
 800adb4:	d9ee      	bls.n	800ad94 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800adb6:	7abb      	ldrb	r3, [r7, #10]
 800adb8:	2b01      	cmp	r3, #1
 800adba:	d167      	bne.n	800ae8c <USER_SPI_initialize+0x17c>
 800adbc:	7afb      	ldrb	r3, [r7, #11]
 800adbe:	2baa      	cmp	r3, #170	@ 0xaa
 800adc0:	d164      	bne.n	800ae8c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800adc2:	bf00      	nop
 800adc4:	f7ff fe2e 	bl	800aa24 <SPI_Timer_Status>
 800adc8:	4603      	mov	r3, r0
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d007      	beq.n	800adde <USER_SPI_initialize+0xce>
 800adce:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800add2:	20a9      	movs	r0, #169	@ 0xa9
 800add4:	f7ff ff2d 	bl	800ac32 <send_cmd>
 800add8:	4603      	mov	r3, r0
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1f2      	bne.n	800adc4 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800adde:	f7ff fe21 	bl	800aa24 <SPI_Timer_Status>
 800ade2:	4603      	mov	r3, r0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d051      	beq.n	800ae8c <USER_SPI_initialize+0x17c>
 800ade8:	2100      	movs	r1, #0
 800adea:	203a      	movs	r0, #58	@ 0x3a
 800adec:	f7ff ff21 	bl	800ac32 <send_cmd>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d14a      	bne.n	800ae8c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800adf6:	2300      	movs	r3, #0
 800adf8:	73fb      	strb	r3, [r7, #15]
 800adfa:	e00d      	b.n	800ae18 <USER_SPI_initialize+0x108>
 800adfc:	7bfc      	ldrb	r4, [r7, #15]
 800adfe:	20ff      	movs	r0, #255	@ 0xff
 800ae00:	f7ff fe26 	bl	800aa50 <xchg_spi>
 800ae04:	4603      	mov	r3, r0
 800ae06:	461a      	mov	r2, r3
 800ae08:	f104 0310 	add.w	r3, r4, #16
 800ae0c:	443b      	add	r3, r7
 800ae0e:	f803 2c08 	strb.w	r2, [r3, #-8]
 800ae12:	7bfb      	ldrb	r3, [r7, #15]
 800ae14:	3301      	adds	r3, #1
 800ae16:	73fb      	strb	r3, [r7, #15]
 800ae18:	7bfb      	ldrb	r3, [r7, #15]
 800ae1a:	2b03      	cmp	r3, #3
 800ae1c:	d9ee      	bls.n	800adfc <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800ae1e:	7a3b      	ldrb	r3, [r7, #8]
 800ae20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d001      	beq.n	800ae2c <USER_SPI_initialize+0x11c>
 800ae28:	230c      	movs	r3, #12
 800ae2a:	e000      	b.n	800ae2e <USER_SPI_initialize+0x11e>
 800ae2c:	2304      	movs	r3, #4
 800ae2e:	737b      	strb	r3, [r7, #13]
 800ae30:	e02c      	b.n	800ae8c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800ae32:	2100      	movs	r1, #0
 800ae34:	20a9      	movs	r0, #169	@ 0xa9
 800ae36:	f7ff fefc 	bl	800ac32 <send_cmd>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d804      	bhi.n	800ae4a <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800ae40:	2302      	movs	r3, #2
 800ae42:	737b      	strb	r3, [r7, #13]
 800ae44:	23a9      	movs	r3, #169	@ 0xa9
 800ae46:	73bb      	strb	r3, [r7, #14]
 800ae48:	e003      	b.n	800ae52 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	737b      	strb	r3, [r7, #13]
 800ae4e:	2301      	movs	r3, #1
 800ae50:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800ae52:	bf00      	nop
 800ae54:	f7ff fde6 	bl	800aa24 <SPI_Timer_Status>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d007      	beq.n	800ae6e <USER_SPI_initialize+0x15e>
 800ae5e:	7bbb      	ldrb	r3, [r7, #14]
 800ae60:	2100      	movs	r1, #0
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7ff fee5 	bl	800ac32 <send_cmd>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d1f2      	bne.n	800ae54 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800ae6e:	f7ff fdd9 	bl	800aa24 <SPI_Timer_Status>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d007      	beq.n	800ae88 <USER_SPI_initialize+0x178>
 800ae78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ae7c:	2010      	movs	r0, #16
 800ae7e:	f7ff fed8 	bl	800ac32 <send_cmd>
 800ae82:	4603      	mov	r3, r0
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d001      	beq.n	800ae8c <USER_SPI_initialize+0x17c>
				ty = 0;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800ae8c:	4a14      	ldr	r2, [pc, #80]	@ (800aee0 <USER_SPI_initialize+0x1d0>)
 800ae8e:	7b7b      	ldrb	r3, [r7, #13]
 800ae90:	7013      	strb	r3, [r2, #0]
	despiselect();
 800ae92:	f7ff fe47 	bl	800ab24 <despiselect>

	if (ty) {			/* OK */
 800ae96:	7b7b      	ldrb	r3, [r7, #13]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d012      	beq.n	800aec2 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800ae9c:	4b0f      	ldr	r3, [pc, #60]	@ (800aedc <USER_SPI_initialize+0x1cc>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800aea6:	4b0d      	ldr	r3, [pc, #52]	@ (800aedc <USER_SPI_initialize+0x1cc>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f042 0218 	orr.w	r2, r2, #24
 800aeae:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800aeb0:	4b09      	ldr	r3, [pc, #36]	@ (800aed8 <USER_SPI_initialize+0x1c8>)
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	b2db      	uxtb	r3, r3
 800aeb6:	f023 0301 	bic.w	r3, r3, #1
 800aeba:	b2da      	uxtb	r2, r3
 800aebc:	4b06      	ldr	r3, [pc, #24]	@ (800aed8 <USER_SPI_initialize+0x1c8>)
 800aebe:	701a      	strb	r2, [r3, #0]
 800aec0:	e002      	b.n	800aec8 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800aec2:	4b05      	ldr	r3, [pc, #20]	@ (800aed8 <USER_SPI_initialize+0x1c8>)
 800aec4:	2201      	movs	r2, #1
 800aec6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800aec8:	4b03      	ldr	r3, [pc, #12]	@ (800aed8 <USER_SPI_initialize+0x1c8>)
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	b2db      	uxtb	r3, r3
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3714      	adds	r7, #20
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd90      	pop	{r4, r7, pc}
 800aed6:	bf00      	nop
 800aed8:	20040050 	.word	0x20040050
 800aedc:	20040304 	.word	0x20040304
 800aee0:	20093ca0 	.word	0x20093ca0

0800aee4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	4603      	mov	r3, r0
 800aeec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800aeee:	79fb      	ldrb	r3, [r7, #7]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d001      	beq.n	800aef8 <USER_SPI_status+0x14>
 800aef4:	2301      	movs	r3, #1
 800aef6:	e002      	b.n	800aefe <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800aef8:	4b04      	ldr	r3, [pc, #16]	@ (800af0c <USER_SPI_status+0x28>)
 800aefa:	781b      	ldrb	r3, [r3, #0]
 800aefc:	b2db      	uxtb	r3, r3
}
 800aefe:	4618      	mov	r0, r3
 800af00:	370c      	adds	r7, #12
 800af02:	46bd      	mov	sp, r7
 800af04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af08:	4770      	bx	lr
 800af0a:	bf00      	nop
 800af0c:	20040050 	.word	0x20040050

0800af10 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	60b9      	str	r1, [r7, #8]
 800af18:	607a      	str	r2, [r7, #4]
 800af1a:	603b      	str	r3, [r7, #0]
 800af1c:	4603      	mov	r3, r0
 800af1e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800af20:	7bfb      	ldrb	r3, [r7, #15]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d102      	bne.n	800af2c <USER_SPI_read+0x1c>
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d101      	bne.n	800af30 <USER_SPI_read+0x20>
 800af2c:	2304      	movs	r3, #4
 800af2e:	e04d      	b.n	800afcc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800af30:	4b28      	ldr	r3, [pc, #160]	@ (800afd4 <USER_SPI_read+0xc4>)
 800af32:	781b      	ldrb	r3, [r3, #0]
 800af34:	b2db      	uxtb	r3, r3
 800af36:	f003 0301 	and.w	r3, r3, #1
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d001      	beq.n	800af42 <USER_SPI_read+0x32>
 800af3e:	2303      	movs	r3, #3
 800af40:	e044      	b.n	800afcc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800af42:	4b25      	ldr	r3, [pc, #148]	@ (800afd8 <USER_SPI_read+0xc8>)
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	f003 0308 	and.w	r3, r3, #8
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d102      	bne.n	800af54 <USER_SPI_read+0x44>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	025b      	lsls	r3, r3, #9
 800af52:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	2b01      	cmp	r3, #1
 800af58:	d111      	bne.n	800af7e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800af5a:	6879      	ldr	r1, [r7, #4]
 800af5c:	2011      	movs	r0, #17
 800af5e:	f7ff fe68 	bl	800ac32 <send_cmd>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d129      	bne.n	800afbc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800af68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800af6c:	68b8      	ldr	r0, [r7, #8]
 800af6e:	f7ff fe05 	bl	800ab7c <rcvr_datablock>
 800af72:	4603      	mov	r3, r0
 800af74:	2b00      	cmp	r3, #0
 800af76:	d021      	beq.n	800afbc <USER_SPI_read+0xac>
			count = 0;
 800af78:	2300      	movs	r3, #0
 800af7a:	603b      	str	r3, [r7, #0]
 800af7c:	e01e      	b.n	800afbc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800af7e:	6879      	ldr	r1, [r7, #4]
 800af80:	2012      	movs	r0, #18
 800af82:	f7ff fe56 	bl	800ac32 <send_cmd>
 800af86:	4603      	mov	r3, r0
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d117      	bne.n	800afbc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800af8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800af90:	68b8      	ldr	r0, [r7, #8]
 800af92:	f7ff fdf3 	bl	800ab7c <rcvr_datablock>
 800af96:	4603      	mov	r3, r0
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00a      	beq.n	800afb2 <USER_SPI_read+0xa2>
				buff += 512;
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800afa2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	3b01      	subs	r3, #1
 800afa8:	603b      	str	r3, [r7, #0]
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d1ed      	bne.n	800af8c <USER_SPI_read+0x7c>
 800afb0:	e000      	b.n	800afb4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800afb2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800afb4:	2100      	movs	r1, #0
 800afb6:	200c      	movs	r0, #12
 800afb8:	f7ff fe3b 	bl	800ac32 <send_cmd>
		}
	}
	despiselect();
 800afbc:	f7ff fdb2 	bl	800ab24 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	bf14      	ite	ne
 800afc6:	2301      	movne	r3, #1
 800afc8:	2300      	moveq	r3, #0
 800afca:	b2db      	uxtb	r3, r3
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3710      	adds	r7, #16
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}
 800afd4:	20040050 	.word	0x20040050
 800afd8:	20093ca0 	.word	0x20093ca0

0800afdc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60b9      	str	r1, [r7, #8]
 800afe4:	607a      	str	r2, [r7, #4]
 800afe6:	603b      	str	r3, [r7, #0]
 800afe8:	4603      	mov	r3, r0
 800afea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800afec:	7bfb      	ldrb	r3, [r7, #15]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d102      	bne.n	800aff8 <USER_SPI_write+0x1c>
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d101      	bne.n	800affc <USER_SPI_write+0x20>
 800aff8:	2304      	movs	r3, #4
 800affa:	e063      	b.n	800b0c4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800affc:	4b33      	ldr	r3, [pc, #204]	@ (800b0cc <USER_SPI_write+0xf0>)
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	b2db      	uxtb	r3, r3
 800b002:	f003 0301 	and.w	r3, r3, #1
 800b006:	2b00      	cmp	r3, #0
 800b008:	d001      	beq.n	800b00e <USER_SPI_write+0x32>
 800b00a:	2303      	movs	r3, #3
 800b00c:	e05a      	b.n	800b0c4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800b00e:	4b2f      	ldr	r3, [pc, #188]	@ (800b0cc <USER_SPI_write+0xf0>)
 800b010:	781b      	ldrb	r3, [r3, #0]
 800b012:	b2db      	uxtb	r3, r3
 800b014:	f003 0304 	and.w	r3, r3, #4
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d001      	beq.n	800b020 <USER_SPI_write+0x44>
 800b01c:	2302      	movs	r3, #2
 800b01e:	e051      	b.n	800b0c4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800b020:	4b2b      	ldr	r3, [pc, #172]	@ (800b0d0 <USER_SPI_write+0xf4>)
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	f003 0308 	and.w	r3, r3, #8
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d102      	bne.n	800b032 <USER_SPI_write+0x56>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	025b      	lsls	r3, r3, #9
 800b030:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	2b01      	cmp	r3, #1
 800b036:	d110      	bne.n	800b05a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800b038:	6879      	ldr	r1, [r7, #4]
 800b03a:	2018      	movs	r0, #24
 800b03c:	f7ff fdf9 	bl	800ac32 <send_cmd>
 800b040:	4603      	mov	r3, r0
 800b042:	2b00      	cmp	r3, #0
 800b044:	d136      	bne.n	800b0b4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800b046:	21fe      	movs	r1, #254	@ 0xfe
 800b048:	68b8      	ldr	r0, [r7, #8]
 800b04a:	f7ff fdc0 	bl	800abce <xmit_datablock>
 800b04e:	4603      	mov	r3, r0
 800b050:	2b00      	cmp	r3, #0
 800b052:	d02f      	beq.n	800b0b4 <USER_SPI_write+0xd8>
			count = 0;
 800b054:	2300      	movs	r3, #0
 800b056:	603b      	str	r3, [r7, #0]
 800b058:	e02c      	b.n	800b0b4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800b05a:	4b1d      	ldr	r3, [pc, #116]	@ (800b0d0 <USER_SPI_write+0xf4>)
 800b05c:	781b      	ldrb	r3, [r3, #0]
 800b05e:	f003 0306 	and.w	r3, r3, #6
 800b062:	2b00      	cmp	r3, #0
 800b064:	d003      	beq.n	800b06e <USER_SPI_write+0x92>
 800b066:	6839      	ldr	r1, [r7, #0]
 800b068:	2097      	movs	r0, #151	@ 0x97
 800b06a:	f7ff fde2 	bl	800ac32 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800b06e:	6879      	ldr	r1, [r7, #4]
 800b070:	2019      	movs	r0, #25
 800b072:	f7ff fdde 	bl	800ac32 <send_cmd>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d11b      	bne.n	800b0b4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800b07c:	21fc      	movs	r1, #252	@ 0xfc
 800b07e:	68b8      	ldr	r0, [r7, #8]
 800b080:	f7ff fda5 	bl	800abce <xmit_datablock>
 800b084:	4603      	mov	r3, r0
 800b086:	2b00      	cmp	r3, #0
 800b088:	d00a      	beq.n	800b0a0 <USER_SPI_write+0xc4>
				buff += 512;
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800b090:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	3b01      	subs	r3, #1
 800b096:	603b      	str	r3, [r7, #0]
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d1ee      	bne.n	800b07c <USER_SPI_write+0xa0>
 800b09e:	e000      	b.n	800b0a2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800b0a0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800b0a2:	21fd      	movs	r1, #253	@ 0xfd
 800b0a4:	2000      	movs	r0, #0
 800b0a6:	f7ff fd92 	bl	800abce <xmit_datablock>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d101      	bne.n	800b0b4 <USER_SPI_write+0xd8>
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800b0b4:	f7ff fd36 	bl	800ab24 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	bf14      	ite	ne
 800b0be:	2301      	movne	r3, #1
 800b0c0:	2300      	moveq	r3, #0
 800b0c2:	b2db      	uxtb	r3, r3
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3710      	adds	r7, #16
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}
 800b0cc:	20040050 	.word	0x20040050
 800b0d0:	20093ca0 	.word	0x20093ca0

0800b0d4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b08c      	sub	sp, #48	@ 0x30
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	4603      	mov	r3, r0
 800b0dc:	603a      	str	r2, [r7, #0]
 800b0de:	71fb      	strb	r3, [r7, #7]
 800b0e0:	460b      	mov	r3, r1
 800b0e2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800b0e4:	79fb      	ldrb	r3, [r7, #7]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d001      	beq.n	800b0ee <USER_SPI_ioctl+0x1a>
 800b0ea:	2304      	movs	r3, #4
 800b0ec:	e15a      	b.n	800b3a4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b0ee:	4baf      	ldr	r3, [pc, #700]	@ (800b3ac <USER_SPI_ioctl+0x2d8>)
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	f003 0301 	and.w	r3, r3, #1
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d001      	beq.n	800b100 <USER_SPI_ioctl+0x2c>
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	e151      	b.n	800b3a4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800b100:	2301      	movs	r3, #1
 800b102:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800b106:	79bb      	ldrb	r3, [r7, #6]
 800b108:	2b04      	cmp	r3, #4
 800b10a:	f200 8136 	bhi.w	800b37a <USER_SPI_ioctl+0x2a6>
 800b10e:	a201      	add	r2, pc, #4	@ (adr r2, 800b114 <USER_SPI_ioctl+0x40>)
 800b110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b114:	0800b129 	.word	0x0800b129
 800b118:	0800b13d 	.word	0x0800b13d
 800b11c:	0800b37b 	.word	0x0800b37b
 800b120:	0800b1e9 	.word	0x0800b1e9
 800b124:	0800b2df 	.word	0x0800b2df
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800b128:	f7ff fd0c 	bl	800ab44 <spiselect>
 800b12c:	4603      	mov	r3, r0
 800b12e:	2b00      	cmp	r3, #0
 800b130:	f000 8127 	beq.w	800b382 <USER_SPI_ioctl+0x2ae>
 800b134:	2300      	movs	r3, #0
 800b136:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800b13a:	e122      	b.n	800b382 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800b13c:	2100      	movs	r1, #0
 800b13e:	2009      	movs	r0, #9
 800b140:	f7ff fd77 	bl	800ac32 <send_cmd>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	f040 811d 	bne.w	800b386 <USER_SPI_ioctl+0x2b2>
 800b14c:	f107 030c 	add.w	r3, r7, #12
 800b150:	2110      	movs	r1, #16
 800b152:	4618      	mov	r0, r3
 800b154:	f7ff fd12 	bl	800ab7c <rcvr_datablock>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	f000 8113 	beq.w	800b386 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800b160:	7b3b      	ldrb	r3, [r7, #12]
 800b162:	099b      	lsrs	r3, r3, #6
 800b164:	b2db      	uxtb	r3, r3
 800b166:	2b01      	cmp	r3, #1
 800b168:	d111      	bne.n	800b18e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800b16a:	7d7b      	ldrb	r3, [r7, #21]
 800b16c:	461a      	mov	r2, r3
 800b16e:	7d3b      	ldrb	r3, [r7, #20]
 800b170:	021b      	lsls	r3, r3, #8
 800b172:	4413      	add	r3, r2
 800b174:	461a      	mov	r2, r3
 800b176:	7cfb      	ldrb	r3, [r7, #19]
 800b178:	041b      	lsls	r3, r3, #16
 800b17a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800b17e:	4413      	add	r3, r2
 800b180:	3301      	adds	r3, #1
 800b182:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800b184:	69fb      	ldr	r3, [r7, #28]
 800b186:	029a      	lsls	r2, r3, #10
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	601a      	str	r2, [r3, #0]
 800b18c:	e028      	b.n	800b1e0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800b18e:	7c7b      	ldrb	r3, [r7, #17]
 800b190:	f003 030f 	and.w	r3, r3, #15
 800b194:	b2da      	uxtb	r2, r3
 800b196:	7dbb      	ldrb	r3, [r7, #22]
 800b198:	09db      	lsrs	r3, r3, #7
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	4413      	add	r3, r2
 800b19e:	b2da      	uxtb	r2, r3
 800b1a0:	7d7b      	ldrb	r3, [r7, #21]
 800b1a2:	005b      	lsls	r3, r3, #1
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	f003 0306 	and.w	r3, r3, #6
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	4413      	add	r3, r2
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	3302      	adds	r3, #2
 800b1b2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800b1b6:	7d3b      	ldrb	r3, [r7, #20]
 800b1b8:	099b      	lsrs	r3, r3, #6
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	461a      	mov	r2, r3
 800b1be:	7cfb      	ldrb	r3, [r7, #19]
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	441a      	add	r2, r3
 800b1c4:	7cbb      	ldrb	r3, [r7, #18]
 800b1c6:	029b      	lsls	r3, r3, #10
 800b1c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b1cc:	4413      	add	r3, r2
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800b1d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b1d6:	3b09      	subs	r3, #9
 800b1d8:	69fa      	ldr	r2, [r7, #28]
 800b1da:	409a      	lsls	r2, r3
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800b1e6:	e0ce      	b.n	800b386 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800b1e8:	4b71      	ldr	r3, [pc, #452]	@ (800b3b0 <USER_SPI_ioctl+0x2dc>)
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	f003 0304 	and.w	r3, r3, #4
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d031      	beq.n	800b258 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800b1f4:	2100      	movs	r1, #0
 800b1f6:	208d      	movs	r0, #141	@ 0x8d
 800b1f8:	f7ff fd1b 	bl	800ac32 <send_cmd>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	f040 80c3 	bne.w	800b38a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800b204:	20ff      	movs	r0, #255	@ 0xff
 800b206:	f7ff fc23 	bl	800aa50 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800b20a:	f107 030c 	add.w	r3, r7, #12
 800b20e:	2110      	movs	r1, #16
 800b210:	4618      	mov	r0, r3
 800b212:	f7ff fcb3 	bl	800ab7c <rcvr_datablock>
 800b216:	4603      	mov	r3, r0
 800b218:	2b00      	cmp	r3, #0
 800b21a:	f000 80b6 	beq.w	800b38a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800b21e:	2330      	movs	r3, #48	@ 0x30
 800b220:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800b224:	e007      	b.n	800b236 <USER_SPI_ioctl+0x162>
 800b226:	20ff      	movs	r0, #255	@ 0xff
 800b228:	f7ff fc12 	bl	800aa50 <xchg_spi>
 800b22c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b230:	3b01      	subs	r3, #1
 800b232:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800b236:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d1f3      	bne.n	800b226 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800b23e:	7dbb      	ldrb	r3, [r7, #22]
 800b240:	091b      	lsrs	r3, r3, #4
 800b242:	b2db      	uxtb	r3, r3
 800b244:	461a      	mov	r2, r3
 800b246:	2310      	movs	r3, #16
 800b248:	fa03 f202 	lsl.w	r2, r3, r2
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800b250:	2300      	movs	r3, #0
 800b252:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800b256:	e098      	b.n	800b38a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800b258:	2100      	movs	r1, #0
 800b25a:	2009      	movs	r0, #9
 800b25c:	f7ff fce9 	bl	800ac32 <send_cmd>
 800b260:	4603      	mov	r3, r0
 800b262:	2b00      	cmp	r3, #0
 800b264:	f040 8091 	bne.w	800b38a <USER_SPI_ioctl+0x2b6>
 800b268:	f107 030c 	add.w	r3, r7, #12
 800b26c:	2110      	movs	r1, #16
 800b26e:	4618      	mov	r0, r3
 800b270:	f7ff fc84 	bl	800ab7c <rcvr_datablock>
 800b274:	4603      	mov	r3, r0
 800b276:	2b00      	cmp	r3, #0
 800b278:	f000 8087 	beq.w	800b38a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800b27c:	4b4c      	ldr	r3, [pc, #304]	@ (800b3b0 <USER_SPI_ioctl+0x2dc>)
 800b27e:	781b      	ldrb	r3, [r3, #0]
 800b280:	f003 0302 	and.w	r3, r3, #2
 800b284:	2b00      	cmp	r3, #0
 800b286:	d012      	beq.n	800b2ae <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800b288:	7dbb      	ldrb	r3, [r7, #22]
 800b28a:	005b      	lsls	r3, r3, #1
 800b28c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800b290:	7dfa      	ldrb	r2, [r7, #23]
 800b292:	09d2      	lsrs	r2, r2, #7
 800b294:	b2d2      	uxtb	r2, r2
 800b296:	4413      	add	r3, r2
 800b298:	1c5a      	adds	r2, r3, #1
 800b29a:	7e7b      	ldrb	r3, [r7, #25]
 800b29c:	099b      	lsrs	r3, r3, #6
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	601a      	str	r2, [r3, #0]
 800b2ac:	e013      	b.n	800b2d6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800b2ae:	7dbb      	ldrb	r3, [r7, #22]
 800b2b0:	109b      	asrs	r3, r3, #2
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	f003 031f 	and.w	r3, r3, #31
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	7dfa      	ldrb	r2, [r7, #23]
 800b2bc:	00d2      	lsls	r2, r2, #3
 800b2be:	f002 0218 	and.w	r2, r2, #24
 800b2c2:	7df9      	ldrb	r1, [r7, #23]
 800b2c4:	0949      	lsrs	r1, r1, #5
 800b2c6:	b2c9      	uxtb	r1, r1
 800b2c8:	440a      	add	r2, r1
 800b2ca:	3201      	adds	r2, #1
 800b2cc:	fb02 f303 	mul.w	r3, r2, r3
 800b2d0:	461a      	mov	r2, r3
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800b2dc:	e055      	b.n	800b38a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800b2de:	4b34      	ldr	r3, [pc, #208]	@ (800b3b0 <USER_SPI_ioctl+0x2dc>)
 800b2e0:	781b      	ldrb	r3, [r3, #0]
 800b2e2:	f003 0306 	and.w	r3, r3, #6
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d051      	beq.n	800b38e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800b2ea:	f107 020c 	add.w	r2, r7, #12
 800b2ee:	79fb      	ldrb	r3, [r7, #7]
 800b2f0:	210b      	movs	r1, #11
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7ff feee 	bl	800b0d4 <USER_SPI_ioctl>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d149      	bne.n	800b392 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800b2fe:	7b3b      	ldrb	r3, [r7, #12]
 800b300:	099b      	lsrs	r3, r3, #6
 800b302:	b2db      	uxtb	r3, r3
 800b304:	2b00      	cmp	r3, #0
 800b306:	d104      	bne.n	800b312 <USER_SPI_ioctl+0x23e>
 800b308:	7dbb      	ldrb	r3, [r7, #22]
 800b30a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d041      	beq.n	800b396 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	623b      	str	r3, [r7, #32]
 800b316:	6a3b      	ldr	r3, [r7, #32]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b31c:	6a3b      	ldr	r3, [r7, #32]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800b322:	4b23      	ldr	r3, [pc, #140]	@ (800b3b0 <USER_SPI_ioctl+0x2dc>)
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	f003 0308 	and.w	r3, r3, #8
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d105      	bne.n	800b33a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800b32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b330:	025b      	lsls	r3, r3, #9
 800b332:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b336:	025b      	lsls	r3, r3, #9
 800b338:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800b33a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b33c:	2020      	movs	r0, #32
 800b33e:	f7ff fc78 	bl	800ac32 <send_cmd>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d128      	bne.n	800b39a <USER_SPI_ioctl+0x2c6>
 800b348:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b34a:	2021      	movs	r0, #33	@ 0x21
 800b34c:	f7ff fc71 	bl	800ac32 <send_cmd>
 800b350:	4603      	mov	r3, r0
 800b352:	2b00      	cmp	r3, #0
 800b354:	d121      	bne.n	800b39a <USER_SPI_ioctl+0x2c6>
 800b356:	2100      	movs	r1, #0
 800b358:	2026      	movs	r0, #38	@ 0x26
 800b35a:	f7ff fc6a 	bl	800ac32 <send_cmd>
 800b35e:	4603      	mov	r3, r0
 800b360:	2b00      	cmp	r3, #0
 800b362:	d11a      	bne.n	800b39a <USER_SPI_ioctl+0x2c6>
 800b364:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b368:	f7ff fbb8 	bl	800aadc <wait_ready>
 800b36c:	4603      	mov	r3, r0
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d013      	beq.n	800b39a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800b372:	2300      	movs	r3, #0
 800b374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800b378:	e00f      	b.n	800b39a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800b37a:	2304      	movs	r3, #4
 800b37c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b380:	e00c      	b.n	800b39c <USER_SPI_ioctl+0x2c8>
		break;
 800b382:	bf00      	nop
 800b384:	e00a      	b.n	800b39c <USER_SPI_ioctl+0x2c8>
		break;
 800b386:	bf00      	nop
 800b388:	e008      	b.n	800b39c <USER_SPI_ioctl+0x2c8>
		break;
 800b38a:	bf00      	nop
 800b38c:	e006      	b.n	800b39c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800b38e:	bf00      	nop
 800b390:	e004      	b.n	800b39c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800b392:	bf00      	nop
 800b394:	e002      	b.n	800b39c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800b396:	bf00      	nop
 800b398:	e000      	b.n	800b39c <USER_SPI_ioctl+0x2c8>
		break;
 800b39a:	bf00      	nop
	}

	despiselect();
 800b39c:	f7ff fbc2 	bl	800ab24 <despiselect>

	return res;
 800b3a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3730      	adds	r7, #48	@ 0x30
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}
 800b3ac:	20040050 	.word	0x20040050
 800b3b0:	20093ca0 	.word	0x20093ca0

0800b3b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b087      	sub	sp, #28
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	60b9      	str	r1, [r7, #8]
 800b3be:	4613      	mov	r3, r2
 800b3c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b3ca:	4b1f      	ldr	r3, [pc, #124]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3cc:	7a5b      	ldrb	r3, [r3, #9]
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d131      	bne.n	800b438 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b3d4:	4b1c      	ldr	r3, [pc, #112]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3d6:	7a5b      	ldrb	r3, [r3, #9]
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	461a      	mov	r2, r3
 800b3dc:	4b1a      	ldr	r3, [pc, #104]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3de:	2100      	movs	r1, #0
 800b3e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b3e2:	4b19      	ldr	r3, [pc, #100]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3e4:	7a5b      	ldrb	r3, [r3, #9]
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	4a17      	ldr	r2, [pc, #92]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4413      	add	r3, r2
 800b3ee:	68fa      	ldr	r2, [r7, #12]
 800b3f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b3f2:	4b15      	ldr	r3, [pc, #84]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3f4:	7a5b      	ldrb	r3, [r3, #9]
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	4b13      	ldr	r3, [pc, #76]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b3fc:	4413      	add	r3, r2
 800b3fe:	79fa      	ldrb	r2, [r7, #7]
 800b400:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b402:	4b11      	ldr	r3, [pc, #68]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b404:	7a5b      	ldrb	r3, [r3, #9]
 800b406:	b2db      	uxtb	r3, r3
 800b408:	1c5a      	adds	r2, r3, #1
 800b40a:	b2d1      	uxtb	r1, r2
 800b40c:	4a0e      	ldr	r2, [pc, #56]	@ (800b448 <FATFS_LinkDriverEx+0x94>)
 800b40e:	7251      	strb	r1, [r2, #9]
 800b410:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b412:	7dbb      	ldrb	r3, [r7, #22]
 800b414:	3330      	adds	r3, #48	@ 0x30
 800b416:	b2da      	uxtb	r2, r3
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	3301      	adds	r3, #1
 800b420:	223a      	movs	r2, #58	@ 0x3a
 800b422:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	3302      	adds	r3, #2
 800b428:	222f      	movs	r2, #47	@ 0x2f
 800b42a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	3303      	adds	r3, #3
 800b430:	2200      	movs	r2, #0
 800b432:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b434:	2300      	movs	r3, #0
 800b436:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b438:	7dfb      	ldrb	r3, [r7, #23]
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	371c      	adds	r7, #28
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr
 800b446:	bf00      	nop
 800b448:	20093cac 	.word	0x20093cac

0800b44c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b082      	sub	sp, #8
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b456:	2200      	movs	r2, #0
 800b458:	6839      	ldr	r1, [r7, #0]
 800b45a:	6878      	ldr	r0, [r7, #4]
 800b45c:	f7ff ffaa 	bl	800b3b4 <FATFS_LinkDriverEx>
 800b460:	4603      	mov	r3, r0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3708      	adds	r7, #8
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
	...

0800b46c <arm_rfft_32_fast_init_f32>:
 800b46c:	b178      	cbz	r0, 800b48e <arm_rfft_32_fast_init_f32+0x22>
 800b46e:	b430      	push	{r4, r5}
 800b470:	4908      	ldr	r1, [pc, #32]	@ (800b494 <arm_rfft_32_fast_init_f32+0x28>)
 800b472:	4a09      	ldr	r2, [pc, #36]	@ (800b498 <arm_rfft_32_fast_init_f32+0x2c>)
 800b474:	2310      	movs	r3, #16
 800b476:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b47a:	8003      	strh	r3, [r0, #0]
 800b47c:	2520      	movs	r5, #32
 800b47e:	2414      	movs	r4, #20
 800b480:	4b06      	ldr	r3, [pc, #24]	@ (800b49c <arm_rfft_32_fast_init_f32+0x30>)
 800b482:	8205      	strh	r5, [r0, #16]
 800b484:	8184      	strh	r4, [r0, #12]
 800b486:	6143      	str	r3, [r0, #20]
 800b488:	bc30      	pop	{r4, r5}
 800b48a:	2000      	movs	r0, #0
 800b48c:	4770      	bx	lr
 800b48e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b492:	4770      	bx	lr
 800b494:	08084868 	.word	0x08084868
 800b498:	080899a4 	.word	0x080899a4
 800b49c:	08092724 	.word	0x08092724

0800b4a0 <arm_rfft_64_fast_init_f32>:
 800b4a0:	b178      	cbz	r0, 800b4c2 <arm_rfft_64_fast_init_f32+0x22>
 800b4a2:	b430      	push	{r4, r5}
 800b4a4:	4908      	ldr	r1, [pc, #32]	@ (800b4c8 <arm_rfft_64_fast_init_f32+0x28>)
 800b4a6:	4a09      	ldr	r2, [pc, #36]	@ (800b4cc <arm_rfft_64_fast_init_f32+0x2c>)
 800b4a8:	2320      	movs	r3, #32
 800b4aa:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b4ae:	8003      	strh	r3, [r0, #0]
 800b4b0:	2540      	movs	r5, #64	@ 0x40
 800b4b2:	2430      	movs	r4, #48	@ 0x30
 800b4b4:	4b06      	ldr	r3, [pc, #24]	@ (800b4d0 <arm_rfft_64_fast_init_f32+0x30>)
 800b4b6:	8205      	strh	r5, [r0, #16]
 800b4b8:	8184      	strh	r4, [r0, #12]
 800b4ba:	6143      	str	r3, [r0, #20]
 800b4bc:	bc30      	pop	{r4, r5}
 800b4be:	2000      	movs	r0, #0
 800b4c0:	4770      	bx	lr
 800b4c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4c6:	4770      	bx	lr
 800b4c8:	080869c0 	.word	0x080869c0
 800b4cc:	0808e224 	.word	0x0808e224
 800b4d0:	08096fa4 	.word	0x08096fa4

0800b4d4 <arm_rfft_256_fast_init_f32>:
 800b4d4:	b180      	cbz	r0, 800b4f8 <arm_rfft_256_fast_init_f32+0x24>
 800b4d6:	b430      	push	{r4, r5}
 800b4d8:	4909      	ldr	r1, [pc, #36]	@ (800b500 <arm_rfft_256_fast_init_f32+0x2c>)
 800b4da:	4a0a      	ldr	r2, [pc, #40]	@ (800b504 <arm_rfft_256_fast_init_f32+0x30>)
 800b4dc:	2380      	movs	r3, #128	@ 0x80
 800b4de:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b4e2:	8003      	strh	r3, [r0, #0]
 800b4e4:	f44f 7580 	mov.w	r5, #256	@ 0x100
 800b4e8:	24d0      	movs	r4, #208	@ 0xd0
 800b4ea:	4b07      	ldr	r3, [pc, #28]	@ (800b508 <arm_rfft_256_fast_init_f32+0x34>)
 800b4ec:	8205      	strh	r5, [r0, #16]
 800b4ee:	8184      	strh	r4, [r0, #12]
 800b4f0:	6143      	str	r3, [r0, #20]
 800b4f2:	bc30      	pop	{r4, r5}
 800b4f4:	2000      	movs	r0, #0
 800b4f6:	4770      	bx	lr
 800b4f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4fc:	4770      	bx	lr
 800b4fe:	bf00      	nop
 800b500:	080846c8 	.word	0x080846c8
 800b504:	080895a4 	.word	0x080895a4
 800b508:	08092324 	.word	0x08092324

0800b50c <arm_rfft_512_fast_init_f32>:
 800b50c:	b190      	cbz	r0, 800b534 <arm_rfft_512_fast_init_f32+0x28>
 800b50e:	b430      	push	{r4, r5}
 800b510:	490a      	ldr	r1, [pc, #40]	@ (800b53c <arm_rfft_512_fast_init_f32+0x30>)
 800b512:	4a0b      	ldr	r2, [pc, #44]	@ (800b540 <arm_rfft_512_fast_init_f32+0x34>)
 800b514:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b518:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b51c:	8003      	strh	r3, [r0, #0]
 800b51e:	f44f 7500 	mov.w	r5, #512	@ 0x200
 800b522:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800b526:	4b07      	ldr	r3, [pc, #28]	@ (800b544 <arm_rfft_512_fast_init_f32+0x38>)
 800b528:	8205      	strh	r5, [r0, #16]
 800b52a:	8184      	strh	r4, [r0, #12]
 800b52c:	6143      	str	r3, [r0, #20]
 800b52e:	bc30      	pop	{r4, r5}
 800b530:	2000      	movs	r0, #0
 800b532:	4770      	bx	lr
 800b534:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b538:	4770      	bx	lr
 800b53a:	bf00      	nop
 800b53c:	08086650 	.word	0x08086650
 800b540:	0808da24 	.word	0x0808da24
 800b544:	080967a4 	.word	0x080967a4

0800b548 <arm_rfft_1024_fast_init_f32>:
 800b548:	b190      	cbz	r0, 800b570 <arm_rfft_1024_fast_init_f32+0x28>
 800b54a:	b430      	push	{r4, r5}
 800b54c:	490a      	ldr	r1, [pc, #40]	@ (800b578 <arm_rfft_1024_fast_init_f32+0x30>)
 800b54e:	4a0b      	ldr	r2, [pc, #44]	@ (800b57c <arm_rfft_1024_fast_init_f32+0x34>)
 800b550:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b554:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b558:	8003      	strh	r3, [r0, #0]
 800b55a:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 800b55e:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800b562:	4b07      	ldr	r3, [pc, #28]	@ (800b580 <arm_rfft_1024_fast_init_f32+0x38>)
 800b564:	8205      	strh	r5, [r0, #16]
 800b566:	8184      	strh	r4, [r0, #12]
 800b568:	6143      	str	r3, [r0, #20]
 800b56a:	bc30      	pop	{r4, r5}
 800b56c:	2000      	movs	r0, #0
 800b56e:	4770      	bx	lr
 800b570:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b574:	4770      	bx	lr
 800b576:	bf00      	nop
 800b578:	08086a20 	.word	0x08086a20
 800b57c:	0808e324 	.word	0x0808e324
 800b580:	0808f324 	.word	0x0808f324

0800b584 <arm_rfft_2048_fast_init_f32>:
 800b584:	b190      	cbz	r0, 800b5ac <arm_rfft_2048_fast_init_f32+0x28>
 800b586:	b430      	push	{r4, r5}
 800b588:	490a      	ldr	r1, [pc, #40]	@ (800b5b4 <arm_rfft_2048_fast_init_f32+0x30>)
 800b58a:	4a0b      	ldr	r2, [pc, #44]	@ (800b5b8 <arm_rfft_2048_fast_init_f32+0x34>)
 800b58c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b590:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b594:	8003      	strh	r3, [r0, #0]
 800b596:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800b59a:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800b59e:	4b07      	ldr	r3, [pc, #28]	@ (800b5bc <arm_rfft_2048_fast_init_f32+0x38>)
 800b5a0:	8205      	strh	r5, [r0, #16]
 800b5a2:	8184      	strh	r4, [r0, #12]
 800b5a4:	6143      	str	r3, [r0, #20]
 800b5a6:	bc30      	pop	{r4, r5}
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	4770      	bx	lr
 800b5ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop
 800b5b4:	080838b8 	.word	0x080838b8
 800b5b8:	080875a4 	.word	0x080875a4
 800b5bc:	08090324 	.word	0x08090324

0800b5c0 <arm_rfft_4096_fast_init_f32>:
 800b5c0:	b190      	cbz	r0, 800b5e8 <arm_rfft_4096_fast_init_f32+0x28>
 800b5c2:	b430      	push	{r4, r5}
 800b5c4:	490a      	ldr	r1, [pc, #40]	@ (800b5f0 <arm_rfft_4096_fast_init_f32+0x30>)
 800b5c6:	4a0b      	ldr	r2, [pc, #44]	@ (800b5f4 <arm_rfft_4096_fast_init_f32+0x34>)
 800b5c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b5cc:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800b5d0:	8003      	strh	r3, [r0, #0]
 800b5d2:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 800b5d6:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800b5da:	4b07      	ldr	r3, [pc, #28]	@ (800b5f8 <arm_rfft_4096_fast_init_f32+0x38>)
 800b5dc:	8205      	strh	r5, [r0, #16]
 800b5de:	8184      	strh	r4, [r0, #12]
 800b5e0:	6143      	str	r3, [r0, #20]
 800b5e2:	bc30      	pop	{r4, r5}
 800b5e4:	2000      	movs	r0, #0
 800b5e6:	4770      	bx	lr
 800b5e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5ec:	4770      	bx	lr
 800b5ee:	bf00      	nop
 800b5f0:	08084890 	.word	0x08084890
 800b5f4:	08089a24 	.word	0x08089a24
 800b5f8:	080927a4 	.word	0x080927a4

0800b5fc <arm_rfft_fast_init_f32>:
 800b5fc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800b600:	d01f      	beq.n	800b642 <arm_rfft_fast_init_f32+0x46>
 800b602:	d90b      	bls.n	800b61c <arm_rfft_fast_init_f32+0x20>
 800b604:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800b608:	d019      	beq.n	800b63e <arm_rfft_fast_init_f32+0x42>
 800b60a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800b60e:	d012      	beq.n	800b636 <arm_rfft_fast_init_f32+0x3a>
 800b610:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b614:	d00d      	beq.n	800b632 <arm_rfft_fast_init_f32+0x36>
 800b616:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b61a:	4770      	bx	lr
 800b61c:	2940      	cmp	r1, #64	@ 0x40
 800b61e:	d00c      	beq.n	800b63a <arm_rfft_fast_init_f32+0x3e>
 800b620:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800b624:	d003      	beq.n	800b62e <arm_rfft_fast_init_f32+0x32>
 800b626:	2920      	cmp	r1, #32
 800b628:	d1f5      	bne.n	800b616 <arm_rfft_fast_init_f32+0x1a>
 800b62a:	4b07      	ldr	r3, [pc, #28]	@ (800b648 <arm_rfft_fast_init_f32+0x4c>)
 800b62c:	4718      	bx	r3
 800b62e:	4b07      	ldr	r3, [pc, #28]	@ (800b64c <arm_rfft_fast_init_f32+0x50>)
 800b630:	4718      	bx	r3
 800b632:	4b07      	ldr	r3, [pc, #28]	@ (800b650 <arm_rfft_fast_init_f32+0x54>)
 800b634:	4718      	bx	r3
 800b636:	4b07      	ldr	r3, [pc, #28]	@ (800b654 <arm_rfft_fast_init_f32+0x58>)
 800b638:	4718      	bx	r3
 800b63a:	4b07      	ldr	r3, [pc, #28]	@ (800b658 <arm_rfft_fast_init_f32+0x5c>)
 800b63c:	e7f6      	b.n	800b62c <arm_rfft_fast_init_f32+0x30>
 800b63e:	4b07      	ldr	r3, [pc, #28]	@ (800b65c <arm_rfft_fast_init_f32+0x60>)
 800b640:	e7f4      	b.n	800b62c <arm_rfft_fast_init_f32+0x30>
 800b642:	4b07      	ldr	r3, [pc, #28]	@ (800b660 <arm_rfft_fast_init_f32+0x64>)
 800b644:	e7f2      	b.n	800b62c <arm_rfft_fast_init_f32+0x30>
 800b646:	bf00      	nop
 800b648:	0800b46d 	.word	0x0800b46d
 800b64c:	0800b4d5 	.word	0x0800b4d5
 800b650:	0800b549 	.word	0x0800b549
 800b654:	0800b5c1 	.word	0x0800b5c1
 800b658:	0800b4a1 	.word	0x0800b4a1
 800b65c:	0800b585 	.word	0x0800b585
 800b660:	0800b50d 	.word	0x0800b50d

0800b664 <stage_rfft_f32>:
 800b664:	b410      	push	{r4}
 800b666:	edd1 7a00 	vldr	s15, [r1]
 800b66a:	ed91 7a01 	vldr	s14, [r1, #4]
 800b66e:	8804      	ldrh	r4, [r0, #0]
 800b670:	6940      	ldr	r0, [r0, #20]
 800b672:	ee37 7a07 	vadd.f32	s14, s14, s14
 800b676:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b67a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800b67e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b682:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b686:	3c01      	subs	r4, #1
 800b688:	ee26 7a84 	vmul.f32	s14, s13, s8
 800b68c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b690:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800b694:	ed82 7a00 	vstr	s14, [r2]
 800b698:	edc2 7a01 	vstr	s15, [r2, #4]
 800b69c:	3010      	adds	r0, #16
 800b69e:	3210      	adds	r2, #16
 800b6a0:	3b08      	subs	r3, #8
 800b6a2:	3110      	adds	r1, #16
 800b6a4:	ed11 5a02 	vldr	s10, [r1, #-8]
 800b6a8:	ed93 7a02 	vldr	s14, [r3, #8]
 800b6ac:	ed50 6a02 	vldr	s13, [r0, #-8]
 800b6b0:	edd3 4a03 	vldr	s9, [r3, #12]
 800b6b4:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b6b8:	ed10 6a01 	vldr	s12, [r0, #-4]
 800b6bc:	ee77 5a45 	vsub.f32	s11, s14, s10
 800b6c0:	ee37 7a05 	vadd.f32	s14, s14, s10
 800b6c4:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800b6c8:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800b6cc:	ee66 5a25 	vmul.f32	s11, s12, s11
 800b6d0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800b6d4:	ee37 7a23 	vadd.f32	s14, s14, s7
 800b6d8:	ee66 6a85 	vmul.f32	s13, s13, s10
 800b6dc:	ee26 6a05 	vmul.f32	s12, s12, s10
 800b6e0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b6e4:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b6e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b6ec:	ee27 7a04 	vmul.f32	s14, s14, s8
 800b6f0:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b6f4:	3c01      	subs	r4, #1
 800b6f6:	ed02 7a02 	vstr	s14, [r2, #-8]
 800b6fa:	ed42 7a01 	vstr	s15, [r2, #-4]
 800b6fe:	f1a3 0308 	sub.w	r3, r3, #8
 800b702:	f101 0108 	add.w	r1, r1, #8
 800b706:	f100 0008 	add.w	r0, r0, #8
 800b70a:	f102 0208 	add.w	r2, r2, #8
 800b70e:	d1c9      	bne.n	800b6a4 <stage_rfft_f32+0x40>
 800b710:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b714:	4770      	bx	lr
 800b716:	bf00      	nop

0800b718 <merge_rfft_f32>:
 800b718:	b410      	push	{r4}
 800b71a:	edd1 7a00 	vldr	s15, [r1]
 800b71e:	edd1 6a01 	vldr	s13, [r1, #4]
 800b722:	8804      	ldrh	r4, [r0, #0]
 800b724:	6940      	ldr	r0, [r0, #20]
 800b726:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b72a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b72e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800b732:	ee27 7a04 	vmul.f32	s14, s14, s8
 800b736:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b73a:	3c01      	subs	r4, #1
 800b73c:	ed82 7a00 	vstr	s14, [r2]
 800b740:	edc2 7a01 	vstr	s15, [r2, #4]
 800b744:	b3dc      	cbz	r4, 800b7be <merge_rfft_f32+0xa6>
 800b746:	00e3      	lsls	r3, r4, #3
 800b748:	3b08      	subs	r3, #8
 800b74a:	440b      	add	r3, r1
 800b74c:	3010      	adds	r0, #16
 800b74e:	3210      	adds	r2, #16
 800b750:	3110      	adds	r1, #16
 800b752:	ed11 5a02 	vldr	s10, [r1, #-8]
 800b756:	ed93 7a02 	vldr	s14, [r3, #8]
 800b75a:	ed50 6a02 	vldr	s13, [r0, #-8]
 800b75e:	edd3 4a03 	vldr	s9, [r3, #12]
 800b762:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b766:	ed10 6a01 	vldr	s12, [r0, #-4]
 800b76a:	ee75 5a47 	vsub.f32	s11, s10, s14
 800b76e:	ee37 7a05 	vadd.f32	s14, s14, s10
 800b772:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800b776:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800b77a:	ee66 5a25 	vmul.f32	s11, s12, s11
 800b77e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800b782:	ee37 7a63 	vsub.f32	s14, s14, s7
 800b786:	ee66 6a85 	vmul.f32	s13, s13, s10
 800b78a:	ee26 6a05 	vmul.f32	s12, s12, s10
 800b78e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b792:	ee37 7a46 	vsub.f32	s14, s14, s12
 800b796:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b79a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800b79e:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b7a2:	3c01      	subs	r4, #1
 800b7a4:	ed02 7a02 	vstr	s14, [r2, #-8]
 800b7a8:	ed42 7a01 	vstr	s15, [r2, #-4]
 800b7ac:	f1a3 0308 	sub.w	r3, r3, #8
 800b7b0:	f101 0108 	add.w	r1, r1, #8
 800b7b4:	f100 0008 	add.w	r0, r0, #8
 800b7b8:	f102 0208 	add.w	r2, r2, #8
 800b7bc:	d1c9      	bne.n	800b752 <merge_rfft_f32+0x3a>
 800b7be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7c2:	4770      	bx	lr

0800b7c4 <arm_rfft_fast_f32>:
 800b7c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7c8:	8a05      	ldrh	r5, [r0, #16]
 800b7ca:	086d      	lsrs	r5, r5, #1
 800b7cc:	8005      	strh	r5, [r0, #0]
 800b7ce:	4604      	mov	r4, r0
 800b7d0:	4616      	mov	r6, r2
 800b7d2:	461d      	mov	r5, r3
 800b7d4:	b14b      	cbz	r3, 800b7ea <arm_rfft_fast_f32+0x26>
 800b7d6:	f7ff ff9f 	bl	800b718 <merge_rfft_f32>
 800b7da:	462a      	mov	r2, r5
 800b7dc:	4631      	mov	r1, r6
 800b7de:	4620      	mov	r0, r4
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e6:	f000 bb33 	b.w	800be50 <arm_cfft_f32>
 800b7ea:	460f      	mov	r7, r1
 800b7ec:	461a      	mov	r2, r3
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	f000 fb2e 	bl	800be50 <arm_cfft_f32>
 800b7f4:	4632      	mov	r2, r6
 800b7f6:	4639      	mov	r1, r7
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7fe:	f7ff bf31 	b.w	800b664 <stage_rfft_f32>
 800b802:	bf00      	nop

0800b804 <arm_cfft_radix8by2_f32>:
 800b804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b808:	ed2d 8b08 	vpush	{d8-d11}
 800b80c:	4607      	mov	r7, r0
 800b80e:	4608      	mov	r0, r1
 800b810:	f8b7 c000 	ldrh.w	ip, [r7]
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800b81a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800b81e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800b822:	f000 80b0 	beq.w	800b986 <arm_cfft_radix8by2_f32+0x182>
 800b826:	008c      	lsls	r4, r1, #2
 800b828:	3410      	adds	r4, #16
 800b82a:	f100 0310 	add.w	r3, r0, #16
 800b82e:	1906      	adds	r6, r0, r4
 800b830:	3210      	adds	r2, #16
 800b832:	4444      	add	r4, r8
 800b834:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800b838:	f108 0510 	add.w	r5, r8, #16
 800b83c:	ed15 2a04 	vldr	s4, [r5, #-16]
 800b840:	ed55 2a03 	vldr	s5, [r5, #-12]
 800b844:	ed54 4a04 	vldr	s9, [r4, #-16]
 800b848:	ed14 4a03 	vldr	s8, [r4, #-12]
 800b84c:	ed14 6a02 	vldr	s12, [r4, #-8]
 800b850:	ed54 5a01 	vldr	s11, [r4, #-4]
 800b854:	ed53 3a04 	vldr	s7, [r3, #-16]
 800b858:	ed15 0a02 	vldr	s0, [r5, #-8]
 800b85c:	ed55 0a01 	vldr	s1, [r5, #-4]
 800b860:	ed56 6a04 	vldr	s13, [r6, #-16]
 800b864:	ed16 3a03 	vldr	s6, [r6, #-12]
 800b868:	ed13 7a03 	vldr	s14, [r3, #-12]
 800b86c:	ed13 5a02 	vldr	s10, [r3, #-8]
 800b870:	ed53 7a01 	vldr	s15, [r3, #-4]
 800b874:	ed16 1a02 	vldr	s2, [r6, #-8]
 800b878:	ed56 1a01 	vldr	s3, [r6, #-4]
 800b87c:	ee73 ba82 	vadd.f32	s23, s7, s4
 800b880:	ee37 ba22 	vadd.f32	s22, s14, s5
 800b884:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800b888:	ee33 9a04 	vadd.f32	s18, s6, s8
 800b88c:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800b890:	ee75 aa00 	vadd.f32	s21, s10, s0
 800b894:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800b898:	ee71 8a06 	vadd.f32	s17, s2, s12
 800b89c:	ed43 ba04 	vstr	s23, [r3, #-16]
 800b8a0:	ed03 ba03 	vstr	s22, [r3, #-12]
 800b8a4:	ed43 aa02 	vstr	s21, [r3, #-8]
 800b8a8:	ed03 aa01 	vstr	s20, [r3, #-4]
 800b8ac:	ed06 8a01 	vstr	s16, [r6, #-4]
 800b8b0:	ed46 9a04 	vstr	s19, [r6, #-16]
 800b8b4:	ed06 9a03 	vstr	s18, [r6, #-12]
 800b8b8:	ed46 8a02 	vstr	s17, [r6, #-8]
 800b8bc:	ee37 7a62 	vsub.f32	s14, s14, s5
 800b8c0:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800b8c4:	ee34 4a43 	vsub.f32	s8, s8, s6
 800b8c8:	ed52 6a03 	vldr	s13, [r2, #-12]
 800b8cc:	ed12 3a04 	vldr	s6, [r2, #-16]
 800b8d0:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800b8d4:	ee27 8a26 	vmul.f32	s16, s14, s13
 800b8d8:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800b8dc:	ee23 2a83 	vmul.f32	s4, s7, s6
 800b8e0:	ee64 4a83 	vmul.f32	s9, s9, s6
 800b8e4:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800b8e8:	ee27 7a03 	vmul.f32	s14, s14, s6
 800b8ec:	ee64 6a26 	vmul.f32	s13, s8, s13
 800b8f0:	ee24 4a03 	vmul.f32	s8, s8, s6
 800b8f4:	ee37 7a63 	vsub.f32	s14, s14, s7
 800b8f8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800b8fc:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800b900:	ee32 3a08 	vadd.f32	s6, s4, s16
 800b904:	ed05 7a03 	vstr	s14, [r5, #-12]
 800b908:	ed05 3a04 	vstr	s6, [r5, #-16]
 800b90c:	ed04 4a04 	vstr	s8, [r4, #-16]
 800b910:	ed44 6a03 	vstr	s13, [r4, #-12]
 800b914:	ed12 7a01 	vldr	s14, [r2, #-4]
 800b918:	ee76 6a41 	vsub.f32	s13, s12, s2
 800b91c:	ee35 5a40 	vsub.f32	s10, s10, s0
 800b920:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800b924:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b928:	ed52 5a02 	vldr	s11, [r2, #-8]
 800b92c:	ee67 3a87 	vmul.f32	s7, s15, s14
 800b930:	ee66 4a87 	vmul.f32	s9, s13, s14
 800b934:	ee25 4a25 	vmul.f32	s8, s10, s11
 800b938:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b93c:	ee25 5a07 	vmul.f32	s10, s10, s14
 800b940:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800b944:	ee26 7a07 	vmul.f32	s14, s12, s14
 800b948:	ee26 6a25 	vmul.f32	s12, s12, s11
 800b94c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800b950:	ee74 5a23 	vadd.f32	s11, s8, s7
 800b954:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800b958:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b95c:	3310      	adds	r3, #16
 800b95e:	4563      	cmp	r3, ip
 800b960:	ed45 5a02 	vstr	s11, [r5, #-8]
 800b964:	f106 0610 	add.w	r6, r6, #16
 800b968:	ed45 7a01 	vstr	s15, [r5, #-4]
 800b96c:	f102 0210 	add.w	r2, r2, #16
 800b970:	ed04 6a02 	vstr	s12, [r4, #-8]
 800b974:	ed04 7a01 	vstr	s14, [r4, #-4]
 800b978:	f105 0510 	add.w	r5, r5, #16
 800b97c:	f104 0410 	add.w	r4, r4, #16
 800b980:	f47f af5c 	bne.w	800b83c <arm_cfft_radix8by2_f32+0x38>
 800b984:	687a      	ldr	r2, [r7, #4]
 800b986:	b28c      	uxth	r4, r1
 800b988:	4621      	mov	r1, r4
 800b98a:	2302      	movs	r3, #2
 800b98c:	f000 fb42 	bl	800c014 <arm_radix8_butterfly_f32>
 800b990:	ecbd 8b08 	vpop	{d8-d11}
 800b994:	4621      	mov	r1, r4
 800b996:	687a      	ldr	r2, [r7, #4]
 800b998:	4640      	mov	r0, r8
 800b99a:	2302      	movs	r3, #2
 800b99c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a0:	f000 bb38 	b.w	800c014 <arm_radix8_butterfly_f32>

0800b9a4 <arm_cfft_radix8by4_f32>:
 800b9a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a8:	ed2d 8b0a 	vpush	{d8-d12}
 800b9ac:	b08d      	sub	sp, #52	@ 0x34
 800b9ae:	460d      	mov	r5, r1
 800b9b0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b9b2:	8801      	ldrh	r1, [r0, #0]
 800b9b4:	6842      	ldr	r2, [r0, #4]
 800b9b6:	900a      	str	r0, [sp, #40]	@ 0x28
 800b9b8:	0849      	lsrs	r1, r1, #1
 800b9ba:	008b      	lsls	r3, r1, #2
 800b9bc:	18ee      	adds	r6, r5, r3
 800b9be:	18f0      	adds	r0, r6, r3
 800b9c0:	edd0 5a00 	vldr	s11, [r0]
 800b9c4:	edd5 7a00 	vldr	s15, [r5]
 800b9c8:	ed96 7a00 	vldr	s14, [r6]
 800b9cc:	edd0 3a01 	vldr	s7, [r0, #4]
 800b9d0:	ed96 4a01 	vldr	s8, [r6, #4]
 800b9d4:	ed95 5a01 	vldr	s10, [r5, #4]
 800b9d8:	9008      	str	r0, [sp, #32]
 800b9da:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800b9de:	18c7      	adds	r7, r0, r3
 800b9e0:	edd7 4a00 	vldr	s9, [r7]
 800b9e4:	ed97 3a01 	vldr	s6, [r7, #4]
 800b9e8:	9701      	str	r7, [sp, #4]
 800b9ea:	ee77 6a06 	vadd.f32	s13, s14, s12
 800b9ee:	462c      	mov	r4, r5
 800b9f0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800b9f4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b9f8:	ee16 ca90 	vmov	ip, s13
 800b9fc:	f844 cb08 	str.w	ip, [r4], #8
 800ba00:	ee75 6a23 	vadd.f32	s13, s10, s7
 800ba04:	edd6 5a01 	vldr	s11, [r6, #4]
 800ba08:	edd7 2a01 	vldr	s5, [r7, #4]
 800ba0c:	9404      	str	r4, [sp, #16]
 800ba0e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800ba12:	ee74 3a27 	vadd.f32	s7, s8, s15
 800ba16:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ba1a:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800ba1e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ba22:	0849      	lsrs	r1, r1, #1
 800ba24:	f102 0e08 	add.w	lr, r2, #8
 800ba28:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800ba2c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800ba30:	9109      	str	r1, [sp, #36]	@ 0x24
 800ba32:	ee35 4a47 	vsub.f32	s8, s10, s14
 800ba36:	f1a1 0902 	sub.w	r9, r1, #2
 800ba3a:	f8cd e00c 	str.w	lr, [sp, #12]
 800ba3e:	4631      	mov	r1, r6
 800ba40:	ee13 ea90 	vmov	lr, s7
 800ba44:	ee36 6a64 	vsub.f32	s12, s12, s9
 800ba48:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800ba4c:	4604      	mov	r4, r0
 800ba4e:	edc5 5a01 	vstr	s11, [r5, #4]
 800ba52:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ba56:	f841 eb08 	str.w	lr, [r1], #8
 800ba5a:	ee34 5a24 	vadd.f32	s10, s8, s9
 800ba5e:	ee16 ea10 	vmov	lr, s12
 800ba62:	ed86 5a01 	vstr	s10, [r6, #4]
 800ba66:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ba6a:	f844 eb08 	str.w	lr, [r4], #8
 800ba6e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ba72:	edc0 6a01 	vstr	s13, [r0, #4]
 800ba76:	9405      	str	r4, [sp, #20]
 800ba78:	4604      	mov	r4, r0
 800ba7a:	ee17 0a90 	vmov	r0, s15
 800ba7e:	9106      	str	r1, [sp, #24]
 800ba80:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ba84:	f102 0110 	add.w	r1, r2, #16
 800ba88:	46bc      	mov	ip, r7
 800ba8a:	9100      	str	r1, [sp, #0]
 800ba8c:	f847 0b08 	str.w	r0, [r7], #8
 800ba90:	f102 0118 	add.w	r1, r2, #24
 800ba94:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800ba98:	9102      	str	r1, [sp, #8]
 800ba9a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800ba9e:	9007      	str	r0, [sp, #28]
 800baa0:	f000 8134 	beq.w	800bd0c <arm_cfft_radix8by4_f32+0x368>
 800baa4:	f102 0920 	add.w	r9, r2, #32
 800baa8:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800baac:	9a01      	ldr	r2, [sp, #4]
 800baae:	f8dd a000 	ldr.w	sl, [sp]
 800bab2:	3b0c      	subs	r3, #12
 800bab4:	4683      	mov	fp, r0
 800bab6:	4463      	add	r3, ip
 800bab8:	f105 0e10 	add.w	lr, r5, #16
 800babc:	f1a4 010c 	sub.w	r1, r4, #12
 800bac0:	f104 0510 	add.w	r5, r4, #16
 800bac4:	f1a6 0c0c 	sub.w	ip, r6, #12
 800bac8:	f1a2 040c 	sub.w	r4, r2, #12
 800bacc:	f106 0010 	add.w	r0, r6, #16
 800bad0:	3210      	adds	r2, #16
 800bad2:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800bad6:	ed55 5a02 	vldr	s11, [r5, #-8]
 800bada:	ed50 7a02 	vldr	s15, [r0, #-8]
 800bade:	ed52 1a02 	vldr	s3, [r2, #-8]
 800bae2:	ed55 6a01 	vldr	s13, [r5, #-4]
 800bae6:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800baea:	ed12 1a01 	vldr	s2, [r2, #-4]
 800baee:	ed10 8a01 	vldr	s16, [r0, #-4]
 800baf2:	ee35 4a25 	vadd.f32	s8, s10, s11
 800baf6:	ee30 6a26 	vadd.f32	s12, s0, s13
 800bafa:	ee37 7a84 	vadd.f32	s14, s15, s8
 800bafe:	ee30 0a66 	vsub.f32	s0, s0, s13
 800bb02:	ee37 7a21 	vadd.f32	s14, s14, s3
 800bb06:	ee75 5a65 	vsub.f32	s11, s10, s11
 800bb0a:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800bb0e:	ed10 7a01 	vldr	s14, [r0, #-4]
 800bb12:	ed52 6a01 	vldr	s13, [r2, #-4]
 800bb16:	ee36 7a07 	vadd.f32	s14, s12, s14
 800bb1a:	ee78 aa25 	vadd.f32	s21, s16, s11
 800bb1e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800bb22:	ee70 3a67 	vsub.f32	s7, s0, s15
 800bb26:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800bb2a:	ed94 7a02 	vldr	s14, [r4, #8]
 800bb2e:	ed9c 2a02 	vldr	s4, [ip, #8]
 800bb32:	ed91 ba02 	vldr	s22, [r1, #8]
 800bb36:	edd3 9a02 	vldr	s19, [r3, #8]
 800bb3a:	edd4 2a01 	vldr	s5, [r4, #4]
 800bb3e:	ed9c 9a01 	vldr	s18, [ip, #4]
 800bb42:	ed93 5a01 	vldr	s10, [r3, #4]
 800bb46:	edd1 0a01 	vldr	s1, [r1, #4]
 800bb4a:	ee72 6a07 	vadd.f32	s13, s4, s14
 800bb4e:	ee32 2a47 	vsub.f32	s4, s4, s14
 800bb52:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800bb56:	ee79 4a22 	vadd.f32	s9, s18, s5
 800bb5a:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800bb5e:	ee79 2a62 	vsub.f32	s5, s18, s5
 800bb62:	ed8c 7a02 	vstr	s14, [ip, #8]
 800bb66:	ed91 7a01 	vldr	s14, [r1, #4]
 800bb6a:	edd3 8a01 	vldr	s17, [r3, #4]
 800bb6e:	ee34 7a87 	vadd.f32	s14, s9, s14
 800bb72:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800bb76:	ee37 7a28 	vadd.f32	s14, s14, s17
 800bb7a:	ee32 9a60 	vsub.f32	s18, s4, s1
 800bb7e:	ed8c 7a01 	vstr	s14, [ip, #4]
 800bb82:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800bb86:	ed1a aa02 	vldr	s20, [sl, #-8]
 800bb8a:	ee73 8a22 	vadd.f32	s17, s6, s5
 800bb8e:	ee39 9a05 	vadd.f32	s18, s18, s10
 800bb92:	ee7a aac1 	vsub.f32	s21, s21, s2
 800bb96:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800bb9a:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800bb9e:	ee69 ba07 	vmul.f32	s23, s18, s14
 800bba2:	ee6a aa87 	vmul.f32	s21, s21, s14
 800bba6:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800bbaa:	ee63 ca87 	vmul.f32	s25, s7, s14
 800bbae:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800bbb2:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800bbb6:	ee68 8a87 	vmul.f32	s17, s17, s14
 800bbba:	ee73 3aea 	vsub.f32	s7, s7, s21
 800bbbe:	ee78 8a89 	vadd.f32	s17, s17, s18
 800bbc2:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800bbc6:	ee3b aaca 	vsub.f32	s20, s23, s20
 800bbca:	ee34 4a67 	vsub.f32	s8, s8, s15
 800bbce:	ee76 6acb 	vsub.f32	s13, s13, s22
 800bbd2:	ee36 6a48 	vsub.f32	s12, s12, s16
 800bbd6:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800bbda:	ed00 7a02 	vstr	s14, [r0, #-8]
 800bbde:	ed40 3a01 	vstr	s7, [r0, #-4]
 800bbe2:	edc1 8a01 	vstr	s17, [r1, #4]
 800bbe6:	ed81 aa02 	vstr	s20, [r1, #8]
 800bbea:	ed59 3a04 	vldr	s7, [r9, #-16]
 800bbee:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800bbf2:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800bbf6:	ed59 6a03 	vldr	s13, [r9, #-12]
 800bbfa:	ee34 4a61 	vsub.f32	s8, s8, s3
 800bbfe:	ee36 6a41 	vsub.f32	s12, s12, s2
 800bc02:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800bc06:	ee66 9a26 	vmul.f32	s19, s12, s13
 800bc0a:	ee24 9a23 	vmul.f32	s18, s8, s7
 800bc0e:	ee26 6a23 	vmul.f32	s12, s12, s7
 800bc12:	ee24 4a26 	vmul.f32	s8, s8, s13
 800bc16:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bc1a:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800bc1e:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800bc22:	ee36 6a44 	vsub.f32	s12, s12, s8
 800bc26:	ee37 7a64 	vsub.f32	s14, s14, s9
 800bc2a:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800bc2e:	ee79 3a29 	vadd.f32	s7, s18, s19
 800bc32:	ee75 6a60 	vsub.f32	s13, s10, s1
 800bc36:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800bc3a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800bc3e:	ed45 3a02 	vstr	s7, [r5, #-8]
 800bc42:	ed05 6a01 	vstr	s12, [r5, #-4]
 800bc46:	ed84 7a01 	vstr	s14, [r4, #4]
 800bc4a:	ed84 4a02 	vstr	s8, [r4, #8]
 800bc4e:	ee35 6a81 	vadd.f32	s12, s11, s2
 800bc52:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800bc56:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800bc5a:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800bc5e:	ee33 3a62 	vsub.f32	s6, s6, s5
 800bc62:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800bc66:	ee67 2a26 	vmul.f32	s5, s14, s13
 800bc6a:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800bc6e:	ee26 5a25 	vmul.f32	s10, s12, s11
 800bc72:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bc76:	ee26 6a26 	vmul.f32	s12, s12, s13
 800bc7a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800bc7e:	ee63 6a26 	vmul.f32	s13, s6, s13
 800bc82:	ee23 3a25 	vmul.f32	s6, s6, s11
 800bc86:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800bc8a:	ee75 5a24 	vadd.f32	s11, s10, s9
 800bc8e:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800bc92:	ee36 7a87 	vadd.f32	s14, s13, s14
 800bc96:	f1bb 0b01 	subs.w	fp, fp, #1
 800bc9a:	ed42 5a02 	vstr	s11, [r2, #-8]
 800bc9e:	ed42 7a01 	vstr	s15, [r2, #-4]
 800bca2:	f10e 0e08 	add.w	lr, lr, #8
 800bca6:	ed83 3a02 	vstr	s6, [r3, #8]
 800bcaa:	ed83 7a01 	vstr	s14, [r3, #4]
 800bcae:	f1ac 0c08 	sub.w	ip, ip, #8
 800bcb2:	f10a 0a08 	add.w	sl, sl, #8
 800bcb6:	f100 0008 	add.w	r0, r0, #8
 800bcba:	f1a1 0108 	sub.w	r1, r1, #8
 800bcbe:	f109 0910 	add.w	r9, r9, #16
 800bcc2:	f105 0508 	add.w	r5, r5, #8
 800bcc6:	f1a4 0408 	sub.w	r4, r4, #8
 800bcca:	f108 0818 	add.w	r8, r8, #24
 800bcce:	f102 0208 	add.w	r2, r2, #8
 800bcd2:	f1a3 0308 	sub.w	r3, r3, #8
 800bcd6:	f47f aefc 	bne.w	800bad2 <arm_cfft_radix8by4_f32+0x12e>
 800bcda:	9907      	ldr	r1, [sp, #28]
 800bcdc:	9800      	ldr	r0, [sp, #0]
 800bcde:	00cb      	lsls	r3, r1, #3
 800bce0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800bce4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800bce8:	9100      	str	r1, [sp, #0]
 800bcea:	9904      	ldr	r1, [sp, #16]
 800bcec:	4419      	add	r1, r3
 800bcee:	9104      	str	r1, [sp, #16]
 800bcf0:	9903      	ldr	r1, [sp, #12]
 800bcf2:	4419      	add	r1, r3
 800bcf4:	9103      	str	r1, [sp, #12]
 800bcf6:	9906      	ldr	r1, [sp, #24]
 800bcf8:	4419      	add	r1, r3
 800bcfa:	9106      	str	r1, [sp, #24]
 800bcfc:	9905      	ldr	r1, [sp, #20]
 800bcfe:	441f      	add	r7, r3
 800bd00:	4419      	add	r1, r3
 800bd02:	9b02      	ldr	r3, [sp, #8]
 800bd04:	9105      	str	r1, [sp, #20]
 800bd06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd0a:	9302      	str	r3, [sp, #8]
 800bd0c:	9904      	ldr	r1, [sp, #16]
 800bd0e:	9805      	ldr	r0, [sp, #20]
 800bd10:	ed91 4a00 	vldr	s8, [r1]
 800bd14:	edd0 6a00 	vldr	s13, [r0]
 800bd18:	9b06      	ldr	r3, [sp, #24]
 800bd1a:	ed97 3a00 	vldr	s6, [r7]
 800bd1e:	edd3 7a00 	vldr	s15, [r3]
 800bd22:	edd0 4a01 	vldr	s9, [r0, #4]
 800bd26:	edd1 3a01 	vldr	s7, [r1, #4]
 800bd2a:	ed97 2a01 	vldr	s4, [r7, #4]
 800bd2e:	ed93 7a01 	vldr	s14, [r3, #4]
 800bd32:	9a03      	ldr	r2, [sp, #12]
 800bd34:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800bd38:	ee34 6a26 	vadd.f32	s12, s8, s13
 800bd3c:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800bd40:	ee37 5a86 	vadd.f32	s10, s15, s12
 800bd44:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800bd48:	ee35 5a03 	vadd.f32	s10, s10, s6
 800bd4c:	ee74 6a66 	vsub.f32	s13, s8, s13
 800bd50:	ed81 5a00 	vstr	s10, [r1]
 800bd54:	ed93 5a01 	vldr	s10, [r3, #4]
 800bd58:	edd7 4a01 	vldr	s9, [r7, #4]
 800bd5c:	ee35 5a85 	vadd.f32	s10, s11, s10
 800bd60:	ee37 4a26 	vadd.f32	s8, s14, s13
 800bd64:	ee35 5a24 	vadd.f32	s10, s10, s9
 800bd68:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800bd6c:	ed81 5a01 	vstr	s10, [r1, #4]
 800bd70:	edd2 1a00 	vldr	s3, [r2]
 800bd74:	edd2 2a01 	vldr	s5, [r2, #4]
 800bd78:	ee34 5a83 	vadd.f32	s10, s9, s6
 800bd7c:	ee34 4a42 	vsub.f32	s8, s8, s4
 800bd80:	ee36 6a67 	vsub.f32	s12, s12, s15
 800bd84:	ee64 4a21 	vmul.f32	s9, s8, s3
 800bd88:	ee24 4a22 	vmul.f32	s8, s8, s5
 800bd8c:	ee65 2a22 	vmul.f32	s5, s10, s5
 800bd90:	ee25 5a21 	vmul.f32	s10, s10, s3
 800bd94:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800bd98:	ee35 5a44 	vsub.f32	s10, s10, s8
 800bd9c:	edc3 2a00 	vstr	s5, [r3]
 800bda0:	ed83 5a01 	vstr	s10, [r3, #4]
 800bda4:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800bda8:	9b00      	ldr	r3, [sp, #0]
 800bdaa:	ee36 6a43 	vsub.f32	s12, s12, s6
 800bdae:	ed93 4a01 	vldr	s8, [r3, #4]
 800bdb2:	ed93 5a00 	vldr	s10, [r3]
 800bdb6:	9b02      	ldr	r3, [sp, #8]
 800bdb8:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800bdbc:	ee66 4a05 	vmul.f32	s9, s12, s10
 800bdc0:	ee25 5a85 	vmul.f32	s10, s11, s10
 800bdc4:	ee26 6a04 	vmul.f32	s12, s12, s8
 800bdc8:	ee65 5a84 	vmul.f32	s11, s11, s8
 800bdcc:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bdd0:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800bdd4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800bdd8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800bddc:	ed80 6a01 	vstr	s12, [r0, #4]
 800bde0:	edc0 5a00 	vstr	s11, [r0]
 800bde4:	edd3 5a01 	vldr	s11, [r3, #4]
 800bde8:	edd3 6a00 	vldr	s13, [r3]
 800bdec:	ee37 7a02 	vadd.f32	s14, s14, s4
 800bdf0:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800bdf4:	ee27 6a26 	vmul.f32	s12, s14, s13
 800bdf8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800bdfc:	ee27 7a25 	vmul.f32	s14, s14, s11
 800be00:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800be04:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800be08:	ee76 7a27 	vadd.f32	s15, s12, s15
 800be0c:	ed87 7a01 	vstr	s14, [r7, #4]
 800be10:	edc7 7a00 	vstr	s15, [r7]
 800be14:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800be18:	4621      	mov	r1, r4
 800be1a:	686a      	ldr	r2, [r5, #4]
 800be1c:	2304      	movs	r3, #4
 800be1e:	f000 f8f9 	bl	800c014 <arm_radix8_butterfly_f32>
 800be22:	4630      	mov	r0, r6
 800be24:	4621      	mov	r1, r4
 800be26:	686a      	ldr	r2, [r5, #4]
 800be28:	2304      	movs	r3, #4
 800be2a:	f000 f8f3 	bl	800c014 <arm_radix8_butterfly_f32>
 800be2e:	9808      	ldr	r0, [sp, #32]
 800be30:	686a      	ldr	r2, [r5, #4]
 800be32:	4621      	mov	r1, r4
 800be34:	2304      	movs	r3, #4
 800be36:	f000 f8ed 	bl	800c014 <arm_radix8_butterfly_f32>
 800be3a:	686a      	ldr	r2, [r5, #4]
 800be3c:	9801      	ldr	r0, [sp, #4]
 800be3e:	4621      	mov	r1, r4
 800be40:	2304      	movs	r3, #4
 800be42:	b00d      	add	sp, #52	@ 0x34
 800be44:	ecbd 8b0a 	vpop	{d8-d12}
 800be48:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be4c:	f000 b8e2 	b.w	800c014 <arm_radix8_butterfly_f32>

0800be50 <arm_cfft_f32>:
 800be50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be54:	2a01      	cmp	r2, #1
 800be56:	4606      	mov	r6, r0
 800be58:	4617      	mov	r7, r2
 800be5a:	460c      	mov	r4, r1
 800be5c:	4698      	mov	r8, r3
 800be5e:	8805      	ldrh	r5, [r0, #0]
 800be60:	d056      	beq.n	800bf10 <arm_cfft_f32+0xc0>
 800be62:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800be66:	d063      	beq.n	800bf30 <arm_cfft_f32+0xe0>
 800be68:	d916      	bls.n	800be98 <arm_cfft_f32+0x48>
 800be6a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800be6e:	d01a      	beq.n	800bea6 <arm_cfft_f32+0x56>
 800be70:	d947      	bls.n	800bf02 <arm_cfft_f32+0xb2>
 800be72:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800be76:	d05b      	beq.n	800bf30 <arm_cfft_f32+0xe0>
 800be78:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800be7c:	d105      	bne.n	800be8a <arm_cfft_f32+0x3a>
 800be7e:	2301      	movs	r3, #1
 800be80:	6872      	ldr	r2, [r6, #4]
 800be82:	4629      	mov	r1, r5
 800be84:	4620      	mov	r0, r4
 800be86:	f000 f8c5 	bl	800c014 <arm_radix8_butterfly_f32>
 800be8a:	f1b8 0f00 	cmp.w	r8, #0
 800be8e:	d111      	bne.n	800beb4 <arm_cfft_f32+0x64>
 800be90:	2f01      	cmp	r7, #1
 800be92:	d016      	beq.n	800bec2 <arm_cfft_f32+0x72>
 800be94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be98:	2d20      	cmp	r5, #32
 800be9a:	d049      	beq.n	800bf30 <arm_cfft_f32+0xe0>
 800be9c:	d935      	bls.n	800bf0a <arm_cfft_f32+0xba>
 800be9e:	2d40      	cmp	r5, #64	@ 0x40
 800bea0:	d0ed      	beq.n	800be7e <arm_cfft_f32+0x2e>
 800bea2:	2d80      	cmp	r5, #128	@ 0x80
 800bea4:	d1f1      	bne.n	800be8a <arm_cfft_f32+0x3a>
 800bea6:	4621      	mov	r1, r4
 800bea8:	4630      	mov	r0, r6
 800beaa:	f7ff fcab 	bl	800b804 <arm_cfft_radix8by2_f32>
 800beae:	f1b8 0f00 	cmp.w	r8, #0
 800beb2:	d0ed      	beq.n	800be90 <arm_cfft_f32+0x40>
 800beb4:	68b2      	ldr	r2, [r6, #8]
 800beb6:	89b1      	ldrh	r1, [r6, #12]
 800beb8:	4620      	mov	r0, r4
 800beba:	f000 f841 	bl	800bf40 <arm_bitreversal_32>
 800bebe:	2f01      	cmp	r7, #1
 800bec0:	d1e8      	bne.n	800be94 <arm_cfft_f32+0x44>
 800bec2:	ee07 5a90 	vmov	s15, r5
 800bec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800beca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bece:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bed2:	2d00      	cmp	r5, #0
 800bed4:	d0de      	beq.n	800be94 <arm_cfft_f32+0x44>
 800bed6:	f104 0108 	add.w	r1, r4, #8
 800beda:	2300      	movs	r3, #0
 800bedc:	3301      	adds	r3, #1
 800bede:	429d      	cmp	r5, r3
 800bee0:	f101 0108 	add.w	r1, r1, #8
 800bee4:	ed11 7a04 	vldr	s14, [r1, #-16]
 800bee8:	ed51 7a03 	vldr	s15, [r1, #-12]
 800beec:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bef0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bef4:	ed01 7a04 	vstr	s14, [r1, #-16]
 800bef8:	ed41 7a03 	vstr	s15, [r1, #-12]
 800befc:	d1ee      	bne.n	800bedc <arm_cfft_f32+0x8c>
 800befe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf02:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800bf06:	d0ba      	beq.n	800be7e <arm_cfft_f32+0x2e>
 800bf08:	e7bf      	b.n	800be8a <arm_cfft_f32+0x3a>
 800bf0a:	2d10      	cmp	r5, #16
 800bf0c:	d0cb      	beq.n	800bea6 <arm_cfft_f32+0x56>
 800bf0e:	e7bc      	b.n	800be8a <arm_cfft_f32+0x3a>
 800bf10:	b19d      	cbz	r5, 800bf3a <arm_cfft_f32+0xea>
 800bf12:	f101 030c 	add.w	r3, r1, #12
 800bf16:	2200      	movs	r2, #0
 800bf18:	ed53 7a02 	vldr	s15, [r3, #-8]
 800bf1c:	3201      	adds	r2, #1
 800bf1e:	eef1 7a67 	vneg.f32	s15, s15
 800bf22:	4295      	cmp	r5, r2
 800bf24:	ed43 7a02 	vstr	s15, [r3, #-8]
 800bf28:	f103 0308 	add.w	r3, r3, #8
 800bf2c:	d1f4      	bne.n	800bf18 <arm_cfft_f32+0xc8>
 800bf2e:	e798      	b.n	800be62 <arm_cfft_f32+0x12>
 800bf30:	4621      	mov	r1, r4
 800bf32:	4630      	mov	r0, r6
 800bf34:	f7ff fd36 	bl	800b9a4 <arm_cfft_radix8by4_f32>
 800bf38:	e7a7      	b.n	800be8a <arm_cfft_f32+0x3a>
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d0aa      	beq.n	800be94 <arm_cfft_f32+0x44>
 800bf3e:	e7b9      	b.n	800beb4 <arm_cfft_f32+0x64>

0800bf40 <arm_bitreversal_32>:
 800bf40:	b1e9      	cbz	r1, 800bf7e <arm_bitreversal_32+0x3e>
 800bf42:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf44:	2500      	movs	r5, #0
 800bf46:	f102 0e02 	add.w	lr, r2, #2
 800bf4a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800bf4e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800bf52:	08a4      	lsrs	r4, r4, #2
 800bf54:	089b      	lsrs	r3, r3, #2
 800bf56:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800bf5a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800bf5e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800bf62:	00a6      	lsls	r6, r4, #2
 800bf64:	009b      	lsls	r3, r3, #2
 800bf66:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800bf6a:	3304      	adds	r3, #4
 800bf6c:	1d34      	adds	r4, r6, #4
 800bf6e:	3502      	adds	r5, #2
 800bf70:	58c6      	ldr	r6, [r0, r3]
 800bf72:	5907      	ldr	r7, [r0, r4]
 800bf74:	50c7      	str	r7, [r0, r3]
 800bf76:	428d      	cmp	r5, r1
 800bf78:	5106      	str	r6, [r0, r4]
 800bf7a:	d3e6      	bcc.n	800bf4a <arm_bitreversal_32+0xa>
 800bf7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf7e:	4770      	bx	lr

0800bf80 <arm_cos_f32>:
 800bf80:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800c008 <arm_cos_f32+0x88>
 800bf84:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bf88:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800bf8c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bf90:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bf94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf98:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bf9c:	d504      	bpl.n	800bfa8 <arm_cos_f32+0x28>
 800bf9e:	ee17 3a90 	vmov	r3, s15
 800bfa2:	3b01      	subs	r3, #1
 800bfa4:	ee07 3a90 	vmov	s15, r3
 800bfa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bfac:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800c00c <arm_cos_f32+0x8c>
 800bfb0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bfb4:	ee20 0a07 	vmul.f32	s0, s0, s14
 800bfb8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800bfbc:	ee17 3a90 	vmov	r3, s15
 800bfc0:	b29b      	uxth	r3, r3
 800bfc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfc6:	d21a      	bcs.n	800bffe <arm_cos_f32+0x7e>
 800bfc8:	ee07 3a90 	vmov	s15, r3
 800bfcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfd0:	1c59      	adds	r1, r3, #1
 800bfd2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bfd6:	4a0e      	ldr	r2, [pc, #56]	@ (800c010 <arm_cos_f32+0x90>)
 800bfd8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bfdc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bfe0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800bfe4:	ed93 7a00 	vldr	s14, [r3]
 800bfe8:	edd2 6a00 	vldr	s13, [r2]
 800bfec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800bff0:	ee20 0a26 	vmul.f32	s0, s0, s13
 800bff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bff8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800bffc:	4770      	bx	lr
 800bffe:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c002:	2101      	movs	r1, #1
 800c004:	2300      	movs	r3, #0
 800c006:	e7e6      	b.n	800bfd6 <arm_cos_f32+0x56>
 800c008:	3e22f983 	.word	0x3e22f983
 800c00c:	44000000 	.word	0x44000000
 800c010:	08086da0 	.word	0x08086da0

0800c014 <arm_radix8_butterfly_f32>:
 800c014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c018:	ed2d 8b10 	vpush	{d8-d15}
 800c01c:	b095      	sub	sp, #84	@ 0x54
 800c01e:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800c022:	4603      	mov	r3, r0
 800c024:	3304      	adds	r3, #4
 800c026:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800c30c <arm_radix8_butterfly_f32+0x2f8>
 800c02a:	9012      	str	r0, [sp, #72]	@ 0x48
 800c02c:	468b      	mov	fp, r1
 800c02e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c030:	4689      	mov	r9, r1
 800c032:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800c036:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c038:	960f      	str	r6, [sp, #60]	@ 0x3c
 800c03a:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800c03e:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800c042:	eb03 0508 	add.w	r5, r3, r8
 800c046:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800c04a:	eb05 040e 	add.w	r4, r5, lr
 800c04e:	0137      	lsls	r7, r6, #4
 800c050:	eba6 030a 	sub.w	r3, r6, sl
 800c054:	eb04 000e 	add.w	r0, r4, lr
 800c058:	44b2      	add	sl, r6
 800c05a:	1d3a      	adds	r2, r7, #4
 800c05c:	9702      	str	r7, [sp, #8]
 800c05e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800c062:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800c066:	ebae 0c06 	sub.w	ip, lr, r6
 800c06a:	9703      	str	r7, [sp, #12]
 800c06c:	eb03 0708 	add.w	r7, r3, r8
 800c070:	9701      	str	r7, [sp, #4]
 800c072:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800c076:	9706      	str	r7, [sp, #24]
 800c078:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800c07a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800c07e:	f10e 0104 	add.w	r1, lr, #4
 800c082:	4439      	add	r1, r7
 800c084:	443a      	add	r2, r7
 800c086:	0137      	lsls	r7, r6, #4
 800c088:	00f6      	lsls	r6, r6, #3
 800c08a:	9704      	str	r7, [sp, #16]
 800c08c:	9605      	str	r6, [sp, #20]
 800c08e:	9f01      	ldr	r7, [sp, #4]
 800c090:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c092:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800c096:	f04f 0c00 	mov.w	ip, #0
 800c09a:	edd4 6a00 	vldr	s13, [r4]
 800c09e:	edd7 1a00 	vldr	s3, [r7]
 800c0a2:	ed16 aa01 	vldr	s20, [r6, #-4]
 800c0a6:	edd5 5a00 	vldr	s11, [r5]
 800c0aa:	ed52 9a01 	vldr	s19, [r2, #-4]
 800c0ae:	ed90 6a00 	vldr	s12, [r0]
 800c0b2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800c0b6:	ed93 3a00 	vldr	s6, [r3]
 800c0ba:	ee39 0a86 	vadd.f32	s0, s19, s12
 800c0be:	ee33 2a21 	vadd.f32	s4, s6, s3
 800c0c2:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800c0c6:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800c0ca:	ee35 7a02 	vadd.f32	s14, s10, s4
 800c0ce:	ee34 4a80 	vadd.f32	s8, s9, s0
 800c0d2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c0d6:	ee74 6a07 	vadd.f32	s13, s8, s14
 800c0da:	ee34 4a47 	vsub.f32	s8, s8, s14
 800c0de:	ed46 6a01 	vstr	s13, [r6, #-4]
 800c0e2:	ed85 4a00 	vstr	s8, [r5]
 800c0e6:	edd1 6a00 	vldr	s13, [r1]
 800c0ea:	ed94 9a01 	vldr	s18, [r4, #4]
 800c0ee:	edd3 2a01 	vldr	s5, [r3, #4]
 800c0f2:	edd7 8a01 	vldr	s17, [r7, #4]
 800c0f6:	edd6 0a00 	vldr	s1, [r6]
 800c0fa:	edd5 3a01 	vldr	s7, [r5, #4]
 800c0fe:	ed90 8a01 	vldr	s16, [r0, #4]
 800c102:	ed92 7a00 	vldr	s14, [r2]
 800c106:	ee33 3a61 	vsub.f32	s6, s6, s3
 800c10a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800c10e:	ee72 aae8 	vsub.f32	s21, s5, s17
 800c112:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800c116:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800c11a:	ee77 7a83 	vadd.f32	s15, s15, s6
 800c11e:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800c122:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800c126:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800c12a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800c12e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800c132:	ee77 0a08 	vadd.f32	s1, s14, s16
 800c136:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800c13a:	ee37 7a48 	vsub.f32	s14, s14, s16
 800c13e:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800c142:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800c146:	ee76 6a89 	vadd.f32	s13, s13, s18
 800c14a:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800c14e:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800c152:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800c156:	ee35 5a42 	vsub.f32	s10, s10, s4
 800c15a:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800c15e:	ee33 2a20 	vadd.f32	s4, s6, s1
 800c162:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800c166:	ee33 3a60 	vsub.f32	s6, s6, s1
 800c16a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800c16e:	ee77 0a01 	vadd.f32	s1, s14, s2
 800c172:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800c176:	ee37 7a41 	vsub.f32	s14, s14, s2
 800c17a:	ee73 1a84 	vadd.f32	s3, s7, s8
 800c17e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800c182:	ee76 3a27 	vadd.f32	s7, s12, s15
 800c186:	ee76 7a67 	vsub.f32	s15, s12, s15
 800c18a:	ee32 8a00 	vadd.f32	s16, s4, s0
 800c18e:	ee33 1a45 	vsub.f32	s2, s6, s10
 800c192:	ee32 2a40 	vsub.f32	s4, s4, s0
 800c196:	ee35 5a03 	vadd.f32	s10, s10, s6
 800c19a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800c19e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800c1a2:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800c1a6:	ee34 6a67 	vsub.f32	s12, s8, s15
 800c1aa:	ee75 4a87 	vadd.f32	s9, s11, s14
 800c1ae:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800c1b2:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800c1b6:	ee77 7a84 	vadd.f32	s15, s15, s8
 800c1ba:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800c1be:	44dc      	add	ip, fp
 800c1c0:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800c1c4:	45e1      	cmp	r9, ip
 800c1c6:	ed86 8a00 	vstr	s16, [r6]
 800c1ca:	ed85 2a01 	vstr	s4, [r5, #4]
 800c1ce:	4456      	add	r6, sl
 800c1d0:	ed02 0a01 	vstr	s0, [r2, #-4]
 800c1d4:	4455      	add	r5, sl
 800c1d6:	edc0 6a00 	vstr	s13, [r0]
 800c1da:	ed82 1a00 	vstr	s2, [r2]
 800c1de:	ed80 5a01 	vstr	s10, [r0, #4]
 800c1e2:	4452      	add	r2, sl
 800c1e4:	ed01 3a01 	vstr	s6, [r1, #-4]
 800c1e8:	4450      	add	r0, sl
 800c1ea:	edc7 2a00 	vstr	s5, [r7]
 800c1ee:	edc4 4a00 	vstr	s9, [r4]
 800c1f2:	ed83 7a00 	vstr	s14, [r3]
 800c1f6:	edc1 5a00 	vstr	s11, [r1]
 800c1fa:	edc7 3a01 	vstr	s7, [r7, #4]
 800c1fe:	4451      	add	r1, sl
 800c200:	ed84 6a01 	vstr	s12, [r4, #4]
 800c204:	4457      	add	r7, sl
 800c206:	edc3 7a01 	vstr	s15, [r3, #4]
 800c20a:	4454      	add	r4, sl
 800c20c:	4453      	add	r3, sl
 800c20e:	f63f af44 	bhi.w	800c09a <arm_radix8_butterfly_f32+0x86>
 800c212:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c214:	2b07      	cmp	r3, #7
 800c216:	f240 81b7 	bls.w	800c588 <arm_radix8_butterfly_f32+0x574>
 800c21a:	9b06      	ldr	r3, [sp, #24]
 800c21c:	9903      	ldr	r1, [sp, #12]
 800c21e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c220:	9e05      	ldr	r6, [sp, #20]
 800c222:	9a04      	ldr	r2, [sp, #16]
 800c224:	f103 0c08 	add.w	ip, r3, #8
 800c228:	9b02      	ldr	r3, [sp, #8]
 800c22a:	3108      	adds	r1, #8
 800c22c:	f108 0808 	add.w	r8, r8, #8
 800c230:	1841      	adds	r1, r0, r1
 800c232:	3608      	adds	r6, #8
 800c234:	330c      	adds	r3, #12
 800c236:	4604      	mov	r4, r0
 800c238:	4444      	add	r4, r8
 800c23a:	18c3      	adds	r3, r0, r3
 800c23c:	9109      	str	r1, [sp, #36]	@ 0x24
 800c23e:	1981      	adds	r1, r0, r6
 800c240:	f10e 0e08 	add.w	lr, lr, #8
 800c244:	3208      	adds	r2, #8
 800c246:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c248:	9107      	str	r1, [sp, #28]
 800c24a:	4604      	mov	r4, r0
 800c24c:	4601      	mov	r1, r0
 800c24e:	9304      	str	r3, [sp, #16]
 800c250:	f100 030c 	add.w	r3, r0, #12
 800c254:	4474      	add	r4, lr
 800c256:	f04f 0801 	mov.w	r8, #1
 800c25a:	1882      	adds	r2, r0, r2
 800c25c:	4461      	add	r1, ip
 800c25e:	9305      	str	r3, [sp, #20]
 800c260:	464b      	mov	r3, r9
 800c262:	940a      	str	r4, [sp, #40]	@ 0x28
 800c264:	46c1      	mov	r9, r8
 800c266:	9208      	str	r2, [sp, #32]
 800c268:	46d8      	mov	r8, fp
 800c26a:	9106      	str	r1, [sp, #24]
 800c26c:	f04f 0e00 	mov.w	lr, #0
 800c270:	469b      	mov	fp, r3
 800c272:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c274:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c276:	449e      	add	lr, r3
 800c278:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800c27c:	441a      	add	r2, r3
 800c27e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c280:	441a      	add	r2, r3
 800c282:	18d4      	adds	r4, r2, r3
 800c284:	18e5      	adds	r5, r4, r3
 800c286:	18ee      	adds	r6, r5, r3
 800c288:	18f7      	adds	r7, r6, r3
 800c28a:	eb07 0c03 	add.w	ip, r7, r3
 800c28e:	920d      	str	r2, [sp, #52]	@ 0x34
 800c290:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800c294:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800c298:	910c      	str	r1, [sp, #48]	@ 0x30
 800c29a:	4419      	add	r1, r3
 800c29c:	9103      	str	r1, [sp, #12]
 800c29e:	4419      	add	r1, r3
 800c2a0:	18ca      	adds	r2, r1, r3
 800c2a2:	9202      	str	r2, [sp, #8]
 800c2a4:	441a      	add	r2, r3
 800c2a6:	18d0      	adds	r0, r2, r3
 800c2a8:	ed92 ea01 	vldr	s28, [r2, #4]
 800c2ac:	9a02      	ldr	r2, [sp, #8]
 800c2ae:	edd4 7a00 	vldr	s15, [r4]
 800c2b2:	edd2 da01 	vldr	s27, [r2, #4]
 800c2b6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c2b8:	ed91 da01 	vldr	s26, [r1, #4]
 800c2bc:	ed92 ca01 	vldr	s24, [r2, #4]
 800c2c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2c2:	9903      	ldr	r1, [sp, #12]
 800c2c4:	edcd 7a03 	vstr	s15, [sp, #12]
 800c2c8:	edd2 7a00 	vldr	s15, [r2]
 800c2cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2ce:	edcd 7a02 	vstr	s15, [sp, #8]
 800c2d2:	edd2 7a00 	vldr	s15, [r2]
 800c2d6:	edd0 ea01 	vldr	s29, [r0, #4]
 800c2da:	edd1 ca01 	vldr	s25, [r1, #4]
 800c2de:	eddc ba00 	vldr	s23, [ip]
 800c2e2:	edd7 aa00 	vldr	s21, [r7]
 800c2e6:	ed96 aa00 	vldr	s20, [r6]
 800c2ea:	edd5 9a00 	vldr	s19, [r5]
 800c2ee:	edcd 7a01 	vstr	s15, [sp, #4]
 800c2f2:	4403      	add	r3, r0
 800c2f4:	ed93 fa01 	vldr	s30, [r3, #4]
 800c2f8:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800c2fc:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800c300:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c304:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800c308:	46cc      	mov	ip, r9
 800c30a:	e001      	b.n	800c310 <arm_radix8_butterfly_f32+0x2fc>
 800c30c:	3f3504f3 	.word	0x3f3504f3
 800c310:	ed91 6a00 	vldr	s12, [r1]
 800c314:	ed93 5a00 	vldr	s10, [r3]
 800c318:	edd0 fa00 	vldr	s31, [r0]
 800c31c:	edd4 7a00 	vldr	s15, [r4]
 800c320:	ed95 7a00 	vldr	s14, [r5]
 800c324:	ed56 3a01 	vldr	s7, [r6, #-4]
 800c328:	ed17 3a01 	vldr	s6, [r7, #-4]
 800c32c:	ed92 2a00 	vldr	s4, [r2]
 800c330:	ed96 0a00 	vldr	s0, [r6]
 800c334:	ee33 8a85 	vadd.f32	s16, s7, s10
 800c338:	ee32 1a06 	vadd.f32	s2, s4, s12
 800c33c:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800c340:	ee77 4a87 	vadd.f32	s9, s15, s14
 800c344:	ee78 1a04 	vadd.f32	s3, s16, s8
 800c348:	ee71 6a24 	vadd.f32	s13, s2, s9
 800c34c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800c350:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800c354:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c358:	ed06 6a01 	vstr	s12, [r6, #-4]
 800c35c:	edd4 8a01 	vldr	s17, [r4, #4]
 800c360:	ed92 9a01 	vldr	s18, [r2, #4]
 800c364:	edd7 0a00 	vldr	s1, [r7]
 800c368:	edd1 2a01 	vldr	s5, [r1, #4]
 800c36c:	ed95 7a01 	vldr	s14, [r5, #4]
 800c370:	ed93 6a01 	vldr	s12, [r3, #4]
 800c374:	edd0 5a01 	vldr	s11, [r0, #4]
 800c378:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800c37c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800c380:	ee39 5a62 	vsub.f32	s10, s18, s5
 800c384:	ee78 fac7 	vsub.f32	s31, s17, s14
 800c388:	ee38 4a44 	vsub.f32	s8, s16, s8
 800c38c:	ee38 7a87 	vadd.f32	s14, s17, s14
 800c390:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800c394:	ee79 2a22 	vadd.f32	s5, s18, s5
 800c398:	ee32 9a27 	vadd.f32	s18, s4, s15
 800c39c:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c3a0:	ee30 2a06 	vadd.f32	s4, s0, s12
 800c3a4:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800c3a8:	ee71 4a64 	vsub.f32	s9, s2, s9
 800c3ac:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800c3b0:	ee32 1a08 	vadd.f32	s2, s4, s16
 800c3b4:	ee72 fa87 	vadd.f32	s31, s5, s14
 800c3b8:	ee32 2a48 	vsub.f32	s4, s4, s16
 800c3bc:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800c3c0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800c3c4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800c3c8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800c3cc:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800c3d0:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800c3d4:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800c3d8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800c3dc:	ee30 6a46 	vsub.f32	s12, s0, s12
 800c3e0:	ee74 0a22 	vadd.f32	s1, s8, s5
 800c3e4:	ee36 0a28 	vadd.f32	s0, s12, s17
 800c3e8:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c3ec:	ee36 6a68 	vsub.f32	s12, s12, s17
 800c3f0:	ee32 4a64 	vsub.f32	s8, s4, s9
 800c3f4:	ee73 8a09 	vadd.f32	s17, s6, s18
 800c3f8:	ee74 4a82 	vadd.f32	s9, s9, s4
 800c3fc:	ee33 9a49 	vsub.f32	s18, s6, s18
 800c400:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800c404:	ee35 3a85 	vadd.f32	s6, s11, s10
 800c408:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800c40c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800c410:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800c414:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800c418:	ee30 7a68 	vsub.f32	s14, s0, s17
 800c41c:	ee35 8a03 	vadd.f32	s16, s10, s6
 800c420:	ee38 0a80 	vadd.f32	s0, s17, s0
 800c424:	ee73 3a82 	vadd.f32	s7, s7, s4
 800c428:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800c42c:	ed9d 2a01 	vldr	s4, [sp, #4]
 800c430:	eddd 1a02 	vldr	s3, [sp, #8]
 800c434:	ee35 5a43 	vsub.f32	s10, s10, s6
 800c438:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800c43c:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800c440:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800c444:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c448:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800c44c:	ee76 5a49 	vsub.f32	s11, s12, s18
 800c450:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800c454:	ee39 6a06 	vadd.f32	s12, s18, s12
 800c458:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800c45c:	ee21 4a84 	vmul.f32	s8, s3, s8
 800c460:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800c464:	ee22 7a07 	vmul.f32	s14, s4, s14
 800c468:	ee22 2a08 	vmul.f32	s4, s4, s16
 800c46c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800c470:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800c474:	ee31 1a09 	vadd.f32	s2, s2, s18
 800c478:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800c47c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800c480:	ee74 0a60 	vsub.f32	s1, s8, s1
 800c484:	ee37 7a48 	vsub.f32	s14, s14, s16
 800c488:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800c48c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800c490:	ee72 1a21 	vadd.f32	s3, s4, s3
 800c494:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800c498:	ee38 2a89 	vadd.f32	s4, s17, s18
 800c49c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800c4a0:	ee38 8a04 	vadd.f32	s16, s16, s8
 800c4a4:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800c4a8:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800c4ac:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800c4b0:	eddd 5a03 	vldr	s11, [sp, #12]
 800c4b4:	edc6 fa00 	vstr	s31, [r6]
 800c4b8:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800c4bc:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800c4c0:	ee30 0a45 	vsub.f32	s0, s0, s10
 800c4c4:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800c4c8:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800c4cc:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800c4d0:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800c4d4:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800c4d8:	ee25 6a86 	vmul.f32	s12, s11, s12
 800c4dc:	ee74 4a89 	vadd.f32	s9, s9, s18
 800c4e0:	ee34 3a43 	vsub.f32	s6, s8, s6
 800c4e4:	ee78 8a85 	vadd.f32	s17, s17, s10
 800c4e8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800c4ec:	44c4      	add	ip, r8
 800c4ee:	45e3      	cmp	fp, ip
 800c4f0:	edc3 3a00 	vstr	s7, [r3]
 800c4f4:	edc3 6a01 	vstr	s13, [r3, #4]
 800c4f8:	4456      	add	r6, sl
 800c4fa:	ed07 1a01 	vstr	s2, [r7, #-4]
 800c4fe:	edc7 0a00 	vstr	s1, [r7]
 800c502:	4453      	add	r3, sl
 800c504:	ed80 2a00 	vstr	s4, [r0]
 800c508:	edc0 2a01 	vstr	s5, [r0, #4]
 800c50c:	4457      	add	r7, sl
 800c50e:	edc2 1a00 	vstr	s3, [r2]
 800c512:	ed82 7a01 	vstr	s14, [r2, #4]
 800c516:	4450      	add	r0, sl
 800c518:	ed85 8a00 	vstr	s16, [r5]
 800c51c:	ed85 0a01 	vstr	s0, [r5, #4]
 800c520:	4452      	add	r2, sl
 800c522:	edc1 4a00 	vstr	s9, [r1]
 800c526:	4455      	add	r5, sl
 800c528:	ed81 3a01 	vstr	s6, [r1, #4]
 800c52c:	edc4 8a00 	vstr	s17, [r4]
 800c530:	ed84 6a01 	vstr	s12, [r4, #4]
 800c534:	4451      	add	r1, sl
 800c536:	4454      	add	r4, sl
 800c538:	f63f aeea 	bhi.w	800c310 <arm_radix8_butterfly_f32+0x2fc>
 800c53c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c53e:	3308      	adds	r3, #8
 800c540:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c542:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c544:	3308      	adds	r3, #8
 800c546:	930a      	str	r3, [sp, #40]	@ 0x28
 800c548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c54a:	3308      	adds	r3, #8
 800c54c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c54e:	9b08      	ldr	r3, [sp, #32]
 800c550:	3308      	adds	r3, #8
 800c552:	9308      	str	r3, [sp, #32]
 800c554:	9b07      	ldr	r3, [sp, #28]
 800c556:	3308      	adds	r3, #8
 800c558:	9307      	str	r3, [sp, #28]
 800c55a:	9b06      	ldr	r3, [sp, #24]
 800c55c:	3308      	adds	r3, #8
 800c55e:	9306      	str	r3, [sp, #24]
 800c560:	9b05      	ldr	r3, [sp, #20]
 800c562:	3308      	adds	r3, #8
 800c564:	9305      	str	r3, [sp, #20]
 800c566:	9b04      	ldr	r3, [sp, #16]
 800c568:	3308      	adds	r3, #8
 800c56a:	9304      	str	r3, [sp, #16]
 800c56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c56e:	f109 0901 	add.w	r9, r9, #1
 800c572:	454b      	cmp	r3, r9
 800c574:	f47f ae7d 	bne.w	800c272 <arm_radix8_butterfly_f32+0x25e>
 800c578:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c57a:	00db      	lsls	r3, r3, #3
 800c57c:	b29b      	uxth	r3, r3
 800c57e:	46d9      	mov	r9, fp
 800c580:	9310      	str	r3, [sp, #64]	@ 0x40
 800c582:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800c586:	e554      	b.n	800c032 <arm_radix8_butterfly_f32+0x1e>
 800c588:	b015      	add	sp, #84	@ 0x54
 800c58a:	ecbd 8b10 	vpop	{d8-d15}
 800c58e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c592:	bf00      	nop

0800c594 <memset>:
 800c594:	4402      	add	r2, r0
 800c596:	4603      	mov	r3, r0
 800c598:	4293      	cmp	r3, r2
 800c59a:	d100      	bne.n	800c59e <memset+0xa>
 800c59c:	4770      	bx	lr
 800c59e:	f803 1b01 	strb.w	r1, [r3], #1
 800c5a2:	e7f9      	b.n	800c598 <memset+0x4>

0800c5a4 <__libc_init_array>:
 800c5a4:	b570      	push	{r4, r5, r6, lr}
 800c5a6:	4d0d      	ldr	r5, [pc, #52]	@ (800c5dc <__libc_init_array+0x38>)
 800c5a8:	4c0d      	ldr	r4, [pc, #52]	@ (800c5e0 <__libc_init_array+0x3c>)
 800c5aa:	1b64      	subs	r4, r4, r5
 800c5ac:	10a4      	asrs	r4, r4, #2
 800c5ae:	2600      	movs	r6, #0
 800c5b0:	42a6      	cmp	r6, r4
 800c5b2:	d109      	bne.n	800c5c8 <__libc_init_array+0x24>
 800c5b4:	4d0b      	ldr	r5, [pc, #44]	@ (800c5e4 <__libc_init_array+0x40>)
 800c5b6:	4c0c      	ldr	r4, [pc, #48]	@ (800c5e8 <__libc_init_array+0x44>)
 800c5b8:	f000 f826 	bl	800c608 <_init>
 800c5bc:	1b64      	subs	r4, r4, r5
 800c5be:	10a4      	asrs	r4, r4, #2
 800c5c0:	2600      	movs	r6, #0
 800c5c2:	42a6      	cmp	r6, r4
 800c5c4:	d105      	bne.n	800c5d2 <__libc_init_array+0x2e>
 800c5c6:	bd70      	pop	{r4, r5, r6, pc}
 800c5c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c5cc:	4798      	blx	r3
 800c5ce:	3601      	adds	r6, #1
 800c5d0:	e7ee      	b.n	800c5b0 <__libc_init_array+0xc>
 800c5d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c5d6:	4798      	blx	r3
 800c5d8:	3601      	adds	r6, #1
 800c5da:	e7f2      	b.n	800c5c2 <__libc_init_array+0x1e>
 800c5dc:	080970ac 	.word	0x080970ac
 800c5e0:	080970ac 	.word	0x080970ac
 800c5e4:	080970ac 	.word	0x080970ac
 800c5e8:	080970b0 	.word	0x080970b0

0800c5ec <memcpy>:
 800c5ec:	440a      	add	r2, r1
 800c5ee:	4291      	cmp	r1, r2
 800c5f0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c5f4:	d100      	bne.n	800c5f8 <memcpy+0xc>
 800c5f6:	4770      	bx	lr
 800c5f8:	b510      	push	{r4, lr}
 800c5fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c602:	4291      	cmp	r1, r2
 800c604:	d1f9      	bne.n	800c5fa <memcpy+0xe>
 800c606:	bd10      	pop	{r4, pc}

0800c608 <_init>:
 800c608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c60a:	bf00      	nop
 800c60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c60e:	bc08      	pop	{r3}
 800c610:	469e      	mov	lr, r3
 800c612:	4770      	bx	lr

0800c614 <_fini>:
 800c614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c616:	bf00      	nop
 800c618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c61a:	bc08      	pop	{r3}
 800c61c:	469e      	mov	lr, r3
 800c61e:	4770      	bx	lr
