
SelfDriving_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b828  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000070c  0810bac8  0810bac8  0001bac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0810c1d4  0810c1d4  0001c1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0810c1d8  0810c1d8  0001c1d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000028c  10000000  0810c1dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000290  1000028c  0810c468  0002028c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  1000051c  0810c468  0002051c  2**0
                  ALLOC
  8 .openamp_section 0000008c  38000000  0810c468  00030000  2**2
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00036748  00000000  00000000  000202bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000065d4  00000000  00000000  00056a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001568  00000000  00000000  0005cfd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001318  00000000  00000000  0005e540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000410ed  00000000  00000000  0005f858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002201b  00000000  00000000  000a0945  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001858e1  00000000  00000000  000c2960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00248241  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006a60  00000000  00000000  00248294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	1000028c 	.word	0x1000028c
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810bab0 	.word	0x0810bab0

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000290 	.word	0x10000290
 81002dc:	0810bab0 	.word	0x0810bab0

081002e0 <strcmp>:
 81002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 81002e8:	2a01      	cmp	r2, #1
 81002ea:	bf28      	it	cs
 81002ec:	429a      	cmpcs	r2, r3
 81002ee:	d0f7      	beq.n	81002e0 <strcmp>
 81002f0:	1ad0      	subs	r0, r2, r3
 81002f2:	4770      	bx	lr

081002f4 <strlen>:
 81002f4:	4603      	mov	r3, r0
 81002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002fa:	2a00      	cmp	r2, #0
 81002fc:	d1fb      	bne.n	81002f6 <strlen+0x2>
 81002fe:	1a18      	subs	r0, r3, r0
 8100300:	3801      	subs	r0, #1
 8100302:	4770      	bx	lr
	...

08100310 <memchr>:
 8100310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8100314:	2a10      	cmp	r2, #16
 8100316:	db2b      	blt.n	8100370 <memchr+0x60>
 8100318:	f010 0f07 	tst.w	r0, #7
 810031c:	d008      	beq.n	8100330 <memchr+0x20>
 810031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100322:	3a01      	subs	r2, #1
 8100324:	428b      	cmp	r3, r1
 8100326:	d02d      	beq.n	8100384 <memchr+0x74>
 8100328:	f010 0f07 	tst.w	r0, #7
 810032c:	b342      	cbz	r2, 8100380 <memchr+0x70>
 810032e:	d1f6      	bne.n	810031e <memchr+0xe>
 8100330:	b4f0      	push	{r4, r5, r6, r7}
 8100332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810033a:	f022 0407 	bic.w	r4, r2, #7
 810033e:	f07f 0700 	mvns.w	r7, #0
 8100342:	2300      	movs	r3, #0
 8100344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100348:	3c08      	subs	r4, #8
 810034a:	ea85 0501 	eor.w	r5, r5, r1
 810034e:	ea86 0601 	eor.w	r6, r6, r1
 8100352:	fa85 f547 	uadd8	r5, r5, r7
 8100356:	faa3 f587 	sel	r5, r3, r7
 810035a:	fa86 f647 	uadd8	r6, r6, r7
 810035e:	faa5 f687 	sel	r6, r5, r7
 8100362:	b98e      	cbnz	r6, 8100388 <memchr+0x78>
 8100364:	d1ee      	bne.n	8100344 <memchr+0x34>
 8100366:	bcf0      	pop	{r4, r5, r6, r7}
 8100368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810036c:	f002 0207 	and.w	r2, r2, #7
 8100370:	b132      	cbz	r2, 8100380 <memchr+0x70>
 8100372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100376:	3a01      	subs	r2, #1
 8100378:	ea83 0301 	eor.w	r3, r3, r1
 810037c:	b113      	cbz	r3, 8100384 <memchr+0x74>
 810037e:	d1f8      	bne.n	8100372 <memchr+0x62>
 8100380:	2000      	movs	r0, #0
 8100382:	4770      	bx	lr
 8100384:	3801      	subs	r0, #1
 8100386:	4770      	bx	lr
 8100388:	2d00      	cmp	r5, #0
 810038a:	bf06      	itte	eq
 810038c:	4635      	moveq	r5, r6
 810038e:	3803      	subeq	r0, #3
 8100390:	3807      	subne	r0, #7
 8100392:	f015 0f01 	tst.w	r5, #1
 8100396:	d107      	bne.n	81003a8 <memchr+0x98>
 8100398:	3001      	adds	r0, #1
 810039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810039e:	bf02      	ittt	eq
 81003a0:	3001      	addeq	r0, #1
 81003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 81003a6:	3001      	addeq	r0, #1
 81003a8:	bcf0      	pop	{r4, r5, r6, r7}
 81003aa:	3801      	subs	r0, #1
 81003ac:	4770      	bx	lr
 81003ae:	bf00      	nop

081003b0 <__aeabi_drsub>:
 81003b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 81003b4:	e002      	b.n	81003bc <__adddf3>
 81003b6:	bf00      	nop

081003b8 <__aeabi_dsub>:
 81003b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

081003bc <__adddf3>:
 81003bc:	b530      	push	{r4, r5, lr}
 81003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003c6:	ea94 0f05 	teq	r4, r5
 81003ca:	bf08      	it	eq
 81003cc:	ea90 0f02 	teqeq	r0, r2
 81003d0:	bf1f      	itttt	ne
 81003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003e2:	f000 80e2 	beq.w	81005aa <__adddf3+0x1ee>
 81003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ee:	bfb8      	it	lt
 81003f0:	426d      	neglt	r5, r5
 81003f2:	dd0c      	ble.n	810040e <__adddf3+0x52>
 81003f4:	442c      	add	r4, r5
 81003f6:	ea80 0202 	eor.w	r2, r0, r2
 81003fa:	ea81 0303 	eor.w	r3, r1, r3
 81003fe:	ea82 0000 	eor.w	r0, r2, r0
 8100402:	ea83 0101 	eor.w	r1, r3, r1
 8100406:	ea80 0202 	eor.w	r2, r0, r2
 810040a:	ea81 0303 	eor.w	r3, r1, r3
 810040e:	2d36      	cmp	r5, #54	; 0x36
 8100410:	bf88      	it	hi
 8100412:	bd30      	pophi	{r4, r5, pc}
 8100414:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810041c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100424:	d002      	beq.n	810042c <__adddf3+0x70>
 8100426:	4240      	negs	r0, r0
 8100428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810042c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100438:	d002      	beq.n	8100440 <__adddf3+0x84>
 810043a:	4252      	negs	r2, r2
 810043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100440:	ea94 0f05 	teq	r4, r5
 8100444:	f000 80a7 	beq.w	8100596 <__adddf3+0x1da>
 8100448:	f1a4 0401 	sub.w	r4, r4, #1
 810044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100450:	db0d      	blt.n	810046e <__adddf3+0xb2>
 8100452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100456:	fa22 f205 	lsr.w	r2, r2, r5
 810045a:	1880      	adds	r0, r0, r2
 810045c:	f141 0100 	adc.w	r1, r1, #0
 8100460:	fa03 f20e 	lsl.w	r2, r3, lr
 8100464:	1880      	adds	r0, r0, r2
 8100466:	fa43 f305 	asr.w	r3, r3, r5
 810046a:	4159      	adcs	r1, r3
 810046c:	e00e      	b.n	810048c <__adddf3+0xd0>
 810046e:	f1a5 0520 	sub.w	r5, r5, #32
 8100472:	f10e 0e20 	add.w	lr, lr, #32
 8100476:	2a01      	cmp	r2, #1
 8100478:	fa03 fc0e 	lsl.w	ip, r3, lr
 810047c:	bf28      	it	cs
 810047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100482:	fa43 f305 	asr.w	r3, r3, r5
 8100486:	18c0      	adds	r0, r0, r3
 8100488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810048c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100490:	d507      	bpl.n	81004a2 <__adddf3+0xe6>
 8100492:	f04f 0e00 	mov.w	lr, #0
 8100496:	f1dc 0c00 	rsbs	ip, ip, #0
 810049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810049e:	eb6e 0101 	sbc.w	r1, lr, r1
 81004a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 81004a6:	d31b      	bcc.n	81004e0 <__adddf3+0x124>
 81004a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 81004ac:	d30c      	bcc.n	81004c8 <__adddf3+0x10c>
 81004ae:	0849      	lsrs	r1, r1, #1
 81004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 81004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81004b8:	f104 0401 	add.w	r4, r4, #1
 81004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004c4:	f080 809a 	bcs.w	81005fc <__adddf3+0x240>
 81004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004cc:	bf08      	it	eq
 81004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004d2:	f150 0000 	adcs.w	r0, r0, #0
 81004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004da:	ea41 0105 	orr.w	r1, r1, r5
 81004de:	bd30      	pop	{r4, r5, pc}
 81004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004e4:	4140      	adcs	r0, r0
 81004e6:	eb41 0101 	adc.w	r1, r1, r1
 81004ea:	3c01      	subs	r4, #1
 81004ec:	bf28      	it	cs
 81004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004f2:	d2e9      	bcs.n	81004c8 <__adddf3+0x10c>
 81004f4:	f091 0f00 	teq	r1, #0
 81004f8:	bf04      	itt	eq
 81004fa:	4601      	moveq	r1, r0
 81004fc:	2000      	moveq	r0, #0
 81004fe:	fab1 f381 	clz	r3, r1
 8100502:	bf08      	it	eq
 8100504:	3320      	addeq	r3, #32
 8100506:	f1a3 030b 	sub.w	r3, r3, #11
 810050a:	f1b3 0220 	subs.w	r2, r3, #32
 810050e:	da0c      	bge.n	810052a <__adddf3+0x16e>
 8100510:	320c      	adds	r2, #12
 8100512:	dd08      	ble.n	8100526 <__adddf3+0x16a>
 8100514:	f102 0c14 	add.w	ip, r2, #20
 8100518:	f1c2 020c 	rsb	r2, r2, #12
 810051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8100520:	fa21 f102 	lsr.w	r1, r1, r2
 8100524:	e00c      	b.n	8100540 <__adddf3+0x184>
 8100526:	f102 0214 	add.w	r2, r2, #20
 810052a:	bfd8      	it	le
 810052c:	f1c2 0c20 	rsble	ip, r2, #32
 8100530:	fa01 f102 	lsl.w	r1, r1, r2
 8100534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100538:	bfdc      	itt	le
 810053a:	ea41 010c 	orrle.w	r1, r1, ip
 810053e:	4090      	lslle	r0, r2
 8100540:	1ae4      	subs	r4, r4, r3
 8100542:	bfa2      	ittt	ge
 8100544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100548:	4329      	orrge	r1, r5
 810054a:	bd30      	popge	{r4, r5, pc}
 810054c:	ea6f 0404 	mvn.w	r4, r4
 8100550:	3c1f      	subs	r4, #31
 8100552:	da1c      	bge.n	810058e <__adddf3+0x1d2>
 8100554:	340c      	adds	r4, #12
 8100556:	dc0e      	bgt.n	8100576 <__adddf3+0x1ba>
 8100558:	f104 0414 	add.w	r4, r4, #20
 810055c:	f1c4 0220 	rsb	r2, r4, #32
 8100560:	fa20 f004 	lsr.w	r0, r0, r4
 8100564:	fa01 f302 	lsl.w	r3, r1, r2
 8100568:	ea40 0003 	orr.w	r0, r0, r3
 810056c:	fa21 f304 	lsr.w	r3, r1, r4
 8100570:	ea45 0103 	orr.w	r1, r5, r3
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f1c4 040c 	rsb	r4, r4, #12
 810057a:	f1c4 0220 	rsb	r2, r4, #32
 810057e:	fa20 f002 	lsr.w	r0, r0, r2
 8100582:	fa01 f304 	lsl.w	r3, r1, r4
 8100586:	ea40 0003 	orr.w	r0, r0, r3
 810058a:	4629      	mov	r1, r5
 810058c:	bd30      	pop	{r4, r5, pc}
 810058e:	fa21 f004 	lsr.w	r0, r1, r4
 8100592:	4629      	mov	r1, r5
 8100594:	bd30      	pop	{r4, r5, pc}
 8100596:	f094 0f00 	teq	r4, #0
 810059a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810059e:	bf06      	itte	eq
 81005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 81005a4:	3401      	addeq	r4, #1
 81005a6:	3d01      	subne	r5, #1
 81005a8:	e74e      	b.n	8100448 <__adddf3+0x8c>
 81005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ae:	bf18      	it	ne
 81005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81005b4:	d029      	beq.n	810060a <__adddf3+0x24e>
 81005b6:	ea94 0f05 	teq	r4, r5
 81005ba:	bf08      	it	eq
 81005bc:	ea90 0f02 	teqeq	r0, r2
 81005c0:	d005      	beq.n	81005ce <__adddf3+0x212>
 81005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005c6:	bf04      	itt	eq
 81005c8:	4619      	moveq	r1, r3
 81005ca:	4610      	moveq	r0, r2
 81005cc:	bd30      	pop	{r4, r5, pc}
 81005ce:	ea91 0f03 	teq	r1, r3
 81005d2:	bf1e      	ittt	ne
 81005d4:	2100      	movne	r1, #0
 81005d6:	2000      	movne	r0, #0
 81005d8:	bd30      	popne	{r4, r5, pc}
 81005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005de:	d105      	bne.n	81005ec <__adddf3+0x230>
 81005e0:	0040      	lsls	r0, r0, #1
 81005e2:	4149      	adcs	r1, r1
 81005e4:	bf28      	it	cs
 81005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ea:	bd30      	pop	{r4, r5, pc}
 81005ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005f0:	bf3c      	itt	cc
 81005f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005f6:	bd30      	popcc	{r4, r5, pc}
 81005f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8100600:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8100604:	f04f 0000 	mov.w	r0, #0
 8100608:	bd30      	pop	{r4, r5, pc}
 810060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810060e:	bf1a      	itte	ne
 8100610:	4619      	movne	r1, r3
 8100612:	4610      	movne	r0, r2
 8100614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100618:	bf1c      	itt	ne
 810061a:	460b      	movne	r3, r1
 810061c:	4602      	movne	r2, r0
 810061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100622:	bf06      	itte	eq
 8100624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100628:	ea91 0f03 	teqeq	r1, r3
 810062c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100630:	bd30      	pop	{r4, r5, pc}
 8100632:	bf00      	nop

08100634 <__aeabi_ui2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f04f 0500 	mov.w	r5, #0
 810064c:	f04f 0100 	mov.w	r1, #0
 8100650:	e750      	b.n	81004f4 <__adddf3+0x138>
 8100652:	bf00      	nop

08100654 <__aeabi_i2d>:
 8100654:	f090 0f00 	teq	r0, #0
 8100658:	bf04      	itt	eq
 810065a:	2100      	moveq	r1, #0
 810065c:	4770      	bxeq	lr
 810065e:	b530      	push	{r4, r5, lr}
 8100660:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100664:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100668:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810066c:	bf48      	it	mi
 810066e:	4240      	negmi	r0, r0
 8100670:	f04f 0100 	mov.w	r1, #0
 8100674:	e73e      	b.n	81004f4 <__adddf3+0x138>
 8100676:	bf00      	nop

08100678 <__aeabi_f2d>:
 8100678:	0042      	lsls	r2, r0, #1
 810067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100686:	bf1f      	itttt	ne
 8100688:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810068c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100690:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100694:	4770      	bxne	lr
 8100696:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810069a:	bf08      	it	eq
 810069c:	4770      	bxeq	lr
 810069e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 81006a2:	bf04      	itt	eq
 81006a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 81006a8:	4770      	bxeq	lr
 81006aa:	b530      	push	{r4, r5, lr}
 81006ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 81006b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 81006b8:	e71c      	b.n	81004f4 <__adddf3+0x138>
 81006ba:	bf00      	nop

081006bc <__aeabi_ul2d>:
 81006bc:	ea50 0201 	orrs.w	r2, r0, r1
 81006c0:	bf08      	it	eq
 81006c2:	4770      	bxeq	lr
 81006c4:	b530      	push	{r4, r5, lr}
 81006c6:	f04f 0500 	mov.w	r5, #0
 81006ca:	e00a      	b.n	81006e2 <__aeabi_l2d+0x16>

081006cc <__aeabi_l2d>:
 81006cc:	ea50 0201 	orrs.w	r2, r0, r1
 81006d0:	bf08      	it	eq
 81006d2:	4770      	bxeq	lr
 81006d4:	b530      	push	{r4, r5, lr}
 81006d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006da:	d502      	bpl.n	81006e2 <__aeabi_l2d+0x16>
 81006dc:	4240      	negs	r0, r0
 81006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ee:	f43f aed8 	beq.w	81004a2 <__adddf3+0xe6>
 81006f2:	f04f 0203 	mov.w	r2, #3
 81006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006fa:	bf18      	it	ne
 81006fc:	3203      	addne	r2, #3
 81006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100702:	bf18      	it	ne
 8100704:	3203      	addne	r2, #3
 8100706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 810070a:	f1c2 0320 	rsb	r3, r2, #32
 810070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8100712:	fa20 f002 	lsr.w	r0, r0, r2
 8100716:	fa01 fe03 	lsl.w	lr, r1, r3
 810071a:	ea40 000e 	orr.w	r0, r0, lr
 810071e:	fa21 f102 	lsr.w	r1, r1, r2
 8100722:	4414      	add	r4, r2
 8100724:	e6bd      	b.n	81004a2 <__adddf3+0xe6>
 8100726:	bf00      	nop

08100728 <__aeabi_dmul>:
 8100728:	b570      	push	{r4, r5, r6, lr}
 810072a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810072e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100736:	bf1d      	ittte	ne
 8100738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810073c:	ea94 0f0c 	teqne	r4, ip
 8100740:	ea95 0f0c 	teqne	r5, ip
 8100744:	f000 f8de 	bleq	8100904 <__aeabi_dmul+0x1dc>
 8100748:	442c      	add	r4, r5
 810074a:	ea81 0603 	eor.w	r6, r1, r3
 810074e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100752:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100756:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810075a:	bf18      	it	ne
 810075c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100760:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100764:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100768:	d038      	beq.n	81007dc <__aeabi_dmul+0xb4>
 810076a:	fba0 ce02 	umull	ip, lr, r0, r2
 810076e:	f04f 0500 	mov.w	r5, #0
 8100772:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100776:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810077a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810077e:	f04f 0600 	mov.w	r6, #0
 8100782:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100786:	f09c 0f00 	teq	ip, #0
 810078a:	bf18      	it	ne
 810078c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100790:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100794:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100798:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810079c:	d204      	bcs.n	81007a8 <__aeabi_dmul+0x80>
 810079e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81007a2:	416d      	adcs	r5, r5
 81007a4:	eb46 0606 	adc.w	r6, r6, r6
 81007a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81007ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81007b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81007b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81007b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81007bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007c0:	bf88      	it	hi
 81007c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007c6:	d81e      	bhi.n	8100806 <__aeabi_dmul+0xde>
 81007c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007cc:	bf08      	it	eq
 81007ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007d2:	f150 0000 	adcs.w	r0, r0, #0
 81007d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007da:	bd70      	pop	{r4, r5, r6, pc}
 81007dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007e0:	ea46 0101 	orr.w	r1, r6, r1
 81007e4:	ea40 0002 	orr.w	r0, r0, r2
 81007e8:	ea81 0103 	eor.w	r1, r1, r3
 81007ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007f0:	bfc2      	ittt	gt
 81007f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007fa:	bd70      	popgt	{r4, r5, r6, pc}
 81007fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100800:	f04f 0e00 	mov.w	lr, #0
 8100804:	3c01      	subs	r4, #1
 8100806:	f300 80ab 	bgt.w	8100960 <__aeabi_dmul+0x238>
 810080a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 810080e:	bfde      	ittt	le
 8100810:	2000      	movle	r0, #0
 8100812:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8100816:	bd70      	pople	{r4, r5, r6, pc}
 8100818:	f1c4 0400 	rsb	r4, r4, #0
 810081c:	3c20      	subs	r4, #32
 810081e:	da35      	bge.n	810088c <__aeabi_dmul+0x164>
 8100820:	340c      	adds	r4, #12
 8100822:	dc1b      	bgt.n	810085c <__aeabi_dmul+0x134>
 8100824:	f104 0414 	add.w	r4, r4, #20
 8100828:	f1c4 0520 	rsb	r5, r4, #32
 810082c:	fa00 f305 	lsl.w	r3, r0, r5
 8100830:	fa20 f004 	lsr.w	r0, r0, r4
 8100834:	fa01 f205 	lsl.w	r2, r1, r5
 8100838:	ea40 0002 	orr.w	r0, r0, r2
 810083c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100840:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100844:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100848:	fa21 f604 	lsr.w	r6, r1, r4
 810084c:	eb42 0106 	adc.w	r1, r2, r6
 8100850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100854:	bf08      	it	eq
 8100856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810085a:	bd70      	pop	{r4, r5, r6, pc}
 810085c:	f1c4 040c 	rsb	r4, r4, #12
 8100860:	f1c4 0520 	rsb	r5, r4, #32
 8100864:	fa00 f304 	lsl.w	r3, r0, r4
 8100868:	fa20 f005 	lsr.w	r0, r0, r5
 810086c:	fa01 f204 	lsl.w	r2, r1, r4
 8100870:	ea40 0002 	orr.w	r0, r0, r2
 8100874:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100878:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810087c:	f141 0100 	adc.w	r1, r1, #0
 8100880:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100884:	bf08      	it	eq
 8100886:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810088a:	bd70      	pop	{r4, r5, r6, pc}
 810088c:	f1c4 0520 	rsb	r5, r4, #32
 8100890:	fa00 f205 	lsl.w	r2, r0, r5
 8100894:	ea4e 0e02 	orr.w	lr, lr, r2
 8100898:	fa20 f304 	lsr.w	r3, r0, r4
 810089c:	fa01 f205 	lsl.w	r2, r1, r5
 81008a0:	ea43 0302 	orr.w	r3, r3, r2
 81008a4:	fa21 f004 	lsr.w	r0, r1, r4
 81008a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 81008ac:	fa21 f204 	lsr.w	r2, r1, r4
 81008b0:	ea20 0002 	bic.w	r0, r0, r2
 81008b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81008b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81008bc:	bf08      	it	eq
 81008be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008c2:	bd70      	pop	{r4, r5, r6, pc}
 81008c4:	f094 0f00 	teq	r4, #0
 81008c8:	d10f      	bne.n	81008ea <__aeabi_dmul+0x1c2>
 81008ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ce:	0040      	lsls	r0, r0, #1
 81008d0:	eb41 0101 	adc.w	r1, r1, r1
 81008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3c01      	subeq	r4, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1a6>
 81008de:	ea41 0106 	orr.w	r1, r1, r6
 81008e2:	f095 0f00 	teq	r5, #0
 81008e6:	bf18      	it	ne
 81008e8:	4770      	bxne	lr
 81008ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ee:	0052      	lsls	r2, r2, #1
 81008f0:	eb43 0303 	adc.w	r3, r3, r3
 81008f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008f8:	bf08      	it	eq
 81008fa:	3d01      	subeq	r5, #1
 81008fc:	d0f7      	beq.n	81008ee <__aeabi_dmul+0x1c6>
 81008fe:	ea43 0306 	orr.w	r3, r3, r6
 8100902:	4770      	bx	lr
 8100904:	ea94 0f0c 	teq	r4, ip
 8100908:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 810090c:	bf18      	it	ne
 810090e:	ea95 0f0c 	teqne	r5, ip
 8100912:	d00c      	beq.n	810092e <__aeabi_dmul+0x206>
 8100914:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100918:	bf18      	it	ne
 810091a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091e:	d1d1      	bne.n	81008c4 <__aeabi_dmul+0x19c>
 8100920:	ea81 0103 	eor.w	r1, r1, r3
 8100924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100928:	f04f 0000 	mov.w	r0, #0
 810092c:	bd70      	pop	{r4, r5, r6, pc}
 810092e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100932:	bf06      	itte	eq
 8100934:	4610      	moveq	r0, r2
 8100936:	4619      	moveq	r1, r3
 8100938:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810093c:	d019      	beq.n	8100972 <__aeabi_dmul+0x24a>
 810093e:	ea94 0f0c 	teq	r4, ip
 8100942:	d102      	bne.n	810094a <__aeabi_dmul+0x222>
 8100944:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100948:	d113      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810094a:	ea95 0f0c 	teq	r5, ip
 810094e:	d105      	bne.n	810095c <__aeabi_dmul+0x234>
 8100950:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100954:	bf1c      	itt	ne
 8100956:	4610      	movne	r0, r2
 8100958:	4619      	movne	r1, r3
 810095a:	d10a      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810095c:	ea81 0103 	eor.w	r1, r1, r3
 8100960:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100964:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100968:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810096c:	f04f 0000 	mov.w	r0, #0
 8100970:	bd70      	pop	{r4, r5, r6, pc}
 8100972:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100976:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810097a:	bd70      	pop	{r4, r5, r6, pc}

0810097c <__aeabi_ddiv>:
 810097c:	b570      	push	{r4, r5, r6, lr}
 810097e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100982:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100986:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810098a:	bf1d      	ittte	ne
 810098c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100990:	ea94 0f0c 	teqne	r4, ip
 8100994:	ea95 0f0c 	teqne	r5, ip
 8100998:	f000 f8a7 	bleq	8100aea <__aeabi_ddiv+0x16e>
 810099c:	eba4 0405 	sub.w	r4, r4, r5
 81009a0:	ea81 0e03 	eor.w	lr, r1, r3
 81009a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81009a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81009ac:	f000 8088 	beq.w	8100ac0 <__aeabi_ddiv+0x144>
 81009b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81009b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 81009b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81009bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009d4:	429d      	cmp	r5, r3
 81009d6:	bf08      	it	eq
 81009d8:	4296      	cmpeq	r6, r2
 81009da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009e2:	d202      	bcs.n	81009ea <__aeabi_ddiv+0x6e>
 81009e4:	085b      	lsrs	r3, r3, #1
 81009e6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ea:	1ab6      	subs	r6, r6, r2
 81009ec:	eb65 0503 	sbc.w	r5, r5, r3
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a06:	bf22      	ittt	cs
 8100a08:	1ab6      	subcs	r6, r6, r2
 8100a0a:	4675      	movcs	r5, lr
 8100a0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8100a10:	085b      	lsrs	r3, r3, #1
 8100a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a1e:	bf22      	ittt	cs
 8100a20:	1ab6      	subcs	r6, r6, r2
 8100a22:	4675      	movcs	r5, lr
 8100a24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a28:	085b      	lsrs	r3, r3, #1
 8100a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a36:	bf22      	ittt	cs
 8100a38:	1ab6      	subcs	r6, r6, r2
 8100a3a:	4675      	movcs	r5, lr
 8100a3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a40:	085b      	lsrs	r3, r3, #1
 8100a42:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a46:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a4e:	bf22      	ittt	cs
 8100a50:	1ab6      	subcs	r6, r6, r2
 8100a52:	4675      	movcs	r5, lr
 8100a54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a58:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a5c:	d018      	beq.n	8100a90 <__aeabi_ddiv+0x114>
 8100a5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a7a:	d1c0      	bne.n	81009fe <__aeabi_ddiv+0x82>
 8100a7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a80:	d10b      	bne.n	8100a9a <__aeabi_ddiv+0x11e>
 8100a82:	ea41 0100 	orr.w	r1, r1, r0
 8100a86:	f04f 0000 	mov.w	r0, #0
 8100a8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a8e:	e7b6      	b.n	81009fe <__aeabi_ddiv+0x82>
 8100a90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a94:	bf04      	itt	eq
 8100a96:	4301      	orreq	r1, r0
 8100a98:	2000      	moveq	r0, #0
 8100a9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a9e:	bf88      	it	hi
 8100aa0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100aa4:	f63f aeaf 	bhi.w	8100806 <__aeabi_dmul+0xde>
 8100aa8:	ebb5 0c03 	subs.w	ip, r5, r3
 8100aac:	bf04      	itt	eq
 8100aae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100ab2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100ab6:	f150 0000 	adcs.w	r0, r0, #0
 8100aba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100abe:	bd70      	pop	{r4, r5, r6, pc}
 8100ac0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100ac4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100ac8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100acc:	bfc2      	ittt	gt
 8100ace:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ad2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ad6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ad8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100adc:	f04f 0e00 	mov.w	lr, #0
 8100ae0:	3c01      	subs	r4, #1
 8100ae2:	e690      	b.n	8100806 <__aeabi_dmul+0xde>
 8100ae4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ae8:	e68d      	b.n	8100806 <__aeabi_dmul+0xde>
 8100aea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100aee:	ea94 0f0c 	teq	r4, ip
 8100af2:	bf08      	it	eq
 8100af4:	ea95 0f0c 	teqeq	r5, ip
 8100af8:	f43f af3b 	beq.w	8100972 <__aeabi_dmul+0x24a>
 8100afc:	ea94 0f0c 	teq	r4, ip
 8100b00:	d10a      	bne.n	8100b18 <__aeabi_ddiv+0x19c>
 8100b02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100b06:	f47f af34 	bne.w	8100972 <__aeabi_dmul+0x24a>
 8100b0a:	ea95 0f0c 	teq	r5, ip
 8100b0e:	f47f af25 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b12:	4610      	mov	r0, r2
 8100b14:	4619      	mov	r1, r3
 8100b16:	e72c      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b18:	ea95 0f0c 	teq	r5, ip
 8100b1c:	d106      	bne.n	8100b2c <__aeabi_ddiv+0x1b0>
 8100b1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b22:	f43f aefd 	beq.w	8100920 <__aeabi_dmul+0x1f8>
 8100b26:	4610      	mov	r0, r2
 8100b28:	4619      	mov	r1, r3
 8100b2a:	e722      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b30:	bf18      	it	ne
 8100b32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b36:	f47f aec5 	bne.w	81008c4 <__aeabi_dmul+0x19c>
 8100b3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b3e:	f47f af0d 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b46:	f47f aeeb 	bne.w	8100920 <__aeabi_dmul+0x1f8>
 8100b4a:	e712      	b.n	8100972 <__aeabi_dmul+0x24a>

08100b4c <__gedf2>:
 8100b4c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b50:	e006      	b.n	8100b60 <__cmpdf2+0x4>
 8100b52:	bf00      	nop

08100b54 <__ledf2>:
 8100b54:	f04f 0c01 	mov.w	ip, #1
 8100b58:	e002      	b.n	8100b60 <__cmpdf2+0x4>
 8100b5a:	bf00      	nop

08100b5c <__cmpdf2>:
 8100b5c:	f04f 0c01 	mov.w	ip, #1
 8100b60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b70:	bf18      	it	ne
 8100b72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b76:	d01b      	beq.n	8100bb0 <__cmpdf2+0x54>
 8100b78:	b001      	add	sp, #4
 8100b7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b7e:	bf0c      	ite	eq
 8100b80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b84:	ea91 0f03 	teqne	r1, r3
 8100b88:	bf02      	ittt	eq
 8100b8a:	ea90 0f02 	teqeq	r0, r2
 8100b8e:	2000      	moveq	r0, #0
 8100b90:	4770      	bxeq	lr
 8100b92:	f110 0f00 	cmn.w	r0, #0
 8100b96:	ea91 0f03 	teq	r1, r3
 8100b9a:	bf58      	it	pl
 8100b9c:	4299      	cmppl	r1, r3
 8100b9e:	bf08      	it	eq
 8100ba0:	4290      	cmpeq	r0, r2
 8100ba2:	bf2c      	ite	cs
 8100ba4:	17d8      	asrcs	r0, r3, #31
 8100ba6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100baa:	f040 0001 	orr.w	r0, r0, #1
 8100bae:	4770      	bx	lr
 8100bb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bb8:	d102      	bne.n	8100bc0 <__cmpdf2+0x64>
 8100bba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100bbe:	d107      	bne.n	8100bd0 <__cmpdf2+0x74>
 8100bc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100bc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bc8:	d1d6      	bne.n	8100b78 <__cmpdf2+0x1c>
 8100bca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bce:	d0d3      	beq.n	8100b78 <__cmpdf2+0x1c>
 8100bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bd4:	4770      	bx	lr
 8100bd6:	bf00      	nop

08100bd8 <__aeabi_cdrcmple>:
 8100bd8:	4684      	mov	ip, r0
 8100bda:	4610      	mov	r0, r2
 8100bdc:	4662      	mov	r2, ip
 8100bde:	468c      	mov	ip, r1
 8100be0:	4619      	mov	r1, r3
 8100be2:	4663      	mov	r3, ip
 8100be4:	e000      	b.n	8100be8 <__aeabi_cdcmpeq>
 8100be6:	bf00      	nop

08100be8 <__aeabi_cdcmpeq>:
 8100be8:	b501      	push	{r0, lr}
 8100bea:	f7ff ffb7 	bl	8100b5c <__cmpdf2>
 8100bee:	2800      	cmp	r0, #0
 8100bf0:	bf48      	it	mi
 8100bf2:	f110 0f00 	cmnmi.w	r0, #0
 8100bf6:	bd01      	pop	{r0, pc}

08100bf8 <__aeabi_dcmpeq>:
 8100bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bfc:	f7ff fff4 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c00:	bf0c      	ite	eq
 8100c02:	2001      	moveq	r0, #1
 8100c04:	2000      	movne	r0, #0
 8100c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c0a:	bf00      	nop

08100c0c <__aeabi_dcmplt>:
 8100c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c10:	f7ff ffea 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c14:	bf34      	ite	cc
 8100c16:	2001      	movcc	r0, #1
 8100c18:	2000      	movcs	r0, #0
 8100c1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c1e:	bf00      	nop

08100c20 <__aeabi_dcmple>:
 8100c20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c24:	f7ff ffe0 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c28:	bf94      	ite	ls
 8100c2a:	2001      	movls	r0, #1
 8100c2c:	2000      	movhi	r0, #0
 8100c2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c32:	bf00      	nop

08100c34 <__aeabi_dcmpge>:
 8100c34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c38:	f7ff ffce 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c3c:	bf94      	ite	ls
 8100c3e:	2001      	movls	r0, #1
 8100c40:	2000      	movhi	r0, #0
 8100c42:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c46:	bf00      	nop

08100c48 <__aeabi_dcmpgt>:
 8100c48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c4c:	f7ff ffc4 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c50:	bf34      	ite	cc
 8100c52:	2001      	movcc	r0, #1
 8100c54:	2000      	movcs	r0, #0
 8100c56:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c5a:	bf00      	nop

08100c5c <__aeabi_dcmpun>:
 8100c5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c64:	d102      	bne.n	8100c6c <__aeabi_dcmpun+0x10>
 8100c66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c6a:	d10a      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c74:	d102      	bne.n	8100c7c <__aeabi_dcmpun+0x20>
 8100c76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c7a:	d102      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c7c:	f04f 0000 	mov.w	r0, #0
 8100c80:	4770      	bx	lr
 8100c82:	f04f 0001 	mov.w	r0, #1
 8100c86:	4770      	bx	lr

08100c88 <__aeabi_d2iz>:
 8100c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c90:	d215      	bcs.n	8100cbe <__aeabi_d2iz+0x36>
 8100c92:	d511      	bpl.n	8100cb8 <__aeabi_d2iz+0x30>
 8100c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c9c:	d912      	bls.n	8100cc4 <__aeabi_d2iz+0x3c>
 8100c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100caa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100cae:	fa23 f002 	lsr.w	r0, r3, r2
 8100cb2:	bf18      	it	ne
 8100cb4:	4240      	negne	r0, r0
 8100cb6:	4770      	bx	lr
 8100cb8:	f04f 0000 	mov.w	r0, #0
 8100cbc:	4770      	bx	lr
 8100cbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cc2:	d105      	bne.n	8100cd0 <__aeabi_d2iz+0x48>
 8100cc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100cc8:	bf08      	it	eq
 8100cca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cce:	4770      	bx	lr
 8100cd0:	f04f 0000 	mov.w	r0, #0
 8100cd4:	4770      	bx	lr
 8100cd6:	bf00      	nop

08100cd8 <__aeabi_d2uiz>:
 8100cd8:	004a      	lsls	r2, r1, #1
 8100cda:	d211      	bcs.n	8100d00 <__aeabi_d2uiz+0x28>
 8100cdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100ce0:	d211      	bcs.n	8100d06 <__aeabi_d2uiz+0x2e>
 8100ce2:	d50d      	bpl.n	8100d00 <__aeabi_d2uiz+0x28>
 8100ce4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100ce8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100cec:	d40e      	bmi.n	8100d0c <__aeabi_d2uiz+0x34>
 8100cee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cfa:	fa23 f002 	lsr.w	r0, r3, r2
 8100cfe:	4770      	bx	lr
 8100d00:	f04f 0000 	mov.w	r0, #0
 8100d04:	4770      	bx	lr
 8100d06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100d0a:	d102      	bne.n	8100d12 <__aeabi_d2uiz+0x3a>
 8100d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8100d10:	4770      	bx	lr
 8100d12:	f04f 0000 	mov.w	r0, #0
 8100d16:	4770      	bx	lr

08100d18 <__aeabi_d2f>:
 8100d18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100d1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d20:	bf24      	itt	cs
 8100d22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d2a:	d90d      	bls.n	8100d48 <__aeabi_d2f+0x30>
 8100d2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d40:	bf08      	it	eq
 8100d42:	f020 0001 	biceq.w	r0, r0, #1
 8100d46:	4770      	bx	lr
 8100d48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d4c:	d121      	bne.n	8100d92 <__aeabi_d2f+0x7a>
 8100d4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d52:	bfbc      	itt	lt
 8100d54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d58:	4770      	bxlt	lr
 8100d5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d62:	f1c2 0218 	rsb	r2, r2, #24
 8100d66:	f1c2 0c20 	rsb	ip, r2, #32
 8100d6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d6e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d72:	bf18      	it	ne
 8100d74:	f040 0001 	orrne.w	r0, r0, #1
 8100d78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d84:	ea40 000c 	orr.w	r0, r0, ip
 8100d88:	fa23 f302 	lsr.w	r3, r3, r2
 8100d8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d90:	e7cc      	b.n	8100d2c <__aeabi_d2f+0x14>
 8100d92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d96:	d107      	bne.n	8100da8 <__aeabi_d2f+0x90>
 8100d98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d9c:	bf1e      	ittt	ne
 8100d9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100da2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100da6:	4770      	bxne	lr
 8100da8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100dac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100db0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100db4:	4770      	bx	lr
 8100db6:	bf00      	nop

08100db8 <__aeabi_d2lz>:
 8100db8:	b538      	push	{r3, r4, r5, lr}
 8100dba:	2200      	movs	r2, #0
 8100dbc:	2300      	movs	r3, #0
 8100dbe:	4604      	mov	r4, r0
 8100dc0:	460d      	mov	r5, r1
 8100dc2:	f7ff ff23 	bl	8100c0c <__aeabi_dcmplt>
 8100dc6:	b928      	cbnz	r0, 8100dd4 <__aeabi_d2lz+0x1c>
 8100dc8:	4620      	mov	r0, r4
 8100dca:	4629      	mov	r1, r5
 8100dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100dd0:	f000 b80a 	b.w	8100de8 <__aeabi_d2ulz>
 8100dd4:	4620      	mov	r0, r4
 8100dd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dda:	f000 f805 	bl	8100de8 <__aeabi_d2ulz>
 8100dde:	4240      	negs	r0, r0
 8100de0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100de4:	bd38      	pop	{r3, r4, r5, pc}
 8100de6:	bf00      	nop

08100de8 <__aeabi_d2ulz>:
 8100de8:	b5d0      	push	{r4, r6, r7, lr}
 8100dea:	4b0c      	ldr	r3, [pc, #48]	; (8100e1c <__aeabi_d2ulz+0x34>)
 8100dec:	2200      	movs	r2, #0
 8100dee:	4606      	mov	r6, r0
 8100df0:	460f      	mov	r7, r1
 8100df2:	f7ff fc99 	bl	8100728 <__aeabi_dmul>
 8100df6:	f7ff ff6f 	bl	8100cd8 <__aeabi_d2uiz>
 8100dfa:	4604      	mov	r4, r0
 8100dfc:	f7ff fc1a 	bl	8100634 <__aeabi_ui2d>
 8100e00:	4b07      	ldr	r3, [pc, #28]	; (8100e20 <__aeabi_d2ulz+0x38>)
 8100e02:	2200      	movs	r2, #0
 8100e04:	f7ff fc90 	bl	8100728 <__aeabi_dmul>
 8100e08:	4602      	mov	r2, r0
 8100e0a:	460b      	mov	r3, r1
 8100e0c:	4630      	mov	r0, r6
 8100e0e:	4639      	mov	r1, r7
 8100e10:	f7ff fad2 	bl	81003b8 <__aeabi_dsub>
 8100e14:	f7ff ff60 	bl	8100cd8 <__aeabi_d2uiz>
 8100e18:	4621      	mov	r1, r4
 8100e1a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e1c:	3df00000 	.word	0x3df00000
 8100e20:	41f00000 	.word	0x41f00000

08100e24 <rpmsg_recv_callback>:

uint32_t receivedDataPointer = 0;

int rpmsg_recv_callback(struct rpmsg_endpoint *ept, void *data,
		size_t len, uint32_t src, void *priv)
{
 8100e24:	b480      	push	{r7}
 8100e26:	b085      	sub	sp, #20
 8100e28:	af00      	add	r7, sp, #0
 8100e2a:	60f8      	str	r0, [r7, #12]
 8100e2c:	60b9      	str	r1, [r7, #8]
 8100e2e:	607a      	str	r2, [r7, #4]
 8100e30:	603b      	str	r3, [r7, #0]
	received_data = *((unsigned int *) data);
 8100e32:	68bb      	ldr	r3, [r7, #8]
 8100e34:	681b      	ldr	r3, [r3, #0]
 8100e36:	4a07      	ldr	r2, [pc, #28]	; (8100e54 <rpmsg_recv_callback+0x30>)
 8100e38:	6013      	str	r3, [r2, #0]
	receivedDataPointer = (unsigned int *) data;
 8100e3a:	68bb      	ldr	r3, [r7, #8]
 8100e3c:	4a06      	ldr	r2, [pc, #24]	; (8100e58 <rpmsg_recv_callback+0x34>)
 8100e3e:	6013      	str	r3, [r2, #0]
	message_received=1;
 8100e40:	4b06      	ldr	r3, [pc, #24]	; (8100e5c <rpmsg_recv_callback+0x38>)
 8100e42:	2201      	movs	r2, #1
 8100e44:	601a      	str	r2, [r3, #0]

	return 0;
 8100e46:	2300      	movs	r3, #0
}
 8100e48:	4618      	mov	r0, r3
 8100e4a:	3714      	adds	r7, #20
 8100e4c:	46bd      	mov	sp, r7
 8100e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e52:	4770      	bx	lr
 8100e54:	100003c8 	.word	0x100003c8
 8100e58:	100002a8 	.word	0x100002a8
 8100e5c:	1000045c 	.word	0x1000045c

08100e60 <receive_message>:

#ifdef CORE_CM4
unsigned int receive_message(void)
{
 8100e60:	b580      	push	{r7, lr}
 8100e62:	af00      	add	r7, sp, #0
	while (message_received == 0)
 8100e64:	e001      	b.n	8100e6a <receive_message+0xa>
	{
		OPENAMP_check_for_message();
 8100e66:	f006 f98d 	bl	8107184 <OPENAMP_check_for_message>
	while (message_received == 0)
 8100e6a:	4b05      	ldr	r3, [pc, #20]	; (8100e80 <receive_message+0x20>)
 8100e6c:	681b      	ldr	r3, [r3, #0]
 8100e6e:	2b00      	cmp	r3, #0
 8100e70:	d0f9      	beq.n	8100e66 <receive_message+0x6>
	}
	message_received = 0;
 8100e72:	4b03      	ldr	r3, [pc, #12]	; (8100e80 <receive_message+0x20>)
 8100e74:	2200      	movs	r2, #0
 8100e76:	601a      	str	r2, [r3, #0]

	return received_data;
 8100e78:	4b02      	ldr	r3, [pc, #8]	; (8100e84 <receive_message+0x24>)
 8100e7a:	681b      	ldr	r3, [r3, #0]
}
 8100e7c:	4618      	mov	r0, r3
 8100e7e:	bd80      	pop	{r7, pc}
 8100e80:	1000045c 	.word	0x1000045c
 8100e84:	100003c8 	.word	0x100003c8

08100e88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100e88:	b480      	push	{r7}
 8100e8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100e8c:	4b0b      	ldr	r3, [pc, #44]	; (8100ebc <SystemInit+0x34>)
 8100e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8100e92:	4a0a      	ldr	r2, [pc, #40]	; (8100ebc <SystemInit+0x34>)
 8100e94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100e98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100e9c:	4b07      	ldr	r3, [pc, #28]	; (8100ebc <SystemInit+0x34>)
 8100e9e:	691b      	ldr	r3, [r3, #16]
 8100ea0:	4a06      	ldr	r2, [pc, #24]	; (8100ebc <SystemInit+0x34>)
 8100ea2:	f043 0310 	orr.w	r3, r3, #16
 8100ea6:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8100ea8:	4b04      	ldr	r3, [pc, #16]	; (8100ebc <SystemInit+0x34>)
 8100eaa:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 8100eae:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8100eb0:	bf00      	nop
 8100eb2:	46bd      	mov	sp, r7
 8100eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100eb8:	4770      	bx	lr
 8100eba:	bf00      	nop
 8100ebc:	e000ed00 	.word	0xe000ed00

08100ec0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8100ec0:	b480      	push	{r7}
 8100ec2:	b085      	sub	sp, #20
 8100ec4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100ec6:	4b19      	ldr	r3, [pc, #100]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ecc:	4a17      	ldr	r2, [pc, #92]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100ece:	f043 0301 	orr.w	r3, r3, #1
 8100ed2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ed6:	4b15      	ldr	r3, [pc, #84]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100edc:	f003 0301 	and.w	r3, r3, #1
 8100ee0:	60fb      	str	r3, [r7, #12]
 8100ee2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100ee4:	4b11      	ldr	r3, [pc, #68]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100eea:	4a10      	ldr	r2, [pc, #64]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100eec:	f043 0302 	orr.w	r3, r3, #2
 8100ef0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ef4:	4b0d      	ldr	r3, [pc, #52]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100efa:	f003 0302 	and.w	r3, r3, #2
 8100efe:	60bb      	str	r3, [r7, #8]
 8100f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100f02:	4b0a      	ldr	r3, [pc, #40]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f08:	4a08      	ldr	r2, [pc, #32]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100f0a:	f043 0308 	orr.w	r3, r3, #8
 8100f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f12:	4b06      	ldr	r3, [pc, #24]	; (8100f2c <MX_GPIO_Init+0x6c>)
 8100f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f18:	f003 0308 	and.w	r3, r3, #8
 8100f1c:	607b      	str	r3, [r7, #4]
 8100f1e:	687b      	ldr	r3, [r7, #4]

}
 8100f20:	bf00      	nop
 8100f22:	3714      	adds	r7, #20
 8100f24:	46bd      	mov	sp, r7
 8100f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f2a:	4770      	bx	lr
 8100f2c:	58024400 	.word	0x58024400

08100f30 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8100f30:	b580      	push	{r7, lr}
 8100f32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8100f34:	4b1b      	ldr	r3, [pc, #108]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f36:	4a1c      	ldr	r2, [pc, #112]	; (8100fa8 <MX_I2C2_Init+0x78>)
 8100f38:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00301242;
 8100f3a:	4b1a      	ldr	r3, [pc, #104]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f3c:	4a1b      	ldr	r2, [pc, #108]	; (8100fac <MX_I2C2_Init+0x7c>)
 8100f3e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8100f40:	4b18      	ldr	r3, [pc, #96]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f42:	2200      	movs	r2, #0
 8100f44:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8100f46:	4b17      	ldr	r3, [pc, #92]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f48:	2201      	movs	r2, #1
 8100f4a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8100f4c:	4b15      	ldr	r3, [pc, #84]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f4e:	2200      	movs	r2, #0
 8100f50:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8100f52:	4b14      	ldr	r3, [pc, #80]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f54:	2200      	movs	r2, #0
 8100f56:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8100f58:	4b12      	ldr	r3, [pc, #72]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f5a:	2200      	movs	r2, #0
 8100f5c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8100f5e:	4b11      	ldr	r3, [pc, #68]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f60:	2200      	movs	r2, #0
 8100f62:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8100f64:	4b0f      	ldr	r3, [pc, #60]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f66:	2200      	movs	r2, #0
 8100f68:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8100f6a:	480e      	ldr	r0, [pc, #56]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f6c:	f001 f822 	bl	8101fb4 <HAL_I2C_Init>
 8100f70:	4603      	mov	r3, r0
 8100f72:	2b00      	cmp	r3, #0
 8100f74:	d001      	beq.n	8100f7a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8100f76:	f000 f99b 	bl	81012b0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8100f7a:	2100      	movs	r1, #0
 8100f7c:	4809      	ldr	r0, [pc, #36]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f7e:	f001 fd0d 	bl	810299c <HAL_I2CEx_ConfigAnalogFilter>
 8100f82:	4603      	mov	r3, r0
 8100f84:	2b00      	cmp	r3, #0
 8100f86:	d001      	beq.n	8100f8c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8100f88:	f000 f992 	bl	81012b0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8100f8c:	2100      	movs	r1, #0
 8100f8e:	4805      	ldr	r0, [pc, #20]	; (8100fa4 <MX_I2C2_Init+0x74>)
 8100f90:	f001 fd4f 	bl	8102a32 <HAL_I2CEx_ConfigDigitalFilter>
 8100f94:	4603      	mov	r3, r0
 8100f96:	2b00      	cmp	r3, #0
 8100f98:	d001      	beq.n	8100f9e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8100f9a:	f000 f989 	bl	81012b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8100f9e:	bf00      	nop
 8100fa0:	bd80      	pop	{r7, pc}
 8100fa2:	bf00      	nop
 8100fa4:	1000036c 	.word	0x1000036c
 8100fa8:	40005800 	.word	0x40005800
 8100fac:	00301242 	.word	0x00301242

08100fb0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8100fb0:	b580      	push	{r7, lr}
 8100fb2:	b0b8      	sub	sp, #224	; 0xe0
 8100fb4:	af00      	add	r7, sp, #0
 8100fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100fb8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100fbc:	2200      	movs	r2, #0
 8100fbe:	601a      	str	r2, [r3, #0]
 8100fc0:	605a      	str	r2, [r3, #4]
 8100fc2:	609a      	str	r2, [r3, #8]
 8100fc4:	60da      	str	r2, [r3, #12]
 8100fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100fc8:	f107 0310 	add.w	r3, r7, #16
 8100fcc:	22bc      	movs	r2, #188	; 0xbc
 8100fce:	2100      	movs	r1, #0
 8100fd0:	4618      	mov	r0, r3
 8100fd2:	f006 f977 	bl	81072c4 <memset>
  if(i2cHandle->Instance==I2C2)
 8100fd6:	687b      	ldr	r3, [r7, #4]
 8100fd8:	681b      	ldr	r3, [r3, #0]
 8100fda:	4a29      	ldr	r2, [pc, #164]	; (8101080 <HAL_I2C_MspInit+0xd0>)
 8100fdc:	4293      	cmp	r3, r2
 8100fde:	d14a      	bne.n	8101076 <HAL_I2C_MspInit+0xc6>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8100fe0:	2308      	movs	r3, #8
 8100fe2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8100fe4:	2300      	movs	r3, #0
 8100fe6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100fea:	f107 0310 	add.w	r3, r7, #16
 8100fee:	4618      	mov	r0, r3
 8100ff0:	f001 ff6e 	bl	8102ed0 <HAL_RCCEx_PeriphCLKConfig>
 8100ff4:	4603      	mov	r3, r0
 8100ff6:	2b00      	cmp	r3, #0
 8100ff8:	d001      	beq.n	8100ffe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8100ffa:	f000 f959 	bl	81012b0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100ffe:	4b21      	ldr	r3, [pc, #132]	; (8101084 <HAL_I2C_MspInit+0xd4>)
 8101000:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101004:	4a1f      	ldr	r2, [pc, #124]	; (8101084 <HAL_I2C_MspInit+0xd4>)
 8101006:	f043 0302 	orr.w	r3, r3, #2
 810100a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810100e:	4b1d      	ldr	r3, [pc, #116]	; (8101084 <HAL_I2C_MspInit+0xd4>)
 8101010:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101014:	f003 0302 	and.w	r3, r3, #2
 8101018:	60fb      	str	r3, [r7, #12]
 810101a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 810101c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101020:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8101024:	2312      	movs	r3, #18
 8101026:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810102a:	2300      	movs	r3, #0
 810102c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101030:	2300      	movs	r3, #0
 8101032:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8101036:	2304      	movs	r3, #4
 8101038:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810103c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101040:	4619      	mov	r1, r3
 8101042:	4811      	ldr	r0, [pc, #68]	; (8101088 <HAL_I2C_MspInit+0xd8>)
 8101044:	f000 fdac 	bl	8101ba0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8101048:	4b0e      	ldr	r3, [pc, #56]	; (8101084 <HAL_I2C_MspInit+0xd4>)
 810104a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810104e:	4a0d      	ldr	r2, [pc, #52]	; (8101084 <HAL_I2C_MspInit+0xd4>)
 8101050:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8101054:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101058:	4b0a      	ldr	r3, [pc, #40]	; (8101084 <HAL_I2C_MspInit+0xd4>)
 810105a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810105e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8101062:	60bb      	str	r3, [r7, #8]
 8101064:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8101066:	2200      	movs	r2, #0
 8101068:	2100      	movs	r1, #0
 810106a:	2021      	movs	r0, #33	; 0x21
 810106c:	f000 fd41 	bl	8101af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8101070:	2021      	movs	r0, #33	; 0x21
 8101072:	f000 fd58 	bl	8101b26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8101076:	bf00      	nop
 8101078:	37e0      	adds	r7, #224	; 0xe0
 810107a:	46bd      	mov	sp, r7
 810107c:	bd80      	pop	{r7, pc}
 810107e:	bf00      	nop
 8101080:	40005800 	.word	0x40005800
 8101084:	58024400 	.word	0x58024400
 8101088:	58020400 	.word	0x58020400

0810108c <rpmsg_send>:
 *
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
 810108c:	b580      	push	{r7, lr}
 810108e:	b086      	sub	sp, #24
 8101090:	af02      	add	r7, sp, #8
 8101092:	60f8      	str	r0, [r7, #12]
 8101094:	60b9      	str	r1, [r7, #8]
 8101096:	607a      	str	r2, [r7, #4]
	if (ept->dest_addr == RPMSG_ADDR_ANY)
 8101098:	68fb      	ldr	r3, [r7, #12]
 810109a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810109c:	f1b3 3fff 	cmp.w	r3, #4294967295
 81010a0:	d101      	bne.n	81010a6 <rpmsg_send+0x1a>
		return RPMSG_ERR_ADDR;
 81010a2:	4b09      	ldr	r3, [pc, #36]	; (81010c8 <rpmsg_send+0x3c>)
 81010a4:	e00c      	b.n	81010c0 <rpmsg_send+0x34>
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
 81010a6:	68fb      	ldr	r3, [r7, #12]
 81010a8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 81010aa:	68fb      	ldr	r3, [r7, #12]
 81010ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 81010ae:	2301      	movs	r3, #1
 81010b0:	9301      	str	r3, [sp, #4]
 81010b2:	687b      	ldr	r3, [r7, #4]
 81010b4:	9300      	str	r3, [sp, #0]
 81010b6:	68bb      	ldr	r3, [r7, #8]
 81010b8:	68f8      	ldr	r0, [r7, #12]
 81010ba:	f004 fda7 	bl	8105c0c <rpmsg_send_offchannel_raw>
 81010be:	4603      	mov	r3, r0
					 len, true);
}
 81010c0:	4618      	mov	r0, r3
 81010c2:	3710      	adds	r7, #16
 81010c4:	46bd      	mov	sp, r7
 81010c6:	bd80      	pop	{r7, pc}
 81010c8:	fffff829 	.word	0xfffff829

081010cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81010cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 81010ce:	b09f      	sub	sp, #124	; 0x7c
 81010d0:	af14      	add	r7, sp, #80	; 0x50
  /* USER CODE BEGIN 1 */
	int32_t status = 0;
 81010d2:	2300      	movs	r3, #0
 81010d4:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 81010d6:	4b6d      	ldr	r3, [pc, #436]	; (810128c <main+0x1c0>)
 81010d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010dc:	4a6b      	ldr	r2, [pc, #428]	; (810128c <main+0x1c0>)
 81010de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81010e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81010e6:	4b69      	ldr	r3, [pc, #420]	; (810128c <main+0x1c0>)
 81010e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81010f0:	607b      	str	r3, [r7, #4]
 81010f2:	687b      	ldr	r3, [r7, #4]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81010f4:	2001      	movs	r0, #1
 81010f6:	f000 ff31 	bl	8101f5c <HAL_HSEM_ActivateNotification>
	/*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 81010fa:	f001 fd61 	bl	8102bc0 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81010fe:	2201      	movs	r2, #1
 8101100:	2102      	movs	r1, #2
 8101102:	2000      	movs	r0, #0
 8101104:	f001 fce2 	bl	8102acc <HAL_PWREx_EnterSTOPMode>
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101108:	4b61      	ldr	r3, [pc, #388]	; (8101290 <main+0x1c4>)
 810110a:	681b      	ldr	r3, [r3, #0]
 810110c:	091b      	lsrs	r3, r3, #4
 810110e:	f003 030f 	and.w	r3, r3, #15
 8101112:	2b07      	cmp	r3, #7
 8101114:	d108      	bne.n	8101128 <main+0x5c>
 8101116:	4b5f      	ldr	r3, [pc, #380]	; (8101294 <main+0x1c8>)
 8101118:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 810111c:	4a5d      	ldr	r2, [pc, #372]	; (8101294 <main+0x1c8>)
 810111e:	f043 0301 	orr.w	r3, r3, #1
 8101122:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8101126:	e007      	b.n	8101138 <main+0x6c>
 8101128:	4b5a      	ldr	r3, [pc, #360]	; (8101294 <main+0x1c8>)
 810112a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810112e:	4a59      	ldr	r2, [pc, #356]	; (8101294 <main+0x1c8>)
 8101130:	f043 0301 	orr.w	r3, r3, #1
 8101134:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	HAL_NVIC_ClearPendingIRQ(HSEM2_IRQn);
 8101138:	207e      	movs	r0, #126	; 0x7e
 810113a:	f000 fd0e 	bl	8101b5a <HAL_NVIC_ClearPendingIRQ>

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810113e:	f000 fb07 	bl	8101750 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101142:	f7ff febd 	bl	8100ec0 <MX_GPIO_Init>
  MX_I2C2_Init();
 8101146:	f7ff fef3 	bl	8100f30 <MX_I2C2_Init>
  MX_SPI1_Init();
 810114a:	f000 f8b7 	bl	81012bc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	/* Inilitize the mailbox use notify the other core on new message */
	MAILBOX_Init();
 810114e:	f005 fe5b 	bl	8106e08 <MAILBOX_Init>

	if (MX_OPENAMP_Init(RPMSG_REMOTE, NULL)!= HAL_OK)
 8101152:	2100      	movs	r1, #0
 8101154:	2001      	movs	r0, #1
 8101156:	f005 ff61 	bl	810701c <MX_OPENAMP_Init>
 810115a:	4603      	mov	r3, r0
 810115c:	2b00      	cmp	r3, #0
 810115e:	d001      	beq.n	8101164 <main+0x98>
	{
		Error_Handler();
 8101160:	f000 f8a6 	bl	81012b0 <Error_Handler>
	}

	/* create a endpoint for rmpsg communication */
	status = OPENAMP_create_endpoint(&rp_endpoint, RPMSG_SERVICE_NAME, RPMSG_ADDR_ANY,
 8101164:	2300      	movs	r3, #0
 8101166:	9300      	str	r3, [sp, #0]
 8101168:	4b4b      	ldr	r3, [pc, #300]	; (8101298 <main+0x1cc>)
 810116a:	f04f 32ff 	mov.w	r2, #4294967295
 810116e:	494b      	ldr	r1, [pc, #300]	; (810129c <main+0x1d0>)
 8101170:	484b      	ldr	r0, [pc, #300]	; (81012a0 <main+0x1d4>)
 8101172:	f005 ffe9 	bl	8107148 <OPENAMP_create_endpoint>
 8101176:	6278      	str	r0, [r7, #36]	; 0x24
			rpmsg_recv_callback, NULL);
	if (status < 0)
 8101178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810117a:	2b00      	cmp	r3, #0
 810117c:	da17      	bge.n	81011ae <main+0xe2>
	{
		Error_Handler();
 810117e:	f000 f897 	bl	81012b0 <Error_Handler>
	}

	/* Pingpong application*/
	/* Reveice an interger from the master, incremennt it and send back the result to the master*/
	while (message < 100)
 8101182:	e014      	b.n	81011ae <main+0xe2>
	{
		message = receive_message();
 8101184:	f7ff fe6c 	bl	8100e60 <receive_message>
 8101188:	4603      	mov	r3, r0
 810118a:	4a46      	ldr	r2, [pc, #280]	; (81012a4 <main+0x1d8>)
 810118c:	6013      	str	r3, [r2, #0]
		message++;
 810118e:	4b45      	ldr	r3, [pc, #276]	; (81012a4 <main+0x1d8>)
 8101190:	681b      	ldr	r3, [r3, #0]
 8101192:	3301      	adds	r3, #1
 8101194:	4a43      	ldr	r2, [pc, #268]	; (81012a4 <main+0x1d8>)
 8101196:	6013      	str	r3, [r2, #0]
		status = OPENAMP_send(&rp_endpoint, &message, sizeof(message));
 8101198:	2204      	movs	r2, #4
 810119a:	4942      	ldr	r1, [pc, #264]	; (81012a4 <main+0x1d8>)
 810119c:	4840      	ldr	r0, [pc, #256]	; (81012a0 <main+0x1d4>)
 810119e:	f7ff ff75 	bl	810108c <rpmsg_send>
 81011a2:	6278      	str	r0, [r7, #36]	; 0x24
		if (status < 0)
 81011a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81011a6:	2b00      	cmp	r3, #0
 81011a8:	da01      	bge.n	81011ae <main+0xe2>
		{
			Error_Handler();
 81011aa:	f000 f881 	bl	81012b0 <Error_Handler>
	while (message < 100)
 81011ae:	4b3d      	ldr	r3, [pc, #244]	; (81012a4 <main+0x1d8>)
 81011b0:	681b      	ldr	r3, [r3, #0]
 81011b2:	2b63      	cmp	r3, #99	; 0x63
 81011b4:	d9e6      	bls.n	8101184 <main+0xb8>
	}

	/* Deinitialize OpenAMP */
//		OPENAMP_DeInit();

	chasisIMU.deviceAddress = 0x68<<1;
 81011b6:	4b3c      	ldr	r3, [pc, #240]	; (81012a8 <main+0x1dc>)
 81011b8:	22d0      	movs	r2, #208	; 0xd0
 81011ba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	chasisIMU.i2cID = hi2c2;
 81011be:	4a3a      	ldr	r2, [pc, #232]	; (81012a8 <main+0x1dc>)
 81011c0:	4b3a      	ldr	r3, [pc, #232]	; (81012ac <main+0x1e0>)
 81011c2:	4610      	mov	r0, r2
 81011c4:	4619      	mov	r1, r3
 81011c6:	234c      	movs	r3, #76	; 0x4c
 81011c8:	461a      	mov	r2, r3
 81011ca:	f006 f86d 	bl	81072a8 <memcpy>
	initMPU(chasisIMU);
 81011ce:	4e36      	ldr	r6, [pc, #216]	; (81012a8 <main+0x1dc>)
 81011d0:	466d      	mov	r5, sp
 81011d2:	f106 0410 	add.w	r4, r6, #16
 81011d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81011d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81011da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81011dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81011de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81011e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81011e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81011e6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81011ea:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 81011ee:	f005 fdd5 	bl	8106d9c <initMPU>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	int16_t AccData[3], GyroData[3], MagData[3];
	MPU9250_GetData(chasisIMU, AccData, MagData, GyroData);
 81011f2:	4e2d      	ldr	r6, [pc, #180]	; (81012a8 <main+0x1dc>)
 81011f4:	f107 0314 	add.w	r3, r7, #20
 81011f8:	9312      	str	r3, [sp, #72]	; 0x48
 81011fa:	f107 030c 	add.w	r3, r7, #12
 81011fe:	9311      	str	r3, [sp, #68]	; 0x44
 8101200:	f107 031c 	add.w	r3, r7, #28
 8101204:	9310      	str	r3, [sp, #64]	; 0x40
 8101206:	466d      	mov	r5, sp
 8101208:	f106 0410 	add.w	r4, r6, #16
 810120c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810120e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8101210:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8101212:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8101214:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8101216:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8101218:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810121c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8101220:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8101224:	f003 fbd0 	bl	81049c8 <MPU9250_GetData>
	uint8_t R = 0;
 8101228:	2300      	movs	r3, #0
 810122a:	72fb      	strb	r3, [r7, #11]
	while (1)
	{
		MPU9250_GetData(chasisIMU, AccData, MagData, GyroData);
 810122c:	4e1e      	ldr	r6, [pc, #120]	; (81012a8 <main+0x1dc>)
 810122e:	f107 0314 	add.w	r3, r7, #20
 8101232:	9312      	str	r3, [sp, #72]	; 0x48
 8101234:	f107 030c 	add.w	r3, r7, #12
 8101238:	9311      	str	r3, [sp, #68]	; 0x44
 810123a:	f107 031c 	add.w	r3, r7, #28
 810123e:	9310      	str	r3, [sp, #64]	; 0x40
 8101240:	466d      	mov	r5, sp
 8101242:	f106 0410 	add.w	r4, r6, #16
 8101246:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8101248:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810124a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810124c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810124e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8101250:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8101252:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8101256:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810125a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 810125e:	f003 fbb3 	bl	81049c8 <MPU9250_GetData>
		status = OPENAMP_send(&rp_endpoint,&R, sizeof(R));
 8101262:	f107 030b 	add.w	r3, r7, #11
 8101266:	2201      	movs	r2, #1
 8101268:	4619      	mov	r1, r3
 810126a:	480d      	ldr	r0, [pc, #52]	; (81012a0 <main+0x1d4>)
 810126c:	f7ff ff0e 	bl	810108c <rpmsg_send>
 8101270:	6278      	str	r0, [r7, #36]	; 0x24
		R++;
 8101272:	7afb      	ldrb	r3, [r7, #11]
 8101274:	3301      	adds	r3, #1
 8101276:	b2db      	uxtb	r3, r3
 8101278:	72fb      	strb	r3, [r7, #11]
		if (R == 200)
 810127a:	7afb      	ldrb	r3, [r7, #11]
 810127c:	2bc8      	cmp	r3, #200	; 0xc8
 810127e:	d101      	bne.n	8101284 <main+0x1b8>
		{
			R = 0;
 8101280:	2300      	movs	r3, #0
 8101282:	72fb      	strb	r3, [r7, #11]
		}
		HAL_Delay(100);
 8101284:	2064      	movs	r0, #100	; 0x64
 8101286:	f000 fb17 	bl	81018b8 <HAL_Delay>
		MPU9250_GetData(chasisIMU, AccData, MagData, GyroData);
 810128a:	e7cf      	b.n	810122c <main+0x160>
 810128c:	58024400 	.word	0x58024400
 8101290:	e000ed00 	.word	0xe000ed00
 8101294:	58026400 	.word	0x58026400
 8101298:	08100e25 	.word	0x08100e25
 810129c:	0810bac8 	.word	0x0810bac8
 81012a0:	1000041c 	.word	0x1000041c
 81012a4:	100003b8 	.word	0x100003b8
 81012a8:	100003cc 	.word	0x100003cc
 81012ac:	1000036c 	.word	0x1000036c

081012b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81012b0:	b480      	push	{r7}
 81012b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81012b4:	b672      	cpsid	i
}
 81012b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 81012b8:	e7fe      	b.n	81012b8 <Error_Handler+0x8>
	...

081012bc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 81012bc:	b580      	push	{r7, lr}
 81012be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 81012c0:	4b28      	ldr	r3, [pc, #160]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012c2:	4a29      	ldr	r2, [pc, #164]	; (8101368 <MX_SPI1_Init+0xac>)
 81012c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 81012c6:	4b27      	ldr	r3, [pc, #156]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012c8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 81012cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 81012ce:	4b25      	ldr	r3, [pc, #148]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012d0:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 81012d4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 81012d6:	4b23      	ldr	r3, [pc, #140]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012d8:	2203      	movs	r2, #3
 81012da:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 81012dc:	4b21      	ldr	r3, [pc, #132]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012de:	2200      	movs	r2, #0
 81012e0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 81012e2:	4b20      	ldr	r3, [pc, #128]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012e4:	2200      	movs	r2, #0
 81012e6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 81012e8:	4b1e      	ldr	r3, [pc, #120]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012ea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 81012ee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 81012f0:	4b1c      	ldr	r3, [pc, #112]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012f2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 81012f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 81012f8:	4b1a      	ldr	r3, [pc, #104]	; (8101364 <MX_SPI1_Init+0xa8>)
 81012fa:	2200      	movs	r2, #0
 81012fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 81012fe:	4b19      	ldr	r3, [pc, #100]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101300:	2200      	movs	r2, #0
 8101302:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101304:	4b17      	ldr	r3, [pc, #92]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101306:	2200      	movs	r2, #0
 8101308:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 810130a:	4b16      	ldr	r3, [pc, #88]	; (8101364 <MX_SPI1_Init+0xa8>)
 810130c:	2200      	movs	r2, #0
 810130e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101310:	4b14      	ldr	r3, [pc, #80]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101312:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101316:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8101318:	4b12      	ldr	r3, [pc, #72]	; (8101364 <MX_SPI1_Init+0xa8>)
 810131a:	2200      	movs	r2, #0
 810131c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 810131e:	4b11      	ldr	r3, [pc, #68]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101320:	2200      	movs	r2, #0
 8101322:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101324:	4b0f      	ldr	r3, [pc, #60]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101326:	2200      	movs	r2, #0
 8101328:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810132a:	4b0e      	ldr	r3, [pc, #56]	; (8101364 <MX_SPI1_Init+0xa8>)
 810132c:	2200      	movs	r2, #0
 810132e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8101330:	4b0c      	ldr	r3, [pc, #48]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101332:	2200      	movs	r2, #0
 8101334:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8101336:	4b0b      	ldr	r3, [pc, #44]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101338:	2200      	movs	r2, #0
 810133a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 810133c:	4b09      	ldr	r3, [pc, #36]	; (8101364 <MX_SPI1_Init+0xa8>)
 810133e:	2200      	movs	r2, #0
 8101340:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8101342:	4b08      	ldr	r3, [pc, #32]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101344:	2200      	movs	r2, #0
 8101346:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8101348:	4b06      	ldr	r3, [pc, #24]	; (8101364 <MX_SPI1_Init+0xa8>)
 810134a:	2200      	movs	r2, #0
 810134c:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 810134e:	4805      	ldr	r0, [pc, #20]	; (8101364 <MX_SPI1_Init+0xa8>)
 8101350:	f002 fe62 	bl	8104018 <HAL_SPI_Init>
 8101354:	4603      	mov	r3, r0
 8101356:	2b00      	cmp	r3, #0
 8101358:	d001      	beq.n	810135e <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 810135a:	f7ff ffa9 	bl	81012b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 810135e:	bf00      	nop
 8101360:	bd80      	pop	{r7, pc}
 8101362:	bf00      	nop
 8101364:	10000460 	.word	0x10000460
 8101368:	40013000 	.word	0x40013000

0810136c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 810136c:	b580      	push	{r7, lr}
 810136e:	b0ba      	sub	sp, #232	; 0xe8
 8101370:	af00      	add	r7, sp, #0
 8101372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101374:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101378:	2200      	movs	r2, #0
 810137a:	601a      	str	r2, [r3, #0]
 810137c:	605a      	str	r2, [r3, #4]
 810137e:	609a      	str	r2, [r3, #8]
 8101380:	60da      	str	r2, [r3, #12]
 8101382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101384:	f107 0318 	add.w	r3, r7, #24
 8101388:	22bc      	movs	r2, #188	; 0xbc
 810138a:	2100      	movs	r1, #0
 810138c:	4618      	mov	r0, r3
 810138e:	f005 ff99 	bl	81072c4 <memset>
  if(spiHandle->Instance==SPI1)
 8101392:	687b      	ldr	r3, [r7, #4]
 8101394:	681b      	ldr	r3, [r3, #0]
 8101396:	4a36      	ldr	r2, [pc, #216]	; (8101470 <HAL_SPI_MspInit+0x104>)
 8101398:	4293      	cmp	r3, r2
 810139a:	d165      	bne.n	8101468 <HAL_SPI_MspInit+0xfc>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 810139c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 81013a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 81013a2:	2300      	movs	r3, #0
 81013a4:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81013a6:	f107 0318 	add.w	r3, r7, #24
 81013aa:	4618      	mov	r0, r3
 81013ac:	f001 fd90 	bl	8102ed0 <HAL_RCCEx_PeriphCLKConfig>
 81013b0:	4603      	mov	r3, r0
 81013b2:	2b00      	cmp	r3, #0
 81013b4:	d001      	beq.n	81013ba <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 81013b6:	f7ff ff7b 	bl	81012b0 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 81013ba:	4b2e      	ldr	r3, [pc, #184]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81013c0:	4a2c      	ldr	r2, [pc, #176]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 81013c6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81013ca:	4b2a      	ldr	r3, [pc, #168]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81013d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81013d4:	617b      	str	r3, [r7, #20]
 81013d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81013d8:	4b26      	ldr	r3, [pc, #152]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013de:	4a25      	ldr	r2, [pc, #148]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013e0:	f043 0301 	orr.w	r3, r3, #1
 81013e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81013e8:	4b22      	ldr	r3, [pc, #136]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013ee:	f003 0301 	and.w	r3, r3, #1
 81013f2:	613b      	str	r3, [r7, #16]
 81013f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81013f6:	4b1f      	ldr	r3, [pc, #124]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013fc:	4a1d      	ldr	r2, [pc, #116]	; (8101474 <HAL_SPI_MspInit+0x108>)
 81013fe:	f043 0308 	orr.w	r3, r3, #8
 8101402:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101406:	4b1b      	ldr	r3, [pc, #108]	; (8101474 <HAL_SPI_MspInit+0x108>)
 8101408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810140c:	f003 0308 	and.w	r3, r3, #8
 8101410:	60fb      	str	r3, [r7, #12]
 8101412:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8101414:	2320      	movs	r3, #32
 8101416:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810141a:	2302      	movs	r3, #2
 810141c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101420:	2300      	movs	r3, #0
 8101422:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101426:	2300      	movs	r3, #0
 8101428:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 810142c:	2305      	movs	r3, #5
 810142e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101432:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101436:	4619      	mov	r1, r3
 8101438:	480f      	ldr	r0, [pc, #60]	; (8101478 <HAL_SPI_MspInit+0x10c>)
 810143a:	f000 fbb1 	bl	8101ba0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 810143e:	2380      	movs	r3, #128	; 0x80
 8101440:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101444:	2302      	movs	r3, #2
 8101446:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810144a:	2300      	movs	r3, #0
 810144c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101450:	2300      	movs	r3, #0
 8101452:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101456:	2305      	movs	r3, #5
 8101458:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810145c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101460:	4619      	mov	r1, r3
 8101462:	4806      	ldr	r0, [pc, #24]	; (810147c <HAL_SPI_MspInit+0x110>)
 8101464:	f000 fb9c 	bl	8101ba0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8101468:	bf00      	nop
 810146a:	37e8      	adds	r7, #232	; 0xe8
 810146c:	46bd      	mov	sp, r7
 810146e:	bd80      	pop	{r7, pc}
 8101470:	40013000 	.word	0x40013000
 8101474:	58024400 	.word	0x58024400
 8101478:	58020000 	.word	0x58020000
 810147c:	58020c00 	.word	0x58020c00

08101480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101480:	b580      	push	{r7, lr}
 8101482:	b082      	sub	sp, #8
 8101484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101486:	4b15      	ldr	r3, [pc, #84]	; (81014dc <HAL_MspInit+0x5c>)
 8101488:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810148c:	4a13      	ldr	r2, [pc, #76]	; (81014dc <HAL_MspInit+0x5c>)
 810148e:	f043 0302 	orr.w	r3, r3, #2
 8101492:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101496:	4b11      	ldr	r3, [pc, #68]	; (81014dc <HAL_MspInit+0x5c>)
 8101498:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810149c:	f003 0302 	and.w	r3, r3, #2
 81014a0:	607b      	str	r3, [r7, #4]
 81014a2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* CM7_SEV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CM7_SEV_IRQn, 4, 0);
 81014a4:	2200      	movs	r2, #0
 81014a6:	2104      	movs	r1, #4
 81014a8:	2040      	movs	r0, #64	; 0x40
 81014aa:	f000 fb22 	bl	8101af2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CM7_SEV_IRQn);
 81014ae:	2040      	movs	r0, #64	; 0x40
 81014b0:	f000 fb39 	bl	8101b26 <HAL_NVIC_EnableIRQ>
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 4, 0);
 81014b4:	2200      	movs	r2, #0
 81014b6:	2104      	movs	r1, #4
 81014b8:	207e      	movs	r0, #126	; 0x7e
 81014ba:	f000 fb1a 	bl	8101af2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 81014be:	207e      	movs	r0, #126	; 0x7e
 81014c0:	f000 fb31 	bl	8101b26 <HAL_NVIC_EnableIRQ>
  /* HOLD_CORE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HOLD_CORE_IRQn, 4, 0);
 81014c4:	2200      	movs	r2, #0
 81014c6:	2104      	movs	r1, #4
 81014c8:	2094      	movs	r0, #148	; 0x94
 81014ca:	f000 fb12 	bl	8101af2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HOLD_CORE_IRQn);
 81014ce:	2094      	movs	r0, #148	; 0x94
 81014d0:	f000 fb29 	bl	8101b26 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81014d4:	bf00      	nop
 81014d6:	3708      	adds	r7, #8
 81014d8:	46bd      	mov	sp, r7
 81014da:	bd80      	pop	{r7, pc}
 81014dc:	58024400 	.word	0x58024400

081014e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81014e0:	b480      	push	{r7}
 81014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81014e4:	e7fe      	b.n	81014e4 <NMI_Handler+0x4>

081014e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81014e6:	b480      	push	{r7}
 81014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81014ea:	e7fe      	b.n	81014ea <HardFault_Handler+0x4>

081014ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81014ec:	b480      	push	{r7}
 81014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81014f0:	e7fe      	b.n	81014f0 <MemManage_Handler+0x4>

081014f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81014f2:	b480      	push	{r7}
 81014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81014f6:	e7fe      	b.n	81014f6 <BusFault_Handler+0x4>

081014f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81014f8:	b480      	push	{r7}
 81014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81014fc:	e7fe      	b.n	81014fc <UsageFault_Handler+0x4>

081014fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81014fe:	b480      	push	{r7}
 8101500:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101502:	bf00      	nop
 8101504:	46bd      	mov	sp, r7
 8101506:	f85d 7b04 	ldr.w	r7, [sp], #4
 810150a:	4770      	bx	lr

0810150c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 810150c:	b480      	push	{r7}
 810150e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101510:	bf00      	nop
 8101512:	46bd      	mov	sp, r7
 8101514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101518:	4770      	bx	lr

0810151a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 810151a:	b480      	push	{r7}
 810151c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810151e:	bf00      	nop
 8101520:	46bd      	mov	sp, r7
 8101522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101526:	4770      	bx	lr

08101528 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101528:	b580      	push	{r7, lr}
 810152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 810152c:	f000 f9a4 	bl	8101878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101530:	bf00      	nop
 8101532:	bd80      	pop	{r7, pc}

08101534 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8101534:	b580      	push	{r7, lr}
 8101536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8101538:	4802      	ldr	r0, [pc, #8]	; (8101544 <I2C2_EV_IRQHandler+0x10>)
 810153a:	f000 fff9 	bl	8102530 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 810153e:	bf00      	nop
 8101540:	bd80      	pop	{r7, pc}
 8101542:	bf00      	nop
 8101544:	1000036c 	.word	0x1000036c

08101548 <CM7_SEV_IRQHandler>:

/**
  * @brief This function handles CM7 send event interrupt for CM4.
  */
void CM7_SEV_IRQHandler(void)
{
 8101548:	b480      	push	{r7}
 810154a:	af00      	add	r7, sp, #0

  /* USER CODE END CM7_SEV_IRQn 0 */
  /* USER CODE BEGIN CM7_SEV_IRQn 1 */

  /* USER CODE END CM7_SEV_IRQn 1 */
}
 810154c:	bf00      	nop
 810154e:	46bd      	mov	sp, r7
 8101550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101554:	4770      	bx	lr

08101556 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 8101556:	b580      	push	{r7, lr}
 8101558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 810155a:	f000 fd11 	bl	8101f80 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 810155e:	bf00      	nop
 8101560:	bd80      	pop	{r7, pc}

08101562 <HOLD_CORE_IRQHandler>:

/**
  * @brief This function handles Hold core interrupt.
  */
void HOLD_CORE_IRQHandler(void)
{
 8101562:	b480      	push	{r7}
 8101564:	af00      	add	r7, sp, #0

  /* USER CODE END HOLD_CORE_IRQn 0 */
  /* USER CODE BEGIN HOLD_CORE_IRQn 1 */

  /* USER CODE END HOLD_CORE_IRQn 1 */
}
 8101566:	bf00      	nop
 8101568:	46bd      	mov	sp, r7
 810156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810156e:	4770      	bx	lr

08101570 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101570:	b480      	push	{r7}
 8101572:	af00      	add	r7, sp, #0
	return 1;
 8101574:	2301      	movs	r3, #1
}
 8101576:	4618      	mov	r0, r3
 8101578:	46bd      	mov	sp, r7
 810157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810157e:	4770      	bx	lr

08101580 <_kill>:

int _kill(int pid, int sig)
{
 8101580:	b580      	push	{r7, lr}
 8101582:	b082      	sub	sp, #8
 8101584:	af00      	add	r7, sp, #0
 8101586:	6078      	str	r0, [r7, #4]
 8101588:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 810158a:	f005 fe41 	bl	8107210 <__errno>
 810158e:	4603      	mov	r3, r0
 8101590:	2216      	movs	r2, #22
 8101592:	601a      	str	r2, [r3, #0]
	return -1;
 8101594:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101598:	4618      	mov	r0, r3
 810159a:	3708      	adds	r7, #8
 810159c:	46bd      	mov	sp, r7
 810159e:	bd80      	pop	{r7, pc}

081015a0 <_exit>:

void _exit (int status)
{
 81015a0:	b580      	push	{r7, lr}
 81015a2:	b082      	sub	sp, #8
 81015a4:	af00      	add	r7, sp, #0
 81015a6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 81015a8:	f04f 31ff 	mov.w	r1, #4294967295
 81015ac:	6878      	ldr	r0, [r7, #4]
 81015ae:	f7ff ffe7 	bl	8101580 <_kill>
	while (1) {}		/* Make sure we hang here */
 81015b2:	e7fe      	b.n	81015b2 <_exit+0x12>

081015b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 81015b4:	b580      	push	{r7, lr}
 81015b6:	b086      	sub	sp, #24
 81015b8:	af00      	add	r7, sp, #0
 81015ba:	60f8      	str	r0, [r7, #12]
 81015bc:	60b9      	str	r1, [r7, #8]
 81015be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81015c0:	2300      	movs	r3, #0
 81015c2:	617b      	str	r3, [r7, #20]
 81015c4:	e00a      	b.n	81015dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 81015c6:	f3af 8000 	nop.w
 81015ca:	4601      	mov	r1, r0
 81015cc:	68bb      	ldr	r3, [r7, #8]
 81015ce:	1c5a      	adds	r2, r3, #1
 81015d0:	60ba      	str	r2, [r7, #8]
 81015d2:	b2ca      	uxtb	r2, r1
 81015d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81015d6:	697b      	ldr	r3, [r7, #20]
 81015d8:	3301      	adds	r3, #1
 81015da:	617b      	str	r3, [r7, #20]
 81015dc:	697a      	ldr	r2, [r7, #20]
 81015de:	687b      	ldr	r3, [r7, #4]
 81015e0:	429a      	cmp	r2, r3
 81015e2:	dbf0      	blt.n	81015c6 <_read+0x12>
	}

return len;
 81015e4:	687b      	ldr	r3, [r7, #4]
}
 81015e6:	4618      	mov	r0, r3
 81015e8:	3718      	adds	r7, #24
 81015ea:	46bd      	mov	sp, r7
 81015ec:	bd80      	pop	{r7, pc}

081015ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 81015ee:	b580      	push	{r7, lr}
 81015f0:	b086      	sub	sp, #24
 81015f2:	af00      	add	r7, sp, #0
 81015f4:	60f8      	str	r0, [r7, #12]
 81015f6:	60b9      	str	r1, [r7, #8]
 81015f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81015fa:	2300      	movs	r3, #0
 81015fc:	617b      	str	r3, [r7, #20]
 81015fe:	e009      	b.n	8101614 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8101600:	68bb      	ldr	r3, [r7, #8]
 8101602:	1c5a      	adds	r2, r3, #1
 8101604:	60ba      	str	r2, [r7, #8]
 8101606:	781b      	ldrb	r3, [r3, #0]
 8101608:	4618      	mov	r0, r3
 810160a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810160e:	697b      	ldr	r3, [r7, #20]
 8101610:	3301      	adds	r3, #1
 8101612:	617b      	str	r3, [r7, #20]
 8101614:	697a      	ldr	r2, [r7, #20]
 8101616:	687b      	ldr	r3, [r7, #4]
 8101618:	429a      	cmp	r2, r3
 810161a:	dbf1      	blt.n	8101600 <_write+0x12>
	}
	return len;
 810161c:	687b      	ldr	r3, [r7, #4]
}
 810161e:	4618      	mov	r0, r3
 8101620:	3718      	adds	r7, #24
 8101622:	46bd      	mov	sp, r7
 8101624:	bd80      	pop	{r7, pc}

08101626 <_close>:

int _close(int file)
{
 8101626:	b480      	push	{r7}
 8101628:	b083      	sub	sp, #12
 810162a:	af00      	add	r7, sp, #0
 810162c:	6078      	str	r0, [r7, #4]
	return -1;
 810162e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101632:	4618      	mov	r0, r3
 8101634:	370c      	adds	r7, #12
 8101636:	46bd      	mov	sp, r7
 8101638:	f85d 7b04 	ldr.w	r7, [sp], #4
 810163c:	4770      	bx	lr

0810163e <_fstat>:


int _fstat(int file, struct stat *st)
{
 810163e:	b480      	push	{r7}
 8101640:	b083      	sub	sp, #12
 8101642:	af00      	add	r7, sp, #0
 8101644:	6078      	str	r0, [r7, #4]
 8101646:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8101648:	683b      	ldr	r3, [r7, #0]
 810164a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 810164e:	605a      	str	r2, [r3, #4]
	return 0;
 8101650:	2300      	movs	r3, #0
}
 8101652:	4618      	mov	r0, r3
 8101654:	370c      	adds	r7, #12
 8101656:	46bd      	mov	sp, r7
 8101658:	f85d 7b04 	ldr.w	r7, [sp], #4
 810165c:	4770      	bx	lr

0810165e <_isatty>:

int _isatty(int file)
{
 810165e:	b480      	push	{r7}
 8101660:	b083      	sub	sp, #12
 8101662:	af00      	add	r7, sp, #0
 8101664:	6078      	str	r0, [r7, #4]
	return 1;
 8101666:	2301      	movs	r3, #1
}
 8101668:	4618      	mov	r0, r3
 810166a:	370c      	adds	r7, #12
 810166c:	46bd      	mov	sp, r7
 810166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101672:	4770      	bx	lr

08101674 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101674:	b480      	push	{r7}
 8101676:	b085      	sub	sp, #20
 8101678:	af00      	add	r7, sp, #0
 810167a:	60f8      	str	r0, [r7, #12]
 810167c:	60b9      	str	r1, [r7, #8]
 810167e:	607a      	str	r2, [r7, #4]
	return 0;
 8101680:	2300      	movs	r3, #0
}
 8101682:	4618      	mov	r0, r3
 8101684:	3714      	adds	r7, #20
 8101686:	46bd      	mov	sp, r7
 8101688:	f85d 7b04 	ldr.w	r7, [sp], #4
 810168c:	4770      	bx	lr
	...

08101690 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101690:	b580      	push	{r7, lr}
 8101692:	b086      	sub	sp, #24
 8101694:	af00      	add	r7, sp, #0
 8101696:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101698:	4a14      	ldr	r2, [pc, #80]	; (81016ec <_sbrk+0x5c>)
 810169a:	4b15      	ldr	r3, [pc, #84]	; (81016f0 <_sbrk+0x60>)
 810169c:	1ad3      	subs	r3, r2, r3
 810169e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 81016a0:	697b      	ldr	r3, [r7, #20]
 81016a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 81016a4:	4b13      	ldr	r3, [pc, #76]	; (81016f4 <_sbrk+0x64>)
 81016a6:	681b      	ldr	r3, [r3, #0]
 81016a8:	2b00      	cmp	r3, #0
 81016aa:	d102      	bne.n	81016b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 81016ac:	4b11      	ldr	r3, [pc, #68]	; (81016f4 <_sbrk+0x64>)
 81016ae:	4a12      	ldr	r2, [pc, #72]	; (81016f8 <_sbrk+0x68>)
 81016b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 81016b2:	4b10      	ldr	r3, [pc, #64]	; (81016f4 <_sbrk+0x64>)
 81016b4:	681a      	ldr	r2, [r3, #0]
 81016b6:	687b      	ldr	r3, [r7, #4]
 81016b8:	4413      	add	r3, r2
 81016ba:	693a      	ldr	r2, [r7, #16]
 81016bc:	429a      	cmp	r2, r3
 81016be:	d207      	bcs.n	81016d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 81016c0:	f005 fda6 	bl	8107210 <__errno>
 81016c4:	4603      	mov	r3, r0
 81016c6:	220c      	movs	r2, #12
 81016c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 81016ca:	f04f 33ff 	mov.w	r3, #4294967295
 81016ce:	e009      	b.n	81016e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 81016d0:	4b08      	ldr	r3, [pc, #32]	; (81016f4 <_sbrk+0x64>)
 81016d2:	681b      	ldr	r3, [r3, #0]
 81016d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 81016d6:	4b07      	ldr	r3, [pc, #28]	; (81016f4 <_sbrk+0x64>)
 81016d8:	681a      	ldr	r2, [r3, #0]
 81016da:	687b      	ldr	r3, [r7, #4]
 81016dc:	4413      	add	r3, r2
 81016de:	4a05      	ldr	r2, [pc, #20]	; (81016f4 <_sbrk+0x64>)
 81016e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 81016e2:	68fb      	ldr	r3, [r7, #12]
}
 81016e4:	4618      	mov	r0, r3
 81016e6:	3718      	adds	r7, #24
 81016e8:	46bd      	mov	sp, r7
 81016ea:	bd80      	pop	{r7, pc}
 81016ec:	10048000 	.word	0x10048000
 81016f0:	00000400 	.word	0x00000400
 81016f4:	100002ac 	.word	0x100002ac
 81016f8:	10000520 	.word	0x10000520

081016fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81016fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101734 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101700:	f7ff fbc2 	bl	8100e88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101704:	480c      	ldr	r0, [pc, #48]	; (8101738 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101706:	490d      	ldr	r1, [pc, #52]	; (810173c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101708:	4a0d      	ldr	r2, [pc, #52]	; (8101740 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810170a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 810170c:	e002      	b.n	8101714 <LoopCopyDataInit>

0810170e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810170e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101712:	3304      	adds	r3, #4

08101714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101718:	d3f9      	bcc.n	810170e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810171a:	4a0a      	ldr	r2, [pc, #40]	; (8101744 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 810171c:	4c0a      	ldr	r4, [pc, #40]	; (8101748 <LoopFillZerobss+0x22>)
  movs r3, #0
 810171e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101720:	e001      	b.n	8101726 <LoopFillZerobss>

08101722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101724:	3204      	adds	r2, #4

08101726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101728:	d3fb      	bcc.n	8101722 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810172a:	f005 fd89 	bl	8107240 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810172e:	f7ff fccd 	bl	81010cc <main>
  bx  lr
 8101732:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101734:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101738:	10000000 	.word	0x10000000
  ldr r1, =_edata
 810173c:	1000028c 	.word	0x1000028c
  ldr r2, =_sidata
 8101740:	0810c1dc 	.word	0x0810c1dc
  ldr r2, =_sbss
 8101744:	1000028c 	.word	0x1000028c
  ldr r4, =_ebss
 8101748:	1000051c 	.word	0x1000051c

0810174c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 810174c:	e7fe      	b.n	810174c <ADC3_IRQHandler>
	...

08101750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101750:	b580      	push	{r7, lr}
 8101752:	b082      	sub	sp, #8
 8101754:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101756:	4b28      	ldr	r3, [pc, #160]	; (81017f8 <HAL_Init+0xa8>)
 8101758:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810175c:	4a26      	ldr	r2, [pc, #152]	; (81017f8 <HAL_Init+0xa8>)
 810175e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101762:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101766:	4b24      	ldr	r3, [pc, #144]	; (81017f8 <HAL_Init+0xa8>)
 8101768:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810176c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101770:	603b      	str	r3, [r7, #0]
 8101772:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101774:	4b21      	ldr	r3, [pc, #132]	; (81017fc <HAL_Init+0xac>)
 8101776:	681b      	ldr	r3, [r3, #0]
 8101778:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 810177c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101780:	4a1e      	ldr	r2, [pc, #120]	; (81017fc <HAL_Init+0xac>)
 8101782:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101786:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101788:	4b1c      	ldr	r3, [pc, #112]	; (81017fc <HAL_Init+0xac>)
 810178a:	681b      	ldr	r3, [r3, #0]
 810178c:	4a1b      	ldr	r2, [pc, #108]	; (81017fc <HAL_Init+0xac>)
 810178e:	f043 0301 	orr.w	r3, r3, #1
 8101792:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101794:	2003      	movs	r0, #3
 8101796:	f000 f9a1 	bl	8101adc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810179a:	f001 fa1f 	bl	8102bdc <HAL_RCC_GetSysClockFreq>
 810179e:	4602      	mov	r2, r0
 81017a0:	4b15      	ldr	r3, [pc, #84]	; (81017f8 <HAL_Init+0xa8>)
 81017a2:	699b      	ldr	r3, [r3, #24]
 81017a4:	0a1b      	lsrs	r3, r3, #8
 81017a6:	f003 030f 	and.w	r3, r3, #15
 81017aa:	4915      	ldr	r1, [pc, #84]	; (8101800 <HAL_Init+0xb0>)
 81017ac:	5ccb      	ldrb	r3, [r1, r3]
 81017ae:	f003 031f 	and.w	r3, r3, #31
 81017b2:	fa22 f303 	lsr.w	r3, r2, r3
 81017b6:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81017b8:	4b0f      	ldr	r3, [pc, #60]	; (81017f8 <HAL_Init+0xa8>)
 81017ba:	699b      	ldr	r3, [r3, #24]
 81017bc:	f003 030f 	and.w	r3, r3, #15
 81017c0:	4a0f      	ldr	r2, [pc, #60]	; (8101800 <HAL_Init+0xb0>)
 81017c2:	5cd3      	ldrb	r3, [r2, r3]
 81017c4:	f003 031f 	and.w	r3, r3, #31
 81017c8:	687a      	ldr	r2, [r7, #4]
 81017ca:	fa22 f303 	lsr.w	r3, r2, r3
 81017ce:	4a0d      	ldr	r2, [pc, #52]	; (8101804 <HAL_Init+0xb4>)
 81017d0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81017d2:	4b0c      	ldr	r3, [pc, #48]	; (8101804 <HAL_Init+0xb4>)
 81017d4:	681b      	ldr	r3, [r3, #0]
 81017d6:	4a0c      	ldr	r2, [pc, #48]	; (8101808 <HAL_Init+0xb8>)
 81017d8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81017da:	2000      	movs	r0, #0
 81017dc:	f000 f816 	bl	810180c <HAL_InitTick>
 81017e0:	4603      	mov	r3, r0
 81017e2:	2b00      	cmp	r3, #0
 81017e4:	d001      	beq.n	81017ea <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81017e6:	2301      	movs	r3, #1
 81017e8:	e002      	b.n	81017f0 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81017ea:	f7ff fe49 	bl	8101480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81017ee:	2300      	movs	r3, #0
}
 81017f0:	4618      	mov	r0, r3
 81017f2:	3708      	adds	r7, #8
 81017f4:	46bd      	mov	sp, r7
 81017f6:	bd80      	pop	{r7, pc}
 81017f8:	58024400 	.word	0x58024400
 81017fc:	40024400 	.word	0x40024400
 8101800:	0810bcbc 	.word	0x0810bcbc
 8101804:	10000004 	.word	0x10000004
 8101808:	10000000 	.word	0x10000000

0810180c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 810180c:	b580      	push	{r7, lr}
 810180e:	b082      	sub	sp, #8
 8101810:	af00      	add	r7, sp, #0
 8101812:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101814:	4b15      	ldr	r3, [pc, #84]	; (810186c <HAL_InitTick+0x60>)
 8101816:	781b      	ldrb	r3, [r3, #0]
 8101818:	2b00      	cmp	r3, #0
 810181a:	d101      	bne.n	8101820 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 810181c:	2301      	movs	r3, #1
 810181e:	e021      	b.n	8101864 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101820:	4b13      	ldr	r3, [pc, #76]	; (8101870 <HAL_InitTick+0x64>)
 8101822:	681a      	ldr	r2, [r3, #0]
 8101824:	4b11      	ldr	r3, [pc, #68]	; (810186c <HAL_InitTick+0x60>)
 8101826:	781b      	ldrb	r3, [r3, #0]
 8101828:	4619      	mov	r1, r3
 810182a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 810182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8101832:	fbb2 f3f3 	udiv	r3, r2, r3
 8101836:	4618      	mov	r0, r3
 8101838:	f000 f983 	bl	8101b42 <HAL_SYSTICK_Config>
 810183c:	4603      	mov	r3, r0
 810183e:	2b00      	cmp	r3, #0
 8101840:	d001      	beq.n	8101846 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101842:	2301      	movs	r3, #1
 8101844:	e00e      	b.n	8101864 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101846:	687b      	ldr	r3, [r7, #4]
 8101848:	2b0f      	cmp	r3, #15
 810184a:	d80a      	bhi.n	8101862 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 810184c:	2200      	movs	r2, #0
 810184e:	6879      	ldr	r1, [r7, #4]
 8101850:	f04f 30ff 	mov.w	r0, #4294967295
 8101854:	f000 f94d 	bl	8101af2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101858:	4a06      	ldr	r2, [pc, #24]	; (8101874 <HAL_InitTick+0x68>)
 810185a:	687b      	ldr	r3, [r7, #4]
 810185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810185e:	2300      	movs	r3, #0
 8101860:	e000      	b.n	8101864 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101862:	2301      	movs	r3, #1
}
 8101864:	4618      	mov	r0, r3
 8101866:	3708      	adds	r7, #8
 8101868:	46bd      	mov	sp, r7
 810186a:	bd80      	pop	{r7, pc}
 810186c:	1000000c 	.word	0x1000000c
 8101870:	10000000 	.word	0x10000000
 8101874:	10000008 	.word	0x10000008

08101878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101878:	b480      	push	{r7}
 810187a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810187c:	4b06      	ldr	r3, [pc, #24]	; (8101898 <HAL_IncTick+0x20>)
 810187e:	781b      	ldrb	r3, [r3, #0]
 8101880:	461a      	mov	r2, r3
 8101882:	4b06      	ldr	r3, [pc, #24]	; (810189c <HAL_IncTick+0x24>)
 8101884:	681b      	ldr	r3, [r3, #0]
 8101886:	4413      	add	r3, r2
 8101888:	4a04      	ldr	r2, [pc, #16]	; (810189c <HAL_IncTick+0x24>)
 810188a:	6013      	str	r3, [r2, #0]
}
 810188c:	bf00      	nop
 810188e:	46bd      	mov	sp, r7
 8101890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101894:	4770      	bx	lr
 8101896:	bf00      	nop
 8101898:	1000000c 	.word	0x1000000c
 810189c:	100004e8 	.word	0x100004e8

081018a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81018a0:	b480      	push	{r7}
 81018a2:	af00      	add	r7, sp, #0
  return uwTick;
 81018a4:	4b03      	ldr	r3, [pc, #12]	; (81018b4 <HAL_GetTick+0x14>)
 81018a6:	681b      	ldr	r3, [r3, #0]
}
 81018a8:	4618      	mov	r0, r3
 81018aa:	46bd      	mov	sp, r7
 81018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018b0:	4770      	bx	lr
 81018b2:	bf00      	nop
 81018b4:	100004e8 	.word	0x100004e8

081018b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81018b8:	b580      	push	{r7, lr}
 81018ba:	b084      	sub	sp, #16
 81018bc:	af00      	add	r7, sp, #0
 81018be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81018c0:	f7ff ffee 	bl	81018a0 <HAL_GetTick>
 81018c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81018c6:	687b      	ldr	r3, [r7, #4]
 81018c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81018ca:	68fb      	ldr	r3, [r7, #12]
 81018cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81018d0:	d005      	beq.n	81018de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81018d2:	4b0a      	ldr	r3, [pc, #40]	; (81018fc <HAL_Delay+0x44>)
 81018d4:	781b      	ldrb	r3, [r3, #0]
 81018d6:	461a      	mov	r2, r3
 81018d8:	68fb      	ldr	r3, [r7, #12]
 81018da:	4413      	add	r3, r2
 81018dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 81018de:	bf00      	nop
 81018e0:	f7ff ffde 	bl	81018a0 <HAL_GetTick>
 81018e4:	4602      	mov	r2, r0
 81018e6:	68bb      	ldr	r3, [r7, #8]
 81018e8:	1ad3      	subs	r3, r2, r3
 81018ea:	68fa      	ldr	r2, [r7, #12]
 81018ec:	429a      	cmp	r2, r3
 81018ee:	d8f7      	bhi.n	81018e0 <HAL_Delay+0x28>
  {
  }
}
 81018f0:	bf00      	nop
 81018f2:	bf00      	nop
 81018f4:	3710      	adds	r7, #16
 81018f6:	46bd      	mov	sp, r7
 81018f8:	bd80      	pop	{r7, pc}
 81018fa:	bf00      	nop
 81018fc:	1000000c 	.word	0x1000000c

08101900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101900:	b480      	push	{r7}
 8101902:	b085      	sub	sp, #20
 8101904:	af00      	add	r7, sp, #0
 8101906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101908:	687b      	ldr	r3, [r7, #4]
 810190a:	f003 0307 	and.w	r3, r3, #7
 810190e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101910:	4b0c      	ldr	r3, [pc, #48]	; (8101944 <__NVIC_SetPriorityGrouping+0x44>)
 8101912:	68db      	ldr	r3, [r3, #12]
 8101914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101916:	68ba      	ldr	r2, [r7, #8]
 8101918:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 810191c:	4013      	ands	r3, r2
 810191e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101920:	68fb      	ldr	r3, [r7, #12]
 8101922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101924:	68bb      	ldr	r3, [r7, #8]
 8101926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101928:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 810192c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101932:	4a04      	ldr	r2, [pc, #16]	; (8101944 <__NVIC_SetPriorityGrouping+0x44>)
 8101934:	68bb      	ldr	r3, [r7, #8]
 8101936:	60d3      	str	r3, [r2, #12]
}
 8101938:	bf00      	nop
 810193a:	3714      	adds	r7, #20
 810193c:	46bd      	mov	sp, r7
 810193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101942:	4770      	bx	lr
 8101944:	e000ed00 	.word	0xe000ed00

08101948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101948:	b480      	push	{r7}
 810194a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 810194c:	4b04      	ldr	r3, [pc, #16]	; (8101960 <__NVIC_GetPriorityGrouping+0x18>)
 810194e:	68db      	ldr	r3, [r3, #12]
 8101950:	0a1b      	lsrs	r3, r3, #8
 8101952:	f003 0307 	and.w	r3, r3, #7
}
 8101956:	4618      	mov	r0, r3
 8101958:	46bd      	mov	sp, r7
 810195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810195e:	4770      	bx	lr
 8101960:	e000ed00 	.word	0xe000ed00

08101964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101964:	b480      	push	{r7}
 8101966:	b083      	sub	sp, #12
 8101968:	af00      	add	r7, sp, #0
 810196a:	4603      	mov	r3, r0
 810196c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810196e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101972:	2b00      	cmp	r3, #0
 8101974:	db0b      	blt.n	810198e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101976:	88fb      	ldrh	r3, [r7, #6]
 8101978:	f003 021f 	and.w	r2, r3, #31
 810197c:	4907      	ldr	r1, [pc, #28]	; (810199c <__NVIC_EnableIRQ+0x38>)
 810197e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101982:	095b      	lsrs	r3, r3, #5
 8101984:	2001      	movs	r0, #1
 8101986:	fa00 f202 	lsl.w	r2, r0, r2
 810198a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 810198e:	bf00      	nop
 8101990:	370c      	adds	r7, #12
 8101992:	46bd      	mov	sp, r7
 8101994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101998:	4770      	bx	lr
 810199a:	bf00      	nop
 810199c:	e000e100 	.word	0xe000e100

081019a0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 81019a0:	b480      	push	{r7}
 81019a2:	b083      	sub	sp, #12
 81019a4:	af00      	add	r7, sp, #0
 81019a6:	4603      	mov	r3, r0
 81019a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81019aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81019ae:	2b00      	cmp	r3, #0
 81019b0:	db0c      	blt.n	81019cc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81019b2:	88fb      	ldrh	r3, [r7, #6]
 81019b4:	f003 021f 	and.w	r2, r3, #31
 81019b8:	4907      	ldr	r1, [pc, #28]	; (81019d8 <__NVIC_ClearPendingIRQ+0x38>)
 81019ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81019be:	095b      	lsrs	r3, r3, #5
 81019c0:	2001      	movs	r0, #1
 81019c2:	fa00 f202 	lsl.w	r2, r0, r2
 81019c6:	3360      	adds	r3, #96	; 0x60
 81019c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 81019cc:	bf00      	nop
 81019ce:	370c      	adds	r7, #12
 81019d0:	46bd      	mov	sp, r7
 81019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019d6:	4770      	bx	lr
 81019d8:	e000e100 	.word	0xe000e100

081019dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81019dc:	b480      	push	{r7}
 81019de:	b083      	sub	sp, #12
 81019e0:	af00      	add	r7, sp, #0
 81019e2:	4603      	mov	r3, r0
 81019e4:	6039      	str	r1, [r7, #0]
 81019e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81019e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81019ec:	2b00      	cmp	r3, #0
 81019ee:	db0a      	blt.n	8101a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81019f0:	683b      	ldr	r3, [r7, #0]
 81019f2:	b2da      	uxtb	r2, r3
 81019f4:	490c      	ldr	r1, [pc, #48]	; (8101a28 <__NVIC_SetPriority+0x4c>)
 81019f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81019fa:	0112      	lsls	r2, r2, #4
 81019fc:	b2d2      	uxtb	r2, r2
 81019fe:	440b      	add	r3, r1
 8101a00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101a04:	e00a      	b.n	8101a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101a06:	683b      	ldr	r3, [r7, #0]
 8101a08:	b2da      	uxtb	r2, r3
 8101a0a:	4908      	ldr	r1, [pc, #32]	; (8101a2c <__NVIC_SetPriority+0x50>)
 8101a0c:	88fb      	ldrh	r3, [r7, #6]
 8101a0e:	f003 030f 	and.w	r3, r3, #15
 8101a12:	3b04      	subs	r3, #4
 8101a14:	0112      	lsls	r2, r2, #4
 8101a16:	b2d2      	uxtb	r2, r2
 8101a18:	440b      	add	r3, r1
 8101a1a:	761a      	strb	r2, [r3, #24]
}
 8101a1c:	bf00      	nop
 8101a1e:	370c      	adds	r7, #12
 8101a20:	46bd      	mov	sp, r7
 8101a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a26:	4770      	bx	lr
 8101a28:	e000e100 	.word	0xe000e100
 8101a2c:	e000ed00 	.word	0xe000ed00

08101a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101a30:	b480      	push	{r7}
 8101a32:	b089      	sub	sp, #36	; 0x24
 8101a34:	af00      	add	r7, sp, #0
 8101a36:	60f8      	str	r0, [r7, #12]
 8101a38:	60b9      	str	r1, [r7, #8]
 8101a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101a3c:	68fb      	ldr	r3, [r7, #12]
 8101a3e:	f003 0307 	and.w	r3, r3, #7
 8101a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101a44:	69fb      	ldr	r3, [r7, #28]
 8101a46:	f1c3 0307 	rsb	r3, r3, #7
 8101a4a:	2b04      	cmp	r3, #4
 8101a4c:	bf28      	it	cs
 8101a4e:	2304      	movcs	r3, #4
 8101a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101a52:	69fb      	ldr	r3, [r7, #28]
 8101a54:	3304      	adds	r3, #4
 8101a56:	2b06      	cmp	r3, #6
 8101a58:	d902      	bls.n	8101a60 <NVIC_EncodePriority+0x30>
 8101a5a:	69fb      	ldr	r3, [r7, #28]
 8101a5c:	3b03      	subs	r3, #3
 8101a5e:	e000      	b.n	8101a62 <NVIC_EncodePriority+0x32>
 8101a60:	2300      	movs	r3, #0
 8101a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101a64:	f04f 32ff 	mov.w	r2, #4294967295
 8101a68:	69bb      	ldr	r3, [r7, #24]
 8101a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8101a6e:	43da      	mvns	r2, r3
 8101a70:	68bb      	ldr	r3, [r7, #8]
 8101a72:	401a      	ands	r2, r3
 8101a74:	697b      	ldr	r3, [r7, #20]
 8101a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101a78:	f04f 31ff 	mov.w	r1, #4294967295
 8101a7c:	697b      	ldr	r3, [r7, #20]
 8101a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8101a82:	43d9      	mvns	r1, r3
 8101a84:	687b      	ldr	r3, [r7, #4]
 8101a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101a88:	4313      	orrs	r3, r2
         );
}
 8101a8a:	4618      	mov	r0, r3
 8101a8c:	3724      	adds	r7, #36	; 0x24
 8101a8e:	46bd      	mov	sp, r7
 8101a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a94:	4770      	bx	lr
	...

08101a98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101a98:	b580      	push	{r7, lr}
 8101a9a:	b082      	sub	sp, #8
 8101a9c:	af00      	add	r7, sp, #0
 8101a9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101aa0:	687b      	ldr	r3, [r7, #4]
 8101aa2:	3b01      	subs	r3, #1
 8101aa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101aa8:	d301      	bcc.n	8101aae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101aaa:	2301      	movs	r3, #1
 8101aac:	e00f      	b.n	8101ace <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101aae:	4a0a      	ldr	r2, [pc, #40]	; (8101ad8 <SysTick_Config+0x40>)
 8101ab0:	687b      	ldr	r3, [r7, #4]
 8101ab2:	3b01      	subs	r3, #1
 8101ab4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101ab6:	210f      	movs	r1, #15
 8101ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8101abc:	f7ff ff8e 	bl	81019dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101ac0:	4b05      	ldr	r3, [pc, #20]	; (8101ad8 <SysTick_Config+0x40>)
 8101ac2:	2200      	movs	r2, #0
 8101ac4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101ac6:	4b04      	ldr	r3, [pc, #16]	; (8101ad8 <SysTick_Config+0x40>)
 8101ac8:	2207      	movs	r2, #7
 8101aca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101acc:	2300      	movs	r3, #0
}
 8101ace:	4618      	mov	r0, r3
 8101ad0:	3708      	adds	r7, #8
 8101ad2:	46bd      	mov	sp, r7
 8101ad4:	bd80      	pop	{r7, pc}
 8101ad6:	bf00      	nop
 8101ad8:	e000e010 	.word	0xe000e010

08101adc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101adc:	b580      	push	{r7, lr}
 8101ade:	b082      	sub	sp, #8
 8101ae0:	af00      	add	r7, sp, #0
 8101ae2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101ae4:	6878      	ldr	r0, [r7, #4]
 8101ae6:	f7ff ff0b 	bl	8101900 <__NVIC_SetPriorityGrouping>
}
 8101aea:	bf00      	nop
 8101aec:	3708      	adds	r7, #8
 8101aee:	46bd      	mov	sp, r7
 8101af0:	bd80      	pop	{r7, pc}

08101af2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101af2:	b580      	push	{r7, lr}
 8101af4:	b086      	sub	sp, #24
 8101af6:	af00      	add	r7, sp, #0
 8101af8:	4603      	mov	r3, r0
 8101afa:	60b9      	str	r1, [r7, #8]
 8101afc:	607a      	str	r2, [r7, #4]
 8101afe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101b00:	f7ff ff22 	bl	8101948 <__NVIC_GetPriorityGrouping>
 8101b04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101b06:	687a      	ldr	r2, [r7, #4]
 8101b08:	68b9      	ldr	r1, [r7, #8]
 8101b0a:	6978      	ldr	r0, [r7, #20]
 8101b0c:	f7ff ff90 	bl	8101a30 <NVIC_EncodePriority>
 8101b10:	4602      	mov	r2, r0
 8101b12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101b16:	4611      	mov	r1, r2
 8101b18:	4618      	mov	r0, r3
 8101b1a:	f7ff ff5f 	bl	81019dc <__NVIC_SetPriority>
}
 8101b1e:	bf00      	nop
 8101b20:	3718      	adds	r7, #24
 8101b22:	46bd      	mov	sp, r7
 8101b24:	bd80      	pop	{r7, pc}

08101b26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101b26:	b580      	push	{r7, lr}
 8101b28:	b082      	sub	sp, #8
 8101b2a:	af00      	add	r7, sp, #0
 8101b2c:	4603      	mov	r3, r0
 8101b2e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8101b30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101b34:	4618      	mov	r0, r3
 8101b36:	f7ff ff15 	bl	8101964 <__NVIC_EnableIRQ>
}
 8101b3a:	bf00      	nop
 8101b3c:	3708      	adds	r7, #8
 8101b3e:	46bd      	mov	sp, r7
 8101b40:	bd80      	pop	{r7, pc}

08101b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101b42:	b580      	push	{r7, lr}
 8101b44:	b082      	sub	sp, #8
 8101b46:	af00      	add	r7, sp, #0
 8101b48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101b4a:	6878      	ldr	r0, [r7, #4]
 8101b4c:	f7ff ffa4 	bl	8101a98 <SysTick_Config>
 8101b50:	4603      	mov	r3, r0
}
 8101b52:	4618      	mov	r0, r3
 8101b54:	3708      	adds	r7, #8
 8101b56:	46bd      	mov	sp, r7
 8101b58:	bd80      	pop	{r7, pc}

08101b5a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8101b5a:	b580      	push	{r7, lr}
 8101b5c:	b082      	sub	sp, #8
 8101b5e:	af00      	add	r7, sp, #0
 8101b60:	4603      	mov	r3, r0
 8101b62:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8101b64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101b68:	4618      	mov	r0, r3
 8101b6a:	f7ff ff19 	bl	81019a0 <__NVIC_ClearPendingIRQ>
}
 8101b6e:	bf00      	nop
 8101b70:	3708      	adds	r7, #8
 8101b72:	46bd      	mov	sp, r7
 8101b74:	bd80      	pop	{r7, pc}
	...

08101b78 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101b78:	b480      	push	{r7}
 8101b7a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101b7c:	4b07      	ldr	r3, [pc, #28]	; (8101b9c <HAL_GetCurrentCPUID+0x24>)
 8101b7e:	681b      	ldr	r3, [r3, #0]
 8101b80:	091b      	lsrs	r3, r3, #4
 8101b82:	f003 030f 	and.w	r3, r3, #15
 8101b86:	2b07      	cmp	r3, #7
 8101b88:	d101      	bne.n	8101b8e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8101b8a:	2303      	movs	r3, #3
 8101b8c:	e000      	b.n	8101b90 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101b8e:	2301      	movs	r3, #1
  }
}
 8101b90:	4618      	mov	r0, r3
 8101b92:	46bd      	mov	sp, r7
 8101b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b98:	4770      	bx	lr
 8101b9a:	bf00      	nop
 8101b9c:	e000ed00 	.word	0xe000ed00

08101ba0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8101ba0:	b480      	push	{r7}
 8101ba2:	b089      	sub	sp, #36	; 0x24
 8101ba4:	af00      	add	r7, sp, #0
 8101ba6:	6078      	str	r0, [r7, #4]
 8101ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8101baa:	2300      	movs	r3, #0
 8101bac:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101bae:	4b89      	ldr	r3, [pc, #548]	; (8101dd4 <HAL_GPIO_Init+0x234>)
 8101bb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101bb2:	e194      	b.n	8101ede <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8101bb4:	683b      	ldr	r3, [r7, #0]
 8101bb6:	681a      	ldr	r2, [r3, #0]
 8101bb8:	2101      	movs	r1, #1
 8101bba:	69fb      	ldr	r3, [r7, #28]
 8101bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8101bc0:	4013      	ands	r3, r2
 8101bc2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101bc4:	693b      	ldr	r3, [r7, #16]
 8101bc6:	2b00      	cmp	r3, #0
 8101bc8:	f000 8186 	beq.w	8101ed8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8101bcc:	683b      	ldr	r3, [r7, #0]
 8101bce:	685b      	ldr	r3, [r3, #4]
 8101bd0:	2b01      	cmp	r3, #1
 8101bd2:	d00b      	beq.n	8101bec <HAL_GPIO_Init+0x4c>
 8101bd4:	683b      	ldr	r3, [r7, #0]
 8101bd6:	685b      	ldr	r3, [r3, #4]
 8101bd8:	2b02      	cmp	r3, #2
 8101bda:	d007      	beq.n	8101bec <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8101bdc:	683b      	ldr	r3, [r7, #0]
 8101bde:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8101be0:	2b11      	cmp	r3, #17
 8101be2:	d003      	beq.n	8101bec <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8101be4:	683b      	ldr	r3, [r7, #0]
 8101be6:	685b      	ldr	r3, [r3, #4]
 8101be8:	2b12      	cmp	r3, #18
 8101bea:	d130      	bne.n	8101c4e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101bec:	687b      	ldr	r3, [r7, #4]
 8101bee:	689b      	ldr	r3, [r3, #8]
 8101bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8101bf2:	69fb      	ldr	r3, [r7, #28]
 8101bf4:	005b      	lsls	r3, r3, #1
 8101bf6:	2203      	movs	r2, #3
 8101bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8101bfc:	43db      	mvns	r3, r3
 8101bfe:	69ba      	ldr	r2, [r7, #24]
 8101c00:	4013      	ands	r3, r2
 8101c02:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8101c04:	683b      	ldr	r3, [r7, #0]
 8101c06:	68da      	ldr	r2, [r3, #12]
 8101c08:	69fb      	ldr	r3, [r7, #28]
 8101c0a:	005b      	lsls	r3, r3, #1
 8101c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8101c10:	69ba      	ldr	r2, [r7, #24]
 8101c12:	4313      	orrs	r3, r2
 8101c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8101c16:	687b      	ldr	r3, [r7, #4]
 8101c18:	69ba      	ldr	r2, [r7, #24]
 8101c1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101c1c:	687b      	ldr	r3, [r7, #4]
 8101c1e:	685b      	ldr	r3, [r3, #4]
 8101c20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8101c22:	2201      	movs	r2, #1
 8101c24:	69fb      	ldr	r3, [r7, #28]
 8101c26:	fa02 f303 	lsl.w	r3, r2, r3
 8101c2a:	43db      	mvns	r3, r3
 8101c2c:	69ba      	ldr	r2, [r7, #24]
 8101c2e:	4013      	ands	r3, r2
 8101c30:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8101c32:	683b      	ldr	r3, [r7, #0]
 8101c34:	685b      	ldr	r3, [r3, #4]
 8101c36:	091b      	lsrs	r3, r3, #4
 8101c38:	f003 0201 	and.w	r2, r3, #1
 8101c3c:	69fb      	ldr	r3, [r7, #28]
 8101c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8101c42:	69ba      	ldr	r2, [r7, #24]
 8101c44:	4313      	orrs	r3, r2
 8101c46:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101c48:	687b      	ldr	r3, [r7, #4]
 8101c4a:	69ba      	ldr	r2, [r7, #24]
 8101c4c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101c4e:	687b      	ldr	r3, [r7, #4]
 8101c50:	68db      	ldr	r3, [r3, #12]
 8101c52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101c54:	69fb      	ldr	r3, [r7, #28]
 8101c56:	005b      	lsls	r3, r3, #1
 8101c58:	2203      	movs	r2, #3
 8101c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8101c5e:	43db      	mvns	r3, r3
 8101c60:	69ba      	ldr	r2, [r7, #24]
 8101c62:	4013      	ands	r3, r2
 8101c64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8101c66:	683b      	ldr	r3, [r7, #0]
 8101c68:	689a      	ldr	r2, [r3, #8]
 8101c6a:	69fb      	ldr	r3, [r7, #28]
 8101c6c:	005b      	lsls	r3, r3, #1
 8101c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8101c72:	69ba      	ldr	r2, [r7, #24]
 8101c74:	4313      	orrs	r3, r2
 8101c76:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101c78:	687b      	ldr	r3, [r7, #4]
 8101c7a:	69ba      	ldr	r2, [r7, #24]
 8101c7c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8101c7e:	683b      	ldr	r3, [r7, #0]
 8101c80:	685b      	ldr	r3, [r3, #4]
 8101c82:	2b02      	cmp	r3, #2
 8101c84:	d003      	beq.n	8101c8e <HAL_GPIO_Init+0xee>
 8101c86:	683b      	ldr	r3, [r7, #0]
 8101c88:	685b      	ldr	r3, [r3, #4]
 8101c8a:	2b12      	cmp	r3, #18
 8101c8c:	d123      	bne.n	8101cd6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101c8e:	69fb      	ldr	r3, [r7, #28]
 8101c90:	08da      	lsrs	r2, r3, #3
 8101c92:	687b      	ldr	r3, [r7, #4]
 8101c94:	3208      	adds	r2, #8
 8101c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8101c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101c9c:	69fb      	ldr	r3, [r7, #28]
 8101c9e:	f003 0307 	and.w	r3, r3, #7
 8101ca2:	009b      	lsls	r3, r3, #2
 8101ca4:	220f      	movs	r2, #15
 8101ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8101caa:	43db      	mvns	r3, r3
 8101cac:	69ba      	ldr	r2, [r7, #24]
 8101cae:	4013      	ands	r3, r2
 8101cb0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8101cb2:	683b      	ldr	r3, [r7, #0]
 8101cb4:	691a      	ldr	r2, [r3, #16]
 8101cb6:	69fb      	ldr	r3, [r7, #28]
 8101cb8:	f003 0307 	and.w	r3, r3, #7
 8101cbc:	009b      	lsls	r3, r3, #2
 8101cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8101cc2:	69ba      	ldr	r2, [r7, #24]
 8101cc4:	4313      	orrs	r3, r2
 8101cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8101cc8:	69fb      	ldr	r3, [r7, #28]
 8101cca:	08da      	lsrs	r2, r3, #3
 8101ccc:	687b      	ldr	r3, [r7, #4]
 8101cce:	3208      	adds	r2, #8
 8101cd0:	69b9      	ldr	r1, [r7, #24]
 8101cd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8101cd6:	687b      	ldr	r3, [r7, #4]
 8101cd8:	681b      	ldr	r3, [r3, #0]
 8101cda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8101cdc:	69fb      	ldr	r3, [r7, #28]
 8101cde:	005b      	lsls	r3, r3, #1
 8101ce0:	2203      	movs	r2, #3
 8101ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8101ce6:	43db      	mvns	r3, r3
 8101ce8:	69ba      	ldr	r2, [r7, #24]
 8101cea:	4013      	ands	r3, r2
 8101cec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8101cee:	683b      	ldr	r3, [r7, #0]
 8101cf0:	685b      	ldr	r3, [r3, #4]
 8101cf2:	f003 0203 	and.w	r2, r3, #3
 8101cf6:	69fb      	ldr	r3, [r7, #28]
 8101cf8:	005b      	lsls	r3, r3, #1
 8101cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8101cfe:	69ba      	ldr	r2, [r7, #24]
 8101d00:	4313      	orrs	r3, r2
 8101d02:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8101d04:	687b      	ldr	r3, [r7, #4]
 8101d06:	69ba      	ldr	r2, [r7, #24]
 8101d08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8101d0a:	683b      	ldr	r3, [r7, #0]
 8101d0c:	685b      	ldr	r3, [r3, #4]
 8101d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8101d12:	2b00      	cmp	r3, #0
 8101d14:	f000 80e0 	beq.w	8101ed8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101d18:	4b2f      	ldr	r3, [pc, #188]	; (8101dd8 <HAL_GPIO_Init+0x238>)
 8101d1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101d1e:	4a2e      	ldr	r2, [pc, #184]	; (8101dd8 <HAL_GPIO_Init+0x238>)
 8101d20:	f043 0302 	orr.w	r3, r3, #2
 8101d24:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101d28:	4b2b      	ldr	r3, [pc, #172]	; (8101dd8 <HAL_GPIO_Init+0x238>)
 8101d2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101d2e:	f003 0302 	and.w	r3, r3, #2
 8101d32:	60fb      	str	r3, [r7, #12]
 8101d34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101d36:	4a29      	ldr	r2, [pc, #164]	; (8101ddc <HAL_GPIO_Init+0x23c>)
 8101d38:	69fb      	ldr	r3, [r7, #28]
 8101d3a:	089b      	lsrs	r3, r3, #2
 8101d3c:	3302      	adds	r3, #2
 8101d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101d44:	69fb      	ldr	r3, [r7, #28]
 8101d46:	f003 0303 	and.w	r3, r3, #3
 8101d4a:	009b      	lsls	r3, r3, #2
 8101d4c:	220f      	movs	r2, #15
 8101d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8101d52:	43db      	mvns	r3, r3
 8101d54:	69ba      	ldr	r2, [r7, #24]
 8101d56:	4013      	ands	r3, r2
 8101d58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8101d5a:	687b      	ldr	r3, [r7, #4]
 8101d5c:	4a20      	ldr	r2, [pc, #128]	; (8101de0 <HAL_GPIO_Init+0x240>)
 8101d5e:	4293      	cmp	r3, r2
 8101d60:	d052      	beq.n	8101e08 <HAL_GPIO_Init+0x268>
 8101d62:	687b      	ldr	r3, [r7, #4]
 8101d64:	4a1f      	ldr	r2, [pc, #124]	; (8101de4 <HAL_GPIO_Init+0x244>)
 8101d66:	4293      	cmp	r3, r2
 8101d68:	d031      	beq.n	8101dce <HAL_GPIO_Init+0x22e>
 8101d6a:	687b      	ldr	r3, [r7, #4]
 8101d6c:	4a1e      	ldr	r2, [pc, #120]	; (8101de8 <HAL_GPIO_Init+0x248>)
 8101d6e:	4293      	cmp	r3, r2
 8101d70:	d02b      	beq.n	8101dca <HAL_GPIO_Init+0x22a>
 8101d72:	687b      	ldr	r3, [r7, #4]
 8101d74:	4a1d      	ldr	r2, [pc, #116]	; (8101dec <HAL_GPIO_Init+0x24c>)
 8101d76:	4293      	cmp	r3, r2
 8101d78:	d025      	beq.n	8101dc6 <HAL_GPIO_Init+0x226>
 8101d7a:	687b      	ldr	r3, [r7, #4]
 8101d7c:	4a1c      	ldr	r2, [pc, #112]	; (8101df0 <HAL_GPIO_Init+0x250>)
 8101d7e:	4293      	cmp	r3, r2
 8101d80:	d01f      	beq.n	8101dc2 <HAL_GPIO_Init+0x222>
 8101d82:	687b      	ldr	r3, [r7, #4]
 8101d84:	4a1b      	ldr	r2, [pc, #108]	; (8101df4 <HAL_GPIO_Init+0x254>)
 8101d86:	4293      	cmp	r3, r2
 8101d88:	d019      	beq.n	8101dbe <HAL_GPIO_Init+0x21e>
 8101d8a:	687b      	ldr	r3, [r7, #4]
 8101d8c:	4a1a      	ldr	r2, [pc, #104]	; (8101df8 <HAL_GPIO_Init+0x258>)
 8101d8e:	4293      	cmp	r3, r2
 8101d90:	d013      	beq.n	8101dba <HAL_GPIO_Init+0x21a>
 8101d92:	687b      	ldr	r3, [r7, #4]
 8101d94:	4a19      	ldr	r2, [pc, #100]	; (8101dfc <HAL_GPIO_Init+0x25c>)
 8101d96:	4293      	cmp	r3, r2
 8101d98:	d00d      	beq.n	8101db6 <HAL_GPIO_Init+0x216>
 8101d9a:	687b      	ldr	r3, [r7, #4]
 8101d9c:	4a18      	ldr	r2, [pc, #96]	; (8101e00 <HAL_GPIO_Init+0x260>)
 8101d9e:	4293      	cmp	r3, r2
 8101da0:	d007      	beq.n	8101db2 <HAL_GPIO_Init+0x212>
 8101da2:	687b      	ldr	r3, [r7, #4]
 8101da4:	4a17      	ldr	r2, [pc, #92]	; (8101e04 <HAL_GPIO_Init+0x264>)
 8101da6:	4293      	cmp	r3, r2
 8101da8:	d101      	bne.n	8101dae <HAL_GPIO_Init+0x20e>
 8101daa:	2309      	movs	r3, #9
 8101dac:	e02d      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dae:	230a      	movs	r3, #10
 8101db0:	e02b      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101db2:	2308      	movs	r3, #8
 8101db4:	e029      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101db6:	2307      	movs	r3, #7
 8101db8:	e027      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dba:	2306      	movs	r3, #6
 8101dbc:	e025      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dbe:	2305      	movs	r3, #5
 8101dc0:	e023      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dc2:	2304      	movs	r3, #4
 8101dc4:	e021      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dc6:	2303      	movs	r3, #3
 8101dc8:	e01f      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dca:	2302      	movs	r3, #2
 8101dcc:	e01d      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dce:	2301      	movs	r3, #1
 8101dd0:	e01b      	b.n	8101e0a <HAL_GPIO_Init+0x26a>
 8101dd2:	bf00      	nop
 8101dd4:	580000c0 	.word	0x580000c0
 8101dd8:	58024400 	.word	0x58024400
 8101ddc:	58000400 	.word	0x58000400
 8101de0:	58020000 	.word	0x58020000
 8101de4:	58020400 	.word	0x58020400
 8101de8:	58020800 	.word	0x58020800
 8101dec:	58020c00 	.word	0x58020c00
 8101df0:	58021000 	.word	0x58021000
 8101df4:	58021400 	.word	0x58021400
 8101df8:	58021800 	.word	0x58021800
 8101dfc:	58021c00 	.word	0x58021c00
 8101e00:	58022000 	.word	0x58022000
 8101e04:	58022400 	.word	0x58022400
 8101e08:	2300      	movs	r3, #0
 8101e0a:	69fa      	ldr	r2, [r7, #28]
 8101e0c:	f002 0203 	and.w	r2, r2, #3
 8101e10:	0092      	lsls	r2, r2, #2
 8101e12:	4093      	lsls	r3, r2
 8101e14:	69ba      	ldr	r2, [r7, #24]
 8101e16:	4313      	orrs	r3, r2
 8101e18:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8101e1a:	4938      	ldr	r1, [pc, #224]	; (8101efc <HAL_GPIO_Init+0x35c>)
 8101e1c:	69fb      	ldr	r3, [r7, #28]
 8101e1e:	089b      	lsrs	r3, r3, #2
 8101e20:	3302      	adds	r3, #2
 8101e22:	69ba      	ldr	r2, [r7, #24]
 8101e24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8101e28:	697b      	ldr	r3, [r7, #20]
 8101e2a:	681b      	ldr	r3, [r3, #0]
 8101e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101e2e:	693b      	ldr	r3, [r7, #16]
 8101e30:	43db      	mvns	r3, r3
 8101e32:	69ba      	ldr	r2, [r7, #24]
 8101e34:	4013      	ands	r3, r2
 8101e36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8101e38:	683b      	ldr	r3, [r7, #0]
 8101e3a:	685b      	ldr	r3, [r3, #4]
 8101e3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8101e40:	2b00      	cmp	r3, #0
 8101e42:	d003      	beq.n	8101e4c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8101e44:	69ba      	ldr	r2, [r7, #24]
 8101e46:	693b      	ldr	r3, [r7, #16]
 8101e48:	4313      	orrs	r3, r2
 8101e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8101e4c:	697b      	ldr	r3, [r7, #20]
 8101e4e:	69ba      	ldr	r2, [r7, #24]
 8101e50:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8101e52:	697b      	ldr	r3, [r7, #20]
 8101e54:	685b      	ldr	r3, [r3, #4]
 8101e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101e58:	693b      	ldr	r3, [r7, #16]
 8101e5a:	43db      	mvns	r3, r3
 8101e5c:	69ba      	ldr	r2, [r7, #24]
 8101e5e:	4013      	ands	r3, r2
 8101e60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8101e62:	683b      	ldr	r3, [r7, #0]
 8101e64:	685b      	ldr	r3, [r3, #4]
 8101e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8101e6a:	2b00      	cmp	r3, #0
 8101e6c:	d003      	beq.n	8101e76 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8101e6e:	69ba      	ldr	r2, [r7, #24]
 8101e70:	693b      	ldr	r3, [r7, #16]
 8101e72:	4313      	orrs	r3, r2
 8101e74:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8101e76:	697b      	ldr	r3, [r7, #20]
 8101e78:	69ba      	ldr	r2, [r7, #24]
 8101e7a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101e80:	681b      	ldr	r3, [r3, #0]
 8101e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101e84:	693b      	ldr	r3, [r7, #16]
 8101e86:	43db      	mvns	r3, r3
 8101e88:	69ba      	ldr	r2, [r7, #24]
 8101e8a:	4013      	ands	r3, r2
 8101e8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8101e8e:	683b      	ldr	r3, [r7, #0]
 8101e90:	685b      	ldr	r3, [r3, #4]
 8101e92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101e96:	2b00      	cmp	r3, #0
 8101e98:	d003      	beq.n	8101ea2 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8101e9a:	69ba      	ldr	r2, [r7, #24]
 8101e9c:	693b      	ldr	r3, [r7, #16]
 8101e9e:	4313      	orrs	r3, r2
 8101ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101ea2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101ea6:	69bb      	ldr	r3, [r7, #24]
 8101ea8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101eae:	685b      	ldr	r3, [r3, #4]
 8101eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101eb2:	693b      	ldr	r3, [r7, #16]
 8101eb4:	43db      	mvns	r3, r3
 8101eb6:	69ba      	ldr	r2, [r7, #24]
 8101eb8:	4013      	ands	r3, r2
 8101eba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8101ebc:	683b      	ldr	r3, [r7, #0]
 8101ebe:	685b      	ldr	r3, [r3, #4]
 8101ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101ec4:	2b00      	cmp	r3, #0
 8101ec6:	d003      	beq.n	8101ed0 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8101ec8:	69ba      	ldr	r2, [r7, #24]
 8101eca:	693b      	ldr	r3, [r7, #16]
 8101ecc:	4313      	orrs	r3, r2
 8101ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101ed0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101ed4:	69bb      	ldr	r3, [r7, #24]
 8101ed6:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8101ed8:	69fb      	ldr	r3, [r7, #28]
 8101eda:	3301      	adds	r3, #1
 8101edc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101ede:	683b      	ldr	r3, [r7, #0]
 8101ee0:	681a      	ldr	r2, [r3, #0]
 8101ee2:	69fb      	ldr	r3, [r7, #28]
 8101ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8101ee8:	2b00      	cmp	r3, #0
 8101eea:	f47f ae63 	bne.w	8101bb4 <HAL_GPIO_Init+0x14>
  }
}
 8101eee:	bf00      	nop
 8101ef0:	bf00      	nop
 8101ef2:	3724      	adds	r7, #36	; 0x24
 8101ef4:	46bd      	mov	sp, r7
 8101ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101efa:	4770      	bx	lr
 8101efc:	58000400 	.word	0x58000400

08101f00 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8101f00:	b480      	push	{r7}
 8101f02:	b083      	sub	sp, #12
 8101f04:	af00      	add	r7, sp, #0
 8101f06:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8101f08:	4a08      	ldr	r2, [pc, #32]	; (8101f2c <HAL_HSEM_FastTake+0x2c>)
 8101f0a:	687b      	ldr	r3, [r7, #4]
 8101f0c:	3320      	adds	r3, #32
 8101f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101f12:	4a07      	ldr	r2, [pc, #28]	; (8101f30 <HAL_HSEM_FastTake+0x30>)
 8101f14:	4293      	cmp	r3, r2
 8101f16:	d101      	bne.n	8101f1c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8101f18:	2300      	movs	r3, #0
 8101f1a:	e000      	b.n	8101f1e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8101f1c:	2301      	movs	r3, #1
}
 8101f1e:	4618      	mov	r0, r3
 8101f20:	370c      	adds	r7, #12
 8101f22:	46bd      	mov	sp, r7
 8101f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f28:	4770      	bx	lr
 8101f2a:	bf00      	nop
 8101f2c:	58026400 	.word	0x58026400
 8101f30:	80000100 	.word	0x80000100

08101f34 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8101f34:	b480      	push	{r7}
 8101f36:	b083      	sub	sp, #12
 8101f38:	af00      	add	r7, sp, #0
 8101f3a:	6078      	str	r0, [r7, #4]
 8101f3c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8101f3e:	4906      	ldr	r1, [pc, #24]	; (8101f58 <HAL_HSEM_Release+0x24>)
 8101f40:	683b      	ldr	r3, [r7, #0]
 8101f42:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8101f46:	687b      	ldr	r3, [r7, #4]
 8101f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8101f4c:	bf00      	nop
 8101f4e:	370c      	adds	r7, #12
 8101f50:	46bd      	mov	sp, r7
 8101f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f56:	4770      	bx	lr
 8101f58:	58026400 	.word	0x58026400

08101f5c <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101f5c:	b480      	push	{r7}
 8101f5e:	b083      	sub	sp, #12
 8101f60:	af00      	add	r7, sp, #0
 8101f62:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8101f64:	4b05      	ldr	r3, [pc, #20]	; (8101f7c <HAL_HSEM_ActivateNotification+0x20>)
 8101f66:	681a      	ldr	r2, [r3, #0]
 8101f68:	4904      	ldr	r1, [pc, #16]	; (8101f7c <HAL_HSEM_ActivateNotification+0x20>)
 8101f6a:	687b      	ldr	r3, [r7, #4]
 8101f6c:	4313      	orrs	r3, r2
 8101f6e:	600b      	str	r3, [r1, #0]
#endif
}
 8101f70:	bf00      	nop
 8101f72:	370c      	adds	r7, #12
 8101f74:	46bd      	mov	sp, r7
 8101f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f7a:	4770      	bx	lr
 8101f7c:	58026510 	.word	0x58026510

08101f80 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8101f80:	b580      	push	{r7, lr}
 8101f82:	b082      	sub	sp, #8
 8101f84:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8101f86:	4b0a      	ldr	r3, [pc, #40]	; (8101fb0 <HAL_HSEM_IRQHandler+0x30>)
 8101f88:	68db      	ldr	r3, [r3, #12]
 8101f8a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8101f8c:	4b08      	ldr	r3, [pc, #32]	; (8101fb0 <HAL_HSEM_IRQHandler+0x30>)
 8101f8e:	681a      	ldr	r2, [r3, #0]
 8101f90:	687b      	ldr	r3, [r7, #4]
 8101f92:	43db      	mvns	r3, r3
 8101f94:	4906      	ldr	r1, [pc, #24]	; (8101fb0 <HAL_HSEM_IRQHandler+0x30>)
 8101f96:	4013      	ands	r3, r2
 8101f98:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8101f9a:	4a05      	ldr	r2, [pc, #20]	; (8101fb0 <HAL_HSEM_IRQHandler+0x30>)
 8101f9c:	687b      	ldr	r3, [r7, #4]
 8101f9e:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8101fa0:	6878      	ldr	r0, [r7, #4]
 8101fa2:	f004 ff21 	bl	8106de8 <HAL_HSEM_FreeCallback>
}
 8101fa6:	bf00      	nop
 8101fa8:	3708      	adds	r7, #8
 8101faa:	46bd      	mov	sp, r7
 8101fac:	bd80      	pop	{r7, pc}
 8101fae:	bf00      	nop
 8101fb0:	58026510 	.word	0x58026510

08101fb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8101fb4:	b580      	push	{r7, lr}
 8101fb6:	b082      	sub	sp, #8
 8101fb8:	af00      	add	r7, sp, #0
 8101fba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8101fbc:	687b      	ldr	r3, [r7, #4]
 8101fbe:	2b00      	cmp	r3, #0
 8101fc0:	d101      	bne.n	8101fc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8101fc2:	2301      	movs	r3, #1
 8101fc4:	e081      	b.n	81020ca <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8101fc6:	687b      	ldr	r3, [r7, #4]
 8101fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8101fcc:	b2db      	uxtb	r3, r3
 8101fce:	2b00      	cmp	r3, #0
 8101fd0:	d106      	bne.n	8101fe0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8101fd2:	687b      	ldr	r3, [r7, #4]
 8101fd4:	2200      	movs	r2, #0
 8101fd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8101fda:	6878      	ldr	r0, [r7, #4]
 8101fdc:	f7fe ffe8 	bl	8100fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8101fe0:	687b      	ldr	r3, [r7, #4]
 8101fe2:	2224      	movs	r2, #36	; 0x24
 8101fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8101fe8:	687b      	ldr	r3, [r7, #4]
 8101fea:	681b      	ldr	r3, [r3, #0]
 8101fec:	681a      	ldr	r2, [r3, #0]
 8101fee:	687b      	ldr	r3, [r7, #4]
 8101ff0:	681b      	ldr	r3, [r3, #0]
 8101ff2:	f022 0201 	bic.w	r2, r2, #1
 8101ff6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8101ff8:	687b      	ldr	r3, [r7, #4]
 8101ffa:	685a      	ldr	r2, [r3, #4]
 8101ffc:	687b      	ldr	r3, [r7, #4]
 8101ffe:	681b      	ldr	r3, [r3, #0]
 8102000:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8102004:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8102006:	687b      	ldr	r3, [r7, #4]
 8102008:	681b      	ldr	r3, [r3, #0]
 810200a:	689a      	ldr	r2, [r3, #8]
 810200c:	687b      	ldr	r3, [r7, #4]
 810200e:	681b      	ldr	r3, [r3, #0]
 8102010:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102014:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8102016:	687b      	ldr	r3, [r7, #4]
 8102018:	68db      	ldr	r3, [r3, #12]
 810201a:	2b01      	cmp	r3, #1
 810201c:	d107      	bne.n	810202e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 810201e:	687b      	ldr	r3, [r7, #4]
 8102020:	689a      	ldr	r2, [r3, #8]
 8102022:	687b      	ldr	r3, [r7, #4]
 8102024:	681b      	ldr	r3, [r3, #0]
 8102026:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 810202a:	609a      	str	r2, [r3, #8]
 810202c:	e006      	b.n	810203c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 810202e:	687b      	ldr	r3, [r7, #4]
 8102030:	689a      	ldr	r2, [r3, #8]
 8102032:	687b      	ldr	r3, [r7, #4]
 8102034:	681b      	ldr	r3, [r3, #0]
 8102036:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 810203a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 810203c:	687b      	ldr	r3, [r7, #4]
 810203e:	68db      	ldr	r3, [r3, #12]
 8102040:	2b02      	cmp	r3, #2
 8102042:	d104      	bne.n	810204e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8102044:	687b      	ldr	r3, [r7, #4]
 8102046:	681b      	ldr	r3, [r3, #0]
 8102048:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810204c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 810204e:	687b      	ldr	r3, [r7, #4]
 8102050:	681b      	ldr	r3, [r3, #0]
 8102052:	685b      	ldr	r3, [r3, #4]
 8102054:	687a      	ldr	r2, [r7, #4]
 8102056:	6812      	ldr	r2, [r2, #0]
 8102058:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810205c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8102060:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8102062:	687b      	ldr	r3, [r7, #4]
 8102064:	681b      	ldr	r3, [r3, #0]
 8102066:	68da      	ldr	r2, [r3, #12]
 8102068:	687b      	ldr	r3, [r7, #4]
 810206a:	681b      	ldr	r3, [r3, #0]
 810206c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8102070:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8102072:	687b      	ldr	r3, [r7, #4]
 8102074:	691a      	ldr	r2, [r3, #16]
 8102076:	687b      	ldr	r3, [r7, #4]
 8102078:	695b      	ldr	r3, [r3, #20]
 810207a:	ea42 0103 	orr.w	r1, r2, r3
 810207e:	687b      	ldr	r3, [r7, #4]
 8102080:	699b      	ldr	r3, [r3, #24]
 8102082:	021a      	lsls	r2, r3, #8
 8102084:	687b      	ldr	r3, [r7, #4]
 8102086:	681b      	ldr	r3, [r3, #0]
 8102088:	430a      	orrs	r2, r1
 810208a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 810208c:	687b      	ldr	r3, [r7, #4]
 810208e:	69d9      	ldr	r1, [r3, #28]
 8102090:	687b      	ldr	r3, [r7, #4]
 8102092:	6a1a      	ldr	r2, [r3, #32]
 8102094:	687b      	ldr	r3, [r7, #4]
 8102096:	681b      	ldr	r3, [r3, #0]
 8102098:	430a      	orrs	r2, r1
 810209a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 810209c:	687b      	ldr	r3, [r7, #4]
 810209e:	681b      	ldr	r3, [r3, #0]
 81020a0:	681a      	ldr	r2, [r3, #0]
 81020a2:	687b      	ldr	r3, [r7, #4]
 81020a4:	681b      	ldr	r3, [r3, #0]
 81020a6:	f042 0201 	orr.w	r2, r2, #1
 81020aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81020ac:	687b      	ldr	r3, [r7, #4]
 81020ae:	2200      	movs	r2, #0
 81020b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 81020b2:	687b      	ldr	r3, [r7, #4]
 81020b4:	2220      	movs	r2, #32
 81020b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 81020ba:	687b      	ldr	r3, [r7, #4]
 81020bc:	2200      	movs	r2, #0
 81020be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 81020c0:	687b      	ldr	r3, [r7, #4]
 81020c2:	2200      	movs	r2, #0
 81020c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 81020c8:	2300      	movs	r3, #0
}
 81020ca:	4618      	mov	r0, r3
 81020cc:	3708      	adds	r7, #8
 81020ce:	46bd      	mov	sp, r7
 81020d0:	bd80      	pop	{r7, pc}
	...

081020d4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81020d4:	b580      	push	{r7, lr}
 81020d6:	b088      	sub	sp, #32
 81020d8:	af02      	add	r7, sp, #8
 81020da:	60f8      	str	r0, [r7, #12]
 81020dc:	4608      	mov	r0, r1
 81020de:	4611      	mov	r1, r2
 81020e0:	461a      	mov	r2, r3
 81020e2:	4603      	mov	r3, r0
 81020e4:	817b      	strh	r3, [r7, #10]
 81020e6:	460b      	mov	r3, r1
 81020e8:	813b      	strh	r3, [r7, #8]
 81020ea:	4613      	mov	r3, r2
 81020ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81020ee:	68fb      	ldr	r3, [r7, #12]
 81020f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81020f4:	b2db      	uxtb	r3, r3
 81020f6:	2b20      	cmp	r3, #32
 81020f8:	f040 80f9 	bne.w	81022ee <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 81020fc:	6a3b      	ldr	r3, [r7, #32]
 81020fe:	2b00      	cmp	r3, #0
 8102100:	d002      	beq.n	8102108 <HAL_I2C_Mem_Write+0x34>
 8102102:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8102104:	2b00      	cmp	r3, #0
 8102106:	d105      	bne.n	8102114 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8102108:	68fb      	ldr	r3, [r7, #12]
 810210a:	f44f 7200 	mov.w	r2, #512	; 0x200
 810210e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8102110:	2301      	movs	r3, #1
 8102112:	e0ed      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102114:	68fb      	ldr	r3, [r7, #12]
 8102116:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810211a:	2b01      	cmp	r3, #1
 810211c:	d101      	bne.n	8102122 <HAL_I2C_Mem_Write+0x4e>
 810211e:	2302      	movs	r3, #2
 8102120:	e0e6      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
 8102122:	68fb      	ldr	r3, [r7, #12]
 8102124:	2201      	movs	r2, #1
 8102126:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 810212a:	f7ff fbb9 	bl	81018a0 <HAL_GetTick>
 810212e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102130:	697b      	ldr	r3, [r7, #20]
 8102132:	9300      	str	r3, [sp, #0]
 8102134:	2319      	movs	r3, #25
 8102136:	2201      	movs	r2, #1
 8102138:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 810213c:	68f8      	ldr	r0, [r7, #12]
 810213e:	f000 fadd 	bl	81026fc <I2C_WaitOnFlagUntilTimeout>
 8102142:	4603      	mov	r3, r0
 8102144:	2b00      	cmp	r3, #0
 8102146:	d001      	beq.n	810214c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8102148:	2301      	movs	r3, #1
 810214a:	e0d1      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 810214c:	68fb      	ldr	r3, [r7, #12]
 810214e:	2221      	movs	r2, #33	; 0x21
 8102150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8102154:	68fb      	ldr	r3, [r7, #12]
 8102156:	2240      	movs	r2, #64	; 0x40
 8102158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810215c:	68fb      	ldr	r3, [r7, #12]
 810215e:	2200      	movs	r2, #0
 8102160:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8102162:	68fb      	ldr	r3, [r7, #12]
 8102164:	6a3a      	ldr	r2, [r7, #32]
 8102166:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8102168:	68fb      	ldr	r3, [r7, #12]
 810216a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 810216c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 810216e:	68fb      	ldr	r3, [r7, #12]
 8102170:	2200      	movs	r2, #0
 8102172:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8102174:	88f8      	ldrh	r0, [r7, #6]
 8102176:	893a      	ldrh	r2, [r7, #8]
 8102178:	8979      	ldrh	r1, [r7, #10]
 810217a:	697b      	ldr	r3, [r7, #20]
 810217c:	9301      	str	r3, [sp, #4]
 810217e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102180:	9300      	str	r3, [sp, #0]
 8102182:	4603      	mov	r3, r0
 8102184:	68f8      	ldr	r0, [r7, #12]
 8102186:	f000 f9ed 	bl	8102564 <I2C_RequestMemoryWrite>
 810218a:	4603      	mov	r3, r0
 810218c:	2b00      	cmp	r3, #0
 810218e:	d005      	beq.n	810219c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8102190:	68fb      	ldr	r3, [r7, #12]
 8102192:	2200      	movs	r2, #0
 8102194:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8102198:	2301      	movs	r3, #1
 810219a:	e0a9      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810219c:	68fb      	ldr	r3, [r7, #12]
 810219e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81021a0:	b29b      	uxth	r3, r3
 81021a2:	2bff      	cmp	r3, #255	; 0xff
 81021a4:	d90e      	bls.n	81021c4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81021a6:	68fb      	ldr	r3, [r7, #12]
 81021a8:	22ff      	movs	r2, #255	; 0xff
 81021aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 81021ac:	68fb      	ldr	r3, [r7, #12]
 81021ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81021b0:	b2da      	uxtb	r2, r3
 81021b2:	8979      	ldrh	r1, [r7, #10]
 81021b4:	2300      	movs	r3, #0
 81021b6:	9300      	str	r3, [sp, #0]
 81021b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81021bc:	68f8      	ldr	r0, [r7, #12]
 81021be:	f000 fbbf 	bl	8102940 <I2C_TransferConfig>
 81021c2:	e00f      	b.n	81021e4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 81021c4:	68fb      	ldr	r3, [r7, #12]
 81021c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81021c8:	b29a      	uxth	r2, r3
 81021ca:	68fb      	ldr	r3, [r7, #12]
 81021cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 81021ce:	68fb      	ldr	r3, [r7, #12]
 81021d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81021d2:	b2da      	uxtb	r2, r3
 81021d4:	8979      	ldrh	r1, [r7, #10]
 81021d6:	2300      	movs	r3, #0
 81021d8:	9300      	str	r3, [sp, #0]
 81021da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81021de:	68f8      	ldr	r0, [r7, #12]
 81021e0:	f000 fbae 	bl	8102940 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81021e4:	697a      	ldr	r2, [r7, #20]
 81021e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81021e8:	68f8      	ldr	r0, [r7, #12]
 81021ea:	f000 fac7 	bl	810277c <I2C_WaitOnTXISFlagUntilTimeout>
 81021ee:	4603      	mov	r3, r0
 81021f0:	2b00      	cmp	r3, #0
 81021f2:	d001      	beq.n	81021f8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 81021f4:	2301      	movs	r3, #1
 81021f6:	e07b      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 81021f8:	68fb      	ldr	r3, [r7, #12]
 81021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81021fc:	781a      	ldrb	r2, [r3, #0]
 81021fe:	68fb      	ldr	r3, [r7, #12]
 8102200:	681b      	ldr	r3, [r3, #0]
 8102202:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102204:	68fb      	ldr	r3, [r7, #12]
 8102206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102208:	1c5a      	adds	r2, r3, #1
 810220a:	68fb      	ldr	r3, [r7, #12]
 810220c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 810220e:	68fb      	ldr	r3, [r7, #12]
 8102210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102212:	b29b      	uxth	r3, r3
 8102214:	3b01      	subs	r3, #1
 8102216:	b29a      	uxth	r2, r3
 8102218:	68fb      	ldr	r3, [r7, #12]
 810221a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 810221c:	68fb      	ldr	r3, [r7, #12]
 810221e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102220:	3b01      	subs	r3, #1
 8102222:	b29a      	uxth	r2, r3
 8102224:	68fb      	ldr	r3, [r7, #12]
 8102226:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102228:	68fb      	ldr	r3, [r7, #12]
 810222a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810222c:	b29b      	uxth	r3, r3
 810222e:	2b00      	cmp	r3, #0
 8102230:	d034      	beq.n	810229c <HAL_I2C_Mem_Write+0x1c8>
 8102232:	68fb      	ldr	r3, [r7, #12]
 8102234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102236:	2b00      	cmp	r3, #0
 8102238:	d130      	bne.n	810229c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 810223a:	697b      	ldr	r3, [r7, #20]
 810223c:	9300      	str	r3, [sp, #0]
 810223e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102240:	2200      	movs	r2, #0
 8102242:	2180      	movs	r1, #128	; 0x80
 8102244:	68f8      	ldr	r0, [r7, #12]
 8102246:	f000 fa59 	bl	81026fc <I2C_WaitOnFlagUntilTimeout>
 810224a:	4603      	mov	r3, r0
 810224c:	2b00      	cmp	r3, #0
 810224e:	d001      	beq.n	8102254 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8102250:	2301      	movs	r3, #1
 8102252:	e04d      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102254:	68fb      	ldr	r3, [r7, #12]
 8102256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102258:	b29b      	uxth	r3, r3
 810225a:	2bff      	cmp	r3, #255	; 0xff
 810225c:	d90e      	bls.n	810227c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810225e:	68fb      	ldr	r3, [r7, #12]
 8102260:	22ff      	movs	r2, #255	; 0xff
 8102262:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8102264:	68fb      	ldr	r3, [r7, #12]
 8102266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102268:	b2da      	uxtb	r2, r3
 810226a:	8979      	ldrh	r1, [r7, #10]
 810226c:	2300      	movs	r3, #0
 810226e:	9300      	str	r3, [sp, #0]
 8102270:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8102274:	68f8      	ldr	r0, [r7, #12]
 8102276:	f000 fb63 	bl	8102940 <I2C_TransferConfig>
 810227a:	e00f      	b.n	810229c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 810227c:	68fb      	ldr	r3, [r7, #12]
 810227e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102280:	b29a      	uxth	r2, r3
 8102282:	68fb      	ldr	r3, [r7, #12]
 8102284:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8102286:	68fb      	ldr	r3, [r7, #12]
 8102288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810228a:	b2da      	uxtb	r2, r3
 810228c:	8979      	ldrh	r1, [r7, #10]
 810228e:	2300      	movs	r3, #0
 8102290:	9300      	str	r3, [sp, #0]
 8102292:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102296:	68f8      	ldr	r0, [r7, #12]
 8102298:	f000 fb52 	bl	8102940 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 810229c:	68fb      	ldr	r3, [r7, #12]
 810229e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81022a0:	b29b      	uxth	r3, r3
 81022a2:	2b00      	cmp	r3, #0
 81022a4:	d19e      	bne.n	81021e4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81022a6:	697a      	ldr	r2, [r7, #20]
 81022a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81022aa:	68f8      	ldr	r0, [r7, #12]
 81022ac:	f000 faa6 	bl	81027fc <I2C_WaitOnSTOPFlagUntilTimeout>
 81022b0:	4603      	mov	r3, r0
 81022b2:	2b00      	cmp	r3, #0
 81022b4:	d001      	beq.n	81022ba <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 81022b6:	2301      	movs	r3, #1
 81022b8:	e01a      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81022ba:	68fb      	ldr	r3, [r7, #12]
 81022bc:	681b      	ldr	r3, [r3, #0]
 81022be:	2220      	movs	r2, #32
 81022c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81022c2:	68fb      	ldr	r3, [r7, #12]
 81022c4:	681b      	ldr	r3, [r3, #0]
 81022c6:	6859      	ldr	r1, [r3, #4]
 81022c8:	68fb      	ldr	r3, [r7, #12]
 81022ca:	681a      	ldr	r2, [r3, #0]
 81022cc:	4b0a      	ldr	r3, [pc, #40]	; (81022f8 <HAL_I2C_Mem_Write+0x224>)
 81022ce:	400b      	ands	r3, r1
 81022d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81022d2:	68fb      	ldr	r3, [r7, #12]
 81022d4:	2220      	movs	r2, #32
 81022d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81022da:	68fb      	ldr	r3, [r7, #12]
 81022dc:	2200      	movs	r2, #0
 81022de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81022e2:	68fb      	ldr	r3, [r7, #12]
 81022e4:	2200      	movs	r2, #0
 81022e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81022ea:	2300      	movs	r3, #0
 81022ec:	e000      	b.n	81022f0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 81022ee:	2302      	movs	r3, #2
  }
}
 81022f0:	4618      	mov	r0, r3
 81022f2:	3718      	adds	r7, #24
 81022f4:	46bd      	mov	sp, r7
 81022f6:	bd80      	pop	{r7, pc}
 81022f8:	fe00e800 	.word	0xfe00e800

081022fc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81022fc:	b580      	push	{r7, lr}
 81022fe:	b088      	sub	sp, #32
 8102300:	af02      	add	r7, sp, #8
 8102302:	60f8      	str	r0, [r7, #12]
 8102304:	4608      	mov	r0, r1
 8102306:	4611      	mov	r1, r2
 8102308:	461a      	mov	r2, r3
 810230a:	4603      	mov	r3, r0
 810230c:	817b      	strh	r3, [r7, #10]
 810230e:	460b      	mov	r3, r1
 8102310:	813b      	strh	r3, [r7, #8]
 8102312:	4613      	mov	r3, r2
 8102314:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102316:	68fb      	ldr	r3, [r7, #12]
 8102318:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 810231c:	b2db      	uxtb	r3, r3
 810231e:	2b20      	cmp	r3, #32
 8102320:	f040 80fd 	bne.w	810251e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8102324:	6a3b      	ldr	r3, [r7, #32]
 8102326:	2b00      	cmp	r3, #0
 8102328:	d002      	beq.n	8102330 <HAL_I2C_Mem_Read+0x34>
 810232a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 810232c:	2b00      	cmp	r3, #0
 810232e:	d105      	bne.n	810233c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8102330:	68fb      	ldr	r3, [r7, #12]
 8102332:	f44f 7200 	mov.w	r2, #512	; 0x200
 8102336:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8102338:	2301      	movs	r3, #1
 810233a:	e0f1      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 810233c:	68fb      	ldr	r3, [r7, #12]
 810233e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102342:	2b01      	cmp	r3, #1
 8102344:	d101      	bne.n	810234a <HAL_I2C_Mem_Read+0x4e>
 8102346:	2302      	movs	r3, #2
 8102348:	e0ea      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
 810234a:	68fb      	ldr	r3, [r7, #12]
 810234c:	2201      	movs	r2, #1
 810234e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8102352:	f7ff faa5 	bl	81018a0 <HAL_GetTick>
 8102356:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8102358:	697b      	ldr	r3, [r7, #20]
 810235a:	9300      	str	r3, [sp, #0]
 810235c:	2319      	movs	r3, #25
 810235e:	2201      	movs	r2, #1
 8102360:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8102364:	68f8      	ldr	r0, [r7, #12]
 8102366:	f000 f9c9 	bl	81026fc <I2C_WaitOnFlagUntilTimeout>
 810236a:	4603      	mov	r3, r0
 810236c:	2b00      	cmp	r3, #0
 810236e:	d001      	beq.n	8102374 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8102370:	2301      	movs	r3, #1
 8102372:	e0d5      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8102374:	68fb      	ldr	r3, [r7, #12]
 8102376:	2222      	movs	r2, #34	; 0x22
 8102378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 810237c:	68fb      	ldr	r3, [r7, #12]
 810237e:	2240      	movs	r2, #64	; 0x40
 8102380:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8102384:	68fb      	ldr	r3, [r7, #12]
 8102386:	2200      	movs	r2, #0
 8102388:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 810238a:	68fb      	ldr	r3, [r7, #12]
 810238c:	6a3a      	ldr	r2, [r7, #32]
 810238e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8102390:	68fb      	ldr	r3, [r7, #12]
 8102392:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8102394:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8102396:	68fb      	ldr	r3, [r7, #12]
 8102398:	2200      	movs	r2, #0
 810239a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 810239c:	88f8      	ldrh	r0, [r7, #6]
 810239e:	893a      	ldrh	r2, [r7, #8]
 81023a0:	8979      	ldrh	r1, [r7, #10]
 81023a2:	697b      	ldr	r3, [r7, #20]
 81023a4:	9301      	str	r3, [sp, #4]
 81023a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81023a8:	9300      	str	r3, [sp, #0]
 81023aa:	4603      	mov	r3, r0
 81023ac:	68f8      	ldr	r0, [r7, #12]
 81023ae:	f000 f92d 	bl	810260c <I2C_RequestMemoryRead>
 81023b2:	4603      	mov	r3, r0
 81023b4:	2b00      	cmp	r3, #0
 81023b6:	d005      	beq.n	81023c4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 81023b8:	68fb      	ldr	r3, [r7, #12]
 81023ba:	2200      	movs	r2, #0
 81023bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 81023c0:	2301      	movs	r3, #1
 81023c2:	e0ad      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81023c4:	68fb      	ldr	r3, [r7, #12]
 81023c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81023c8:	b29b      	uxth	r3, r3
 81023ca:	2bff      	cmp	r3, #255	; 0xff
 81023cc:	d90e      	bls.n	81023ec <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81023ce:	68fb      	ldr	r3, [r7, #12]
 81023d0:	22ff      	movs	r2, #255	; 0xff
 81023d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 81023d4:	68fb      	ldr	r3, [r7, #12]
 81023d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81023d8:	b2da      	uxtb	r2, r3
 81023da:	8979      	ldrh	r1, [r7, #10]
 81023dc:	4b52      	ldr	r3, [pc, #328]	; (8102528 <HAL_I2C_Mem_Read+0x22c>)
 81023de:	9300      	str	r3, [sp, #0]
 81023e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81023e4:	68f8      	ldr	r0, [r7, #12]
 81023e6:	f000 faab 	bl	8102940 <I2C_TransferConfig>
 81023ea:	e00f      	b.n	810240c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 81023ec:	68fb      	ldr	r3, [r7, #12]
 81023ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81023f0:	b29a      	uxth	r2, r3
 81023f2:	68fb      	ldr	r3, [r7, #12]
 81023f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 81023f6:	68fb      	ldr	r3, [r7, #12]
 81023f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81023fa:	b2da      	uxtb	r2, r3
 81023fc:	8979      	ldrh	r1, [r7, #10]
 81023fe:	4b4a      	ldr	r3, [pc, #296]	; (8102528 <HAL_I2C_Mem_Read+0x22c>)
 8102400:	9300      	str	r3, [sp, #0]
 8102402:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8102406:	68f8      	ldr	r0, [r7, #12]
 8102408:	f000 fa9a 	bl	8102940 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 810240c:	697b      	ldr	r3, [r7, #20]
 810240e:	9300      	str	r3, [sp, #0]
 8102410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102412:	2200      	movs	r2, #0
 8102414:	2104      	movs	r1, #4
 8102416:	68f8      	ldr	r0, [r7, #12]
 8102418:	f000 f970 	bl	81026fc <I2C_WaitOnFlagUntilTimeout>
 810241c:	4603      	mov	r3, r0
 810241e:	2b00      	cmp	r3, #0
 8102420:	d001      	beq.n	8102426 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8102422:	2301      	movs	r3, #1
 8102424:	e07c      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8102426:	68fb      	ldr	r3, [r7, #12]
 8102428:	681b      	ldr	r3, [r3, #0]
 810242a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810242c:	68fb      	ldr	r3, [r7, #12]
 810242e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102430:	b2d2      	uxtb	r2, r2
 8102432:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8102434:	68fb      	ldr	r3, [r7, #12]
 8102436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102438:	1c5a      	adds	r2, r3, #1
 810243a:	68fb      	ldr	r3, [r7, #12]
 810243c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 810243e:	68fb      	ldr	r3, [r7, #12]
 8102440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102442:	3b01      	subs	r3, #1
 8102444:	b29a      	uxth	r2, r3
 8102446:	68fb      	ldr	r3, [r7, #12]
 8102448:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 810244a:	68fb      	ldr	r3, [r7, #12]
 810244c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810244e:	b29b      	uxth	r3, r3
 8102450:	3b01      	subs	r3, #1
 8102452:	b29a      	uxth	r2, r3
 8102454:	68fb      	ldr	r3, [r7, #12]
 8102456:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8102458:	68fb      	ldr	r3, [r7, #12]
 810245a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810245c:	b29b      	uxth	r3, r3
 810245e:	2b00      	cmp	r3, #0
 8102460:	d034      	beq.n	81024cc <HAL_I2C_Mem_Read+0x1d0>
 8102462:	68fb      	ldr	r3, [r7, #12]
 8102464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102466:	2b00      	cmp	r3, #0
 8102468:	d130      	bne.n	81024cc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 810246a:	697b      	ldr	r3, [r7, #20]
 810246c:	9300      	str	r3, [sp, #0]
 810246e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102470:	2200      	movs	r2, #0
 8102472:	2180      	movs	r1, #128	; 0x80
 8102474:	68f8      	ldr	r0, [r7, #12]
 8102476:	f000 f941 	bl	81026fc <I2C_WaitOnFlagUntilTimeout>
 810247a:	4603      	mov	r3, r0
 810247c:	2b00      	cmp	r3, #0
 810247e:	d001      	beq.n	8102484 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8102480:	2301      	movs	r3, #1
 8102482:	e04d      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8102484:	68fb      	ldr	r3, [r7, #12]
 8102486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8102488:	b29b      	uxth	r3, r3
 810248a:	2bff      	cmp	r3, #255	; 0xff
 810248c:	d90e      	bls.n	81024ac <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810248e:	68fb      	ldr	r3, [r7, #12]
 8102490:	22ff      	movs	r2, #255	; 0xff
 8102492:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8102494:	68fb      	ldr	r3, [r7, #12]
 8102496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8102498:	b2da      	uxtb	r2, r3
 810249a:	8979      	ldrh	r1, [r7, #10]
 810249c:	2300      	movs	r3, #0
 810249e:	9300      	str	r3, [sp, #0]
 81024a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81024a4:	68f8      	ldr	r0, [r7, #12]
 81024a6:	f000 fa4b 	bl	8102940 <I2C_TransferConfig>
 81024aa:	e00f      	b.n	81024cc <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81024ac:	68fb      	ldr	r3, [r7, #12]
 81024ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81024b0:	b29a      	uxth	r2, r3
 81024b2:	68fb      	ldr	r3, [r7, #12]
 81024b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 81024b6:	68fb      	ldr	r3, [r7, #12]
 81024b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81024ba:	b2da      	uxtb	r2, r3
 81024bc:	8979      	ldrh	r1, [r7, #10]
 81024be:	2300      	movs	r3, #0
 81024c0:	9300      	str	r3, [sp, #0]
 81024c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81024c6:	68f8      	ldr	r0, [r7, #12]
 81024c8:	f000 fa3a 	bl	8102940 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 81024cc:	68fb      	ldr	r3, [r7, #12]
 81024ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81024d0:	b29b      	uxth	r3, r3
 81024d2:	2b00      	cmp	r3, #0
 81024d4:	d19a      	bne.n	810240c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81024d6:	697a      	ldr	r2, [r7, #20]
 81024d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 81024da:	68f8      	ldr	r0, [r7, #12]
 81024dc:	f000 f98e 	bl	81027fc <I2C_WaitOnSTOPFlagUntilTimeout>
 81024e0:	4603      	mov	r3, r0
 81024e2:	2b00      	cmp	r3, #0
 81024e4:	d001      	beq.n	81024ea <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 81024e6:	2301      	movs	r3, #1
 81024e8:	e01a      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81024ea:	68fb      	ldr	r3, [r7, #12]
 81024ec:	681b      	ldr	r3, [r3, #0]
 81024ee:	2220      	movs	r2, #32
 81024f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81024f2:	68fb      	ldr	r3, [r7, #12]
 81024f4:	681b      	ldr	r3, [r3, #0]
 81024f6:	6859      	ldr	r1, [r3, #4]
 81024f8:	68fb      	ldr	r3, [r7, #12]
 81024fa:	681a      	ldr	r2, [r3, #0]
 81024fc:	4b0b      	ldr	r3, [pc, #44]	; (810252c <HAL_I2C_Mem_Read+0x230>)
 81024fe:	400b      	ands	r3, r1
 8102500:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8102502:	68fb      	ldr	r3, [r7, #12]
 8102504:	2220      	movs	r2, #32
 8102506:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810250a:	68fb      	ldr	r3, [r7, #12]
 810250c:	2200      	movs	r2, #0
 810250e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102512:	68fb      	ldr	r3, [r7, #12]
 8102514:	2200      	movs	r2, #0
 8102516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 810251a:	2300      	movs	r3, #0
 810251c:	e000      	b.n	8102520 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 810251e:	2302      	movs	r3, #2
  }
}
 8102520:	4618      	mov	r0, r3
 8102522:	3718      	adds	r7, #24
 8102524:	46bd      	mov	sp, r7
 8102526:	bd80      	pop	{r7, pc}
 8102528:	80002400 	.word	0x80002400
 810252c:	fe00e800 	.word	0xfe00e800

08102530 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8102530:	b580      	push	{r7, lr}
 8102532:	b084      	sub	sp, #16
 8102534:	af00      	add	r7, sp, #0
 8102536:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8102538:	687b      	ldr	r3, [r7, #4]
 810253a:	681b      	ldr	r3, [r3, #0]
 810253c:	699b      	ldr	r3, [r3, #24]
 810253e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8102540:	687b      	ldr	r3, [r7, #4]
 8102542:	681b      	ldr	r3, [r3, #0]
 8102544:	681b      	ldr	r3, [r3, #0]
 8102546:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8102548:	687b      	ldr	r3, [r7, #4]
 810254a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810254c:	2b00      	cmp	r3, #0
 810254e:	d005      	beq.n	810255c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8102550:	687b      	ldr	r3, [r7, #4]
 8102552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8102554:	68ba      	ldr	r2, [r7, #8]
 8102556:	68f9      	ldr	r1, [r7, #12]
 8102558:	6878      	ldr	r0, [r7, #4]
 810255a:	4798      	blx	r3
  }
}
 810255c:	bf00      	nop
 810255e:	3710      	adds	r7, #16
 8102560:	46bd      	mov	sp, r7
 8102562:	bd80      	pop	{r7, pc}

08102564 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8102564:	b580      	push	{r7, lr}
 8102566:	b086      	sub	sp, #24
 8102568:	af02      	add	r7, sp, #8
 810256a:	60f8      	str	r0, [r7, #12]
 810256c:	4608      	mov	r0, r1
 810256e:	4611      	mov	r1, r2
 8102570:	461a      	mov	r2, r3
 8102572:	4603      	mov	r3, r0
 8102574:	817b      	strh	r3, [r7, #10]
 8102576:	460b      	mov	r3, r1
 8102578:	813b      	strh	r3, [r7, #8]
 810257a:	4613      	mov	r3, r2
 810257c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 810257e:	88fb      	ldrh	r3, [r7, #6]
 8102580:	b2da      	uxtb	r2, r3
 8102582:	8979      	ldrh	r1, [r7, #10]
 8102584:	4b20      	ldr	r3, [pc, #128]	; (8102608 <I2C_RequestMemoryWrite+0xa4>)
 8102586:	9300      	str	r3, [sp, #0]
 8102588:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810258c:	68f8      	ldr	r0, [r7, #12]
 810258e:	f000 f9d7 	bl	8102940 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102592:	69fa      	ldr	r2, [r7, #28]
 8102594:	69b9      	ldr	r1, [r7, #24]
 8102596:	68f8      	ldr	r0, [r7, #12]
 8102598:	f000 f8f0 	bl	810277c <I2C_WaitOnTXISFlagUntilTimeout>
 810259c:	4603      	mov	r3, r0
 810259e:	2b00      	cmp	r3, #0
 81025a0:	d001      	beq.n	81025a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 81025a2:	2301      	movs	r3, #1
 81025a4:	e02c      	b.n	8102600 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 81025a6:	88fb      	ldrh	r3, [r7, #6]
 81025a8:	2b01      	cmp	r3, #1
 81025aa:	d105      	bne.n	81025b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81025ac:	893b      	ldrh	r3, [r7, #8]
 81025ae:	b2da      	uxtb	r2, r3
 81025b0:	68fb      	ldr	r3, [r7, #12]
 81025b2:	681b      	ldr	r3, [r3, #0]
 81025b4:	629a      	str	r2, [r3, #40]	; 0x28
 81025b6:	e015      	b.n	81025e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 81025b8:	893b      	ldrh	r3, [r7, #8]
 81025ba:	0a1b      	lsrs	r3, r3, #8
 81025bc:	b29b      	uxth	r3, r3
 81025be:	b2da      	uxtb	r2, r3
 81025c0:	68fb      	ldr	r3, [r7, #12]
 81025c2:	681b      	ldr	r3, [r3, #0]
 81025c4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81025c6:	69fa      	ldr	r2, [r7, #28]
 81025c8:	69b9      	ldr	r1, [r7, #24]
 81025ca:	68f8      	ldr	r0, [r7, #12]
 81025cc:	f000 f8d6 	bl	810277c <I2C_WaitOnTXISFlagUntilTimeout>
 81025d0:	4603      	mov	r3, r0
 81025d2:	2b00      	cmp	r3, #0
 81025d4:	d001      	beq.n	81025da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 81025d6:	2301      	movs	r3, #1
 81025d8:	e012      	b.n	8102600 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81025da:	893b      	ldrh	r3, [r7, #8]
 81025dc:	b2da      	uxtb	r2, r3
 81025de:	68fb      	ldr	r3, [r7, #12]
 81025e0:	681b      	ldr	r3, [r3, #0]
 81025e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 81025e4:	69fb      	ldr	r3, [r7, #28]
 81025e6:	9300      	str	r3, [sp, #0]
 81025e8:	69bb      	ldr	r3, [r7, #24]
 81025ea:	2200      	movs	r2, #0
 81025ec:	2180      	movs	r1, #128	; 0x80
 81025ee:	68f8      	ldr	r0, [r7, #12]
 81025f0:	f000 f884 	bl	81026fc <I2C_WaitOnFlagUntilTimeout>
 81025f4:	4603      	mov	r3, r0
 81025f6:	2b00      	cmp	r3, #0
 81025f8:	d001      	beq.n	81025fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 81025fa:	2301      	movs	r3, #1
 81025fc:	e000      	b.n	8102600 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 81025fe:	2300      	movs	r3, #0
}
 8102600:	4618      	mov	r0, r3
 8102602:	3710      	adds	r7, #16
 8102604:	46bd      	mov	sp, r7
 8102606:	bd80      	pop	{r7, pc}
 8102608:	80002000 	.word	0x80002000

0810260c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 810260c:	b580      	push	{r7, lr}
 810260e:	b086      	sub	sp, #24
 8102610:	af02      	add	r7, sp, #8
 8102612:	60f8      	str	r0, [r7, #12]
 8102614:	4608      	mov	r0, r1
 8102616:	4611      	mov	r1, r2
 8102618:	461a      	mov	r2, r3
 810261a:	4603      	mov	r3, r0
 810261c:	817b      	strh	r3, [r7, #10]
 810261e:	460b      	mov	r3, r1
 8102620:	813b      	strh	r3, [r7, #8]
 8102622:	4613      	mov	r3, r2
 8102624:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8102626:	88fb      	ldrh	r3, [r7, #6]
 8102628:	b2da      	uxtb	r2, r3
 810262a:	8979      	ldrh	r1, [r7, #10]
 810262c:	4b20      	ldr	r3, [pc, #128]	; (81026b0 <I2C_RequestMemoryRead+0xa4>)
 810262e:	9300      	str	r3, [sp, #0]
 8102630:	2300      	movs	r3, #0
 8102632:	68f8      	ldr	r0, [r7, #12]
 8102634:	f000 f984 	bl	8102940 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8102638:	69fa      	ldr	r2, [r7, #28]
 810263a:	69b9      	ldr	r1, [r7, #24]
 810263c:	68f8      	ldr	r0, [r7, #12]
 810263e:	f000 f89d 	bl	810277c <I2C_WaitOnTXISFlagUntilTimeout>
 8102642:	4603      	mov	r3, r0
 8102644:	2b00      	cmp	r3, #0
 8102646:	d001      	beq.n	810264c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8102648:	2301      	movs	r3, #1
 810264a:	e02c      	b.n	81026a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 810264c:	88fb      	ldrh	r3, [r7, #6]
 810264e:	2b01      	cmp	r3, #1
 8102650:	d105      	bne.n	810265e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102652:	893b      	ldrh	r3, [r7, #8]
 8102654:	b2da      	uxtb	r2, r3
 8102656:	68fb      	ldr	r3, [r7, #12]
 8102658:	681b      	ldr	r3, [r3, #0]
 810265a:	629a      	str	r2, [r3, #40]	; 0x28
 810265c:	e015      	b.n	810268a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 810265e:	893b      	ldrh	r3, [r7, #8]
 8102660:	0a1b      	lsrs	r3, r3, #8
 8102662:	b29b      	uxth	r3, r3
 8102664:	b2da      	uxtb	r2, r3
 8102666:	68fb      	ldr	r3, [r7, #12]
 8102668:	681b      	ldr	r3, [r3, #0]
 810266a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810266c:	69fa      	ldr	r2, [r7, #28]
 810266e:	69b9      	ldr	r1, [r7, #24]
 8102670:	68f8      	ldr	r0, [r7, #12]
 8102672:	f000 f883 	bl	810277c <I2C_WaitOnTXISFlagUntilTimeout>
 8102676:	4603      	mov	r3, r0
 8102678:	2b00      	cmp	r3, #0
 810267a:	d001      	beq.n	8102680 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 810267c:	2301      	movs	r3, #1
 810267e:	e012      	b.n	81026a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8102680:	893b      	ldrh	r3, [r7, #8]
 8102682:	b2da      	uxtb	r2, r3
 8102684:	68fb      	ldr	r3, [r7, #12]
 8102686:	681b      	ldr	r3, [r3, #0]
 8102688:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 810268a:	69fb      	ldr	r3, [r7, #28]
 810268c:	9300      	str	r3, [sp, #0]
 810268e:	69bb      	ldr	r3, [r7, #24]
 8102690:	2200      	movs	r2, #0
 8102692:	2140      	movs	r1, #64	; 0x40
 8102694:	68f8      	ldr	r0, [r7, #12]
 8102696:	f000 f831 	bl	81026fc <I2C_WaitOnFlagUntilTimeout>
 810269a:	4603      	mov	r3, r0
 810269c:	2b00      	cmp	r3, #0
 810269e:	d001      	beq.n	81026a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 81026a0:	2301      	movs	r3, #1
 81026a2:	e000      	b.n	81026a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 81026a4:	2300      	movs	r3, #0
}
 81026a6:	4618      	mov	r0, r3
 81026a8:	3710      	adds	r7, #16
 81026aa:	46bd      	mov	sp, r7
 81026ac:	bd80      	pop	{r7, pc}
 81026ae:	bf00      	nop
 81026b0:	80002000 	.word	0x80002000

081026b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 81026b4:	b480      	push	{r7}
 81026b6:	b083      	sub	sp, #12
 81026b8:	af00      	add	r7, sp, #0
 81026ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 81026bc:	687b      	ldr	r3, [r7, #4]
 81026be:	681b      	ldr	r3, [r3, #0]
 81026c0:	699b      	ldr	r3, [r3, #24]
 81026c2:	f003 0302 	and.w	r3, r3, #2
 81026c6:	2b02      	cmp	r3, #2
 81026c8:	d103      	bne.n	81026d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 81026ca:	687b      	ldr	r3, [r7, #4]
 81026cc:	681b      	ldr	r3, [r3, #0]
 81026ce:	2200      	movs	r2, #0
 81026d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 81026d2:	687b      	ldr	r3, [r7, #4]
 81026d4:	681b      	ldr	r3, [r3, #0]
 81026d6:	699b      	ldr	r3, [r3, #24]
 81026d8:	f003 0301 	and.w	r3, r3, #1
 81026dc:	2b01      	cmp	r3, #1
 81026de:	d007      	beq.n	81026f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 81026e0:	687b      	ldr	r3, [r7, #4]
 81026e2:	681b      	ldr	r3, [r3, #0]
 81026e4:	699a      	ldr	r2, [r3, #24]
 81026e6:	687b      	ldr	r3, [r7, #4]
 81026e8:	681b      	ldr	r3, [r3, #0]
 81026ea:	f042 0201 	orr.w	r2, r2, #1
 81026ee:	619a      	str	r2, [r3, #24]
  }
}
 81026f0:	bf00      	nop
 81026f2:	370c      	adds	r7, #12
 81026f4:	46bd      	mov	sp, r7
 81026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026fa:	4770      	bx	lr

081026fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 81026fc:	b580      	push	{r7, lr}
 81026fe:	b084      	sub	sp, #16
 8102700:	af00      	add	r7, sp, #0
 8102702:	60f8      	str	r0, [r7, #12]
 8102704:	60b9      	str	r1, [r7, #8]
 8102706:	603b      	str	r3, [r7, #0]
 8102708:	4613      	mov	r3, r2
 810270a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810270c:	e022      	b.n	8102754 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810270e:	683b      	ldr	r3, [r7, #0]
 8102710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102714:	d01e      	beq.n	8102754 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102716:	f7ff f8c3 	bl	81018a0 <HAL_GetTick>
 810271a:	4602      	mov	r2, r0
 810271c:	69bb      	ldr	r3, [r7, #24]
 810271e:	1ad3      	subs	r3, r2, r3
 8102720:	683a      	ldr	r2, [r7, #0]
 8102722:	429a      	cmp	r2, r3
 8102724:	d302      	bcc.n	810272c <I2C_WaitOnFlagUntilTimeout+0x30>
 8102726:	683b      	ldr	r3, [r7, #0]
 8102728:	2b00      	cmp	r3, #0
 810272a:	d113      	bne.n	8102754 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810272c:	68fb      	ldr	r3, [r7, #12]
 810272e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102730:	f043 0220 	orr.w	r2, r3, #32
 8102734:	68fb      	ldr	r3, [r7, #12]
 8102736:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8102738:	68fb      	ldr	r3, [r7, #12]
 810273a:	2220      	movs	r2, #32
 810273c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8102740:	68fb      	ldr	r3, [r7, #12]
 8102742:	2200      	movs	r2, #0
 8102744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8102748:	68fb      	ldr	r3, [r7, #12]
 810274a:	2200      	movs	r2, #0
 810274c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8102750:	2301      	movs	r3, #1
 8102752:	e00f      	b.n	8102774 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8102754:	68fb      	ldr	r3, [r7, #12]
 8102756:	681b      	ldr	r3, [r3, #0]
 8102758:	699a      	ldr	r2, [r3, #24]
 810275a:	68bb      	ldr	r3, [r7, #8]
 810275c:	4013      	ands	r3, r2
 810275e:	68ba      	ldr	r2, [r7, #8]
 8102760:	429a      	cmp	r2, r3
 8102762:	bf0c      	ite	eq
 8102764:	2301      	moveq	r3, #1
 8102766:	2300      	movne	r3, #0
 8102768:	b2db      	uxtb	r3, r3
 810276a:	461a      	mov	r2, r3
 810276c:	79fb      	ldrb	r3, [r7, #7]
 810276e:	429a      	cmp	r2, r3
 8102770:	d0cd      	beq.n	810270e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8102772:	2300      	movs	r3, #0
}
 8102774:	4618      	mov	r0, r3
 8102776:	3710      	adds	r7, #16
 8102778:	46bd      	mov	sp, r7
 810277a:	bd80      	pop	{r7, pc}

0810277c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 810277c:	b580      	push	{r7, lr}
 810277e:	b084      	sub	sp, #16
 8102780:	af00      	add	r7, sp, #0
 8102782:	60f8      	str	r0, [r7, #12]
 8102784:	60b9      	str	r1, [r7, #8]
 8102786:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8102788:	e02c      	b.n	81027e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 810278a:	687a      	ldr	r2, [r7, #4]
 810278c:	68b9      	ldr	r1, [r7, #8]
 810278e:	68f8      	ldr	r0, [r7, #12]
 8102790:	f000 f870 	bl	8102874 <I2C_IsAcknowledgeFailed>
 8102794:	4603      	mov	r3, r0
 8102796:	2b00      	cmp	r3, #0
 8102798:	d001      	beq.n	810279e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 810279a:	2301      	movs	r3, #1
 810279c:	e02a      	b.n	81027f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810279e:	68bb      	ldr	r3, [r7, #8]
 81027a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81027a4:	d01e      	beq.n	81027e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81027a6:	f7ff f87b 	bl	81018a0 <HAL_GetTick>
 81027aa:	4602      	mov	r2, r0
 81027ac:	687b      	ldr	r3, [r7, #4]
 81027ae:	1ad3      	subs	r3, r2, r3
 81027b0:	68ba      	ldr	r2, [r7, #8]
 81027b2:	429a      	cmp	r2, r3
 81027b4:	d302      	bcc.n	81027bc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 81027b6:	68bb      	ldr	r3, [r7, #8]
 81027b8:	2b00      	cmp	r3, #0
 81027ba:	d113      	bne.n	81027e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81027bc:	68fb      	ldr	r3, [r7, #12]
 81027be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81027c0:	f043 0220 	orr.w	r2, r3, #32
 81027c4:	68fb      	ldr	r3, [r7, #12]
 81027c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 81027c8:	68fb      	ldr	r3, [r7, #12]
 81027ca:	2220      	movs	r2, #32
 81027cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81027d0:	68fb      	ldr	r3, [r7, #12]
 81027d2:	2200      	movs	r2, #0
 81027d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81027d8:	68fb      	ldr	r3, [r7, #12]
 81027da:	2200      	movs	r2, #0
 81027dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81027e0:	2301      	movs	r3, #1
 81027e2:	e007      	b.n	81027f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81027e4:	68fb      	ldr	r3, [r7, #12]
 81027e6:	681b      	ldr	r3, [r3, #0]
 81027e8:	699b      	ldr	r3, [r3, #24]
 81027ea:	f003 0302 	and.w	r3, r3, #2
 81027ee:	2b02      	cmp	r3, #2
 81027f0:	d1cb      	bne.n	810278a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 81027f2:	2300      	movs	r3, #0
}
 81027f4:	4618      	mov	r0, r3
 81027f6:	3710      	adds	r7, #16
 81027f8:	46bd      	mov	sp, r7
 81027fa:	bd80      	pop	{r7, pc}

081027fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 81027fc:	b580      	push	{r7, lr}
 81027fe:	b084      	sub	sp, #16
 8102800:	af00      	add	r7, sp, #0
 8102802:	60f8      	str	r0, [r7, #12]
 8102804:	60b9      	str	r1, [r7, #8]
 8102806:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8102808:	e028      	b.n	810285c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 810280a:	687a      	ldr	r2, [r7, #4]
 810280c:	68b9      	ldr	r1, [r7, #8]
 810280e:	68f8      	ldr	r0, [r7, #12]
 8102810:	f000 f830 	bl	8102874 <I2C_IsAcknowledgeFailed>
 8102814:	4603      	mov	r3, r0
 8102816:	2b00      	cmp	r3, #0
 8102818:	d001      	beq.n	810281e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 810281a:	2301      	movs	r3, #1
 810281c:	e026      	b.n	810286c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810281e:	f7ff f83f 	bl	81018a0 <HAL_GetTick>
 8102822:	4602      	mov	r2, r0
 8102824:	687b      	ldr	r3, [r7, #4]
 8102826:	1ad3      	subs	r3, r2, r3
 8102828:	68ba      	ldr	r2, [r7, #8]
 810282a:	429a      	cmp	r2, r3
 810282c:	d302      	bcc.n	8102834 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 810282e:	68bb      	ldr	r3, [r7, #8]
 8102830:	2b00      	cmp	r3, #0
 8102832:	d113      	bne.n	810285c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8102834:	68fb      	ldr	r3, [r7, #12]
 8102836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102838:	f043 0220 	orr.w	r2, r3, #32
 810283c:	68fb      	ldr	r3, [r7, #12]
 810283e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8102840:	68fb      	ldr	r3, [r7, #12]
 8102842:	2220      	movs	r2, #32
 8102844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8102848:	68fb      	ldr	r3, [r7, #12]
 810284a:	2200      	movs	r2, #0
 810284c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8102850:	68fb      	ldr	r3, [r7, #12]
 8102852:	2200      	movs	r2, #0
 8102854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8102858:	2301      	movs	r3, #1
 810285a:	e007      	b.n	810286c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810285c:	68fb      	ldr	r3, [r7, #12]
 810285e:	681b      	ldr	r3, [r3, #0]
 8102860:	699b      	ldr	r3, [r3, #24]
 8102862:	f003 0320 	and.w	r3, r3, #32
 8102866:	2b20      	cmp	r3, #32
 8102868:	d1cf      	bne.n	810280a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 810286a:	2300      	movs	r3, #0
}
 810286c:	4618      	mov	r0, r3
 810286e:	3710      	adds	r7, #16
 8102870:	46bd      	mov	sp, r7
 8102872:	bd80      	pop	{r7, pc}

08102874 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8102874:	b580      	push	{r7, lr}
 8102876:	b084      	sub	sp, #16
 8102878:	af00      	add	r7, sp, #0
 810287a:	60f8      	str	r0, [r7, #12]
 810287c:	60b9      	str	r1, [r7, #8]
 810287e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8102880:	68fb      	ldr	r3, [r7, #12]
 8102882:	681b      	ldr	r3, [r3, #0]
 8102884:	699b      	ldr	r3, [r3, #24]
 8102886:	f003 0310 	and.w	r3, r3, #16
 810288a:	2b10      	cmp	r3, #16
 810288c:	d151      	bne.n	8102932 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810288e:	e022      	b.n	81028d6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8102890:	68bb      	ldr	r3, [r7, #8]
 8102892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102896:	d01e      	beq.n	81028d6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8102898:	f7ff f802 	bl	81018a0 <HAL_GetTick>
 810289c:	4602      	mov	r2, r0
 810289e:	687b      	ldr	r3, [r7, #4]
 81028a0:	1ad3      	subs	r3, r2, r3
 81028a2:	68ba      	ldr	r2, [r7, #8]
 81028a4:	429a      	cmp	r2, r3
 81028a6:	d302      	bcc.n	81028ae <I2C_IsAcknowledgeFailed+0x3a>
 81028a8:	68bb      	ldr	r3, [r7, #8]
 81028aa:	2b00      	cmp	r3, #0
 81028ac:	d113      	bne.n	81028d6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81028ae:	68fb      	ldr	r3, [r7, #12]
 81028b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81028b2:	f043 0220 	orr.w	r2, r3, #32
 81028b6:	68fb      	ldr	r3, [r7, #12]
 81028b8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 81028ba:	68fb      	ldr	r3, [r7, #12]
 81028bc:	2220      	movs	r2, #32
 81028be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 81028c2:	68fb      	ldr	r3, [r7, #12]
 81028c4:	2200      	movs	r2, #0
 81028c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 81028ca:	68fb      	ldr	r3, [r7, #12]
 81028cc:	2200      	movs	r2, #0
 81028ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 81028d2:	2301      	movs	r3, #1
 81028d4:	e02e      	b.n	8102934 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81028d6:	68fb      	ldr	r3, [r7, #12]
 81028d8:	681b      	ldr	r3, [r3, #0]
 81028da:	699b      	ldr	r3, [r3, #24]
 81028dc:	f003 0320 	and.w	r3, r3, #32
 81028e0:	2b20      	cmp	r3, #32
 81028e2:	d1d5      	bne.n	8102890 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81028e4:	68fb      	ldr	r3, [r7, #12]
 81028e6:	681b      	ldr	r3, [r3, #0]
 81028e8:	2210      	movs	r2, #16
 81028ea:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81028ec:	68fb      	ldr	r3, [r7, #12]
 81028ee:	681b      	ldr	r3, [r3, #0]
 81028f0:	2220      	movs	r2, #32
 81028f2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 81028f4:	68f8      	ldr	r0, [r7, #12]
 81028f6:	f7ff fedd 	bl	81026b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81028fa:	68fb      	ldr	r3, [r7, #12]
 81028fc:	681b      	ldr	r3, [r3, #0]
 81028fe:	6859      	ldr	r1, [r3, #4]
 8102900:	68fb      	ldr	r3, [r7, #12]
 8102902:	681a      	ldr	r2, [r3, #0]
 8102904:	4b0d      	ldr	r3, [pc, #52]	; (810293c <I2C_IsAcknowledgeFailed+0xc8>)
 8102906:	400b      	ands	r3, r1
 8102908:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 810290a:	68fb      	ldr	r3, [r7, #12]
 810290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810290e:	f043 0204 	orr.w	r2, r3, #4
 8102912:	68fb      	ldr	r3, [r7, #12]
 8102914:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8102916:	68fb      	ldr	r3, [r7, #12]
 8102918:	2220      	movs	r2, #32
 810291a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 810291e:	68fb      	ldr	r3, [r7, #12]
 8102920:	2200      	movs	r2, #0
 8102922:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102926:	68fb      	ldr	r3, [r7, #12]
 8102928:	2200      	movs	r2, #0
 810292a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 810292e:	2301      	movs	r3, #1
 8102930:	e000      	b.n	8102934 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8102932:	2300      	movs	r3, #0
}
 8102934:	4618      	mov	r0, r3
 8102936:	3710      	adds	r7, #16
 8102938:	46bd      	mov	sp, r7
 810293a:	bd80      	pop	{r7, pc}
 810293c:	fe00e800 	.word	0xfe00e800

08102940 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8102940:	b480      	push	{r7}
 8102942:	b085      	sub	sp, #20
 8102944:	af00      	add	r7, sp, #0
 8102946:	60f8      	str	r0, [r7, #12]
 8102948:	607b      	str	r3, [r7, #4]
 810294a:	460b      	mov	r3, r1
 810294c:	817b      	strh	r3, [r7, #10]
 810294e:	4613      	mov	r3, r2
 8102950:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8102952:	68fb      	ldr	r3, [r7, #12]
 8102954:	681b      	ldr	r3, [r3, #0]
 8102956:	685a      	ldr	r2, [r3, #4]
 8102958:	69bb      	ldr	r3, [r7, #24]
 810295a:	0d5b      	lsrs	r3, r3, #21
 810295c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8102960:	4b0d      	ldr	r3, [pc, #52]	; (8102998 <I2C_TransferConfig+0x58>)
 8102962:	430b      	orrs	r3, r1
 8102964:	43db      	mvns	r3, r3
 8102966:	ea02 0103 	and.w	r1, r2, r3
 810296a:	897b      	ldrh	r3, [r7, #10]
 810296c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8102970:	7a7b      	ldrb	r3, [r7, #9]
 8102972:	041b      	lsls	r3, r3, #16
 8102974:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8102978:	431a      	orrs	r2, r3
 810297a:	687b      	ldr	r3, [r7, #4]
 810297c:	431a      	orrs	r2, r3
 810297e:	69bb      	ldr	r3, [r7, #24]
 8102980:	431a      	orrs	r2, r3
 8102982:	68fb      	ldr	r3, [r7, #12]
 8102984:	681b      	ldr	r3, [r3, #0]
 8102986:	430a      	orrs	r2, r1
 8102988:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 810298a:	bf00      	nop
 810298c:	3714      	adds	r7, #20
 810298e:	46bd      	mov	sp, r7
 8102990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102994:	4770      	bx	lr
 8102996:	bf00      	nop
 8102998:	03ff63ff 	.word	0x03ff63ff

0810299c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 810299c:	b480      	push	{r7}
 810299e:	b083      	sub	sp, #12
 81029a0:	af00      	add	r7, sp, #0
 81029a2:	6078      	str	r0, [r7, #4]
 81029a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81029a6:	687b      	ldr	r3, [r7, #4]
 81029a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81029ac:	b2db      	uxtb	r3, r3
 81029ae:	2b20      	cmp	r3, #32
 81029b0:	d138      	bne.n	8102a24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81029b2:	687b      	ldr	r3, [r7, #4]
 81029b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81029b8:	2b01      	cmp	r3, #1
 81029ba:	d101      	bne.n	81029c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 81029bc:	2302      	movs	r3, #2
 81029be:	e032      	b.n	8102a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 81029c0:	687b      	ldr	r3, [r7, #4]
 81029c2:	2201      	movs	r2, #1
 81029c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81029c8:	687b      	ldr	r3, [r7, #4]
 81029ca:	2224      	movs	r2, #36	; 0x24
 81029cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81029d0:	687b      	ldr	r3, [r7, #4]
 81029d2:	681b      	ldr	r3, [r3, #0]
 81029d4:	681a      	ldr	r2, [r3, #0]
 81029d6:	687b      	ldr	r3, [r7, #4]
 81029d8:	681b      	ldr	r3, [r3, #0]
 81029da:	f022 0201 	bic.w	r2, r2, #1
 81029de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81029e0:	687b      	ldr	r3, [r7, #4]
 81029e2:	681b      	ldr	r3, [r3, #0]
 81029e4:	681a      	ldr	r2, [r3, #0]
 81029e6:	687b      	ldr	r3, [r7, #4]
 81029e8:	681b      	ldr	r3, [r3, #0]
 81029ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 81029ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81029f0:	687b      	ldr	r3, [r7, #4]
 81029f2:	681b      	ldr	r3, [r3, #0]
 81029f4:	6819      	ldr	r1, [r3, #0]
 81029f6:	687b      	ldr	r3, [r7, #4]
 81029f8:	681b      	ldr	r3, [r3, #0]
 81029fa:	683a      	ldr	r2, [r7, #0]
 81029fc:	430a      	orrs	r2, r1
 81029fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8102a00:	687b      	ldr	r3, [r7, #4]
 8102a02:	681b      	ldr	r3, [r3, #0]
 8102a04:	681a      	ldr	r2, [r3, #0]
 8102a06:	687b      	ldr	r3, [r7, #4]
 8102a08:	681b      	ldr	r3, [r3, #0]
 8102a0a:	f042 0201 	orr.w	r2, r2, #1
 8102a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8102a10:	687b      	ldr	r3, [r7, #4]
 8102a12:	2220      	movs	r2, #32
 8102a14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102a18:	687b      	ldr	r3, [r7, #4]
 8102a1a:	2200      	movs	r2, #0
 8102a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102a20:	2300      	movs	r3, #0
 8102a22:	e000      	b.n	8102a26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8102a24:	2302      	movs	r3, #2
  }
}
 8102a26:	4618      	mov	r0, r3
 8102a28:	370c      	adds	r7, #12
 8102a2a:	46bd      	mov	sp, r7
 8102a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a30:	4770      	bx	lr

08102a32 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8102a32:	b480      	push	{r7}
 8102a34:	b085      	sub	sp, #20
 8102a36:	af00      	add	r7, sp, #0
 8102a38:	6078      	str	r0, [r7, #4]
 8102a3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8102a3c:	687b      	ldr	r3, [r7, #4]
 8102a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8102a42:	b2db      	uxtb	r3, r3
 8102a44:	2b20      	cmp	r3, #32
 8102a46:	d139      	bne.n	8102abc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102a4e:	2b01      	cmp	r3, #1
 8102a50:	d101      	bne.n	8102a56 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8102a52:	2302      	movs	r3, #2
 8102a54:	e033      	b.n	8102abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8102a56:	687b      	ldr	r3, [r7, #4]
 8102a58:	2201      	movs	r2, #1
 8102a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8102a5e:	687b      	ldr	r3, [r7, #4]
 8102a60:	2224      	movs	r2, #36	; 0x24
 8102a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8102a66:	687b      	ldr	r3, [r7, #4]
 8102a68:	681b      	ldr	r3, [r3, #0]
 8102a6a:	681a      	ldr	r2, [r3, #0]
 8102a6c:	687b      	ldr	r3, [r7, #4]
 8102a6e:	681b      	ldr	r3, [r3, #0]
 8102a70:	f022 0201 	bic.w	r2, r2, #1
 8102a74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8102a76:	687b      	ldr	r3, [r7, #4]
 8102a78:	681b      	ldr	r3, [r3, #0]
 8102a7a:	681b      	ldr	r3, [r3, #0]
 8102a7c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8102a7e:	68fb      	ldr	r3, [r7, #12]
 8102a80:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102a84:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8102a86:	683b      	ldr	r3, [r7, #0]
 8102a88:	021b      	lsls	r3, r3, #8
 8102a8a:	68fa      	ldr	r2, [r7, #12]
 8102a8c:	4313      	orrs	r3, r2
 8102a8e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8102a90:	687b      	ldr	r3, [r7, #4]
 8102a92:	681b      	ldr	r3, [r3, #0]
 8102a94:	68fa      	ldr	r2, [r7, #12]
 8102a96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8102a98:	687b      	ldr	r3, [r7, #4]
 8102a9a:	681b      	ldr	r3, [r3, #0]
 8102a9c:	681a      	ldr	r2, [r3, #0]
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	681b      	ldr	r3, [r3, #0]
 8102aa2:	f042 0201 	orr.w	r2, r2, #1
 8102aa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8102aa8:	687b      	ldr	r3, [r7, #4]
 8102aaa:	2220      	movs	r2, #32
 8102aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8102ab0:	687b      	ldr	r3, [r7, #4]
 8102ab2:	2200      	movs	r2, #0
 8102ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8102ab8:	2300      	movs	r3, #0
 8102aba:	e000      	b.n	8102abe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8102abc:	2302      	movs	r3, #2
  }
}
 8102abe:	4618      	mov	r0, r3
 8102ac0:	3714      	adds	r7, #20
 8102ac2:	46bd      	mov	sp, r7
 8102ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ac8:	4770      	bx	lr
	...

08102acc <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8102acc:	b580      	push	{r7, lr}
 8102ace:	b084      	sub	sp, #16
 8102ad0:	af00      	add	r7, sp, #0
 8102ad2:	60f8      	str	r0, [r7, #12]
 8102ad4:	460b      	mov	r3, r1
 8102ad6:	607a      	str	r2, [r7, #4]
 8102ad8:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8102ada:	4b37      	ldr	r3, [pc, #220]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102adc:	681b      	ldr	r3, [r3, #0]
 8102ade:	f023 0201 	bic.w	r2, r3, #1
 8102ae2:	4935      	ldr	r1, [pc, #212]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102ae4:	68fb      	ldr	r3, [r7, #12]
 8102ae6:	4313      	orrs	r3, r2
 8102ae8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8102aea:	687b      	ldr	r3, [r7, #4]
 8102aec:	2b00      	cmp	r3, #0
 8102aee:	d123      	bne.n	8102b38 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8102af0:	f7ff f842 	bl	8101b78 <HAL_GetCurrentCPUID>
 8102af4:	4603      	mov	r3, r0
 8102af6:	2b03      	cmp	r3, #3
 8102af8:	d158      	bne.n	8102bac <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8102afa:	4b2f      	ldr	r3, [pc, #188]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102afc:	691b      	ldr	r3, [r3, #16]
 8102afe:	4a2e      	ldr	r2, [pc, #184]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b00:	f023 0301 	bic.w	r3, r3, #1
 8102b04:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b06:	4b2d      	ldr	r3, [pc, #180]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b08:	691b      	ldr	r3, [r3, #16]
 8102b0a:	4a2c      	ldr	r2, [pc, #176]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b0c:	f043 0304 	orr.w	r3, r3, #4
 8102b10:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8102b12:	f3bf 8f4f 	dsb	sy
}
 8102b16:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102b18:	f3bf 8f6f 	isb	sy
}
 8102b1c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102b1e:	7afb      	ldrb	r3, [r7, #11]
 8102b20:	2b01      	cmp	r3, #1
 8102b22:	d101      	bne.n	8102b28 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102b24:	bf30      	wfi
 8102b26:	e000      	b.n	8102b2a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102b28:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b2a:	4b24      	ldr	r3, [pc, #144]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b2c:	691b      	ldr	r3, [r3, #16]
 8102b2e:	4a23      	ldr	r2, [pc, #140]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b30:	f023 0304 	bic.w	r3, r3, #4
 8102b34:	6113      	str	r3, [r2, #16]
 8102b36:	e03c      	b.n	8102bb2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102b38:	687b      	ldr	r3, [r7, #4]
 8102b3a:	2b01      	cmp	r3, #1
 8102b3c:	d123      	bne.n	8102b86 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8102b3e:	f7ff f81b 	bl	8101b78 <HAL_GetCurrentCPUID>
 8102b42:	4603      	mov	r3, r0
 8102b44:	2b01      	cmp	r3, #1
 8102b46:	d133      	bne.n	8102bb0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102b48:	4b1b      	ldr	r3, [pc, #108]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b4a:	695b      	ldr	r3, [r3, #20]
 8102b4c:	4a1a      	ldr	r2, [pc, #104]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b4e:	f023 0302 	bic.w	r3, r3, #2
 8102b52:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b54:	4b19      	ldr	r3, [pc, #100]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b56:	691b      	ldr	r3, [r3, #16]
 8102b58:	4a18      	ldr	r2, [pc, #96]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b5a:	f043 0304 	orr.w	r3, r3, #4
 8102b5e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8102b60:	f3bf 8f4f 	dsb	sy
}
 8102b64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102b66:	f3bf 8f6f 	isb	sy
}
 8102b6a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102b6c:	7afb      	ldrb	r3, [r7, #11]
 8102b6e:	2b01      	cmp	r3, #1
 8102b70:	d101      	bne.n	8102b76 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102b72:	bf30      	wfi
 8102b74:	e000      	b.n	8102b78 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102b76:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b78:	4b10      	ldr	r3, [pc, #64]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b7a:	691b      	ldr	r3, [r3, #16]
 8102b7c:	4a0f      	ldr	r2, [pc, #60]	; (8102bbc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b7e:	f023 0304 	bic.w	r3, r3, #4
 8102b82:	6113      	str	r3, [r2, #16]
 8102b84:	e015      	b.n	8102bb2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102b86:	f7fe fff7 	bl	8101b78 <HAL_GetCurrentCPUID>
 8102b8a:	4603      	mov	r3, r0
 8102b8c:	2b03      	cmp	r3, #3
 8102b8e:	d106      	bne.n	8102b9e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8102b90:	4b09      	ldr	r3, [pc, #36]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b92:	691b      	ldr	r3, [r3, #16]
 8102b94:	4a08      	ldr	r2, [pc, #32]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b96:	f023 0304 	bic.w	r3, r3, #4
 8102b9a:	6113      	str	r3, [r2, #16]
 8102b9c:	e009      	b.n	8102bb2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8102b9e:	4b06      	ldr	r3, [pc, #24]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102ba0:	695b      	ldr	r3, [r3, #20]
 8102ba2:	4a05      	ldr	r2, [pc, #20]	; (8102bb8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102ba4:	f023 0304 	bic.w	r3, r3, #4
 8102ba8:	6153      	str	r3, [r2, #20]
 8102baa:	e002      	b.n	8102bb2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102bac:	bf00      	nop
 8102bae:	e000      	b.n	8102bb2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102bb0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8102bb2:	3710      	adds	r7, #16
 8102bb4:	46bd      	mov	sp, r7
 8102bb6:	bd80      	pop	{r7, pc}
 8102bb8:	58024800 	.word	0x58024800
 8102bbc:	e000ed00 	.word	0xe000ed00

08102bc0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8102bc0:	b580      	push	{r7, lr}
 8102bc2:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102bc4:	f7fe ffd8 	bl	8101b78 <HAL_GetCurrentCPUID>
 8102bc8:	4603      	mov	r3, r0
 8102bca:	2b03      	cmp	r3, #3
 8102bcc:	d101      	bne.n	8102bd2 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8102bce:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8102bd0:	e001      	b.n	8102bd6 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8102bd2:	bf40      	sev
    __WFE ();
 8102bd4:	bf20      	wfe
}
 8102bd6:	bf00      	nop
 8102bd8:	bd80      	pop	{r7, pc}
	...

08102bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8102bdc:	b480      	push	{r7}
 8102bde:	b089      	sub	sp, #36	; 0x24
 8102be0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8102be2:	4bb3      	ldr	r3, [pc, #716]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102be4:	691b      	ldr	r3, [r3, #16]
 8102be6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8102bea:	2b18      	cmp	r3, #24
 8102bec:	f200 8155 	bhi.w	8102e9a <HAL_RCC_GetSysClockFreq+0x2be>
 8102bf0:	a201      	add	r2, pc, #4	; (adr r2, 8102bf8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8102bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102bf6:	bf00      	nop
 8102bf8:	08102c5d 	.word	0x08102c5d
 8102bfc:	08102e9b 	.word	0x08102e9b
 8102c00:	08102e9b 	.word	0x08102e9b
 8102c04:	08102e9b 	.word	0x08102e9b
 8102c08:	08102e9b 	.word	0x08102e9b
 8102c0c:	08102e9b 	.word	0x08102e9b
 8102c10:	08102e9b 	.word	0x08102e9b
 8102c14:	08102e9b 	.word	0x08102e9b
 8102c18:	08102c83 	.word	0x08102c83
 8102c1c:	08102e9b 	.word	0x08102e9b
 8102c20:	08102e9b 	.word	0x08102e9b
 8102c24:	08102e9b 	.word	0x08102e9b
 8102c28:	08102e9b 	.word	0x08102e9b
 8102c2c:	08102e9b 	.word	0x08102e9b
 8102c30:	08102e9b 	.word	0x08102e9b
 8102c34:	08102e9b 	.word	0x08102e9b
 8102c38:	08102c89 	.word	0x08102c89
 8102c3c:	08102e9b 	.word	0x08102e9b
 8102c40:	08102e9b 	.word	0x08102e9b
 8102c44:	08102e9b 	.word	0x08102e9b
 8102c48:	08102e9b 	.word	0x08102e9b
 8102c4c:	08102e9b 	.word	0x08102e9b
 8102c50:	08102e9b 	.word	0x08102e9b
 8102c54:	08102e9b 	.word	0x08102e9b
 8102c58:	08102c8f 	.word	0x08102c8f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102c5c:	4b94      	ldr	r3, [pc, #592]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c5e:	681b      	ldr	r3, [r3, #0]
 8102c60:	f003 0320 	and.w	r3, r3, #32
 8102c64:	2b00      	cmp	r3, #0
 8102c66:	d009      	beq.n	8102c7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102c68:	4b91      	ldr	r3, [pc, #580]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c6a:	681b      	ldr	r3, [r3, #0]
 8102c6c:	08db      	lsrs	r3, r3, #3
 8102c6e:	f003 0303 	and.w	r3, r3, #3
 8102c72:	4a90      	ldr	r2, [pc, #576]	; (8102eb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102c74:	fa22 f303 	lsr.w	r3, r2, r3
 8102c78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8102c7a:	e111      	b.n	8102ea0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102c7c:	4b8d      	ldr	r3, [pc, #564]	; (8102eb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102c7e:	61bb      	str	r3, [r7, #24]
    break;
 8102c80:	e10e      	b.n	8102ea0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8102c82:	4b8d      	ldr	r3, [pc, #564]	; (8102eb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102c84:	61bb      	str	r3, [r7, #24]
    break;
 8102c86:	e10b      	b.n	8102ea0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8102c88:	4b8c      	ldr	r3, [pc, #560]	; (8102ebc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102c8a:	61bb      	str	r3, [r7, #24]
    break;
 8102c8c:	e108      	b.n	8102ea0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102c8e:	4b88      	ldr	r3, [pc, #544]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102c92:	f003 0303 	and.w	r3, r3, #3
 8102c96:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8102c98:	4b85      	ldr	r3, [pc, #532]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102c9c:	091b      	lsrs	r3, r3, #4
 8102c9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8102ca2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102ca4:	4b82      	ldr	r3, [pc, #520]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102ca8:	f003 0301 	and.w	r3, r3, #1
 8102cac:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8102cae:	4b80      	ldr	r3, [pc, #512]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8102cb2:	08db      	lsrs	r3, r3, #3
 8102cb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102cb8:	68fa      	ldr	r2, [r7, #12]
 8102cba:	fb02 f303 	mul.w	r3, r2, r3
 8102cbe:	ee07 3a90 	vmov	s15, r3
 8102cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102cc6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8102cca:	693b      	ldr	r3, [r7, #16]
 8102ccc:	2b00      	cmp	r3, #0
 8102cce:	f000 80e1 	beq.w	8102e94 <HAL_RCC_GetSysClockFreq+0x2b8>
 8102cd2:	697b      	ldr	r3, [r7, #20]
 8102cd4:	2b02      	cmp	r3, #2
 8102cd6:	f000 8083 	beq.w	8102de0 <HAL_RCC_GetSysClockFreq+0x204>
 8102cda:	697b      	ldr	r3, [r7, #20]
 8102cdc:	2b02      	cmp	r3, #2
 8102cde:	f200 80a1 	bhi.w	8102e24 <HAL_RCC_GetSysClockFreq+0x248>
 8102ce2:	697b      	ldr	r3, [r7, #20]
 8102ce4:	2b00      	cmp	r3, #0
 8102ce6:	d003      	beq.n	8102cf0 <HAL_RCC_GetSysClockFreq+0x114>
 8102ce8:	697b      	ldr	r3, [r7, #20]
 8102cea:	2b01      	cmp	r3, #1
 8102cec:	d056      	beq.n	8102d9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8102cee:	e099      	b.n	8102e24 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102cf0:	4b6f      	ldr	r3, [pc, #444]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cf2:	681b      	ldr	r3, [r3, #0]
 8102cf4:	f003 0320 	and.w	r3, r3, #32
 8102cf8:	2b00      	cmp	r3, #0
 8102cfa:	d02d      	beq.n	8102d58 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102cfc:	4b6c      	ldr	r3, [pc, #432]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cfe:	681b      	ldr	r3, [r3, #0]
 8102d00:	08db      	lsrs	r3, r3, #3
 8102d02:	f003 0303 	and.w	r3, r3, #3
 8102d06:	4a6b      	ldr	r2, [pc, #428]	; (8102eb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102d08:	fa22 f303 	lsr.w	r3, r2, r3
 8102d0c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102d0e:	687b      	ldr	r3, [r7, #4]
 8102d10:	ee07 3a90 	vmov	s15, r3
 8102d14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d18:	693b      	ldr	r3, [r7, #16]
 8102d1a:	ee07 3a90 	vmov	s15, r3
 8102d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102d26:	4b62      	ldr	r3, [pc, #392]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102d2e:	ee07 3a90 	vmov	s15, r3
 8102d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d36:	ed97 6a02 	vldr	s12, [r7, #8]
 8102d3a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8102ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102d46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102d52:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8102d56:	e087      	b.n	8102e68 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102d58:	693b      	ldr	r3, [r7, #16]
 8102d5a:	ee07 3a90 	vmov	s15, r3
 8102d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d62:	eddf 6a58 	vldr	s13, [pc, #352]	; 8102ec4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8102d66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102d6a:	4b51      	ldr	r3, [pc, #324]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102d72:	ee07 3a90 	vmov	s15, r3
 8102d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8102d7e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8102ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102d8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102d96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102d9a:	e065      	b.n	8102e68 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102d9c:	693b      	ldr	r3, [r7, #16]
 8102d9e:	ee07 3a90 	vmov	s15, r3
 8102da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102da6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8102ec8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102dae:	4b40      	ldr	r3, [pc, #256]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102db6:	ee07 3a90 	vmov	s15, r3
 8102dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102dbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8102dc2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8102ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102dce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102dda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102dde:	e043      	b.n	8102e68 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102de0:	693b      	ldr	r3, [r7, #16]
 8102de2:	ee07 3a90 	vmov	s15, r3
 8102de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102dea:	eddf 6a38 	vldr	s13, [pc, #224]	; 8102ecc <HAL_RCC_GetSysClockFreq+0x2f0>
 8102dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102df2:	4b2f      	ldr	r3, [pc, #188]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102dfa:	ee07 3a90 	vmov	s15, r3
 8102dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e02:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e06:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8102ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102e22:	e021      	b.n	8102e68 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102e24:	693b      	ldr	r3, [r7, #16]
 8102e26:	ee07 3a90 	vmov	s15, r3
 8102e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e2e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8102ec8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e36:	4b1e      	ldr	r3, [pc, #120]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e3e:	ee07 3a90 	vmov	s15, r3
 8102e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e46:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e4a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8102ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102e66:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8102e68:	4b11      	ldr	r3, [pc, #68]	; (8102eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102e6c:	0a5b      	lsrs	r3, r3, #9
 8102e6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102e72:	3301      	adds	r3, #1
 8102e74:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8102e76:	683b      	ldr	r3, [r7, #0]
 8102e78:	ee07 3a90 	vmov	s15, r3
 8102e7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8102e80:	edd7 6a07 	vldr	s13, [r7, #28]
 8102e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102e88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102e8c:	ee17 3a90 	vmov	r3, s15
 8102e90:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8102e92:	e005      	b.n	8102ea0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8102e94:	2300      	movs	r3, #0
 8102e96:	61bb      	str	r3, [r7, #24]
    break;
 8102e98:	e002      	b.n	8102ea0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8102e9a:	4b07      	ldr	r3, [pc, #28]	; (8102eb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102e9c:	61bb      	str	r3, [r7, #24]
    break;
 8102e9e:	bf00      	nop
  }

  return sysclockfreq;
 8102ea0:	69bb      	ldr	r3, [r7, #24]
}
 8102ea2:	4618      	mov	r0, r3
 8102ea4:	3724      	adds	r7, #36	; 0x24
 8102ea6:	46bd      	mov	sp, r7
 8102ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102eac:	4770      	bx	lr
 8102eae:	bf00      	nop
 8102eb0:	58024400 	.word	0x58024400
 8102eb4:	03d09000 	.word	0x03d09000
 8102eb8:	003d0900 	.word	0x003d0900
 8102ebc:	007a1200 	.word	0x007a1200
 8102ec0:	46000000 	.word	0x46000000
 8102ec4:	4c742400 	.word	0x4c742400
 8102ec8:	4a742400 	.word	0x4a742400
 8102ecc:	4af42400 	.word	0x4af42400

08102ed0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8102ed0:	b580      	push	{r7, lr}
 8102ed2:	b086      	sub	sp, #24
 8102ed4:	af00      	add	r7, sp, #0
 8102ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8102ed8:	2300      	movs	r3, #0
 8102eda:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8102edc:	2300      	movs	r3, #0
 8102ede:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8102ee0:	687b      	ldr	r3, [r7, #4]
 8102ee2:	681b      	ldr	r3, [r3, #0]
 8102ee4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102ee8:	2b00      	cmp	r3, #0
 8102eea:	d03f      	beq.n	8102f6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8102eec:	687b      	ldr	r3, [r7, #4]
 8102eee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102ef0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102ef4:	d02a      	beq.n	8102f4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8102ef6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102efa:	d824      	bhi.n	8102f46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8102efc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102f00:	d018      	beq.n	8102f34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8102f02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102f06:	d81e      	bhi.n	8102f46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8102f08:	2b00      	cmp	r3, #0
 8102f0a:	d003      	beq.n	8102f14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8102f0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102f10:	d007      	beq.n	8102f22 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8102f12:	e018      	b.n	8102f46 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102f14:	4bab      	ldr	r3, [pc, #684]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102f18:	4aaa      	ldr	r2, [pc, #680]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102f1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102f1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8102f20:	e015      	b.n	8102f4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102f22:	687b      	ldr	r3, [r7, #4]
 8102f24:	3304      	adds	r3, #4
 8102f26:	2102      	movs	r1, #2
 8102f28:	4618      	mov	r0, r3
 8102f2a:	f000 ff11 	bl	8103d50 <RCCEx_PLL2_Config>
 8102f2e:	4603      	mov	r3, r0
 8102f30:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8102f32:	e00c      	b.n	8102f4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102f34:	687b      	ldr	r3, [r7, #4]
 8102f36:	3324      	adds	r3, #36	; 0x24
 8102f38:	2102      	movs	r1, #2
 8102f3a:	4618      	mov	r0, r3
 8102f3c:	f000 ffba 	bl	8103eb4 <RCCEx_PLL3_Config>
 8102f40:	4603      	mov	r3, r0
 8102f42:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8102f44:	e003      	b.n	8102f4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102f46:	2301      	movs	r3, #1
 8102f48:	75fb      	strb	r3, [r7, #23]
      break;
 8102f4a:	e000      	b.n	8102f4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8102f4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102f4e:	7dfb      	ldrb	r3, [r7, #23]
 8102f50:	2b00      	cmp	r3, #0
 8102f52:	d109      	bne.n	8102f68 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8102f54:	4b9b      	ldr	r3, [pc, #620]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102f56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102f58:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8102f5c:	687b      	ldr	r3, [r7, #4]
 8102f5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102f60:	4998      	ldr	r1, [pc, #608]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102f62:	4313      	orrs	r3, r2
 8102f64:	650b      	str	r3, [r1, #80]	; 0x50
 8102f66:	e001      	b.n	8102f6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102f68:	7dfb      	ldrb	r3, [r7, #23]
 8102f6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8102f6c:	687b      	ldr	r3, [r7, #4]
 8102f6e:	681b      	ldr	r3, [r3, #0]
 8102f70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102f74:	2b00      	cmp	r3, #0
 8102f76:	d03d      	beq.n	8102ff4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8102f78:	687b      	ldr	r3, [r7, #4]
 8102f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f7c:	2b04      	cmp	r3, #4
 8102f7e:	d826      	bhi.n	8102fce <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8102f80:	a201      	add	r2, pc, #4	; (adr r2, 8102f88 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8102f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102f86:	bf00      	nop
 8102f88:	08102f9d 	.word	0x08102f9d
 8102f8c:	08102fab 	.word	0x08102fab
 8102f90:	08102fbd 	.word	0x08102fbd
 8102f94:	08102fd5 	.word	0x08102fd5
 8102f98:	08102fd5 	.word	0x08102fd5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102f9c:	4b89      	ldr	r3, [pc, #548]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102fa0:	4a88      	ldr	r2, [pc, #544]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102fa2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102fa6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102fa8:	e015      	b.n	8102fd6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102faa:	687b      	ldr	r3, [r7, #4]
 8102fac:	3304      	adds	r3, #4
 8102fae:	2100      	movs	r1, #0
 8102fb0:	4618      	mov	r0, r3
 8102fb2:	f000 fecd 	bl	8103d50 <RCCEx_PLL2_Config>
 8102fb6:	4603      	mov	r3, r0
 8102fb8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102fba:	e00c      	b.n	8102fd6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102fbc:	687b      	ldr	r3, [r7, #4]
 8102fbe:	3324      	adds	r3, #36	; 0x24
 8102fc0:	2100      	movs	r1, #0
 8102fc2:	4618      	mov	r0, r3
 8102fc4:	f000 ff76 	bl	8103eb4 <RCCEx_PLL3_Config>
 8102fc8:	4603      	mov	r3, r0
 8102fca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102fcc:	e003      	b.n	8102fd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102fce:	2301      	movs	r3, #1
 8102fd0:	75fb      	strb	r3, [r7, #23]
      break;
 8102fd2:	e000      	b.n	8102fd6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8102fd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102fd6:	7dfb      	ldrb	r3, [r7, #23]
 8102fd8:	2b00      	cmp	r3, #0
 8102fda:	d109      	bne.n	8102ff0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8102fdc:	4b79      	ldr	r3, [pc, #484]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102fde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102fe0:	f023 0207 	bic.w	r2, r3, #7
 8102fe4:	687b      	ldr	r3, [r7, #4]
 8102fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102fe8:	4976      	ldr	r1, [pc, #472]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102fea:	4313      	orrs	r3, r2
 8102fec:	650b      	str	r3, [r1, #80]	; 0x50
 8102fee:	e001      	b.n	8102ff4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ff0:	7dfb      	ldrb	r3, [r7, #23]
 8102ff2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8102ff4:	687b      	ldr	r3, [r7, #4]
 8102ff6:	681b      	ldr	r3, [r3, #0]
 8102ff8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8102ffc:	2b00      	cmp	r3, #0
 8102ffe:	d042      	beq.n	8103086 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8103000:	687b      	ldr	r3, [r7, #4]
 8103002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103008:	d02b      	beq.n	8103062 <HAL_RCCEx_PeriphCLKConfig+0x192>
 810300a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810300e:	d825      	bhi.n	810305c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103010:	2bc0      	cmp	r3, #192	; 0xc0
 8103012:	d028      	beq.n	8103066 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8103014:	2bc0      	cmp	r3, #192	; 0xc0
 8103016:	d821      	bhi.n	810305c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103018:	2b80      	cmp	r3, #128	; 0x80
 810301a:	d016      	beq.n	810304a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 810301c:	2b80      	cmp	r3, #128	; 0x80
 810301e:	d81d      	bhi.n	810305c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8103020:	2b00      	cmp	r3, #0
 8103022:	d002      	beq.n	810302a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8103024:	2b40      	cmp	r3, #64	; 0x40
 8103026:	d007      	beq.n	8103038 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8103028:	e018      	b.n	810305c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810302a:	4b66      	ldr	r3, [pc, #408]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810302c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810302e:	4a65      	ldr	r2, [pc, #404]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103034:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103036:	e017      	b.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103038:	687b      	ldr	r3, [r7, #4]
 810303a:	3304      	adds	r3, #4
 810303c:	2100      	movs	r1, #0
 810303e:	4618      	mov	r0, r3
 8103040:	f000 fe86 	bl	8103d50 <RCCEx_PLL2_Config>
 8103044:	4603      	mov	r3, r0
 8103046:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8103048:	e00e      	b.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810304a:	687b      	ldr	r3, [r7, #4]
 810304c:	3324      	adds	r3, #36	; 0x24
 810304e:	2100      	movs	r1, #0
 8103050:	4618      	mov	r0, r3
 8103052:	f000 ff2f 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103056:	4603      	mov	r3, r0
 8103058:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810305a:	e005      	b.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810305c:	2301      	movs	r3, #1
 810305e:	75fb      	strb	r3, [r7, #23]
      break;
 8103060:	e002      	b.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8103062:	bf00      	nop
 8103064:	e000      	b.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8103066:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103068:	7dfb      	ldrb	r3, [r7, #23]
 810306a:	2b00      	cmp	r3, #0
 810306c:	d109      	bne.n	8103082 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 810306e:	4b55      	ldr	r3, [pc, #340]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8103070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103072:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8103076:	687b      	ldr	r3, [r7, #4]
 8103078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810307a:	4952      	ldr	r1, [pc, #328]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810307c:	4313      	orrs	r3, r2
 810307e:	650b      	str	r3, [r1, #80]	; 0x50
 8103080:	e001      	b.n	8103086 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103082:	7dfb      	ldrb	r3, [r7, #23]
 8103084:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8103086:	687b      	ldr	r3, [r7, #4]
 8103088:	681b      	ldr	r3, [r3, #0]
 810308a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810308e:	2b00      	cmp	r3, #0
 8103090:	d049      	beq.n	8103126 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8103092:	687b      	ldr	r3, [r7, #4]
 8103094:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8103098:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810309c:	d030      	beq.n	8103100 <HAL_RCCEx_PeriphCLKConfig+0x230>
 810309e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81030a2:	d82a      	bhi.n	81030fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81030a4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81030a8:	d02c      	beq.n	8103104 <HAL_RCCEx_PeriphCLKConfig+0x234>
 81030aa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81030ae:	d824      	bhi.n	81030fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81030b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81030b4:	d018      	beq.n	81030e8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 81030b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81030ba:	d81e      	bhi.n	81030fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81030bc:	2b00      	cmp	r3, #0
 81030be:	d003      	beq.n	81030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 81030c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81030c4:	d007      	beq.n	81030d6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 81030c6:	e018      	b.n	81030fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81030c8:	4b3e      	ldr	r3, [pc, #248]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81030cc:	4a3d      	ldr	r2, [pc, #244]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81030ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81030d2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81030d4:	e017      	b.n	8103106 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81030d6:	687b      	ldr	r3, [r7, #4]
 81030d8:	3304      	adds	r3, #4
 81030da:	2100      	movs	r1, #0
 81030dc:	4618      	mov	r0, r3
 81030de:	f000 fe37 	bl	8103d50 <RCCEx_PLL2_Config>
 81030e2:	4603      	mov	r3, r0
 81030e4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81030e6:	e00e      	b.n	8103106 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81030e8:	687b      	ldr	r3, [r7, #4]
 81030ea:	3324      	adds	r3, #36	; 0x24
 81030ec:	2100      	movs	r1, #0
 81030ee:	4618      	mov	r0, r3
 81030f0:	f000 fee0 	bl	8103eb4 <RCCEx_PLL3_Config>
 81030f4:	4603      	mov	r3, r0
 81030f6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81030f8:	e005      	b.n	8103106 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81030fa:	2301      	movs	r3, #1
 81030fc:	75fb      	strb	r3, [r7, #23]
      break;
 81030fe:	e002      	b.n	8103106 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103100:	bf00      	nop
 8103102:	e000      	b.n	8103106 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8103104:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103106:	7dfb      	ldrb	r3, [r7, #23]
 8103108:	2b00      	cmp	r3, #0
 810310a:	d10a      	bne.n	8103122 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 810310c:	4b2d      	ldr	r3, [pc, #180]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810310e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103110:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8103114:	687b      	ldr	r3, [r7, #4]
 8103116:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810311a:	492a      	ldr	r1, [pc, #168]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810311c:	4313      	orrs	r3, r2
 810311e:	658b      	str	r3, [r1, #88]	; 0x58
 8103120:	e001      	b.n	8103126 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103122:	7dfb      	ldrb	r3, [r7, #23]
 8103124:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103126:	687b      	ldr	r3, [r7, #4]
 8103128:	681b      	ldr	r3, [r3, #0]
 810312a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810312e:	2b00      	cmp	r3, #0
 8103130:	d04c      	beq.n	81031cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8103132:	687b      	ldr	r3, [r7, #4]
 8103134:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8103138:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810313c:	d030      	beq.n	81031a0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 810313e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103142:	d82a      	bhi.n	810319a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103144:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8103148:	d02c      	beq.n	81031a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 810314a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810314e:	d824      	bhi.n	810319a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8103150:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8103154:	d018      	beq.n	8103188 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8103156:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810315a:	d81e      	bhi.n	810319a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810315c:	2b00      	cmp	r3, #0
 810315e:	d003      	beq.n	8103168 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8103160:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103164:	d007      	beq.n	8103176 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8103166:	e018      	b.n	810319a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103168:	4b16      	ldr	r3, [pc, #88]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810316a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810316c:	4a15      	ldr	r2, [pc, #84]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810316e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103172:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103174:	e017      	b.n	81031a6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103176:	687b      	ldr	r3, [r7, #4]
 8103178:	3304      	adds	r3, #4
 810317a:	2100      	movs	r1, #0
 810317c:	4618      	mov	r0, r3
 810317e:	f000 fde7 	bl	8103d50 <RCCEx_PLL2_Config>
 8103182:	4603      	mov	r3, r0
 8103184:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8103186:	e00e      	b.n	81031a6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103188:	687b      	ldr	r3, [r7, #4]
 810318a:	3324      	adds	r3, #36	; 0x24
 810318c:	2100      	movs	r1, #0
 810318e:	4618      	mov	r0, r3
 8103190:	f000 fe90 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103194:	4603      	mov	r3, r0
 8103196:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103198:	e005      	b.n	81031a6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 810319a:	2301      	movs	r3, #1
 810319c:	75fb      	strb	r3, [r7, #23]
      break;
 810319e:	e002      	b.n	81031a6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81031a0:	bf00      	nop
 81031a2:	e000      	b.n	81031a6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81031a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81031a6:	7dfb      	ldrb	r3, [r7, #23]
 81031a8:	2b00      	cmp	r3, #0
 81031aa:	d10d      	bne.n	81031c8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81031ac:	4b05      	ldr	r3, [pc, #20]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81031ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81031b0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 81031b4:	687b      	ldr	r3, [r7, #4]
 81031b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81031ba:	4902      	ldr	r1, [pc, #8]	; (81031c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81031bc:	4313      	orrs	r3, r2
 81031be:	658b      	str	r3, [r1, #88]	; 0x58
 81031c0:	e004      	b.n	81031cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 81031c2:	bf00      	nop
 81031c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81031c8:	7dfb      	ldrb	r3, [r7, #23]
 81031ca:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 81031cc:	687b      	ldr	r3, [r7, #4]
 81031ce:	681b      	ldr	r3, [r3, #0]
 81031d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81031d4:	2b00      	cmp	r3, #0
 81031d6:	d032      	beq.n	810323e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 81031d8:	687b      	ldr	r3, [r7, #4]
 81031da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81031dc:	2b30      	cmp	r3, #48	; 0x30
 81031de:	d01c      	beq.n	810321a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 81031e0:	2b30      	cmp	r3, #48	; 0x30
 81031e2:	d817      	bhi.n	8103214 <HAL_RCCEx_PeriphCLKConfig+0x344>
 81031e4:	2b20      	cmp	r3, #32
 81031e6:	d00c      	beq.n	8103202 <HAL_RCCEx_PeriphCLKConfig+0x332>
 81031e8:	2b20      	cmp	r3, #32
 81031ea:	d813      	bhi.n	8103214 <HAL_RCCEx_PeriphCLKConfig+0x344>
 81031ec:	2b00      	cmp	r3, #0
 81031ee:	d016      	beq.n	810321e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 81031f0:	2b10      	cmp	r3, #16
 81031f2:	d10f      	bne.n	8103214 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81031f4:	4baf      	ldr	r3, [pc, #700]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81031f8:	4aae      	ldr	r2, [pc, #696]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81031fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81031fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8103200:	e00e      	b.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103202:	687b      	ldr	r3, [r7, #4]
 8103204:	3304      	adds	r3, #4
 8103206:	2102      	movs	r1, #2
 8103208:	4618      	mov	r0, r3
 810320a:	f000 fda1 	bl	8103d50 <RCCEx_PLL2_Config>
 810320e:	4603      	mov	r3, r0
 8103210:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8103212:	e005      	b.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8103214:	2301      	movs	r3, #1
 8103216:	75fb      	strb	r3, [r7, #23]
      break;
 8103218:	e002      	b.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810321a:	bf00      	nop
 810321c:	e000      	b.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810321e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103220:	7dfb      	ldrb	r3, [r7, #23]
 8103222:	2b00      	cmp	r3, #0
 8103224:	d109      	bne.n	810323a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103226:	4ba3      	ldr	r3, [pc, #652]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810322a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 810322e:	687b      	ldr	r3, [r7, #4]
 8103230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103232:	49a0      	ldr	r1, [pc, #640]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103234:	4313      	orrs	r3, r2
 8103236:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103238:	e001      	b.n	810323e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810323a:	7dfb      	ldrb	r3, [r7, #23]
 810323c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810323e:	687b      	ldr	r3, [r7, #4]
 8103240:	681b      	ldr	r3, [r3, #0]
 8103242:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8103246:	2b00      	cmp	r3, #0
 8103248:	d047      	beq.n	81032da <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 810324a:	687b      	ldr	r3, [r7, #4]
 810324c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810324e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103252:	d030      	beq.n	81032b6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8103254:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103258:	d82a      	bhi.n	81032b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 810325a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 810325e:	d02c      	beq.n	81032ba <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8103260:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8103264:	d824      	bhi.n	81032b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8103266:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810326a:	d018      	beq.n	810329e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 810326c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103270:	d81e      	bhi.n	81032b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8103272:	2b00      	cmp	r3, #0
 8103274:	d003      	beq.n	810327e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8103276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810327a:	d007      	beq.n	810328c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 810327c:	e018      	b.n	81032b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810327e:	4b8d      	ldr	r3, [pc, #564]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103282:	4a8c      	ldr	r2, [pc, #560]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103288:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810328a:	e017      	b.n	81032bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810328c:	687b      	ldr	r3, [r7, #4]
 810328e:	3304      	adds	r3, #4
 8103290:	2100      	movs	r1, #0
 8103292:	4618      	mov	r0, r3
 8103294:	f000 fd5c 	bl	8103d50 <RCCEx_PLL2_Config>
 8103298:	4603      	mov	r3, r0
 810329a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810329c:	e00e      	b.n	81032bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810329e:	687b      	ldr	r3, [r7, #4]
 81032a0:	3324      	adds	r3, #36	; 0x24
 81032a2:	2100      	movs	r1, #0
 81032a4:	4618      	mov	r0, r3
 81032a6:	f000 fe05 	bl	8103eb4 <RCCEx_PLL3_Config>
 81032aa:	4603      	mov	r3, r0
 81032ac:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81032ae:	e005      	b.n	81032bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81032b0:	2301      	movs	r3, #1
 81032b2:	75fb      	strb	r3, [r7, #23]
      break;
 81032b4:	e002      	b.n	81032bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 81032b6:	bf00      	nop
 81032b8:	e000      	b.n	81032bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 81032ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 81032bc:	7dfb      	ldrb	r3, [r7, #23]
 81032be:	2b00      	cmp	r3, #0
 81032c0:	d109      	bne.n	81032d6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81032c2:	4b7c      	ldr	r3, [pc, #496]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81032c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81032c6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 81032ca:	687b      	ldr	r3, [r7, #4]
 81032cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81032ce:	4979      	ldr	r1, [pc, #484]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81032d0:	4313      	orrs	r3, r2
 81032d2:	650b      	str	r3, [r1, #80]	; 0x50
 81032d4:	e001      	b.n	81032da <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81032d6:	7dfb      	ldrb	r3, [r7, #23]
 81032d8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81032da:	687b      	ldr	r3, [r7, #4]
 81032dc:	681b      	ldr	r3, [r3, #0]
 81032de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 81032e2:	2b00      	cmp	r3, #0
 81032e4:	d049      	beq.n	810337a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 81032e6:	687b      	ldr	r3, [r7, #4]
 81032e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81032ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81032ee:	d02e      	beq.n	810334e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 81032f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81032f4:	d828      	bhi.n	8103348 <HAL_RCCEx_PeriphCLKConfig+0x478>
 81032f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81032fa:	d02a      	beq.n	8103352 <HAL_RCCEx_PeriphCLKConfig+0x482>
 81032fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103300:	d822      	bhi.n	8103348 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8103302:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103306:	d026      	beq.n	8103356 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8103308:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810330c:	d81c      	bhi.n	8103348 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810330e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103312:	d010      	beq.n	8103336 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8103314:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103318:	d816      	bhi.n	8103348 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810331a:	2b00      	cmp	r3, #0
 810331c:	d01d      	beq.n	810335a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 810331e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103322:	d111      	bne.n	8103348 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103324:	687b      	ldr	r3, [r7, #4]
 8103326:	3304      	adds	r3, #4
 8103328:	2101      	movs	r1, #1
 810332a:	4618      	mov	r0, r3
 810332c:	f000 fd10 	bl	8103d50 <RCCEx_PLL2_Config>
 8103330:	4603      	mov	r3, r0
 8103332:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103334:	e012      	b.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103336:	687b      	ldr	r3, [r7, #4]
 8103338:	3324      	adds	r3, #36	; 0x24
 810333a:	2101      	movs	r1, #1
 810333c:	4618      	mov	r0, r3
 810333e:	f000 fdb9 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103342:	4603      	mov	r3, r0
 8103344:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8103346:	e009      	b.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103348:	2301      	movs	r3, #1
 810334a:	75fb      	strb	r3, [r7, #23]
      break;
 810334c:	e006      	b.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810334e:	bf00      	nop
 8103350:	e004      	b.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8103352:	bf00      	nop
 8103354:	e002      	b.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8103356:	bf00      	nop
 8103358:	e000      	b.n	810335c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810335a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810335c:	7dfb      	ldrb	r3, [r7, #23]
 810335e:	2b00      	cmp	r3, #0
 8103360:	d109      	bne.n	8103376 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8103362:	4b54      	ldr	r3, [pc, #336]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103366:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 810336a:	687b      	ldr	r3, [r7, #4]
 810336c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810336e:	4951      	ldr	r1, [pc, #324]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103370:	4313      	orrs	r3, r2
 8103372:	650b      	str	r3, [r1, #80]	; 0x50
 8103374:	e001      	b.n	810337a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103376:	7dfb      	ldrb	r3, [r7, #23]
 8103378:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 810337a:	687b      	ldr	r3, [r7, #4]
 810337c:	681b      	ldr	r3, [r3, #0]
 810337e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8103382:	2b00      	cmp	r3, #0
 8103384:	d04b      	beq.n	810341e <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8103386:	687b      	ldr	r3, [r7, #4]
 8103388:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810338c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103390:	d02e      	beq.n	81033f0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8103392:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103396:	d828      	bhi.n	81033ea <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8103398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810339c:	d02a      	beq.n	81033f4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 810339e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81033a2:	d822      	bhi.n	81033ea <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81033a4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81033a8:	d026      	beq.n	81033f8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 81033aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81033ae:	d81c      	bhi.n	81033ea <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81033b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81033b4:	d010      	beq.n	81033d8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 81033b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81033ba:	d816      	bhi.n	81033ea <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81033bc:	2b00      	cmp	r3, #0
 81033be:	d01d      	beq.n	81033fc <HAL_RCCEx_PeriphCLKConfig+0x52c>
 81033c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81033c4:	d111      	bne.n	81033ea <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81033c6:	687b      	ldr	r3, [r7, #4]
 81033c8:	3304      	adds	r3, #4
 81033ca:	2101      	movs	r1, #1
 81033cc:	4618      	mov	r0, r3
 81033ce:	f000 fcbf 	bl	8103d50 <RCCEx_PLL2_Config>
 81033d2:	4603      	mov	r3, r0
 81033d4:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81033d6:	e012      	b.n	81033fe <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81033d8:	687b      	ldr	r3, [r7, #4]
 81033da:	3324      	adds	r3, #36	; 0x24
 81033dc:	2101      	movs	r1, #1
 81033de:	4618      	mov	r0, r3
 81033e0:	f000 fd68 	bl	8103eb4 <RCCEx_PLL3_Config>
 81033e4:	4603      	mov	r3, r0
 81033e6:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81033e8:	e009      	b.n	81033fe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 81033ea:	2301      	movs	r3, #1
 81033ec:	75fb      	strb	r3, [r7, #23]
      break;
 81033ee:	e006      	b.n	81033fe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81033f0:	bf00      	nop
 81033f2:	e004      	b.n	81033fe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81033f4:	bf00      	nop
 81033f6:	e002      	b.n	81033fe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81033f8:	bf00      	nop
 81033fa:	e000      	b.n	81033fe <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 81033fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 81033fe:	7dfb      	ldrb	r3, [r7, #23]
 8103400:	2b00      	cmp	r3, #0
 8103402:	d10a      	bne.n	810341a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8103404:	4b2b      	ldr	r3, [pc, #172]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103408:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810340c:	687b      	ldr	r3, [r7, #4]
 810340e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8103412:	4928      	ldr	r1, [pc, #160]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103414:	4313      	orrs	r3, r2
 8103416:	658b      	str	r3, [r1, #88]	; 0x58
 8103418:	e001      	b.n	810341e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810341a:	7dfb      	ldrb	r3, [r7, #23]
 810341c:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810341e:	687b      	ldr	r3, [r7, #4]
 8103420:	681b      	ldr	r3, [r3, #0]
 8103422:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103426:	2b00      	cmp	r3, #0
 8103428:	d02f      	beq.n	810348a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 810342a:	687b      	ldr	r3, [r7, #4]
 810342c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810342e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103432:	d00e      	beq.n	8103452 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8103434:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103438:	d814      	bhi.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x594>
 810343a:	2b00      	cmp	r3, #0
 810343c:	d015      	beq.n	810346a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810343e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103442:	d10f      	bne.n	8103464 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103444:	4b1b      	ldr	r3, [pc, #108]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103448:	4a1a      	ldr	r2, [pc, #104]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810344a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810344e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8103450:	e00c      	b.n	810346c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103452:	687b      	ldr	r3, [r7, #4]
 8103454:	3304      	adds	r3, #4
 8103456:	2101      	movs	r1, #1
 8103458:	4618      	mov	r0, r3
 810345a:	f000 fc79 	bl	8103d50 <RCCEx_PLL2_Config>
 810345e:	4603      	mov	r3, r0
 8103460:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8103462:	e003      	b.n	810346c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103464:	2301      	movs	r3, #1
 8103466:	75fb      	strb	r3, [r7, #23]
      break;
 8103468:	e000      	b.n	810346c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 810346a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810346c:	7dfb      	ldrb	r3, [r7, #23]
 810346e:	2b00      	cmp	r3, #0
 8103470:	d109      	bne.n	8103486 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8103472:	4b10      	ldr	r3, [pc, #64]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103476:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 810347a:	687b      	ldr	r3, [r7, #4]
 810347c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810347e:	490d      	ldr	r1, [pc, #52]	; (81034b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8103480:	4313      	orrs	r3, r2
 8103482:	650b      	str	r3, [r1, #80]	; 0x50
 8103484:	e001      	b.n	810348a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103486:	7dfb      	ldrb	r3, [r7, #23]
 8103488:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810348a:	687b      	ldr	r3, [r7, #4]
 810348c:	681b      	ldr	r3, [r3, #0]
 810348e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103492:	2b00      	cmp	r3, #0
 8103494:	d033      	beq.n	81034fe <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8103496:	687b      	ldr	r3, [r7, #4]
 8103498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810349a:	2b03      	cmp	r3, #3
 810349c:	d81c      	bhi.n	81034d8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 810349e:	a201      	add	r2, pc, #4	; (adr r2, 81034a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 81034a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81034a4:	081034df 	.word	0x081034df
 81034a8:	081034b9 	.word	0x081034b9
 81034ac:	081034c7 	.word	0x081034c7
 81034b0:	081034df 	.word	0x081034df
 81034b4:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81034b8:	4bb9      	ldr	r3, [pc, #740]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034bc:	4ab8      	ldr	r2, [pc, #736]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81034be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81034c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81034c4:	e00c      	b.n	81034e0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81034c6:	687b      	ldr	r3, [r7, #4]
 81034c8:	3304      	adds	r3, #4
 81034ca:	2102      	movs	r1, #2
 81034cc:	4618      	mov	r0, r3
 81034ce:	f000 fc3f 	bl	8103d50 <RCCEx_PLL2_Config>
 81034d2:	4603      	mov	r3, r0
 81034d4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 81034d6:	e003      	b.n	81034e0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81034d8:	2301      	movs	r3, #1
 81034da:	75fb      	strb	r3, [r7, #23]
      break;
 81034dc:	e000      	b.n	81034e0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 81034de:	bf00      	nop
    }

    if(ret == HAL_OK)
 81034e0:	7dfb      	ldrb	r3, [r7, #23]
 81034e2:	2b00      	cmp	r3, #0
 81034e4:	d109      	bne.n	81034fa <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81034e6:	4bae      	ldr	r3, [pc, #696]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81034e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81034ea:	f023 0203 	bic.w	r2, r3, #3
 81034ee:	687b      	ldr	r3, [r7, #4]
 81034f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81034f2:	49ab      	ldr	r1, [pc, #684]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81034f4:	4313      	orrs	r3, r2
 81034f6:	64cb      	str	r3, [r1, #76]	; 0x4c
 81034f8:	e001      	b.n	81034fe <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81034fa:	7dfb      	ldrb	r3, [r7, #23]
 81034fc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81034fe:	687b      	ldr	r3, [r7, #4]
 8103500:	681b      	ldr	r3, [r3, #0]
 8103502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103506:	2b00      	cmp	r3, #0
 8103508:	f000 8088 	beq.w	810361c <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810350c:	4ba5      	ldr	r3, [pc, #660]	; (81037a4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810350e:	681b      	ldr	r3, [r3, #0]
 8103510:	4aa4      	ldr	r2, [pc, #656]	; (81037a4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8103512:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8103516:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8103518:	f7fe f9c2 	bl	81018a0 <HAL_GetTick>
 810351c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810351e:	e009      	b.n	8103534 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8103520:	f7fe f9be 	bl	81018a0 <HAL_GetTick>
 8103524:	4602      	mov	r2, r0
 8103526:	693b      	ldr	r3, [r7, #16]
 8103528:	1ad3      	subs	r3, r2, r3
 810352a:	2b64      	cmp	r3, #100	; 0x64
 810352c:	d902      	bls.n	8103534 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 810352e:	2303      	movs	r3, #3
 8103530:	75fb      	strb	r3, [r7, #23]
        break;
 8103532:	e005      	b.n	8103540 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8103534:	4b9b      	ldr	r3, [pc, #620]	; (81037a4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8103536:	681b      	ldr	r3, [r3, #0]
 8103538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810353c:	2b00      	cmp	r3, #0
 810353e:	d0ef      	beq.n	8103520 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8103540:	7dfb      	ldrb	r3, [r7, #23]
 8103542:	2b00      	cmp	r3, #0
 8103544:	d168      	bne.n	8103618 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8103546:	4b96      	ldr	r3, [pc, #600]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103548:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810354a:	687b      	ldr	r3, [r7, #4]
 810354c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103550:	4053      	eors	r3, r2
 8103552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8103556:	2b00      	cmp	r3, #0
 8103558:	d013      	beq.n	8103582 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810355a:	4b91      	ldr	r3, [pc, #580]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810355c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810355e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8103562:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8103564:	4b8e      	ldr	r3, [pc, #568]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103568:	4a8d      	ldr	r2, [pc, #564]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810356a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810356e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8103570:	4b8b      	ldr	r3, [pc, #556]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103574:	4a8a      	ldr	r2, [pc, #552]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810357a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810357c:	4a88      	ldr	r2, [pc, #544]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810357e:	68fb      	ldr	r3, [r7, #12]
 8103580:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8103582:	687b      	ldr	r3, [r7, #4]
 8103584:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103588:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810358c:	d115      	bne.n	81035ba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810358e:	f7fe f987 	bl	81018a0 <HAL_GetTick>
 8103592:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8103594:	e00b      	b.n	81035ae <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8103596:	f7fe f983 	bl	81018a0 <HAL_GetTick>
 810359a:	4602      	mov	r2, r0
 810359c:	693b      	ldr	r3, [r7, #16]
 810359e:	1ad3      	subs	r3, r2, r3
 81035a0:	f241 3288 	movw	r2, #5000	; 0x1388
 81035a4:	4293      	cmp	r3, r2
 81035a6:	d902      	bls.n	81035ae <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81035a8:	2303      	movs	r3, #3
 81035aa:	75fb      	strb	r3, [r7, #23]
            break;
 81035ac:	e005      	b.n	81035ba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81035ae:	4b7c      	ldr	r3, [pc, #496]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81035b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81035b2:	f003 0302 	and.w	r3, r3, #2
 81035b6:	2b00      	cmp	r3, #0
 81035b8:	d0ed      	beq.n	8103596 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81035ba:	7dfb      	ldrb	r3, [r7, #23]
 81035bc:	2b00      	cmp	r3, #0
 81035be:	d128      	bne.n	8103612 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81035c0:	687b      	ldr	r3, [r7, #4]
 81035c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81035c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81035ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81035ce:	d10f      	bne.n	81035f0 <HAL_RCCEx_PeriphCLKConfig+0x720>
 81035d0:	4b73      	ldr	r3, [pc, #460]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81035d2:	691b      	ldr	r3, [r3, #16]
 81035d4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 81035d8:	687b      	ldr	r3, [r7, #4]
 81035da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81035de:	091b      	lsrs	r3, r3, #4
 81035e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81035e4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81035e8:	496d      	ldr	r1, [pc, #436]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81035ea:	4313      	orrs	r3, r2
 81035ec:	610b      	str	r3, [r1, #16]
 81035ee:	e005      	b.n	81035fc <HAL_RCCEx_PeriphCLKConfig+0x72c>
 81035f0:	4b6b      	ldr	r3, [pc, #428]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81035f2:	691b      	ldr	r3, [r3, #16]
 81035f4:	4a6a      	ldr	r2, [pc, #424]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81035f6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81035fa:	6113      	str	r3, [r2, #16]
 81035fc:	4b68      	ldr	r3, [pc, #416]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81035fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8103600:	687b      	ldr	r3, [r7, #4]
 8103602:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8103606:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810360a:	4965      	ldr	r1, [pc, #404]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810360c:	4313      	orrs	r3, r2
 810360e:	670b      	str	r3, [r1, #112]	; 0x70
 8103610:	e004      	b.n	810361c <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8103612:	7dfb      	ldrb	r3, [r7, #23]
 8103614:	75bb      	strb	r3, [r7, #22]
 8103616:	e001      	b.n	810361c <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103618:	7dfb      	ldrb	r3, [r7, #23]
 810361a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 810361c:	687b      	ldr	r3, [r7, #4]
 810361e:	681b      	ldr	r3, [r3, #0]
 8103620:	f003 0301 	and.w	r3, r3, #1
 8103624:	2b00      	cmp	r3, #0
 8103626:	d07e      	beq.n	8103726 <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810362c:	2b28      	cmp	r3, #40	; 0x28
 810362e:	d867      	bhi.n	8103700 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8103630:	a201      	add	r2, pc, #4	; (adr r2, 8103638 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8103632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103636:	bf00      	nop
 8103638:	08103707 	.word	0x08103707
 810363c:	08103701 	.word	0x08103701
 8103640:	08103701 	.word	0x08103701
 8103644:	08103701 	.word	0x08103701
 8103648:	08103701 	.word	0x08103701
 810364c:	08103701 	.word	0x08103701
 8103650:	08103701 	.word	0x08103701
 8103654:	08103701 	.word	0x08103701
 8103658:	081036dd 	.word	0x081036dd
 810365c:	08103701 	.word	0x08103701
 8103660:	08103701 	.word	0x08103701
 8103664:	08103701 	.word	0x08103701
 8103668:	08103701 	.word	0x08103701
 810366c:	08103701 	.word	0x08103701
 8103670:	08103701 	.word	0x08103701
 8103674:	08103701 	.word	0x08103701
 8103678:	081036ef 	.word	0x081036ef
 810367c:	08103701 	.word	0x08103701
 8103680:	08103701 	.word	0x08103701
 8103684:	08103701 	.word	0x08103701
 8103688:	08103701 	.word	0x08103701
 810368c:	08103701 	.word	0x08103701
 8103690:	08103701 	.word	0x08103701
 8103694:	08103701 	.word	0x08103701
 8103698:	08103707 	.word	0x08103707
 810369c:	08103701 	.word	0x08103701
 81036a0:	08103701 	.word	0x08103701
 81036a4:	08103701 	.word	0x08103701
 81036a8:	08103701 	.word	0x08103701
 81036ac:	08103701 	.word	0x08103701
 81036b0:	08103701 	.word	0x08103701
 81036b4:	08103701 	.word	0x08103701
 81036b8:	08103707 	.word	0x08103707
 81036bc:	08103701 	.word	0x08103701
 81036c0:	08103701 	.word	0x08103701
 81036c4:	08103701 	.word	0x08103701
 81036c8:	08103701 	.word	0x08103701
 81036cc:	08103701 	.word	0x08103701
 81036d0:	08103701 	.word	0x08103701
 81036d4:	08103701 	.word	0x08103701
 81036d8:	08103707 	.word	0x08103707
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81036dc:	687b      	ldr	r3, [r7, #4]
 81036de:	3304      	adds	r3, #4
 81036e0:	2101      	movs	r1, #1
 81036e2:	4618      	mov	r0, r3
 81036e4:	f000 fb34 	bl	8103d50 <RCCEx_PLL2_Config>
 81036e8:	4603      	mov	r3, r0
 81036ea:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81036ec:	e00c      	b.n	8103708 <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	3324      	adds	r3, #36	; 0x24
 81036f2:	2101      	movs	r1, #1
 81036f4:	4618      	mov	r0, r3
 81036f6:	f000 fbdd 	bl	8103eb4 <RCCEx_PLL3_Config>
 81036fa:	4603      	mov	r3, r0
 81036fc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81036fe:	e003      	b.n	8103708 <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103700:	2301      	movs	r3, #1
 8103702:	75fb      	strb	r3, [r7, #23]
      break;
 8103704:	e000      	b.n	8103708 <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 8103706:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103708:	7dfb      	ldrb	r3, [r7, #23]
 810370a:	2b00      	cmp	r3, #0
 810370c:	d109      	bne.n	8103722 <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810370e:	4b24      	ldr	r3, [pc, #144]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103712:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8103716:	687b      	ldr	r3, [r7, #4]
 8103718:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810371a:	4921      	ldr	r1, [pc, #132]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810371c:	4313      	orrs	r3, r2
 810371e:	654b      	str	r3, [r1, #84]	; 0x54
 8103720:	e001      	b.n	8103726 <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103722:	7dfb      	ldrb	r3, [r7, #23]
 8103724:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8103726:	687b      	ldr	r3, [r7, #4]
 8103728:	681b      	ldr	r3, [r3, #0]
 810372a:	f003 0302 	and.w	r3, r3, #2
 810372e:	2b00      	cmp	r3, #0
 8103730:	d03c      	beq.n	81037ac <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8103732:	687b      	ldr	r3, [r7, #4]
 8103734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103736:	2b05      	cmp	r3, #5
 8103738:	d820      	bhi.n	810377c <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 810373a:	a201      	add	r2, pc, #4	; (adr r2, 8103740 <HAL_RCCEx_PeriphCLKConfig+0x870>)
 810373c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103740:	08103783 	.word	0x08103783
 8103744:	08103759 	.word	0x08103759
 8103748:	0810376b 	.word	0x0810376b
 810374c:	08103783 	.word	0x08103783
 8103750:	08103783 	.word	0x08103783
 8103754:	08103783 	.word	0x08103783
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8103758:	687b      	ldr	r3, [r7, #4]
 810375a:	3304      	adds	r3, #4
 810375c:	2101      	movs	r1, #1
 810375e:	4618      	mov	r0, r3
 8103760:	f000 faf6 	bl	8103d50 <RCCEx_PLL2_Config>
 8103764:	4603      	mov	r3, r0
 8103766:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8103768:	e00c      	b.n	8103784 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810376a:	687b      	ldr	r3, [r7, #4]
 810376c:	3324      	adds	r3, #36	; 0x24
 810376e:	2101      	movs	r1, #1
 8103770:	4618      	mov	r0, r3
 8103772:	f000 fb9f 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103776:	4603      	mov	r3, r0
 8103778:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 810377a:	e003      	b.n	8103784 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810377c:	2301      	movs	r3, #1
 810377e:	75fb      	strb	r3, [r7, #23]
      break;
 8103780:	e000      	b.n	8103784 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 8103782:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103784:	7dfb      	ldrb	r3, [r7, #23]
 8103786:	2b00      	cmp	r3, #0
 8103788:	d10e      	bne.n	81037a8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810378a:	4b05      	ldr	r3, [pc, #20]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810378c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810378e:	f023 0207 	bic.w	r2, r3, #7
 8103792:	687b      	ldr	r3, [r7, #4]
 8103794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8103796:	4902      	ldr	r1, [pc, #8]	; (81037a0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8103798:	4313      	orrs	r3, r2
 810379a:	654b      	str	r3, [r1, #84]	; 0x54
 810379c:	e006      	b.n	81037ac <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 810379e:	bf00      	nop
 81037a0:	58024400 	.word	0x58024400
 81037a4:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 81037a8:	7dfb      	ldrb	r3, [r7, #23]
 81037aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81037ac:	687b      	ldr	r3, [r7, #4]
 81037ae:	681b      	ldr	r3, [r3, #0]
 81037b0:	f003 0304 	and.w	r3, r3, #4
 81037b4:	2b00      	cmp	r3, #0
 81037b6:	d039      	beq.n	810382c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81037b8:	687b      	ldr	r3, [r7, #4]
 81037ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81037be:	2b05      	cmp	r3, #5
 81037c0:	d820      	bhi.n	8103804 <HAL_RCCEx_PeriphCLKConfig+0x934>
 81037c2:	a201      	add	r2, pc, #4	; (adr r2, 81037c8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 81037c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81037c8:	0810380b 	.word	0x0810380b
 81037cc:	081037e1 	.word	0x081037e1
 81037d0:	081037f3 	.word	0x081037f3
 81037d4:	0810380b 	.word	0x0810380b
 81037d8:	0810380b 	.word	0x0810380b
 81037dc:	0810380b 	.word	0x0810380b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81037e0:	687b      	ldr	r3, [r7, #4]
 81037e2:	3304      	adds	r3, #4
 81037e4:	2101      	movs	r1, #1
 81037e6:	4618      	mov	r0, r3
 81037e8:	f000 fab2 	bl	8103d50 <RCCEx_PLL2_Config>
 81037ec:	4603      	mov	r3, r0
 81037ee:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81037f0:	e00c      	b.n	810380c <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81037f2:	687b      	ldr	r3, [r7, #4]
 81037f4:	3324      	adds	r3, #36	; 0x24
 81037f6:	2101      	movs	r1, #1
 81037f8:	4618      	mov	r0, r3
 81037fa:	f000 fb5b 	bl	8103eb4 <RCCEx_PLL3_Config>
 81037fe:	4603      	mov	r3, r0
 8103800:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8103802:	e003      	b.n	810380c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103804:	2301      	movs	r3, #1
 8103806:	75fb      	strb	r3, [r7, #23]
      break;
 8103808:	e000      	b.n	810380c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 810380a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810380c:	7dfb      	ldrb	r3, [r7, #23]
 810380e:	2b00      	cmp	r3, #0
 8103810:	d10a      	bne.n	8103828 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8103812:	4bb7      	ldr	r3, [pc, #732]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103816:	f023 0207 	bic.w	r2, r3, #7
 810381a:	687b      	ldr	r3, [r7, #4]
 810381c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8103820:	49b3      	ldr	r1, [pc, #716]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103822:	4313      	orrs	r3, r2
 8103824:	658b      	str	r3, [r1, #88]	; 0x58
 8103826:	e001      	b.n	810382c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103828:	7dfb      	ldrb	r3, [r7, #23]
 810382a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810382c:	687b      	ldr	r3, [r7, #4]
 810382e:	681b      	ldr	r3, [r3, #0]
 8103830:	f003 0320 	and.w	r3, r3, #32
 8103834:	2b00      	cmp	r3, #0
 8103836:	d04b      	beq.n	81038d0 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8103838:	687b      	ldr	r3, [r7, #4]
 810383a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810383e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103842:	d02e      	beq.n	81038a2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8103844:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8103848:	d828      	bhi.n	810389c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810384a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810384e:	d02a      	beq.n	81038a6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8103850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103854:	d822      	bhi.n	810389c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8103856:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810385a:	d026      	beq.n	81038aa <HAL_RCCEx_PeriphCLKConfig+0x9da>
 810385c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8103860:	d81c      	bhi.n	810389c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8103862:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8103866:	d010      	beq.n	810388a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8103868:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810386c:	d816      	bhi.n	810389c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810386e:	2b00      	cmp	r3, #0
 8103870:	d01d      	beq.n	81038ae <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8103872:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103876:	d111      	bne.n	810389c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103878:	687b      	ldr	r3, [r7, #4]
 810387a:	3304      	adds	r3, #4
 810387c:	2100      	movs	r1, #0
 810387e:	4618      	mov	r0, r3
 8103880:	f000 fa66 	bl	8103d50 <RCCEx_PLL2_Config>
 8103884:	4603      	mov	r3, r0
 8103886:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8103888:	e012      	b.n	81038b0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810388a:	687b      	ldr	r3, [r7, #4]
 810388c:	3324      	adds	r3, #36	; 0x24
 810388e:	2102      	movs	r1, #2
 8103890:	4618      	mov	r0, r3
 8103892:	f000 fb0f 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103896:	4603      	mov	r3, r0
 8103898:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 810389a:	e009      	b.n	81038b0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810389c:	2301      	movs	r3, #1
 810389e:	75fb      	strb	r3, [r7, #23]
      break;
 81038a0:	e006      	b.n	81038b0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81038a2:	bf00      	nop
 81038a4:	e004      	b.n	81038b0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81038a6:	bf00      	nop
 81038a8:	e002      	b.n	81038b0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81038aa:	bf00      	nop
 81038ac:	e000      	b.n	81038b0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81038ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 81038b0:	7dfb      	ldrb	r3, [r7, #23]
 81038b2:	2b00      	cmp	r3, #0
 81038b4:	d10a      	bne.n	81038cc <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81038b6:	4b8e      	ldr	r3, [pc, #568]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81038b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81038ba:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81038be:	687b      	ldr	r3, [r7, #4]
 81038c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81038c4:	498a      	ldr	r1, [pc, #552]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81038c6:	4313      	orrs	r3, r2
 81038c8:	654b      	str	r3, [r1, #84]	; 0x54
 81038ca:	e001      	b.n	81038d0 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81038cc:	7dfb      	ldrb	r3, [r7, #23]
 81038ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81038d0:	687b      	ldr	r3, [r7, #4]
 81038d2:	681b      	ldr	r3, [r3, #0]
 81038d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81038d8:	2b00      	cmp	r3, #0
 81038da:	d04b      	beq.n	8103974 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 81038dc:	687b      	ldr	r3, [r7, #4]
 81038de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81038e2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81038e6:	d02e      	beq.n	8103946 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 81038e8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81038ec:	d828      	bhi.n	8103940 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81038ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81038f2:	d02a      	beq.n	810394a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 81038f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81038f8:	d822      	bhi.n	8103940 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 81038fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81038fe:	d026      	beq.n	810394e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8103900:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8103904:	d81c      	bhi.n	8103940 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103906:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810390a:	d010      	beq.n	810392e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 810390c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8103910:	d816      	bhi.n	8103940 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8103912:	2b00      	cmp	r3, #0
 8103914:	d01d      	beq.n	8103952 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8103916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810391a:	d111      	bne.n	8103940 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810391c:	687b      	ldr	r3, [r7, #4]
 810391e:	3304      	adds	r3, #4
 8103920:	2100      	movs	r1, #0
 8103922:	4618      	mov	r0, r3
 8103924:	f000 fa14 	bl	8103d50 <RCCEx_PLL2_Config>
 8103928:	4603      	mov	r3, r0
 810392a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810392c:	e012      	b.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810392e:	687b      	ldr	r3, [r7, #4]
 8103930:	3324      	adds	r3, #36	; 0x24
 8103932:	2102      	movs	r1, #2
 8103934:	4618      	mov	r0, r3
 8103936:	f000 fabd 	bl	8103eb4 <RCCEx_PLL3_Config>
 810393a:	4603      	mov	r3, r0
 810393c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810393e:	e009      	b.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103940:	2301      	movs	r3, #1
 8103942:	75fb      	strb	r3, [r7, #23]
      break;
 8103944:	e006      	b.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103946:	bf00      	nop
 8103948:	e004      	b.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810394a:	bf00      	nop
 810394c:	e002      	b.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810394e:	bf00      	nop
 8103950:	e000      	b.n	8103954 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8103952:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103954:	7dfb      	ldrb	r3, [r7, #23]
 8103956:	2b00      	cmp	r3, #0
 8103958:	d10a      	bne.n	8103970 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810395a:	4b65      	ldr	r3, [pc, #404]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810395c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810395e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8103962:	687b      	ldr	r3, [r7, #4]
 8103964:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8103968:	4961      	ldr	r1, [pc, #388]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810396a:	4313      	orrs	r3, r2
 810396c:	658b      	str	r3, [r1, #88]	; 0x58
 810396e:	e001      	b.n	8103974 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103970:	7dfb      	ldrb	r3, [r7, #23]
 8103972:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8103974:	687b      	ldr	r3, [r7, #4]
 8103976:	681b      	ldr	r3, [r3, #0]
 8103978:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810397c:	2b00      	cmp	r3, #0
 810397e:	d04b      	beq.n	8103a18 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8103980:	687b      	ldr	r3, [r7, #4]
 8103982:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103986:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810398a:	d02e      	beq.n	81039ea <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 810398c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8103990:	d828      	bhi.n	81039e4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8103992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103996:	d02a      	beq.n	81039ee <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8103998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810399c:	d822      	bhi.n	81039e4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810399e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81039a2:	d026      	beq.n	81039f2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81039a4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81039a8:	d81c      	bhi.n	81039e4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81039aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81039ae:	d010      	beq.n	81039d2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 81039b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81039b4:	d816      	bhi.n	81039e4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81039b6:	2b00      	cmp	r3, #0
 81039b8:	d01d      	beq.n	81039f6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 81039ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81039be:	d111      	bne.n	81039e4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81039c0:	687b      	ldr	r3, [r7, #4]
 81039c2:	3304      	adds	r3, #4
 81039c4:	2100      	movs	r1, #0
 81039c6:	4618      	mov	r0, r3
 81039c8:	f000 f9c2 	bl	8103d50 <RCCEx_PLL2_Config>
 81039cc:	4603      	mov	r3, r0
 81039ce:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81039d0:	e012      	b.n	81039f8 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81039d2:	687b      	ldr	r3, [r7, #4]
 81039d4:	3324      	adds	r3, #36	; 0x24
 81039d6:	2102      	movs	r1, #2
 81039d8:	4618      	mov	r0, r3
 81039da:	f000 fa6b 	bl	8103eb4 <RCCEx_PLL3_Config>
 81039de:	4603      	mov	r3, r0
 81039e0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81039e2:	e009      	b.n	81039f8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81039e4:	2301      	movs	r3, #1
 81039e6:	75fb      	strb	r3, [r7, #23]
      break;
 81039e8:	e006      	b.n	81039f8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81039ea:	bf00      	nop
 81039ec:	e004      	b.n	81039f8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81039ee:	bf00      	nop
 81039f0:	e002      	b.n	81039f8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81039f2:	bf00      	nop
 81039f4:	e000      	b.n	81039f8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 81039f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81039f8:	7dfb      	ldrb	r3, [r7, #23]
 81039fa:	2b00      	cmp	r3, #0
 81039fc:	d10a      	bne.n	8103a14 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81039fe:	4b3c      	ldr	r3, [pc, #240]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103a02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8103a06:	687b      	ldr	r3, [r7, #4]
 8103a08:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8103a0c:	4938      	ldr	r1, [pc, #224]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a0e:	4313      	orrs	r3, r2
 8103a10:	658b      	str	r3, [r1, #88]	; 0x58
 8103a12:	e001      	b.n	8103a18 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a14:	7dfb      	ldrb	r3, [r7, #23]
 8103a16:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8103a18:	687b      	ldr	r3, [r7, #4]
 8103a1a:	681b      	ldr	r3, [r3, #0]
 8103a1c:	f003 0308 	and.w	r3, r3, #8
 8103a20:	2b00      	cmp	r3, #0
 8103a22:	d01a      	beq.n	8103a5a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8103a24:	687b      	ldr	r3, [r7, #4]
 8103a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8103a2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103a2e:	d10a      	bne.n	8103a46 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8103a30:	687b      	ldr	r3, [r7, #4]
 8103a32:	3324      	adds	r3, #36	; 0x24
 8103a34:	2102      	movs	r1, #2
 8103a36:	4618      	mov	r0, r3
 8103a38:	f000 fa3c 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103a3c:	4603      	mov	r3, r0
 8103a3e:	2b00      	cmp	r3, #0
 8103a40:	d001      	beq.n	8103a46 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8103a42:	2301      	movs	r3, #1
 8103a44:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103a46:	4b2a      	ldr	r3, [pc, #168]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103a4a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8103a4e:	687b      	ldr	r3, [r7, #4]
 8103a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8103a54:	4926      	ldr	r1, [pc, #152]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a56:	4313      	orrs	r3, r2
 8103a58:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103a5a:	687b      	ldr	r3, [r7, #4]
 8103a5c:	681b      	ldr	r3, [r3, #0]
 8103a5e:	f003 0310 	and.w	r3, r3, #16
 8103a62:	2b00      	cmp	r3, #0
 8103a64:	d01a      	beq.n	8103a9c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8103a66:	687b      	ldr	r3, [r7, #4]
 8103a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8103a6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103a70:	d10a      	bne.n	8103a88 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8103a72:	687b      	ldr	r3, [r7, #4]
 8103a74:	3324      	adds	r3, #36	; 0x24
 8103a76:	2102      	movs	r1, #2
 8103a78:	4618      	mov	r0, r3
 8103a7a:	f000 fa1b 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103a7e:	4603      	mov	r3, r0
 8103a80:	2b00      	cmp	r3, #0
 8103a82:	d001      	beq.n	8103a88 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8103a84:	2301      	movs	r3, #1
 8103a86:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8103a88:	4b19      	ldr	r3, [pc, #100]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103a8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103a90:	687b      	ldr	r3, [r7, #4]
 8103a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8103a96:	4916      	ldr	r1, [pc, #88]	; (8103af0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8103a98:	4313      	orrs	r3, r2
 8103a9a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8103a9c:	687b      	ldr	r3, [r7, #4]
 8103a9e:	681b      	ldr	r3, [r3, #0]
 8103aa0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103aa4:	2b00      	cmp	r3, #0
 8103aa6:	d036      	beq.n	8103b16 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8103aa8:	687b      	ldr	r3, [r7, #4]
 8103aaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8103aae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103ab2:	d01f      	beq.n	8103af4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8103ab4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103ab8:	d817      	bhi.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8103aba:	2b00      	cmp	r3, #0
 8103abc:	d003      	beq.n	8103ac6 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8103abe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103ac2:	d009      	beq.n	8103ad8 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8103ac4:	e011      	b.n	8103aea <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103ac6:	687b      	ldr	r3, [r7, #4]
 8103ac8:	3304      	adds	r3, #4
 8103aca:	2100      	movs	r1, #0
 8103acc:	4618      	mov	r0, r3
 8103ace:	f000 f93f 	bl	8103d50 <RCCEx_PLL2_Config>
 8103ad2:	4603      	mov	r3, r0
 8103ad4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103ad6:	e00e      	b.n	8103af6 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103ad8:	687b      	ldr	r3, [r7, #4]
 8103ada:	3324      	adds	r3, #36	; 0x24
 8103adc:	2102      	movs	r1, #2
 8103ade:	4618      	mov	r0, r3
 8103ae0:	f000 f9e8 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103ae4:	4603      	mov	r3, r0
 8103ae6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8103ae8:	e005      	b.n	8103af6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103aea:	2301      	movs	r3, #1
 8103aec:	75fb      	strb	r3, [r7, #23]
      break;
 8103aee:	e002      	b.n	8103af6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8103af0:	58024400 	.word	0x58024400
      break;
 8103af4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103af6:	7dfb      	ldrb	r3, [r7, #23]
 8103af8:	2b00      	cmp	r3, #0
 8103afa:	d10a      	bne.n	8103b12 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103afc:	4b93      	ldr	r3, [pc, #588]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103b00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8103b04:	687b      	ldr	r3, [r7, #4]
 8103b06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8103b0a:	4990      	ldr	r1, [pc, #576]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103b0c:	4313      	orrs	r3, r2
 8103b0e:	658b      	str	r3, [r1, #88]	; 0x58
 8103b10:	e001      	b.n	8103b16 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b12:	7dfb      	ldrb	r3, [r7, #23]
 8103b14:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8103b16:	687b      	ldr	r3, [r7, #4]
 8103b18:	681b      	ldr	r3, [r3, #0]
 8103b1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103b1e:	2b00      	cmp	r3, #0
 8103b20:	d033      	beq.n	8103b8a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8103b22:	687b      	ldr	r3, [r7, #4]
 8103b24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103b28:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103b2c:	d01c      	beq.n	8103b68 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8103b2e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103b32:	d816      	bhi.n	8103b62 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8103b34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103b38:	d003      	beq.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8103b3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103b3e:	d007      	beq.n	8103b50 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8103b40:	e00f      	b.n	8103b62 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103b42:	4b82      	ldr	r3, [pc, #520]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b46:	4a81      	ldr	r2, [pc, #516]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103b4c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8103b4e:	e00c      	b.n	8103b6a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8103b50:	687b      	ldr	r3, [r7, #4]
 8103b52:	3324      	adds	r3, #36	; 0x24
 8103b54:	2101      	movs	r1, #1
 8103b56:	4618      	mov	r0, r3
 8103b58:	f000 f9ac 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103b5c:	4603      	mov	r3, r0
 8103b5e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8103b60:	e003      	b.n	8103b6a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103b62:	2301      	movs	r3, #1
 8103b64:	75fb      	strb	r3, [r7, #23]
      break;
 8103b66:	e000      	b.n	8103b6a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8103b68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103b6a:	7dfb      	ldrb	r3, [r7, #23]
 8103b6c:	2b00      	cmp	r3, #0
 8103b6e:	d10a      	bne.n	8103b86 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8103b70:	4b76      	ldr	r3, [pc, #472]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103b74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8103b78:	687b      	ldr	r3, [r7, #4]
 8103b7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103b7e:	4973      	ldr	r1, [pc, #460]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103b80:	4313      	orrs	r3, r2
 8103b82:	654b      	str	r3, [r1, #84]	; 0x54
 8103b84:	e001      	b.n	8103b8a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b86:	7dfb      	ldrb	r3, [r7, #23]
 8103b88:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8103b8a:	687b      	ldr	r3, [r7, #4]
 8103b8c:	681b      	ldr	r3, [r3, #0]
 8103b8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103b92:	2b00      	cmp	r3, #0
 8103b94:	d029      	beq.n	8103bea <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8103b96:	687b      	ldr	r3, [r7, #4]
 8103b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103b9a:	2b00      	cmp	r3, #0
 8103b9c:	d003      	beq.n	8103ba6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8103b9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103ba2:	d007      	beq.n	8103bb4 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8103ba4:	e00f      	b.n	8103bc6 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103ba6:	4b69      	ldr	r3, [pc, #420]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103baa:	4a68      	ldr	r2, [pc, #416]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103bb0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103bb2:	e00b      	b.n	8103bcc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103bb4:	687b      	ldr	r3, [r7, #4]
 8103bb6:	3304      	adds	r3, #4
 8103bb8:	2102      	movs	r1, #2
 8103bba:	4618      	mov	r0, r3
 8103bbc:	f000 f8c8 	bl	8103d50 <RCCEx_PLL2_Config>
 8103bc0:	4603      	mov	r3, r0
 8103bc2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103bc4:	e002      	b.n	8103bcc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8103bc6:	2301      	movs	r3, #1
 8103bc8:	75fb      	strb	r3, [r7, #23]
      break;
 8103bca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103bcc:	7dfb      	ldrb	r3, [r7, #23]
 8103bce:	2b00      	cmp	r3, #0
 8103bd0:	d109      	bne.n	8103be6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8103bd2:	4b5e      	ldr	r3, [pc, #376]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103bd6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8103bda:	687b      	ldr	r3, [r7, #4]
 8103bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103bde:	495b      	ldr	r1, [pc, #364]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103be0:	4313      	orrs	r3, r2
 8103be2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103be4:	e001      	b.n	8103bea <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103be6:	7dfb      	ldrb	r3, [r7, #23]
 8103be8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	681b      	ldr	r3, [r3, #0]
 8103bee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8103bf2:	2b00      	cmp	r3, #0
 8103bf4:	d00a      	beq.n	8103c0c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8103bf6:	687b      	ldr	r3, [r7, #4]
 8103bf8:	3324      	adds	r3, #36	; 0x24
 8103bfa:	2102      	movs	r1, #2
 8103bfc:	4618      	mov	r0, r3
 8103bfe:	f000 f959 	bl	8103eb4 <RCCEx_PLL3_Config>
 8103c02:	4603      	mov	r3, r0
 8103c04:	2b00      	cmp	r3, #0
 8103c06:	d001      	beq.n	8103c0c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8103c08:	2301      	movs	r3, #1
 8103c0a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103c0c:	687b      	ldr	r3, [r7, #4]
 8103c0e:	681b      	ldr	r3, [r3, #0]
 8103c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103c14:	2b00      	cmp	r3, #0
 8103c16:	d030      	beq.n	8103c7a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8103c18:	687b      	ldr	r3, [r7, #4]
 8103c1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103c1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103c20:	d017      	beq.n	8103c52 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8103c22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103c26:	d811      	bhi.n	8103c4c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8103c28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103c2c:	d013      	beq.n	8103c56 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8103c2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103c32:	d80b      	bhi.n	8103c4c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8103c34:	2b00      	cmp	r3, #0
 8103c36:	d010      	beq.n	8103c5a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8103c38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103c3c:	d106      	bne.n	8103c4c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103c3e:	4b43      	ldr	r3, [pc, #268]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c42:	4a42      	ldr	r2, [pc, #264]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103c48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8103c4a:	e007      	b.n	8103c5c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103c4c:	2301      	movs	r3, #1
 8103c4e:	75fb      	strb	r3, [r7, #23]
      break;
 8103c50:	e004      	b.n	8103c5c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103c52:	bf00      	nop
 8103c54:	e002      	b.n	8103c5c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103c56:	bf00      	nop
 8103c58:	e000      	b.n	8103c5c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8103c5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103c5c:	7dfb      	ldrb	r3, [r7, #23]
 8103c5e:	2b00      	cmp	r3, #0
 8103c60:	d109      	bne.n	8103c76 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8103c62:	4b3a      	ldr	r3, [pc, #232]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103c66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103c6a:	687b      	ldr	r3, [r7, #4]
 8103c6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103c6e:	4937      	ldr	r1, [pc, #220]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c70:	4313      	orrs	r3, r2
 8103c72:	654b      	str	r3, [r1, #84]	; 0x54
 8103c74:	e001      	b.n	8103c7a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c76:	7dfb      	ldrb	r3, [r7, #23]
 8103c78:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8103c7a:	687b      	ldr	r3, [r7, #4]
 8103c7c:	681b      	ldr	r3, [r3, #0]
 8103c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103c82:	2b00      	cmp	r3, #0
 8103c84:	d008      	beq.n	8103c98 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8103c86:	4b31      	ldr	r3, [pc, #196]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103c8a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8103c8e:	687b      	ldr	r3, [r7, #4]
 8103c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103c92:	492e      	ldr	r1, [pc, #184]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103c94:	4313      	orrs	r3, r2
 8103c96:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8103c98:	687b      	ldr	r3, [r7, #4]
 8103c9a:	681b      	ldr	r3, [r3, #0]
 8103c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8103ca0:	2b00      	cmp	r3, #0
 8103ca2:	d009      	beq.n	8103cb8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8103ca4:	4b29      	ldr	r3, [pc, #164]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ca6:	691b      	ldr	r3, [r3, #16]
 8103ca8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8103cac:	687b      	ldr	r3, [r7, #4]
 8103cae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8103cb2:	4926      	ldr	r1, [pc, #152]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cb4:	4313      	orrs	r3, r2
 8103cb6:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8103cb8:	687b      	ldr	r3, [r7, #4]
 8103cba:	681b      	ldr	r3, [r3, #0]
 8103cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103cc0:	2b00      	cmp	r3, #0
 8103cc2:	d008      	beq.n	8103cd6 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8103cc4:	4b21      	ldr	r3, [pc, #132]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103cc8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8103ccc:	687b      	ldr	r3, [r7, #4]
 8103cce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8103cd0:	491e      	ldr	r1, [pc, #120]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cd2:	4313      	orrs	r3, r2
 8103cd4:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8103cd6:	687b      	ldr	r3, [r7, #4]
 8103cd8:	681b      	ldr	r3, [r3, #0]
 8103cda:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8103cde:	2b00      	cmp	r3, #0
 8103ce0:	d00d      	beq.n	8103cfe <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8103ce2:	4b1a      	ldr	r3, [pc, #104]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ce4:	691b      	ldr	r3, [r3, #16]
 8103ce6:	4a19      	ldr	r2, [pc, #100]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103ce8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8103cec:	6113      	str	r3, [r2, #16]
 8103cee:	4b17      	ldr	r3, [pc, #92]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cf0:	691a      	ldr	r2, [r3, #16]
 8103cf2:	687b      	ldr	r3, [r7, #4]
 8103cf4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8103cf8:	4914      	ldr	r1, [pc, #80]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103cfa:	4313      	orrs	r3, r2
 8103cfc:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8103cfe:	687b      	ldr	r3, [r7, #4]
 8103d00:	681b      	ldr	r3, [r3, #0]
 8103d02:	2b00      	cmp	r3, #0
 8103d04:	da08      	bge.n	8103d18 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8103d06:	4b11      	ldr	r3, [pc, #68]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103d0a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8103d0e:	687b      	ldr	r3, [r7, #4]
 8103d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103d12:	490e      	ldr	r1, [pc, #56]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d14:	4313      	orrs	r3, r2
 8103d16:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8103d18:	687b      	ldr	r3, [r7, #4]
 8103d1a:	681b      	ldr	r3, [r3, #0]
 8103d1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8103d20:	2b00      	cmp	r3, #0
 8103d22:	d009      	beq.n	8103d38 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8103d24:	4b09      	ldr	r3, [pc, #36]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103d28:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8103d2c:	687b      	ldr	r3, [r7, #4]
 8103d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8103d32:	4906      	ldr	r1, [pc, #24]	; (8103d4c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8103d34:	4313      	orrs	r3, r2
 8103d36:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8103d38:	7dbb      	ldrb	r3, [r7, #22]
 8103d3a:	2b00      	cmp	r3, #0
 8103d3c:	d101      	bne.n	8103d42 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8103d3e:	2300      	movs	r3, #0
 8103d40:	e000      	b.n	8103d44 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8103d42:	2301      	movs	r3, #1
}
 8103d44:	4618      	mov	r0, r3
 8103d46:	3718      	adds	r7, #24
 8103d48:	46bd      	mov	sp, r7
 8103d4a:	bd80      	pop	{r7, pc}
 8103d4c:	58024400 	.word	0x58024400

08103d50 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8103d50:	b580      	push	{r7, lr}
 8103d52:	b084      	sub	sp, #16
 8103d54:	af00      	add	r7, sp, #0
 8103d56:	6078      	str	r0, [r7, #4]
 8103d58:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103d5a:	2300      	movs	r3, #0
 8103d5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8103d5e:	4b54      	ldr	r3, [pc, #336]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103d62:	f003 0303 	and.w	r3, r3, #3
 8103d66:	2b03      	cmp	r3, #3
 8103d68:	d101      	bne.n	8103d6e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8103d6a:	2301      	movs	r3, #1
 8103d6c:	e09b      	b.n	8103ea6 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8103d6e:	4b50      	ldr	r3, [pc, #320]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103d70:	681b      	ldr	r3, [r3, #0]
 8103d72:	4a4f      	ldr	r2, [pc, #316]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103d74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8103d78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103d7a:	f7fd fd91 	bl	81018a0 <HAL_GetTick>
 8103d7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103d80:	e008      	b.n	8103d94 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8103d82:	f7fd fd8d 	bl	81018a0 <HAL_GetTick>
 8103d86:	4602      	mov	r2, r0
 8103d88:	68bb      	ldr	r3, [r7, #8]
 8103d8a:	1ad3      	subs	r3, r2, r3
 8103d8c:	2b02      	cmp	r3, #2
 8103d8e:	d901      	bls.n	8103d94 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103d90:	2303      	movs	r3, #3
 8103d92:	e088      	b.n	8103ea6 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103d94:	4b46      	ldr	r3, [pc, #280]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103d96:	681b      	ldr	r3, [r3, #0]
 8103d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103d9c:	2b00      	cmp	r3, #0
 8103d9e:	d1f0      	bne.n	8103d82 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8103da0:	4b43      	ldr	r3, [pc, #268]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103da4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8103da8:	687b      	ldr	r3, [r7, #4]
 8103daa:	681b      	ldr	r3, [r3, #0]
 8103dac:	031b      	lsls	r3, r3, #12
 8103dae:	4940      	ldr	r1, [pc, #256]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103db0:	4313      	orrs	r3, r2
 8103db2:	628b      	str	r3, [r1, #40]	; 0x28
 8103db4:	687b      	ldr	r3, [r7, #4]
 8103db6:	685b      	ldr	r3, [r3, #4]
 8103db8:	3b01      	subs	r3, #1
 8103dba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8103dbe:	687b      	ldr	r3, [r7, #4]
 8103dc0:	689b      	ldr	r3, [r3, #8]
 8103dc2:	3b01      	subs	r3, #1
 8103dc4:	025b      	lsls	r3, r3, #9
 8103dc6:	b29b      	uxth	r3, r3
 8103dc8:	431a      	orrs	r2, r3
 8103dca:	687b      	ldr	r3, [r7, #4]
 8103dcc:	68db      	ldr	r3, [r3, #12]
 8103dce:	3b01      	subs	r3, #1
 8103dd0:	041b      	lsls	r3, r3, #16
 8103dd2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8103dd6:	431a      	orrs	r2, r3
 8103dd8:	687b      	ldr	r3, [r7, #4]
 8103dda:	691b      	ldr	r3, [r3, #16]
 8103ddc:	3b01      	subs	r3, #1
 8103dde:	061b      	lsls	r3, r3, #24
 8103de0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8103de4:	4932      	ldr	r1, [pc, #200]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103de6:	4313      	orrs	r3, r2
 8103de8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8103dea:	4b31      	ldr	r3, [pc, #196]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103dee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8103df2:	687b      	ldr	r3, [r7, #4]
 8103df4:	695b      	ldr	r3, [r3, #20]
 8103df6:	492e      	ldr	r1, [pc, #184]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103df8:	4313      	orrs	r3, r2
 8103dfa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8103dfc:	4b2c      	ldr	r3, [pc, #176]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e00:	f023 0220 	bic.w	r2, r3, #32
 8103e04:	687b      	ldr	r3, [r7, #4]
 8103e06:	699b      	ldr	r3, [r3, #24]
 8103e08:	4929      	ldr	r1, [pc, #164]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e0a:	4313      	orrs	r3, r2
 8103e0c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8103e0e:	4b28      	ldr	r3, [pc, #160]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e12:	4a27      	ldr	r2, [pc, #156]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e14:	f023 0310 	bic.w	r3, r3, #16
 8103e18:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8103e1a:	4b25      	ldr	r3, [pc, #148]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8103e22:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8103e26:	687a      	ldr	r2, [r7, #4]
 8103e28:	69d2      	ldr	r2, [r2, #28]
 8103e2a:	00d2      	lsls	r2, r2, #3
 8103e2c:	4920      	ldr	r1, [pc, #128]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e2e:	4313      	orrs	r3, r2
 8103e30:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8103e32:	4b1f      	ldr	r3, [pc, #124]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e36:	4a1e      	ldr	r2, [pc, #120]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e38:	f043 0310 	orr.w	r3, r3, #16
 8103e3c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8103e3e:	683b      	ldr	r3, [r7, #0]
 8103e40:	2b00      	cmp	r3, #0
 8103e42:	d106      	bne.n	8103e52 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8103e44:	4b1a      	ldr	r3, [pc, #104]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e48:	4a19      	ldr	r2, [pc, #100]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8103e4e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103e50:	e00f      	b.n	8103e72 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8103e52:	683b      	ldr	r3, [r7, #0]
 8103e54:	2b01      	cmp	r3, #1
 8103e56:	d106      	bne.n	8103e66 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103e58:	4b15      	ldr	r3, [pc, #84]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e5c:	4a14      	ldr	r2, [pc, #80]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8103e62:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103e64:	e005      	b.n	8103e72 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8103e66:	4b12      	ldr	r3, [pc, #72]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103e6a:	4a11      	ldr	r2, [pc, #68]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8103e70:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8103e72:	4b0f      	ldr	r3, [pc, #60]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e74:	681b      	ldr	r3, [r3, #0]
 8103e76:	4a0e      	ldr	r2, [pc, #56]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8103e7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103e7e:	f7fd fd0f 	bl	81018a0 <HAL_GetTick>
 8103e82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103e84:	e008      	b.n	8103e98 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8103e86:	f7fd fd0b 	bl	81018a0 <HAL_GetTick>
 8103e8a:	4602      	mov	r2, r0
 8103e8c:	68bb      	ldr	r3, [r7, #8]
 8103e8e:	1ad3      	subs	r3, r2, r3
 8103e90:	2b02      	cmp	r3, #2
 8103e92:	d901      	bls.n	8103e98 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103e94:	2303      	movs	r3, #3
 8103e96:	e006      	b.n	8103ea6 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103e98:	4b05      	ldr	r3, [pc, #20]	; (8103eb0 <RCCEx_PLL2_Config+0x160>)
 8103e9a:	681b      	ldr	r3, [r3, #0]
 8103e9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103ea0:	2b00      	cmp	r3, #0
 8103ea2:	d0f0      	beq.n	8103e86 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8103ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8103ea6:	4618      	mov	r0, r3
 8103ea8:	3710      	adds	r7, #16
 8103eaa:	46bd      	mov	sp, r7
 8103eac:	bd80      	pop	{r7, pc}
 8103eae:	bf00      	nop
 8103eb0:	58024400 	.word	0x58024400

08103eb4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8103eb4:	b580      	push	{r7, lr}
 8103eb6:	b084      	sub	sp, #16
 8103eb8:	af00      	add	r7, sp, #0
 8103eba:	6078      	str	r0, [r7, #4]
 8103ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103ebe:	2300      	movs	r3, #0
 8103ec0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8103ec2:	4b54      	ldr	r3, [pc, #336]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103ec6:	f003 0303 	and.w	r3, r3, #3
 8103eca:	2b03      	cmp	r3, #3
 8103ecc:	d101      	bne.n	8103ed2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8103ece:	2301      	movs	r3, #1
 8103ed0:	e09b      	b.n	810400a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8103ed2:	4b50      	ldr	r3, [pc, #320]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103ed4:	681b      	ldr	r3, [r3, #0]
 8103ed6:	4a4f      	ldr	r2, [pc, #316]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8103edc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103ede:	f7fd fcdf 	bl	81018a0 <HAL_GetTick>
 8103ee2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103ee4:	e008      	b.n	8103ef8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8103ee6:	f7fd fcdb 	bl	81018a0 <HAL_GetTick>
 8103eea:	4602      	mov	r2, r0
 8103eec:	68bb      	ldr	r3, [r7, #8]
 8103eee:	1ad3      	subs	r3, r2, r3
 8103ef0:	2b02      	cmp	r3, #2
 8103ef2:	d901      	bls.n	8103ef8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103ef4:	2303      	movs	r3, #3
 8103ef6:	e088      	b.n	810400a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103ef8:	4b46      	ldr	r3, [pc, #280]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103efa:	681b      	ldr	r3, [r3, #0]
 8103efc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8103f00:	2b00      	cmp	r3, #0
 8103f02:	d1f0      	bne.n	8103ee6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8103f04:	4b43      	ldr	r3, [pc, #268]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103f08:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8103f0c:	687b      	ldr	r3, [r7, #4]
 8103f0e:	681b      	ldr	r3, [r3, #0]
 8103f10:	051b      	lsls	r3, r3, #20
 8103f12:	4940      	ldr	r1, [pc, #256]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f14:	4313      	orrs	r3, r2
 8103f16:	628b      	str	r3, [r1, #40]	; 0x28
 8103f18:	687b      	ldr	r3, [r7, #4]
 8103f1a:	685b      	ldr	r3, [r3, #4]
 8103f1c:	3b01      	subs	r3, #1
 8103f1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8103f22:	687b      	ldr	r3, [r7, #4]
 8103f24:	689b      	ldr	r3, [r3, #8]
 8103f26:	3b01      	subs	r3, #1
 8103f28:	025b      	lsls	r3, r3, #9
 8103f2a:	b29b      	uxth	r3, r3
 8103f2c:	431a      	orrs	r2, r3
 8103f2e:	687b      	ldr	r3, [r7, #4]
 8103f30:	68db      	ldr	r3, [r3, #12]
 8103f32:	3b01      	subs	r3, #1
 8103f34:	041b      	lsls	r3, r3, #16
 8103f36:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8103f3a:	431a      	orrs	r2, r3
 8103f3c:	687b      	ldr	r3, [r7, #4]
 8103f3e:	691b      	ldr	r3, [r3, #16]
 8103f40:	3b01      	subs	r3, #1
 8103f42:	061b      	lsls	r3, r3, #24
 8103f44:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8103f48:	4932      	ldr	r1, [pc, #200]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f4a:	4313      	orrs	r3, r2
 8103f4c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8103f4e:	4b31      	ldr	r3, [pc, #196]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103f52:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8103f56:	687b      	ldr	r3, [r7, #4]
 8103f58:	695b      	ldr	r3, [r3, #20]
 8103f5a:	492e      	ldr	r1, [pc, #184]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f5c:	4313      	orrs	r3, r2
 8103f5e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8103f60:	4b2c      	ldr	r3, [pc, #176]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103f64:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8103f68:	687b      	ldr	r3, [r7, #4]
 8103f6a:	699b      	ldr	r3, [r3, #24]
 8103f6c:	4929      	ldr	r1, [pc, #164]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f6e:	4313      	orrs	r3, r2
 8103f70:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8103f72:	4b28      	ldr	r3, [pc, #160]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103f76:	4a27      	ldr	r2, [pc, #156]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8103f7c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8103f7e:	4b25      	ldr	r3, [pc, #148]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103f82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8103f86:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8103f8a:	687a      	ldr	r2, [r7, #4]
 8103f8c:	69d2      	ldr	r2, [r2, #28]
 8103f8e:	00d2      	lsls	r2, r2, #3
 8103f90:	4920      	ldr	r1, [pc, #128]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f92:	4313      	orrs	r3, r2
 8103f94:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8103f96:	4b1f      	ldr	r3, [pc, #124]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103f9a:	4a1e      	ldr	r2, [pc, #120]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8103fa0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8103fa2:	683b      	ldr	r3, [r7, #0]
 8103fa4:	2b00      	cmp	r3, #0
 8103fa6:	d106      	bne.n	8103fb6 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8103fa8:	4b1a      	ldr	r3, [pc, #104]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103fac:	4a19      	ldr	r2, [pc, #100]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103fae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8103fb2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103fb4:	e00f      	b.n	8103fd6 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8103fb6:	683b      	ldr	r3, [r7, #0]
 8103fb8:	2b01      	cmp	r3, #1
 8103fba:	d106      	bne.n	8103fca <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8103fbc:	4b15      	ldr	r3, [pc, #84]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103fc0:	4a14      	ldr	r2, [pc, #80]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103fc2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8103fc6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103fc8:	e005      	b.n	8103fd6 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8103fca:	4b12      	ldr	r3, [pc, #72]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103fce:	4a11      	ldr	r2, [pc, #68]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103fd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8103fd4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8103fd6:	4b0f      	ldr	r3, [pc, #60]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103fd8:	681b      	ldr	r3, [r3, #0]
 8103fda:	4a0e      	ldr	r2, [pc, #56]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8103fe0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103fe2:	f7fd fc5d 	bl	81018a0 <HAL_GetTick>
 8103fe6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103fe8:	e008      	b.n	8103ffc <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8103fea:	f7fd fc59 	bl	81018a0 <HAL_GetTick>
 8103fee:	4602      	mov	r2, r0
 8103ff0:	68bb      	ldr	r3, [r7, #8]
 8103ff2:	1ad3      	subs	r3, r2, r3
 8103ff4:	2b02      	cmp	r3, #2
 8103ff6:	d901      	bls.n	8103ffc <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103ff8:	2303      	movs	r3, #3
 8103ffa:	e006      	b.n	810400a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103ffc:	4b05      	ldr	r3, [pc, #20]	; (8104014 <RCCEx_PLL3_Config+0x160>)
 8103ffe:	681b      	ldr	r3, [r3, #0]
 8104000:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104004:	2b00      	cmp	r3, #0
 8104006:	d0f0      	beq.n	8103fea <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8104008:	7bfb      	ldrb	r3, [r7, #15]
}
 810400a:	4618      	mov	r0, r3
 810400c:	3710      	adds	r7, #16
 810400e:	46bd      	mov	sp, r7
 8104010:	bd80      	pop	{r7, pc}
 8104012:	bf00      	nop
 8104014:	58024400 	.word	0x58024400

08104018 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8104018:	b580      	push	{r7, lr}
 810401a:	b084      	sub	sp, #16
 810401c:	af00      	add	r7, sp, #0
 810401e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 8104020:	2300      	movs	r3, #0
 8104022:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8104024:	687b      	ldr	r3, [r7, #4]
 8104026:	2b00      	cmp	r3, #0
 8104028:	d101      	bne.n	810402e <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 810402a:	2301      	movs	r3, #1
 810402c:	e0eb      	b.n	8104206 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810402e:	687b      	ldr	r3, [r7, #4]
 8104030:	2200      	movs	r2, #0
 8104032:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8104034:	687b      	ldr	r3, [r7, #4]
 8104036:	681b      	ldr	r3, [r3, #0]
 8104038:	4a75      	ldr	r2, [pc, #468]	; (8104210 <HAL_SPI_Init+0x1f8>)
 810403a:	4293      	cmp	r3, r2
 810403c:	d00f      	beq.n	810405e <HAL_SPI_Init+0x46>
 810403e:	687b      	ldr	r3, [r7, #4]
 8104040:	681b      	ldr	r3, [r3, #0]
 8104042:	4a74      	ldr	r2, [pc, #464]	; (8104214 <HAL_SPI_Init+0x1fc>)
 8104044:	4293      	cmp	r3, r2
 8104046:	d00a      	beq.n	810405e <HAL_SPI_Init+0x46>
 8104048:	687b      	ldr	r3, [r7, #4]
 810404a:	681b      	ldr	r3, [r3, #0]
 810404c:	4a72      	ldr	r2, [pc, #456]	; (8104218 <HAL_SPI_Init+0x200>)
 810404e:	4293      	cmp	r3, r2
 8104050:	d005      	beq.n	810405e <HAL_SPI_Init+0x46>
 8104052:	687b      	ldr	r3, [r7, #4]
 8104054:	68db      	ldr	r3, [r3, #12]
 8104056:	2b0f      	cmp	r3, #15
 8104058:	d901      	bls.n	810405e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 810405a:	2301      	movs	r3, #1
 810405c:	e0d3      	b.n	8104206 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 810405e:	6878      	ldr	r0, [r7, #4]
 8104060:	f000 f8dc 	bl	810421c <SPI_GetPacketSize>
 8104064:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8104066:	687b      	ldr	r3, [r7, #4]
 8104068:	681b      	ldr	r3, [r3, #0]
 810406a:	4a69      	ldr	r2, [pc, #420]	; (8104210 <HAL_SPI_Init+0x1f8>)
 810406c:	4293      	cmp	r3, r2
 810406e:	d00c      	beq.n	810408a <HAL_SPI_Init+0x72>
 8104070:	687b      	ldr	r3, [r7, #4]
 8104072:	681b      	ldr	r3, [r3, #0]
 8104074:	4a67      	ldr	r2, [pc, #412]	; (8104214 <HAL_SPI_Init+0x1fc>)
 8104076:	4293      	cmp	r3, r2
 8104078:	d007      	beq.n	810408a <HAL_SPI_Init+0x72>
 810407a:	687b      	ldr	r3, [r7, #4]
 810407c:	681b      	ldr	r3, [r3, #0]
 810407e:	4a66      	ldr	r2, [pc, #408]	; (8104218 <HAL_SPI_Init+0x200>)
 8104080:	4293      	cmp	r3, r2
 8104082:	d002      	beq.n	810408a <HAL_SPI_Init+0x72>
 8104084:	68bb      	ldr	r3, [r7, #8]
 8104086:	2b08      	cmp	r3, #8
 8104088:	d811      	bhi.n	81040ae <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810408a:	687b      	ldr	r3, [r7, #4]
 810408c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810408e:	4a60      	ldr	r2, [pc, #384]	; (8104210 <HAL_SPI_Init+0x1f8>)
 8104090:	4293      	cmp	r3, r2
 8104092:	d009      	beq.n	81040a8 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8104094:	687b      	ldr	r3, [r7, #4]
 8104096:	681b      	ldr	r3, [r3, #0]
 8104098:	4a5e      	ldr	r2, [pc, #376]	; (8104214 <HAL_SPI_Init+0x1fc>)
 810409a:	4293      	cmp	r3, r2
 810409c:	d004      	beq.n	81040a8 <HAL_SPI_Init+0x90>
 810409e:	687b      	ldr	r3, [r7, #4]
 81040a0:	681b      	ldr	r3, [r3, #0]
 81040a2:	4a5d      	ldr	r2, [pc, #372]	; (8104218 <HAL_SPI_Init+0x200>)
 81040a4:	4293      	cmp	r3, r2
 81040a6:	d104      	bne.n	81040b2 <HAL_SPI_Init+0x9a>
 81040a8:	68bb      	ldr	r3, [r7, #8]
 81040aa:	2b10      	cmp	r3, #16
 81040ac:	d901      	bls.n	81040b2 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 81040ae:	2301      	movs	r3, #1
 81040b0:	e0a9      	b.n	8104206 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 81040b2:	687b      	ldr	r3, [r7, #4]
 81040b4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81040b8:	b2db      	uxtb	r3, r3
 81040ba:	2b00      	cmp	r3, #0
 81040bc:	d106      	bne.n	81040cc <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 81040be:	687b      	ldr	r3, [r7, #4]
 81040c0:	2200      	movs	r2, #0
 81040c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 81040c6:	6878      	ldr	r0, [r7, #4]
 81040c8:	f7fd f950 	bl	810136c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 81040cc:	687b      	ldr	r3, [r7, #4]
 81040ce:	2202      	movs	r2, #2
 81040d0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	681a      	ldr	r2, [r3, #0]
 81040da:	687b      	ldr	r3, [r7, #4]
 81040dc:	681b      	ldr	r3, [r3, #0]
 81040de:	f022 0201 	bic.w	r2, r2, #1
 81040e2:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81040e4:	687b      	ldr	r3, [r7, #4]
 81040e6:	699b      	ldr	r3, [r3, #24]
 81040e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81040ec:	d119      	bne.n	8104122 <HAL_SPI_Init+0x10a>
 81040ee:	687b      	ldr	r3, [r7, #4]
 81040f0:	685b      	ldr	r3, [r3, #4]
 81040f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81040f6:	d103      	bne.n	8104100 <HAL_SPI_Init+0xe8>
 81040f8:	687b      	ldr	r3, [r7, #4]
 81040fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81040fc:	2b00      	cmp	r3, #0
 81040fe:	d008      	beq.n	8104112 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8104100:	687b      	ldr	r3, [r7, #4]
 8104102:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8104104:	2b00      	cmp	r3, #0
 8104106:	d10c      	bne.n	8104122 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8104108:	687b      	ldr	r3, [r7, #4]
 810410a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810410c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104110:	d107      	bne.n	8104122 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8104112:	687b      	ldr	r3, [r7, #4]
 8104114:	681b      	ldr	r3, [r3, #0]
 8104116:	681a      	ldr	r2, [r3, #0]
 8104118:	687b      	ldr	r3, [r7, #4]
 810411a:	681b      	ldr	r3, [r3, #0]
 810411c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8104120:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8104122:	687b      	ldr	r3, [r7, #4]
 8104124:	69da      	ldr	r2, [r3, #28]
 8104126:	687b      	ldr	r3, [r7, #4]
 8104128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810412a:	431a      	orrs	r2, r3
 810412c:	68fb      	ldr	r3, [r7, #12]
 810412e:	431a      	orrs	r2, r3
 8104130:	687b      	ldr	r3, [r7, #4]
 8104132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104134:	ea42 0103 	orr.w	r1, r2, r3
 8104138:	687b      	ldr	r3, [r7, #4]
 810413a:	68da      	ldr	r2, [r3, #12]
 810413c:	687b      	ldr	r3, [r7, #4]
 810413e:	681b      	ldr	r3, [r3, #0]
 8104140:	430a      	orrs	r2, r1
 8104142:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8104144:	687b      	ldr	r3, [r7, #4]
 8104146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8104148:	687b      	ldr	r3, [r7, #4]
 810414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810414c:	431a      	orrs	r2, r3
 810414e:	687b      	ldr	r3, [r7, #4]
 8104150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104152:	431a      	orrs	r2, r3
 8104154:	687b      	ldr	r3, [r7, #4]
 8104156:	699b      	ldr	r3, [r3, #24]
 8104158:	431a      	orrs	r2, r3
 810415a:	687b      	ldr	r3, [r7, #4]
 810415c:	691b      	ldr	r3, [r3, #16]
 810415e:	431a      	orrs	r2, r3
 8104160:	687b      	ldr	r3, [r7, #4]
 8104162:	695b      	ldr	r3, [r3, #20]
 8104164:	431a      	orrs	r2, r3
 8104166:	687b      	ldr	r3, [r7, #4]
 8104168:	6a1b      	ldr	r3, [r3, #32]
 810416a:	431a      	orrs	r2, r3
 810416c:	687b      	ldr	r3, [r7, #4]
 810416e:	685b      	ldr	r3, [r3, #4]
 8104170:	431a      	orrs	r2, r3
 8104172:	687b      	ldr	r3, [r7, #4]
 8104174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104176:	431a      	orrs	r2, r3
 8104178:	687b      	ldr	r3, [r7, #4]
 810417a:	689b      	ldr	r3, [r3, #8]
 810417c:	431a      	orrs	r2, r3
 810417e:	687b      	ldr	r3, [r7, #4]
 8104180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104182:	ea42 0103 	orr.w	r1, r2, r3
 8104186:	687b      	ldr	r3, [r7, #4]
 8104188:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 810418a:	687b      	ldr	r3, [r7, #4]
 810418c:	681b      	ldr	r3, [r3, #0]
 810418e:	430a      	orrs	r2, r1
 8104190:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8104192:	687b      	ldr	r3, [r7, #4]
 8104194:	685b      	ldr	r3, [r3, #4]
 8104196:	2b00      	cmp	r3, #0
 8104198:	d113      	bne.n	81041c2 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 810419a:	687b      	ldr	r3, [r7, #4]
 810419c:	681b      	ldr	r3, [r3, #0]
 810419e:	689b      	ldr	r3, [r3, #8]
 81041a0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 81041a4:	687b      	ldr	r3, [r7, #4]
 81041a6:	681b      	ldr	r3, [r3, #0]
 81041a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81041ac:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 81041ae:	687b      	ldr	r3, [r7, #4]
 81041b0:	681b      	ldr	r3, [r3, #0]
 81041b2:	689b      	ldr	r3, [r3, #8]
 81041b4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 81041b8:	687b      	ldr	r3, [r7, #4]
 81041ba:	681b      	ldr	r3, [r3, #0]
 81041bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 81041c0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 81041c2:	687b      	ldr	r3, [r7, #4]
 81041c4:	681b      	ldr	r3, [r3, #0]
 81041c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	681b      	ldr	r3, [r3, #0]
 81041cc:	f022 0201 	bic.w	r2, r2, #1
 81041d0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 81041d2:	687b      	ldr	r3, [r7, #4]
 81041d4:	685b      	ldr	r3, [r3, #4]
 81041d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81041da:	2b00      	cmp	r3, #0
 81041dc:	d00a      	beq.n	81041f4 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 81041de:	687b      	ldr	r3, [r7, #4]
 81041e0:	681b      	ldr	r3, [r3, #0]
 81041e2:	68db      	ldr	r3, [r3, #12]
 81041e4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 81041e8:	687b      	ldr	r3, [r7, #4]
 81041ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81041ec:	687b      	ldr	r3, [r7, #4]
 81041ee:	681b      	ldr	r3, [r3, #0]
 81041f0:	430a      	orrs	r2, r1
 81041f2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81041f4:	687b      	ldr	r3, [r7, #4]
 81041f6:	2200      	movs	r2, #0
 81041f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81041fc:	687b      	ldr	r3, [r7, #4]
 81041fe:	2201      	movs	r2, #1
 8104200:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8104204:	2300      	movs	r3, #0
}
 8104206:	4618      	mov	r0, r3
 8104208:	3710      	adds	r7, #16
 810420a:	46bd      	mov	sp, r7
 810420c:	bd80      	pop	{r7, pc}
 810420e:	bf00      	nop
 8104210:	40013000 	.word	0x40013000
 8104214:	40003800 	.word	0x40003800
 8104218:	40003c00 	.word	0x40003c00

0810421c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 810421c:	b480      	push	{r7}
 810421e:	b085      	sub	sp, #20
 8104220:	af00      	add	r7, sp, #0
 8104222:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8104224:	687b      	ldr	r3, [r7, #4]
 8104226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104228:	095b      	lsrs	r3, r3, #5
 810422a:	3301      	adds	r3, #1
 810422c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 810422e:	687b      	ldr	r3, [r7, #4]
 8104230:	68db      	ldr	r3, [r3, #12]
 8104232:	3301      	adds	r3, #1
 8104234:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8104236:	68bb      	ldr	r3, [r7, #8]
 8104238:	3307      	adds	r3, #7
 810423a:	08db      	lsrs	r3, r3, #3
 810423c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 810423e:	68bb      	ldr	r3, [r7, #8]
 8104240:	68fa      	ldr	r2, [r7, #12]
 8104242:	fb02 f303 	mul.w	r3, r2, r3
}
 8104246:	4618      	mov	r0, r3
 8104248:	3714      	adds	r7, #20
 810424a:	46bd      	mov	sp, r7
 810424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104250:	4770      	bx	lr

08104252 <writeRegister>:
	MPU9250_Deactivate();
}

/* writes a byte to MPU9250 register given a register address and data */
void writeRegister(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t data)
{
 8104252:	b084      	sub	sp, #16
 8104254:	b580      	push	{r7, lr}
 8104256:	b086      	sub	sp, #24
 8104258:	af04      	add	r7, sp, #16
 810425a:	f107 0c10 	add.w	ip, r7, #16
 810425e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
//	MPU_SPI_Write(&data, subAddress, 1);
	uint8_t _buffer[1] = {data};
 8104262:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8104266:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write(&mpuToInit.i2cID, mpuToInit.deviceAddress, (uint16_t)subAddress, 1, _buffer, 1, HAL_MAX_DELAY);
 8104268:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 810426c:	b299      	uxth	r1, r3
 810426e:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8104272:	b29a      	uxth	r2, r3
 8104274:	f04f 33ff 	mov.w	r3, #4294967295
 8104278:	9302      	str	r3, [sp, #8]
 810427a:	2301      	movs	r3, #1
 810427c:	9301      	str	r3, [sp, #4]
 810427e:	1d3b      	adds	r3, r7, #4
 8104280:	9300      	str	r3, [sp, #0]
 8104282:	2301      	movs	r3, #1
 8104284:	f107 0010 	add.w	r0, r7, #16
 8104288:	f7fd ff24 	bl	81020d4 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 810428c:	200a      	movs	r0, #10
 810428e:	f7fd fb13 	bl	81018b8 <HAL_Delay>
}
 8104292:	bf00      	nop
 8104294:	3708      	adds	r7, #8
 8104296:	46bd      	mov	sp, r7
 8104298:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810429c:	b004      	add	sp, #16
 810429e:	4770      	bx	lr

081042a0 <readRegisters>:

/* reads registers from MPU9250 given a starting register address, number of bytes, and a pointer to store data */
void readRegisters(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 81042a0:	b084      	sub	sp, #16
 81042a2:	b580      	push	{r7, lr}
 81042a4:	b084      	sub	sp, #16
 81042a6:	af04      	add	r7, sp, #16
 81042a8:	f107 0c08 	add.w	ip, r7, #8
 81042ac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
//	MPU_SPI_Read(dest, subAddress, count);

	HAL_I2C_Mem_Read(&mpuToInit.i2cID, mpuToInit.deviceAddress, subAddress, 1, dest, count, HAL_MAX_DELAY-1);
 81042b0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 81042b4:	b299      	uxth	r1, r3
 81042b6:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 81042ba:	b29a      	uxth	r2, r3
 81042bc:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 81042c0:	b29b      	uxth	r3, r3
 81042c2:	f06f 0001 	mvn.w	r0, #1
 81042c6:	9002      	str	r0, [sp, #8]
 81042c8:	9301      	str	r3, [sp, #4]
 81042ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 81042cc:	9300      	str	r3, [sp, #0]
 81042ce:	2301      	movs	r3, #1
 81042d0:	f107 0008 	add.w	r0, r7, #8
 81042d4:	f7fe f812 	bl	81022fc <HAL_I2C_Mem_Read>
}
 81042d8:	bf00      	nop
 81042da:	46bd      	mov	sp, r7
 81042dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 81042e0:	b004      	add	sp, #16
 81042e2:	4770      	bx	lr

081042e4 <writeAK8963Register>:

/* writes a register to the AK8963 given a register address and data */
void writeAK8963Register(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t data)
{
 81042e4:	b084      	sub	sp, #16
 81042e6:	b5b0      	push	{r4, r5, r7, lr}
 81042e8:	b092      	sub	sp, #72	; 0x48
 81042ea:	af12      	add	r7, sp, #72	; 0x48
 81042ec:	f107 0410 	add.w	r4, r7, #16
 81042f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// set slave 0 to the AK8963 and set for write
	writeRegister(mpuToInit, I2C_SLV0_ADDR,AK8963_I2C_ADDR);
 81042f4:	2325      	movs	r3, #37	; 0x25
 81042f6:	220c      	movs	r2, #12
 81042f8:	9211      	str	r2, [sp, #68]	; 0x44
 81042fa:	9310      	str	r3, [sp, #64]	; 0x40
 81042fc:	466d      	mov	r5, sp
 81042fe:	f107 0420 	add.w	r4, r7, #32
 8104302:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104304:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104306:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810430a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810430c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810430e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104312:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104316:	f107 0310 	add.w	r3, r7, #16
 810431a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810431c:	f7ff ff99 	bl	8104252 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(mpuToInit, I2C_SLV0_REG,subAddress);
 8104320:	2226      	movs	r2, #38	; 0x26
 8104322:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8104326:	9311      	str	r3, [sp, #68]	; 0x44
 8104328:	9210      	str	r2, [sp, #64]	; 0x40
 810432a:	466d      	mov	r5, sp
 810432c:	f107 0420 	add.w	r4, r7, #32
 8104330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104332:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104334:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104336:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104338:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810433a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810433c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104340:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104344:	f107 0310 	add.w	r3, r7, #16
 8104348:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810434a:	f7ff ff82 	bl	8104252 <writeRegister>

	// store the data for write
	writeRegister(mpuToInit, I2C_SLV0_DO,data);
 810434e:	2263      	movs	r2, #99	; 0x63
 8104350:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8104354:	9311      	str	r3, [sp, #68]	; 0x44
 8104356:	9210      	str	r2, [sp, #64]	; 0x40
 8104358:	466d      	mov	r5, sp
 810435a:	f107 0420 	add.w	r4, r7, #32
 810435e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104360:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104362:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104364:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104366:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104368:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810436a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810436e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104372:	f107 0310 	add.w	r3, r7, #16
 8104376:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104378:	f7ff ff6b 	bl	8104252 <writeRegister>

	// enable I2C and send 1 byte
	writeRegister(mpuToInit, I2C_SLV0_CTRL,I2C_SLV0_EN | (uint8_t)1);
 810437c:	2227      	movs	r2, #39	; 0x27
 810437e:	2380      	movs	r3, #128	; 0x80
 8104380:	f043 0301 	orr.w	r3, r3, #1
 8104384:	b2db      	uxtb	r3, r3
 8104386:	9311      	str	r3, [sp, #68]	; 0x44
 8104388:	9210      	str	r2, [sp, #64]	; 0x40
 810438a:	466d      	mov	r5, sp
 810438c:	f107 0420 	add.w	r4, r7, #32
 8104390:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104392:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104394:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104396:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104398:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810439a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810439c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81043a0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81043a4:	f107 0310 	add.w	r3, r7, #16
 81043a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81043aa:	f7ff ff52 	bl	8104252 <writeRegister>
}
 81043ae:	bf00      	nop
 81043b0:	46bd      	mov	sp, r7
 81043b2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 81043b6:	b004      	add	sp, #16
 81043b8:	4770      	bx	lr

081043ba <readAK8963Registers>:

/* reads registers from the AK8963 */
void readAK8963Registers(tMPU9250 mpuToInit, uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 81043ba:	b084      	sub	sp, #16
 81043bc:	b5b0      	push	{r4, r5, r7, lr}
 81043be:	b094      	sub	sp, #80	; 0x50
 81043c0:	af14      	add	r7, sp, #80	; 0x50
 81043c2:	f107 0410 	add.w	r4, r7, #16
 81043c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// set slave 0 to the AK8963 and set for read
	writeRegister(mpuToInit, I2C_SLV0_ADDR, AK8963_I2C_ADDR | I2C_READ_FLAG);
 81043ca:	2225      	movs	r2, #37	; 0x25
 81043cc:	210c      	movs	r1, #12
 81043ce:	2380      	movs	r3, #128	; 0x80
 81043d0:	430b      	orrs	r3, r1
 81043d2:	b2db      	uxtb	r3, r3
 81043d4:	9311      	str	r3, [sp, #68]	; 0x44
 81043d6:	9210      	str	r2, [sp, #64]	; 0x40
 81043d8:	466d      	mov	r5, sp
 81043da:	f107 0420 	add.w	r4, r7, #32
 81043de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81043e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81043e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81043e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81043e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81043e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81043ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81043ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81043f2:	f107 0310 	add.w	r3, r7, #16
 81043f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81043f8:	f7ff ff2b 	bl	8104252 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(mpuToInit, I2C_SLV0_REG,subAddress);
 81043fc:	2226      	movs	r2, #38	; 0x26
 81043fe:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8104402:	9311      	str	r3, [sp, #68]	; 0x44
 8104404:	9210      	str	r2, [sp, #64]	; 0x40
 8104406:	466d      	mov	r5, sp
 8104408:	f107 0420 	add.w	r4, r7, #32
 810440c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810440e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104410:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104412:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104414:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104416:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104418:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810441c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104420:	f107 0310 	add.w	r3, r7, #16
 8104424:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104426:	f7ff ff14 	bl	8104252 <writeRegister>

	// enable I2C and request the bytes
	writeRegister(mpuToInit, I2C_SLV0_CTRL,I2C_SLV0_EN | count);
 810442a:	2227      	movs	r2, #39	; 0x27
 810442c:	2180      	movs	r1, #128	; 0x80
 810442e:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8104432:	430b      	orrs	r3, r1
 8104434:	b2db      	uxtb	r3, r3
 8104436:	9311      	str	r3, [sp, #68]	; 0x44
 8104438:	9210      	str	r2, [sp, #64]	; 0x40
 810443a:	466d      	mov	r5, sp
 810443c:	f107 0420 	add.w	r4, r7, #32
 8104440:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104442:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104444:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104446:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104448:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810444a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810444c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104450:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104454:	f107 0310 	add.w	r3, r7, #16
 8104458:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810445a:	f7ff fefa 	bl	8104252 <writeRegister>

	// takes some time for these registers to fill
	HAL_Delay(1);
 810445e:	2001      	movs	r0, #1
 8104460:	f7fd fa2a 	bl	81018b8 <HAL_Delay>

	// read the bytes off the MPU9250 EXT_SENS_DATA registers
	readRegisters(mpuToInit, EXT_SENS_DATA_00,count,dest);
 8104464:	2249      	movs	r2, #73	; 0x49
 8104466:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8104468:	9312      	str	r3, [sp, #72]	; 0x48
 810446a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 810446e:	9311      	str	r3, [sp, #68]	; 0x44
 8104470:	9210      	str	r2, [sp, #64]	; 0x40
 8104472:	466d      	mov	r5, sp
 8104474:	f107 0420 	add.w	r4, r7, #32
 8104478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810447a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810447c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810447e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104480:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104482:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104484:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104488:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810448c:	f107 0310 	add.w	r3, r7, #16
 8104490:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104492:	f7ff ff05 	bl	81042a0 <readRegisters>
}
 8104496:	bf00      	nop
 8104498:	46bd      	mov	sp, r7
 810449a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 810449e:	b004      	add	sp, #16
 81044a0:	4770      	bx	lr
	...

081044a4 <whoAmI>:

/* gets the MPU9250 WHO_AM_I register value, expected to be 0x71 */
static uint8_t whoAmI(tMPU9250 mpuToInit)
{
 81044a4:	b084      	sub	sp, #16
 81044a6:	b5b0      	push	{r4, r5, r7, lr}
 81044a8:	b094      	sub	sp, #80	; 0x50
 81044aa:	af14      	add	r7, sp, #80	; 0x50
 81044ac:	f107 0410 	add.w	r4, r7, #16
 81044b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// read the WHO AM I register
	readRegisters(mpuToInit, WHO_AM_I,1,_buffer);
 81044b4:	2375      	movs	r3, #117	; 0x75
 81044b6:	4a0f      	ldr	r2, [pc, #60]	; (81044f4 <whoAmI+0x50>)
 81044b8:	9212      	str	r2, [sp, #72]	; 0x48
 81044ba:	2201      	movs	r2, #1
 81044bc:	9211      	str	r2, [sp, #68]	; 0x44
 81044be:	9310      	str	r3, [sp, #64]	; 0x40
 81044c0:	466d      	mov	r5, sp
 81044c2:	f107 0420 	add.w	r4, r7, #32
 81044c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81044c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81044ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81044cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81044ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81044d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81044d2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81044d6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81044da:	f107 0310 	add.w	r3, r7, #16
 81044de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81044e0:	f7ff fede 	bl	81042a0 <readRegisters>

	// return the register value
	return _buffer[0];
 81044e4:	4b03      	ldr	r3, [pc, #12]	; (81044f4 <whoAmI+0x50>)
 81044e6:	781b      	ldrb	r3, [r3, #0]
}
 81044e8:	4618      	mov	r0, r3
 81044ea:	46bd      	mov	sp, r7
 81044ec:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 81044f0:	b004      	add	sp, #16
 81044f2:	4770      	bx	lr
 81044f4:	100002b0 	.word	0x100002b0

081044f8 <whoAmIAK8963>:

/* gets the AK8963 WHO_AM_I register value, expected to be 0x48 */
static int whoAmIAK8963(tMPU9250 mpuToInit)
{
 81044f8:	b084      	sub	sp, #16
 81044fa:	b5b0      	push	{r4, r5, r7, lr}
 81044fc:	b094      	sub	sp, #80	; 0x50
 81044fe:	af14      	add	r7, sp, #80	; 0x50
 8104500:	f107 0410 	add.w	r4, r7, #16
 8104504:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// read the WHO AM I register
	readAK8963Registers(mpuToInit, AK8963_WHO_AM_I,1,_buffer);
 8104508:	2300      	movs	r3, #0
 810450a:	4a0f      	ldr	r2, [pc, #60]	; (8104548 <whoAmIAK8963+0x50>)
 810450c:	9212      	str	r2, [sp, #72]	; 0x48
 810450e:	2201      	movs	r2, #1
 8104510:	9211      	str	r2, [sp, #68]	; 0x44
 8104512:	9310      	str	r3, [sp, #64]	; 0x40
 8104514:	466d      	mov	r5, sp
 8104516:	f107 0420 	add.w	r4, r7, #32
 810451a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810451c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810451e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104520:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104522:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104524:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104526:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810452a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810452e:	f107 0310 	add.w	r3, r7, #16
 8104532:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104534:	f7ff ff41 	bl	81043ba <readAK8963Registers>
	// return the register value
	return _buffer[0];
 8104538:	4b03      	ldr	r3, [pc, #12]	; (8104548 <whoAmIAK8963+0x50>)
 810453a:	781b      	ldrb	r3, [r3, #0]
}
 810453c:	4618      	mov	r0, r3
 810453e:	46bd      	mov	sp, r7
 8104540:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8104544:	b004      	add	sp, #16
 8104546:	4770      	bx	lr
 8104548:	100002b0 	.word	0x100002b0

0810454c <MPU9250_Init>:

/* starts communication with the MPU-9250 */
uint8_t MPU9250_Init(tMPU9250 mpuToInit)
{
 810454c:	b084      	sub	sp, #16
 810454e:	b5b0      	push	{r4, r5, r7, lr}
 8104550:	b096      	sub	sp, #88	; 0x58
 8104552:	af14      	add	r7, sp, #80	; 0x50
 8104554:	f107 0418 	add.w	r4, r7, #24
 8104558:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// select clock source to gyro
	writeRegister(mpuToInit, PWR_MGMNT_1, CLOCK_SEL_PLL);
 810455c:	236b      	movs	r3, #107	; 0x6b
 810455e:	2201      	movs	r2, #1
 8104560:	9211      	str	r2, [sp, #68]	; 0x44
 8104562:	9310      	str	r3, [sp, #64]	; 0x40
 8104564:	466d      	mov	r5, sp
 8104566:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810456a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810456c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810456e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104570:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104572:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104574:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104576:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810457a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810457e:	f107 0318 	add.w	r3, r7, #24
 8104582:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104584:	f7ff fe65 	bl	8104252 <writeRegister>
	// enable I2C master mode
	writeRegister(mpuToInit, USER_CTRL, I2C_MST_EN);
 8104588:	236a      	movs	r3, #106	; 0x6a
 810458a:	2220      	movs	r2, #32
 810458c:	9211      	str	r2, [sp, #68]	; 0x44
 810458e:	9310      	str	r3, [sp, #64]	; 0x40
 8104590:	466d      	mov	r5, sp
 8104592:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104596:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104598:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810459a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810459c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810459e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81045a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81045a2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81045a6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81045aa:	f107 0318 	add.w	r3, r7, #24
 81045ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81045b0:	f7ff fe4f 	bl	8104252 <writeRegister>
	// set the I2C bus speed to 400 kHz
	writeRegister(mpuToInit, I2C_MST_CTRL, I2C_MST_CLK);
 81045b4:	2324      	movs	r3, #36	; 0x24
 81045b6:	220d      	movs	r2, #13
 81045b8:	9211      	str	r2, [sp, #68]	; 0x44
 81045ba:	9310      	str	r3, [sp, #64]	; 0x40
 81045bc:	466d      	mov	r5, sp
 81045be:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81045c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81045c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81045c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81045c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81045ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81045cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81045ce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81045d2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81045d6:	f107 0318 	add.w	r3, r7, #24
 81045da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81045dc:	f7ff fe39 	bl	8104252 <writeRegister>

	// set AK8963 to Power Down
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_PWR_DOWN);
 81045e0:	230a      	movs	r3, #10
 81045e2:	2200      	movs	r2, #0
 81045e4:	9211      	str	r2, [sp, #68]	; 0x44
 81045e6:	9310      	str	r3, [sp, #64]	; 0x40
 81045e8:	466d      	mov	r5, sp
 81045ea:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81045ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81045f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81045f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81045f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81045f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81045f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81045fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81045fe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104602:	f107 0318 	add.w	r3, r7, #24
 8104606:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104608:	f7ff fe6c 	bl	81042e4 <writeAK8963Register>
	// reset the MPU9250
	writeRegister(mpuToInit, PWR_MGMNT_1,PWR_RESET);
 810460c:	236b      	movs	r3, #107	; 0x6b
 810460e:	2280      	movs	r2, #128	; 0x80
 8104610:	9211      	str	r2, [sp, #68]	; 0x44
 8104612:	9310      	str	r3, [sp, #64]	; 0x40
 8104614:	466d      	mov	r5, sp
 8104616:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810461a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810461c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810461e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104620:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104622:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104624:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104626:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810462a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810462e:	f107 0318 	add.w	r3, r7, #24
 8104632:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104634:	f7ff fe0d 	bl	8104252 <writeRegister>
	// wait for MPU-9250 to come back up
	HAL_Delay(10);
 8104638:	200a      	movs	r0, #10
 810463a:	f7fd f93d 	bl	81018b8 <HAL_Delay>
	// reset the AK8963
	writeAK8963Register(mpuToInit, AK8963_CNTL2,AK8963_RESET);
 810463e:	230b      	movs	r3, #11
 8104640:	2201      	movs	r2, #1
 8104642:	9211      	str	r2, [sp, #68]	; 0x44
 8104644:	9310      	str	r3, [sp, #64]	; 0x40
 8104646:	466d      	mov	r5, sp
 8104648:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810464c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810464e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104650:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104652:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104654:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104656:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104658:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810465c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104660:	f107 0318 	add.w	r3, r7, #24
 8104664:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104666:	f7ff fe3d 	bl	81042e4 <writeAK8963Register>
	// select clock source to gyro
	writeRegister(mpuToInit, PWR_MGMNT_1,CLOCK_SEL_PLL);
 810466a:	236b      	movs	r3, #107	; 0x6b
 810466c:	2201      	movs	r2, #1
 810466e:	9211      	str	r2, [sp, #68]	; 0x44
 8104670:	9310      	str	r3, [sp, #64]	; 0x40
 8104672:	466d      	mov	r5, sp
 8104674:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104678:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810467a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810467c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810467e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104680:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104682:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104684:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104688:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810468c:	f107 0318 	add.w	r3, r7, #24
 8104690:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104692:	f7ff fdde 	bl	8104252 <writeRegister>

	// check the WHO AM I byte, expected value is 0x71 (decimal 113) or 0x73 (decimal 115)
	uint8_t who = whoAmI(mpuToInit);
 8104696:	466d      	mov	r5, sp
 8104698:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810469c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810469e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81046a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81046a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81046a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81046a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81046a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81046ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81046b0:	f107 0318 	add.w	r3, r7, #24
 81046b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81046b6:	f7ff fef5 	bl	81044a4 <whoAmI>
 81046ba:	4603      	mov	r3, r0
 81046bc:	71fb      	strb	r3, [r7, #7]
	if((who != 0x71) &&( who != 0x73))
 81046be:	79fb      	ldrb	r3, [r7, #7]
 81046c0:	2b71      	cmp	r3, #113	; 0x71
 81046c2:	d004      	beq.n	81046ce <MPU9250_Init+0x182>
 81046c4:	79fb      	ldrb	r3, [r7, #7]
 81046c6:	2b73      	cmp	r3, #115	; 0x73
 81046c8:	d001      	beq.n	81046ce <MPU9250_Init+0x182>
	{
		return 1;
 81046ca:	2301      	movs	r3, #1
 81046cc:	e171      	b.n	81049b2 <MPU9250_Init+0x466>
	}

	// enable accelerometer and gyro
	writeRegister(mpuToInit, PWR_MGMNT_2,SEN_ENABLE);
 81046ce:	236c      	movs	r3, #108	; 0x6c
 81046d0:	2200      	movs	r2, #0
 81046d2:	9211      	str	r2, [sp, #68]	; 0x44
 81046d4:	9310      	str	r3, [sp, #64]	; 0x40
 81046d6:	466d      	mov	r5, sp
 81046d8:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81046dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81046de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81046e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81046e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81046e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81046e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81046e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81046ec:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81046f0:	f107 0318 	add.w	r3, r7, #24
 81046f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81046f6:	f7ff fdac 	bl	8104252 <writeRegister>

	// setting accel range to 16G as default
	writeRegister(mpuToInit, ACCEL_CONFIG,ACCEL_FS_SEL_2G);
 81046fa:	231c      	movs	r3, #28
 81046fc:	2200      	movs	r2, #0
 81046fe:	9211      	str	r2, [sp, #68]	; 0x44
 8104700:	9310      	str	r3, [sp, #64]	; 0x40
 8104702:	466d      	mov	r5, sp
 8104704:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810470a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810470c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810470e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104712:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104714:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104718:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810471c:	f107 0318 	add.w	r3, r7, #24
 8104720:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104722:	f7ff fd96 	bl	8104252 <writeRegister>

	// setting the gyro range to 2000DPS as default
	writeRegister(mpuToInit, GYRO_CONFIG,GYRO_FS_SEL_250DPS);
 8104726:	231b      	movs	r3, #27
 8104728:	2200      	movs	r2, #0
 810472a:	9211      	str	r2, [sp, #68]	; 0x44
 810472c:	9310      	str	r3, [sp, #64]	; 0x40
 810472e:	466d      	mov	r5, sp
 8104730:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104734:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104736:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104738:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810473a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810473c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810473e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104740:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104744:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104748:	f107 0318 	add.w	r3, r7, #24
 810474c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810474e:	f7ff fd80 	bl	8104252 <writeRegister>

	// setting bandwidth to 184Hz as default
	writeRegister(mpuToInit, ACCEL_CONFIG2,DLPF_184);
 8104752:	231d      	movs	r3, #29
 8104754:	2201      	movs	r2, #1
 8104756:	9211      	str	r2, [sp, #68]	; 0x44
 8104758:	9310      	str	r3, [sp, #64]	; 0x40
 810475a:	466d      	mov	r5, sp
 810475c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104760:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104762:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104764:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104766:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104768:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810476a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810476c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104770:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104774:	f107 0318 	add.w	r3, r7, #24
 8104778:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810477a:	f7ff fd6a 	bl	8104252 <writeRegister>

	// setting gyro bandwidth to 184Hz
	writeRegister(mpuToInit, CONFIG,DLPF_184);
 810477e:	231a      	movs	r3, #26
 8104780:	2201      	movs	r2, #1
 8104782:	9211      	str	r2, [sp, #68]	; 0x44
 8104784:	9310      	str	r3, [sp, #64]	; 0x40
 8104786:	466d      	mov	r5, sp
 8104788:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810478c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810478e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104790:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104792:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104794:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104796:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104798:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810479c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81047a0:	f107 0318 	add.w	r3, r7, #24
 81047a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81047a6:	f7ff fd54 	bl	8104252 <writeRegister>

	// setting the sample rate divider to 0 as default
	writeRegister(mpuToInit, SMPDIV,0x00);
 81047aa:	2319      	movs	r3, #25
 81047ac:	2200      	movs	r2, #0
 81047ae:	9211      	str	r2, [sp, #68]	; 0x44
 81047b0:	9310      	str	r3, [sp, #64]	; 0x40
 81047b2:	466d      	mov	r5, sp
 81047b4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81047b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81047ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81047bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81047be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81047c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81047c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81047c4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81047c8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81047cc:	f107 0318 	add.w	r3, r7, #24
 81047d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81047d2:	f7ff fd3e 	bl	8104252 <writeRegister>

	// enable I2C master mode
	writeRegister(mpuToInit, USER_CTRL,I2C_MST_EN);
 81047d6:	236a      	movs	r3, #106	; 0x6a
 81047d8:	2220      	movs	r2, #32
 81047da:	9211      	str	r2, [sp, #68]	; 0x44
 81047dc:	9310      	str	r3, [sp, #64]	; 0x40
 81047de:	466d      	mov	r5, sp
 81047e0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81047e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81047e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81047e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81047ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81047ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81047ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81047f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81047f4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81047f8:	f107 0318 	add.w	r3, r7, #24
 81047fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81047fe:	f7ff fd28 	bl	8104252 <writeRegister>

	// set the I2C bus speed to 400 kHz
	writeRegister(mpuToInit, I2C_MST_CTRL,I2C_MST_CLK);
 8104802:	2324      	movs	r3, #36	; 0x24
 8104804:	220d      	movs	r2, #13
 8104806:	9211      	str	r2, [sp, #68]	; 0x44
 8104808:	9310      	str	r3, [sp, #64]	; 0x40
 810480a:	466d      	mov	r5, sp
 810480c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104810:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104812:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104814:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104816:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104818:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810481a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810481c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104820:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104824:	f107 0318 	add.w	r3, r7, #24
 8104828:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810482a:	f7ff fd12 	bl	8104252 <writeRegister>

	// check AK8963 WHO AM I register, expected value is 0x48 (decimal 72)
	if( whoAmIAK8963(mpuToInit) != 0x48 )
 810482e:	466d      	mov	r5, sp
 8104830:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104834:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104836:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104838:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810483a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810483c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810483e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104840:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104844:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104848:	f107 0318 	add.w	r3, r7, #24
 810484c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810484e:	f7ff fe53 	bl	81044f8 <whoAmIAK8963>
 8104852:	4603      	mov	r3, r0
 8104854:	2b48      	cmp	r3, #72	; 0x48
 8104856:	d001      	beq.n	810485c <MPU9250_Init+0x310>
	{
		return 1;
 8104858:	2301      	movs	r3, #1
 810485a:	e0aa      	b.n	81049b2 <MPU9250_Init+0x466>
	}

	/* get the magnetometer calibration */
	// set AK8963 to Power Down
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_PWR_DOWN);
 810485c:	230a      	movs	r3, #10
 810485e:	2200      	movs	r2, #0
 8104860:	9211      	str	r2, [sp, #68]	; 0x44
 8104862:	9310      	str	r3, [sp, #64]	; 0x40
 8104864:	466d      	mov	r5, sp
 8104866:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810486a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810486c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810486e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104870:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104872:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104874:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104876:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810487a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 810487e:	f107 0318 	add.w	r3, r7, #24
 8104882:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104884:	f7ff fd2e 	bl	81042e4 <writeAK8963Register>

	HAL_Delay(100); // long wait between AK8963 mode changes
 8104888:	2064      	movs	r0, #100	; 0x64
 810488a:	f7fd f815 	bl	81018b8 <HAL_Delay>

	// set AK8963 to FUSE ROM access
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_FUSE_ROM);
 810488e:	230a      	movs	r3, #10
 8104890:	220f      	movs	r2, #15
 8104892:	9211      	str	r2, [sp, #68]	; 0x44
 8104894:	9310      	str	r3, [sp, #64]	; 0x40
 8104896:	466d      	mov	r5, sp
 8104898:	f107 0428 	add.w	r4, r7, #40	; 0x28
 810489c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810489e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81048a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81048a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81048a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81048a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81048a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81048ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81048b0:	f107 0318 	add.w	r3, r7, #24
 81048b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81048b6:	f7ff fd15 	bl	81042e4 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 81048ba:	2064      	movs	r0, #100	; 0x64
 81048bc:	f7fc fffc 	bl	81018b8 <HAL_Delay>

	// read the AK8963 ASA registers and compute magnetometer scale factors
	readAK8963Registers(mpuToInit, AK8963_ASA, 3, _mag_adjust);
 81048c0:	2310      	movs	r3, #16
 81048c2:	4a3f      	ldr	r2, [pc, #252]	; (81049c0 <MPU9250_Init+0x474>)
 81048c4:	9212      	str	r2, [sp, #72]	; 0x48
 81048c6:	2203      	movs	r2, #3
 81048c8:	9211      	str	r2, [sp, #68]	; 0x44
 81048ca:	9310      	str	r3, [sp, #64]	; 0x40
 81048cc:	466d      	mov	r5, sp
 81048ce:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81048d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81048d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81048d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81048d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81048da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81048dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81048de:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81048e2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81048e6:	f107 0318 	add.w	r3, r7, #24
 81048ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81048ec:	f7ff fd65 	bl	81043ba <readAK8963Registers>

	// set AK8963 to Power Down
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_PWR_DOWN);
 81048f0:	230a      	movs	r3, #10
 81048f2:	2200      	movs	r2, #0
 81048f4:	9211      	str	r2, [sp, #68]	; 0x44
 81048f6:	9310      	str	r3, [sp, #64]	; 0x40
 81048f8:	466d      	mov	r5, sp
 81048fa:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81048fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104900:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104902:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104904:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104906:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104908:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810490a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 810490e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104912:	f107 0318 	add.w	r3, r7, #24
 8104916:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104918:	f7ff fce4 	bl	81042e4 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 810491c:	2064      	movs	r0, #100	; 0x64
 810491e:	f7fc ffcb 	bl	81018b8 <HAL_Delay>

	// set AK8963 to 16 bit resolution, 100 Hz update rate
	writeAK8963Register(mpuToInit, AK8963_CNTL1,AK8963_CNT_MEAS2);
 8104922:	230a      	movs	r3, #10
 8104924:	2216      	movs	r2, #22
 8104926:	9211      	str	r2, [sp, #68]	; 0x44
 8104928:	9310      	str	r3, [sp, #64]	; 0x40
 810492a:	466d      	mov	r5, sp
 810492c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104930:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104932:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104934:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104936:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104938:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810493a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810493c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104940:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104944:	f107 0318 	add.w	r3, r7, #24
 8104948:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810494a:	f7ff fccb 	bl	81042e4 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 810494e:	2064      	movs	r0, #100	; 0x64
 8104950:	f7fc ffb2 	bl	81018b8 <HAL_Delay>

	// select clock source to gyro
	writeRegister(mpuToInit, PWR_MGMNT_1,CLOCK_SEL_PLL);
 8104954:	236b      	movs	r3, #107	; 0x6b
 8104956:	2201      	movs	r2, #1
 8104958:	9211      	str	r2, [sp, #68]	; 0x44
 810495a:	9310      	str	r3, [sp, #64]	; 0x40
 810495c:	466d      	mov	r5, sp
 810495e:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104962:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104964:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104966:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104968:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810496a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810496c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810496e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8104972:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8104976:	f107 0318 	add.w	r3, r7, #24
 810497a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 810497c:	f7ff fc69 	bl	8104252 <writeRegister>

	// instruct the MPU9250 to get 7 bytes of data from the AK8963 at the sample rate
	readAK8963Registers(mpuToInit, AK8963_HXL,7,_buffer);
 8104980:	2303      	movs	r3, #3
 8104982:	4a10      	ldr	r2, [pc, #64]	; (81049c4 <MPU9250_Init+0x478>)
 8104984:	9212      	str	r2, [sp, #72]	; 0x48
 8104986:	2207      	movs	r2, #7
 8104988:	9211      	str	r2, [sp, #68]	; 0x44
 810498a:	9310      	str	r3, [sp, #64]	; 0x40
 810498c:	466d      	mov	r5, sp
 810498e:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8104992:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104994:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104996:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104998:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810499a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810499c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810499e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81049a2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81049a6:	f107 0318 	add.w	r3, r7, #24
 81049aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 81049ac:	f7ff fd05 	bl	81043ba <readAK8963Registers>

	// successful init, return 0
	return 0;
 81049b0:	2300      	movs	r3, #0
}
 81049b2:	4618      	mov	r0, r3
 81049b4:	3708      	adds	r7, #8
 81049b6:	46bd      	mov	sp, r7
 81049b8:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 81049bc:	b004      	add	sp, #16
 81049be:	4770      	bx	lr
 81049c0:	100002c8 	.word	0x100002c8
 81049c4:	100002b0 	.word	0x100002b0

081049c8 <MPU9250_GetData>:
	writeRegister(mpuToInit, SMPDIV, srd);
}

/* read the data, each argiment should point to a array for x, y, and x */
void MPU9250_GetData(tMPU9250 mpuToInit, int16_t* AccData, int16_t* MagData, int16_t* GyroData)
{
 81049c8:	b084      	sub	sp, #16
 81049ca:	b5b0      	push	{r4, r5, r7, lr}
 81049cc:	b096      	sub	sp, #88	; 0x58
 81049ce:	af14      	add	r7, sp, #80	; 0x50
 81049d0:	f107 0418 	add.w	r4, r7, #24
 81049d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// grab the data from the MPU9250
	readRegisters(mpuToInit, ACCEL_OUT, 21, _buffer);
 81049d8:	233b      	movs	r3, #59	; 0x3b
 81049da:	4a6d      	ldr	r2, [pc, #436]	; (8104b90 <MPU9250_GetData+0x1c8>)
 81049dc:	9212      	str	r2, [sp, #72]	; 0x48
 81049de:	2215      	movs	r2, #21
 81049e0:	9211      	str	r2, [sp, #68]	; 0x44
 81049e2:	9310      	str	r3, [sp, #64]	; 0x40
 81049e4:	466d      	mov	r5, sp
 81049e6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 81049ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81049ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81049ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81049f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81049f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81049f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81049f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 81049fa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 81049fe:	f107 0318 	add.w	r3, r7, #24
 8104a02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8104a04:	f7ff fc4c 	bl	81042a0 <readRegisters>

	// combine into 16 bit values
	AccData[0] = (((int16_t)_buffer[0]) << 8) | _buffer[1];
 8104a08:	4b61      	ldr	r3, [pc, #388]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a0a:	781b      	ldrb	r3, [r3, #0]
 8104a0c:	021b      	lsls	r3, r3, #8
 8104a0e:	b21a      	sxth	r2, r3
 8104a10:	4b5f      	ldr	r3, [pc, #380]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a12:	785b      	ldrb	r3, [r3, #1]
 8104a14:	b21b      	sxth	r3, r3
 8104a16:	4313      	orrs	r3, r2
 8104a18:	b21a      	sxth	r2, r3
 8104a1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8104a1c:	801a      	strh	r2, [r3, #0]
	AccData[1] = (((int16_t)_buffer[2]) << 8) | _buffer[3];
 8104a1e:	4b5c      	ldr	r3, [pc, #368]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a20:	789b      	ldrb	r3, [r3, #2]
 8104a22:	021b      	lsls	r3, r3, #8
 8104a24:	b219      	sxth	r1, r3
 8104a26:	4b5a      	ldr	r3, [pc, #360]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a28:	78db      	ldrb	r3, [r3, #3]
 8104a2a:	b21a      	sxth	r2, r3
 8104a2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8104a2e:	3302      	adds	r3, #2
 8104a30:	430a      	orrs	r2, r1
 8104a32:	b212      	sxth	r2, r2
 8104a34:	801a      	strh	r2, [r3, #0]
	AccData[2] = (((int16_t)_buffer[4]) << 8) | _buffer[5];
 8104a36:	4b56      	ldr	r3, [pc, #344]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a38:	791b      	ldrb	r3, [r3, #4]
 8104a3a:	021b      	lsls	r3, r3, #8
 8104a3c:	b219      	sxth	r1, r3
 8104a3e:	4b54      	ldr	r3, [pc, #336]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a40:	795b      	ldrb	r3, [r3, #5]
 8104a42:	b21a      	sxth	r2, r3
 8104a44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8104a46:	3304      	adds	r3, #4
 8104a48:	430a      	orrs	r2, r1
 8104a4a:	b212      	sxth	r2, r2
 8104a4c:	801a      	strh	r2, [r3, #0]
	GyroData[0] = (((int16_t)_buffer[8]) << 8) | _buffer[9];
 8104a4e:	4b50      	ldr	r3, [pc, #320]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a50:	7a1b      	ldrb	r3, [r3, #8]
 8104a52:	021b      	lsls	r3, r3, #8
 8104a54:	b21a      	sxth	r2, r3
 8104a56:	4b4e      	ldr	r3, [pc, #312]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a58:	7a5b      	ldrb	r3, [r3, #9]
 8104a5a:	b21b      	sxth	r3, r3
 8104a5c:	4313      	orrs	r3, r2
 8104a5e:	b21a      	sxth	r2, r3
 8104a60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8104a62:	801a      	strh	r2, [r3, #0]
	GyroData[1] = (((int16_t)_buffer[10]) << 8) | _buffer[11];
 8104a64:	4b4a      	ldr	r3, [pc, #296]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a66:	7a9b      	ldrb	r3, [r3, #10]
 8104a68:	021b      	lsls	r3, r3, #8
 8104a6a:	b219      	sxth	r1, r3
 8104a6c:	4b48      	ldr	r3, [pc, #288]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a6e:	7adb      	ldrb	r3, [r3, #11]
 8104a70:	b21a      	sxth	r2, r3
 8104a72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8104a74:	3302      	adds	r3, #2
 8104a76:	430a      	orrs	r2, r1
 8104a78:	b212      	sxth	r2, r2
 8104a7a:	801a      	strh	r2, [r3, #0]
	GyroData[2] = (((int16_t)_buffer[12]) << 8) | _buffer[13];
 8104a7c:	4b44      	ldr	r3, [pc, #272]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a7e:	7b1b      	ldrb	r3, [r3, #12]
 8104a80:	021b      	lsls	r3, r3, #8
 8104a82:	b219      	sxth	r1, r3
 8104a84:	4b42      	ldr	r3, [pc, #264]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a86:	7b5b      	ldrb	r3, [r3, #13]
 8104a88:	b21a      	sxth	r2, r3
 8104a8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8104a8c:	3304      	adds	r3, #4
 8104a8e:	430a      	orrs	r2, r1
 8104a90:	b212      	sxth	r2, r2
 8104a92:	801a      	strh	r2, [r3, #0]

	int16_t magx = (((int16_t)_buffer[15]) << 8) | _buffer[14];
 8104a94:	4b3e      	ldr	r3, [pc, #248]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a96:	7bdb      	ldrb	r3, [r3, #15]
 8104a98:	021b      	lsls	r3, r3, #8
 8104a9a:	b21a      	sxth	r2, r3
 8104a9c:	4b3c      	ldr	r3, [pc, #240]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104a9e:	7b9b      	ldrb	r3, [r3, #14]
 8104aa0:	b21b      	sxth	r3, r3
 8104aa2:	4313      	orrs	r3, r2
 8104aa4:	80fb      	strh	r3, [r7, #6]
	int16_t magy = (((int16_t)_buffer[17]) << 8) | _buffer[16];
 8104aa6:	4b3a      	ldr	r3, [pc, #232]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104aa8:	7c5b      	ldrb	r3, [r3, #17]
 8104aaa:	021b      	lsls	r3, r3, #8
 8104aac:	b21a      	sxth	r2, r3
 8104aae:	4b38      	ldr	r3, [pc, #224]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104ab0:	7c1b      	ldrb	r3, [r3, #16]
 8104ab2:	b21b      	sxth	r3, r3
 8104ab4:	4313      	orrs	r3, r2
 8104ab6:	80bb      	strh	r3, [r7, #4]
	int16_t magz = (((int16_t)_buffer[19]) << 8) | _buffer[18];
 8104ab8:	4b35      	ldr	r3, [pc, #212]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104aba:	7cdb      	ldrb	r3, [r3, #19]
 8104abc:	021b      	lsls	r3, r3, #8
 8104abe:	b21a      	sxth	r2, r3
 8104ac0:	4b33      	ldr	r3, [pc, #204]	; (8104b90 <MPU9250_GetData+0x1c8>)
 8104ac2:	7c9b      	ldrb	r3, [r3, #18]
 8104ac4:	b21b      	sxth	r3, r3
 8104ac6:	4313      	orrs	r3, r2
 8104ac8:	807b      	strh	r3, [r7, #2]

	MagData[0] = (int16_t)((float)magx * ((float)(_mag_adjust[0] - 128) / 256.0f + 1.0f));
 8104aca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8104ace:	ee07 3a90 	vmov	s15, r3
 8104ad2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8104ad6:	4b2f      	ldr	r3, [pc, #188]	; (8104b94 <MPU9250_GetData+0x1cc>)
 8104ad8:	781b      	ldrb	r3, [r3, #0]
 8104ada:	3b80      	subs	r3, #128	; 0x80
 8104adc:	ee07 3a90 	vmov	s15, r3
 8104ae0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8104ae4:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8104b98 <MPU9250_GetData+0x1d0>
 8104ae8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8104aec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104af0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104af8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8104afc:	ee17 3a90 	vmov	r3, s15
 8104b00:	b21a      	sxth	r2, r3
 8104b02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8104b04:	801a      	strh	r2, [r3, #0]
	MagData[1] = (int16_t)((float)magy * ((float)(_mag_adjust[1] - 128) / 256.0f + 1.0f));
 8104b06:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8104b0a:	ee07 3a90 	vmov	s15, r3
 8104b0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8104b12:	4b20      	ldr	r3, [pc, #128]	; (8104b94 <MPU9250_GetData+0x1cc>)
 8104b14:	785b      	ldrb	r3, [r3, #1]
 8104b16:	3b80      	subs	r3, #128	; 0x80
 8104b18:	ee07 3a90 	vmov	s15, r3
 8104b1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8104b20:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8104b98 <MPU9250_GetData+0x1d0>
 8104b24:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8104b28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104b2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8104b36:	3302      	adds	r3, #2
 8104b38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8104b3c:	ee17 2a90 	vmov	r2, s15
 8104b40:	b212      	sxth	r2, r2
 8104b42:	801a      	strh	r2, [r3, #0]
	MagData[2] = (int16_t)((float)magz * ((float)(_mag_adjust[2] - 128) / 256.0f + 1.0f));
 8104b44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8104b48:	ee07 3a90 	vmov	s15, r3
 8104b4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8104b50:	4b10      	ldr	r3, [pc, #64]	; (8104b94 <MPU9250_GetData+0x1cc>)
 8104b52:	789b      	ldrb	r3, [r3, #2]
 8104b54:	3b80      	subs	r3, #128	; 0x80
 8104b56:	ee07 3a90 	vmov	s15, r3
 8104b5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8104b5e:	ed9f 6a0e 	vldr	s12, [pc, #56]	; 8104b98 <MPU9250_GetData+0x1d0>
 8104b62:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8104b66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8104b74:	3304      	adds	r3, #4
 8104b76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8104b7a:	ee17 2a90 	vmov	r2, s15
 8104b7e:	b212      	sxth	r2, r2
 8104b80:	801a      	strh	r2, [r3, #0]
}
 8104b82:	bf00      	nop
 8104b84:	3708      	adds	r7, #8
 8104b86:	46bd      	mov	sp, r7
 8104b88:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8104b8c:	b004      	add	sp, #16
 8104b8e:	4770      	bx	lr
 8104b90:	100002b0 	.word	0x100002b0
 8104b94:	100002c8 	.word	0x100002c8
 8104b98:	43800000 	.word	0x43800000

08104b9c <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
 8104b9c:	b480      	push	{r7}
 8104b9e:	b083      	sub	sp, #12
 8104ba0:	af00      	add	r7, sp, #0
 8104ba2:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 8104ba4:	687b      	ldr	r3, [r7, #4]
 8104ba6:	687a      	ldr	r2, [r7, #4]
 8104ba8:	605a      	str	r2, [r3, #4]
 8104baa:	687b      	ldr	r3, [r7, #4]
 8104bac:	685a      	ldr	r2, [r3, #4]
 8104bae:	687b      	ldr	r3, [r7, #4]
 8104bb0:	601a      	str	r2, [r3, #0]
}
 8104bb2:	bf00      	nop
 8104bb4:	370c      	adds	r7, #12
 8104bb6:	46bd      	mov	sp, r7
 8104bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104bbc:	4770      	bx	lr

08104bbe <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
 8104bbe:	b480      	push	{r7}
 8104bc0:	b083      	sub	sp, #12
 8104bc2:	af00      	add	r7, sp, #0
 8104bc4:	6078      	str	r0, [r7, #4]
 8104bc6:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 8104bc8:	687b      	ldr	r3, [r7, #4]
 8104bca:	685a      	ldr	r2, [r3, #4]
 8104bcc:	683b      	ldr	r3, [r7, #0]
 8104bce:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 8104bd0:	683b      	ldr	r3, [r7, #0]
 8104bd2:	687a      	ldr	r2, [r7, #4]
 8104bd4:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 8104bd6:	683b      	ldr	r3, [r7, #0]
 8104bd8:	681b      	ldr	r3, [r3, #0]
 8104bda:	683a      	ldr	r2, [r7, #0]
 8104bdc:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 8104bde:	683b      	ldr	r3, [r7, #0]
 8104be0:	685b      	ldr	r3, [r3, #4]
 8104be2:	683a      	ldr	r2, [r7, #0]
 8104be4:	601a      	str	r2, [r3, #0]
}
 8104be6:	bf00      	nop
 8104be8:	370c      	adds	r7, #12
 8104bea:	46bd      	mov	sp, r7
 8104bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104bf0:	4770      	bx	lr

08104bf2 <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
 8104bf2:	b580      	push	{r7, lr}
 8104bf4:	b082      	sub	sp, #8
 8104bf6:	af00      	add	r7, sp, #0
 8104bf8:	6078      	str	r0, [r7, #4]
 8104bfa:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 8104bfc:	6839      	ldr	r1, [r7, #0]
 8104bfe:	6878      	ldr	r0, [r7, #4]
 8104c00:	f7ff ffdd 	bl	8104bbe <metal_list_add_before>
}
 8104c04:	bf00      	nop
 8104c06:	3708      	adds	r7, #8
 8104c08:	46bd      	mov	sp, r7
 8104c0a:	bd80      	pop	{r7, pc}

08104c0c <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
 8104c0c:	b580      	push	{r7, lr}
 8104c0e:	b082      	sub	sp, #8
 8104c10:	af00      	add	r7, sp, #0
 8104c12:	6078      	str	r0, [r7, #4]
 8104c14:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
 8104c16:	6839      	ldr	r1, [r7, #0]
 8104c18:	6878      	ldr	r0, [r7, #4]
 8104c1a:	f001 fdb9 	bl	8106790 <metal_machine_cache_flush>
}
 8104c1e:	bf00      	nop
 8104c20:	3708      	adds	r7, #8
 8104c22:	46bd      	mov	sp, r7
 8104c24:	bd80      	pop	{r7, pc}

08104c26 <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
 8104c26:	b580      	push	{r7, lr}
 8104c28:	b082      	sub	sp, #8
 8104c2a:	af00      	add	r7, sp, #0
 8104c2c:	6078      	str	r0, [r7, #4]
 8104c2e:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 8104c30:	6839      	ldr	r1, [r7, #0]
 8104c32:	6878      	ldr	r0, [r7, #4]
 8104c34:	f001 fdb7 	bl	81067a6 <metal_machine_cache_invalidate>
}
 8104c38:	bf00      	nop
 8104c3a:	3708      	adds	r7, #8
 8104c3c:	46bd      	mov	sp, r7
 8104c3e:	bd80      	pop	{r7, pc}

08104c40 <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
 8104c40:	b580      	push	{r7, lr}
 8104c42:	b082      	sub	sp, #8
 8104c44:	af00      	add	r7, sp, #0
 8104c46:	6078      	str	r0, [r7, #4]
 8104c48:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
 8104c4a:	6839      	ldr	r1, [r7, #0]
 8104c4c:	6878      	ldr	r0, [r7, #4]
 8104c4e:	f7ff ffdd 	bl	8104c0c <__metal_cache_flush>
}
 8104c52:	bf00      	nop
 8104c54:	3708      	adds	r7, #8
 8104c56:	46bd      	mov	sp, r7
 8104c58:	bd80      	pop	{r7, pc}

08104c5a <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
 8104c5a:	b580      	push	{r7, lr}
 8104c5c:	b082      	sub	sp, #8
 8104c5e:	af00      	add	r7, sp, #0
 8104c60:	6078      	str	r0, [r7, #4]
 8104c62:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 8104c64:	6839      	ldr	r1, [r7, #0]
 8104c66:	6878      	ldr	r0, [r7, #4]
 8104c68:	f7ff ffdd 	bl	8104c26 <__metal_cache_invalidate>
}
 8104c6c:	bf00      	nop
 8104c6e:	3708      	adds	r7, #8
 8104c70:	46bd      	mov	sp, r7
 8104c72:	bd80      	pop	{r7, pc}

08104c74 <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
 8104c74:	b580      	push	{r7, lr}
 8104c76:	b082      	sub	sp, #8
 8104c78:	af00      	add	r7, sp, #0
 8104c7a:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
 8104c7c:	687b      	ldr	r3, [r7, #4]
 8104c7e:	2b00      	cmp	r3, #0
 8104c80:	d008      	beq.n	8104c94 <metal_bus_register+0x20>
 8104c82:	687b      	ldr	r3, [r7, #4]
 8104c84:	681b      	ldr	r3, [r3, #0]
 8104c86:	2b00      	cmp	r3, #0
 8104c88:	d004      	beq.n	8104c94 <metal_bus_register+0x20>
 8104c8a:	687b      	ldr	r3, [r7, #4]
 8104c8c:	681b      	ldr	r3, [r3, #0]
 8104c8e:	781b      	ldrb	r3, [r3, #0]
 8104c90:	2b00      	cmp	r3, #0
 8104c92:	d102      	bne.n	8104c9a <metal_bus_register+0x26>
		return -EINVAL;
 8104c94:	f06f 0315 	mvn.w	r3, #21
 8104c98:	e026      	b.n	8104ce8 <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
 8104c9a:	687b      	ldr	r3, [r7, #4]
 8104c9c:	681b      	ldr	r3, [r3, #0]
 8104c9e:	2100      	movs	r1, #0
 8104ca0:	4618      	mov	r0, r3
 8104ca2:	f000 f82b 	bl	8104cfc <metal_bus_find>
 8104ca6:	4603      	mov	r3, r0
 8104ca8:	2b00      	cmp	r3, #0
 8104caa:	d102      	bne.n	8104cb2 <metal_bus_register+0x3e>
		return -EEXIST;
 8104cac:	f06f 0310 	mvn.w	r3, #16
 8104cb0:	e01a      	b.n	8104ce8 <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
 8104cb2:	687b      	ldr	r3, [r7, #4]
 8104cb4:	331c      	adds	r3, #28
 8104cb6:	4618      	mov	r0, r3
 8104cb8:	f7ff ff70 	bl	8104b9c <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
 8104cbc:	687b      	ldr	r3, [r7, #4]
 8104cbe:	3324      	adds	r3, #36	; 0x24
 8104cc0:	4619      	mov	r1, r3
 8104cc2:	480b      	ldr	r0, [pc, #44]	; (8104cf0 <metal_bus_register+0x7c>)
 8104cc4:	f7ff ff95 	bl	8104bf2 <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
 8104cc8:	4b0a      	ldr	r3, [pc, #40]	; (8104cf4 <metal_bus_register+0x80>)
 8104cca:	781b      	ldrb	r3, [r3, #0]
 8104ccc:	2b06      	cmp	r3, #6
 8104cce:	d90a      	bls.n	8104ce6 <metal_bus_register+0x72>
 8104cd0:	4b08      	ldr	r3, [pc, #32]	; (8104cf4 <metal_bus_register+0x80>)
 8104cd2:	685b      	ldr	r3, [r3, #4]
 8104cd4:	2b00      	cmp	r3, #0
 8104cd6:	d006      	beq.n	8104ce6 <metal_bus_register+0x72>
 8104cd8:	4b06      	ldr	r3, [pc, #24]	; (8104cf4 <metal_bus_register+0x80>)
 8104cda:	685b      	ldr	r3, [r3, #4]
 8104cdc:	687a      	ldr	r2, [r7, #4]
 8104cde:	6812      	ldr	r2, [r2, #0]
 8104ce0:	4905      	ldr	r1, [pc, #20]	; (8104cf8 <metal_bus_register+0x84>)
 8104ce2:	2007      	movs	r0, #7
 8104ce4:	4798      	blx	r3
	return 0;
 8104ce6:	2300      	movs	r3, #0
}
 8104ce8:	4618      	mov	r0, r3
 8104cea:	3708      	adds	r7, #8
 8104cec:	46bd      	mov	sp, r7
 8104cee:	bd80      	pop	{r7, pc}
 8104cf0:	100004f4 	.word	0x100004f4
 8104cf4:	100004ec 	.word	0x100004ec
 8104cf8:	0810bae0 	.word	0x0810bae0

08104cfc <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
 8104cfc:	b580      	push	{r7, lr}
 8104cfe:	b084      	sub	sp, #16
 8104d00:	af00      	add	r7, sp, #0
 8104d02:	6078      	str	r0, [r7, #4]
 8104d04:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
 8104d06:	4b13      	ldr	r3, [pc, #76]	; (8104d54 <metal_bus_find+0x58>)
 8104d08:	689b      	ldr	r3, [r3, #8]
 8104d0a:	60fb      	str	r3, [r7, #12]
 8104d0c:	e017      	b.n	8104d3e <metal_bus_find+0x42>
		bus = metal_container_of(node, struct metal_bus, node);
 8104d0e:	68fb      	ldr	r3, [r7, #12]
 8104d10:	3b24      	subs	r3, #36	; 0x24
 8104d12:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) != 0)
 8104d14:	68bb      	ldr	r3, [r7, #8]
 8104d16:	681b      	ldr	r3, [r3, #0]
 8104d18:	6879      	ldr	r1, [r7, #4]
 8104d1a:	4618      	mov	r0, r3
 8104d1c:	f7fb fae0 	bl	81002e0 <strcmp>
 8104d20:	4603      	mov	r3, r0
 8104d22:	2b00      	cmp	r3, #0
 8104d24:	d003      	beq.n	8104d2e <metal_bus_find+0x32>
	metal_list_for_each(&_metal.common.bus_list, node) {
 8104d26:	68fb      	ldr	r3, [r7, #12]
 8104d28:	681b      	ldr	r3, [r3, #0]
 8104d2a:	60fb      	str	r3, [r7, #12]
 8104d2c:	e007      	b.n	8104d3e <metal_bus_find+0x42>
			continue;
		if (result)
 8104d2e:	683b      	ldr	r3, [r7, #0]
 8104d30:	2b00      	cmp	r3, #0
 8104d32:	d002      	beq.n	8104d3a <metal_bus_find+0x3e>
			*result = bus;
 8104d34:	683b      	ldr	r3, [r7, #0]
 8104d36:	68ba      	ldr	r2, [r7, #8]
 8104d38:	601a      	str	r2, [r3, #0]
		return 0;
 8104d3a:	2300      	movs	r3, #0
 8104d3c:	e005      	b.n	8104d4a <metal_bus_find+0x4e>
	metal_list_for_each(&_metal.common.bus_list, node) {
 8104d3e:	68fb      	ldr	r3, [r7, #12]
 8104d40:	4a05      	ldr	r2, [pc, #20]	; (8104d58 <metal_bus_find+0x5c>)
 8104d42:	4293      	cmp	r3, r2
 8104d44:	d1e3      	bne.n	8104d0e <metal_bus_find+0x12>
	}
	return -ENOENT;
 8104d46:	f06f 0301 	mvn.w	r3, #1
}
 8104d4a:	4618      	mov	r0, r3
 8104d4c:	3710      	adds	r7, #16
 8104d4e:	46bd      	mov	sp, r7
 8104d50:	bd80      	pop	{r7, pc}
 8104d52:	bf00      	nop
 8104d54:	100004ec 	.word	0x100004ec
 8104d58:	100004f4 	.word	0x100004f4

08104d5c <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
 8104d5c:	b580      	push	{r7, lr}
 8104d5e:	b086      	sub	sp, #24
 8104d60:	af00      	add	r7, sp, #0
 8104d62:	60f8      	str	r0, [r7, #12]
 8104d64:	60b9      	str	r1, [r7, #8]
 8104d66:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
 8104d68:	68fb      	ldr	r3, [r7, #12]
 8104d6a:	2b00      	cmp	r3, #0
 8104d6c:	d00d      	beq.n	8104d8a <metal_device_open+0x2e>
 8104d6e:	68fb      	ldr	r3, [r7, #12]
 8104d70:	781b      	ldrb	r3, [r3, #0]
 8104d72:	2b00      	cmp	r3, #0
 8104d74:	d009      	beq.n	8104d8a <metal_device_open+0x2e>
 8104d76:	68bb      	ldr	r3, [r7, #8]
 8104d78:	2b00      	cmp	r3, #0
 8104d7a:	d006      	beq.n	8104d8a <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
 8104d7c:	68bb      	ldr	r3, [r7, #8]
 8104d7e:	781b      	ldrb	r3, [r3, #0]
 8104d80:	2b00      	cmp	r3, #0
 8104d82:	d002      	beq.n	8104d8a <metal_device_open+0x2e>
 8104d84:	687b      	ldr	r3, [r7, #4]
 8104d86:	2b00      	cmp	r3, #0
 8104d88:	d102      	bne.n	8104d90 <metal_device_open+0x34>
	    !device)
		return -EINVAL;
 8104d8a:	f06f 0315 	mvn.w	r3, #21
 8104d8e:	e01f      	b.n	8104dd0 <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
 8104d90:	f107 0310 	add.w	r3, r7, #16
 8104d94:	4619      	mov	r1, r3
 8104d96:	68f8      	ldr	r0, [r7, #12]
 8104d98:	f7ff ffb0 	bl	8104cfc <metal_bus_find>
 8104d9c:	6178      	str	r0, [r7, #20]
	if (error)
 8104d9e:	697b      	ldr	r3, [r7, #20]
 8104da0:	2b00      	cmp	r3, #0
 8104da2:	d001      	beq.n	8104da8 <metal_device_open+0x4c>
		return error;
 8104da4:	697b      	ldr	r3, [r7, #20]
 8104da6:	e013      	b.n	8104dd0 <metal_device_open+0x74>

	if (!bus->ops.dev_open)
 8104da8:	693b      	ldr	r3, [r7, #16]
 8104daa:	689b      	ldr	r3, [r3, #8]
 8104dac:	2b00      	cmp	r3, #0
 8104dae:	d102      	bne.n	8104db6 <metal_device_open+0x5a>
		return -ENODEV;
 8104db0:	f06f 0312 	mvn.w	r3, #18
 8104db4:	e00c      	b.n	8104dd0 <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
 8104db6:	693b      	ldr	r3, [r7, #16]
 8104db8:	689b      	ldr	r3, [r3, #8]
 8104dba:	6938      	ldr	r0, [r7, #16]
 8104dbc:	687a      	ldr	r2, [r7, #4]
 8104dbe:	68b9      	ldr	r1, [r7, #8]
 8104dc0:	4798      	blx	r3
 8104dc2:	6178      	str	r0, [r7, #20]
	if (error)
 8104dc4:	697b      	ldr	r3, [r7, #20]
 8104dc6:	2b00      	cmp	r3, #0
 8104dc8:	d001      	beq.n	8104dce <metal_device_open+0x72>
		return error;
 8104dca:	697b      	ldr	r3, [r7, #20]
 8104dcc:	e000      	b.n	8104dd0 <metal_device_open+0x74>

	return 0;
 8104dce:	2300      	movs	r3, #0
}
 8104dd0:	4618      	mov	r0, r3
 8104dd2:	3718      	adds	r7, #24
 8104dd4:	46bd      	mov	sp, r7
 8104dd6:	bd80      	pop	{r7, pc}

08104dd8 <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
 8104dd8:	b580      	push	{r7, lr}
 8104dda:	b082      	sub	sp, #8
 8104ddc:	af00      	add	r7, sp, #0
 8104dde:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
 8104de0:	687b      	ldr	r3, [r7, #4]
 8104de2:	681b      	ldr	r3, [r3, #0]
 8104de4:	2b00      	cmp	r3, #0
 8104de6:	d008      	beq.n	8104dfa <metal_register_generic_device+0x22>
 8104de8:	687b      	ldr	r3, [r7, #4]
 8104dea:	681b      	ldr	r3, [r3, #0]
 8104dec:	781b      	ldrb	r3, [r3, #0]
 8104dee:	2b00      	cmp	r3, #0
 8104df0:	d003      	beq.n	8104dfa <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
 8104df2:	687b      	ldr	r3, [r7, #4]
 8104df4:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
 8104df6:	2b02      	cmp	r3, #2
 8104df8:	d902      	bls.n	8104e00 <metal_register_generic_device+0x28>
		return -EINVAL;
 8104dfa:	f06f 0315 	mvn.w	r3, #21
 8104dfe:	e009      	b.n	8104e14 <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
 8104e00:	687b      	ldr	r3, [r7, #4]
 8104e02:	4a06      	ldr	r2, [pc, #24]	; (8104e1c <metal_register_generic_device+0x44>)
 8104e04:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
 8104e06:	687b      	ldr	r3, [r7, #4]
 8104e08:	336c      	adds	r3, #108	; 0x6c
 8104e0a:	4619      	mov	r1, r3
 8104e0c:	4804      	ldr	r0, [pc, #16]	; (8104e20 <metal_register_generic_device+0x48>)
 8104e0e:	f7ff fef0 	bl	8104bf2 <metal_list_add_tail>
			    &device->node);
	return 0;
 8104e12:	2300      	movs	r3, #0
}
 8104e14:	4618      	mov	r0, r3
 8104e16:	3708      	adds	r7, #8
 8104e18:	46bd      	mov	sp, r7
 8104e1a:	bd80      	pop	{r7, pc}
 8104e1c:	10000010 	.word	0x10000010
 8104e20:	10000504 	.word	0x10000504

08104e24 <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
 8104e24:	b580      	push	{r7, lr}
 8104e26:	b086      	sub	sp, #24
 8104e28:	af00      	add	r7, sp, #0
 8104e2a:	60f8      	str	r0, [r7, #12]
 8104e2c:	60b9      	str	r1, [r7, #8]
 8104e2e:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8104e30:	4b12      	ldr	r3, [pc, #72]	; (8104e7c <metal_generic_dev_open+0x58>)
 8104e32:	699b      	ldr	r3, [r3, #24]
 8104e34:	617b      	str	r3, [r7, #20]
 8104e36:	e017      	b.n	8104e68 <metal_generic_dev_open+0x44>
		dev = metal_container_of(node, struct metal_device, node);
 8104e38:	697b      	ldr	r3, [r7, #20]
 8104e3a:	3b6c      	subs	r3, #108	; 0x6c
 8104e3c:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) != 0)
 8104e3e:	693b      	ldr	r3, [r7, #16]
 8104e40:	681b      	ldr	r3, [r3, #0]
 8104e42:	68b9      	ldr	r1, [r7, #8]
 8104e44:	4618      	mov	r0, r3
 8104e46:	f7fb fa4b 	bl	81002e0 <strcmp>
 8104e4a:	4603      	mov	r3, r0
 8104e4c:	2b00      	cmp	r3, #0
 8104e4e:	d003      	beq.n	8104e58 <metal_generic_dev_open+0x34>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8104e50:	697b      	ldr	r3, [r7, #20]
 8104e52:	681b      	ldr	r3, [r3, #0]
 8104e54:	617b      	str	r3, [r7, #20]
 8104e56:	e007      	b.n	8104e68 <metal_generic_dev_open+0x44>
			continue;
		*device = dev;
 8104e58:	687b      	ldr	r3, [r7, #4]
 8104e5a:	693a      	ldr	r2, [r7, #16]
 8104e5c:	601a      	str	r2, [r3, #0]
		return metal_generic_dev_sys_open(dev);
 8104e5e:	6938      	ldr	r0, [r7, #16]
 8104e60:	f000 f88c 	bl	8104f7c <metal_generic_dev_sys_open>
 8104e64:	4603      	mov	r3, r0
 8104e66:	e005      	b.n	8104e74 <metal_generic_dev_open+0x50>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
 8104e68:	697b      	ldr	r3, [r7, #20]
 8104e6a:	4a05      	ldr	r2, [pc, #20]	; (8104e80 <metal_generic_dev_open+0x5c>)
 8104e6c:	4293      	cmp	r3, r2
 8104e6e:	d1e3      	bne.n	8104e38 <metal_generic_dev_open+0x14>
	}

	return -ENODEV;
 8104e70:	f06f 0312 	mvn.w	r3, #18
}
 8104e74:	4618      	mov	r0, r3
 8104e76:	3718      	adds	r7, #24
 8104e78:	46bd      	mov	sp, r7
 8104e7a:	bd80      	pop	{r7, pc}
 8104e7c:	100004ec 	.word	0x100004ec
 8104e80:	10000504 	.word	0x10000504

08104e84 <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
 8104e84:	b580      	push	{r7, lr}
 8104e86:	b086      	sub	sp, #24
 8104e88:	af00      	add	r7, sp, #0
 8104e8a:	60f8      	str	r0, [r7, #12]
 8104e8c:	60b9      	str	r1, [r7, #8]
 8104e8e:	607a      	str	r2, [r7, #4]
 8104e90:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	int i;

	if (sg_out != sg_in)
 8104e92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8104e94:	683b      	ldr	r3, [r7, #0]
 8104e96:	429a      	cmp	r2, r3
 8104e98:	d009      	beq.n	8104eae <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
 8104e9a:	6a3a      	ldr	r2, [r7, #32]
 8104e9c:	4613      	mov	r3, r2
 8104e9e:	005b      	lsls	r3, r3, #1
 8104ea0:	4413      	add	r3, r2
 8104ea2:	009b      	lsls	r3, r3, #2
 8104ea4:	461a      	mov	r2, r3
 8104ea6:	6839      	ldr	r1, [r7, #0]
 8104ea8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8104eaa:	f002 f9fd 	bl	81072a8 <memcpy>
	for (i = 0; i < nents_in; i++) {
 8104eae:	2300      	movs	r3, #0
 8104eb0:	617b      	str	r3, [r7, #20]
 8104eb2:	e02f      	b.n	8104f14 <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
 8104eb4:	687b      	ldr	r3, [r7, #4]
 8104eb6:	2b02      	cmp	r3, #2
 8104eb8:	d114      	bne.n	8104ee4 <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
 8104eba:	697a      	ldr	r2, [r7, #20]
 8104ebc:	4613      	mov	r3, r2
 8104ebe:	005b      	lsls	r3, r3, #1
 8104ec0:	4413      	add	r3, r2
 8104ec2:	009b      	lsls	r3, r3, #2
 8104ec4:	461a      	mov	r2, r3
 8104ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104ec8:	4413      	add	r3, r2
 8104eca:	6818      	ldr	r0, [r3, #0]
 8104ecc:	697a      	ldr	r2, [r7, #20]
 8104ece:	4613      	mov	r3, r2
 8104ed0:	005b      	lsls	r3, r3, #1
 8104ed2:	4413      	add	r3, r2
 8104ed4:	009b      	lsls	r3, r3, #2
 8104ed6:	461a      	mov	r2, r3
 8104ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104eda:	4413      	add	r3, r2
 8104edc:	689b      	ldr	r3, [r3, #8]
 8104ede:	4619      	mov	r1, r3
 8104ee0:	f7ff feae 	bl	8104c40 <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
 8104ee4:	697a      	ldr	r2, [r7, #20]
 8104ee6:	4613      	mov	r3, r2
 8104ee8:	005b      	lsls	r3, r3, #1
 8104eea:	4413      	add	r3, r2
 8104eec:	009b      	lsls	r3, r3, #2
 8104eee:	461a      	mov	r2, r3
 8104ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104ef2:	4413      	add	r3, r2
 8104ef4:	6818      	ldr	r0, [r3, #0]
 8104ef6:	697a      	ldr	r2, [r7, #20]
 8104ef8:	4613      	mov	r3, r2
 8104efa:	005b      	lsls	r3, r3, #1
 8104efc:	4413      	add	r3, r2
 8104efe:	009b      	lsls	r3, r3, #2
 8104f00:	461a      	mov	r2, r3
 8104f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104f04:	4413      	add	r3, r2
 8104f06:	689b      	ldr	r3, [r3, #8]
 8104f08:	4619      	mov	r1, r3
 8104f0a:	f7ff fea6 	bl	8104c5a <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
 8104f0e:	697b      	ldr	r3, [r7, #20]
 8104f10:	3301      	adds	r3, #1
 8104f12:	617b      	str	r3, [r7, #20]
 8104f14:	697a      	ldr	r2, [r7, #20]
 8104f16:	6a3b      	ldr	r3, [r7, #32]
 8104f18:	429a      	cmp	r2, r3
 8104f1a:	dbcb      	blt.n	8104eb4 <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
 8104f1c:	6a3b      	ldr	r3, [r7, #32]
}
 8104f1e:	4618      	mov	r0, r3
 8104f20:	3718      	adds	r7, #24
 8104f22:	46bd      	mov	sp, r7
 8104f24:	bd80      	pop	{r7, pc}

08104f26 <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
 8104f26:	b580      	push	{r7, lr}
 8104f28:	b086      	sub	sp, #24
 8104f2a:	af00      	add	r7, sp, #0
 8104f2c:	60f8      	str	r0, [r7, #12]
 8104f2e:	60b9      	str	r1, [r7, #8]
 8104f30:	607a      	str	r2, [r7, #4]
 8104f32:	603b      	str	r3, [r7, #0]
	(void)bus;
	(void)device;
	(void)dir;
	int i;

	for (i = 0; i < nents; i++) {
 8104f34:	2300      	movs	r3, #0
 8104f36:	617b      	str	r3, [r7, #20]
 8104f38:	e017      	b.n	8104f6a <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
 8104f3a:	697a      	ldr	r2, [r7, #20]
 8104f3c:	4613      	mov	r3, r2
 8104f3e:	005b      	lsls	r3, r3, #1
 8104f40:	4413      	add	r3, r2
 8104f42:	009b      	lsls	r3, r3, #2
 8104f44:	461a      	mov	r2, r3
 8104f46:	683b      	ldr	r3, [r7, #0]
 8104f48:	4413      	add	r3, r2
 8104f4a:	6818      	ldr	r0, [r3, #0]
 8104f4c:	697a      	ldr	r2, [r7, #20]
 8104f4e:	4613      	mov	r3, r2
 8104f50:	005b      	lsls	r3, r3, #1
 8104f52:	4413      	add	r3, r2
 8104f54:	009b      	lsls	r3, r3, #2
 8104f56:	461a      	mov	r2, r3
 8104f58:	683b      	ldr	r3, [r7, #0]
 8104f5a:	4413      	add	r3, r2
 8104f5c:	689b      	ldr	r3, [r3, #8]
 8104f5e:	4619      	mov	r1, r3
 8104f60:	f7ff fe7b 	bl	8104c5a <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
 8104f64:	697b      	ldr	r3, [r7, #20]
 8104f66:	3301      	adds	r3, #1
 8104f68:	617b      	str	r3, [r7, #20]
 8104f6a:	697a      	ldr	r2, [r7, #20]
 8104f6c:	6a3b      	ldr	r3, [r7, #32]
 8104f6e:	429a      	cmp	r2, r3
 8104f70:	dbe3      	blt.n	8104f3a <metal_generic_dev_dma_unmap+0x14>
	}
}
 8104f72:	bf00      	nop
 8104f74:	bf00      	nop
 8104f76:	3718      	adds	r7, #24
 8104f78:	46bd      	mov	sp, r7
 8104f7a:	bd80      	pop	{r7, pc}

08104f7c <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
 8104f7c:	b580      	push	{r7, lr}
 8104f7e:	b084      	sub	sp, #16
 8104f80:	af00      	add	r7, sp, #0
 8104f82:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
 8104f84:	2300      	movs	r3, #0
 8104f86:	60fb      	str	r3, [r7, #12]
 8104f88:	e013      	b.n	8104fb2 <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
 8104f8a:	68fa      	ldr	r2, [r7, #12]
 8104f8c:	4613      	mov	r3, r2
 8104f8e:	005b      	lsls	r3, r3, #1
 8104f90:	4413      	add	r3, r2
 8104f92:	011b      	lsls	r3, r3, #4
 8104f94:	3308      	adds	r3, #8
 8104f96:	687a      	ldr	r2, [r7, #4]
 8104f98:	4413      	add	r3, r2
 8104f9a:	3304      	adds	r3, #4
 8104f9c:	60bb      	str	r3, [r7, #8]
		if (!io->size)
 8104f9e:	68bb      	ldr	r3, [r7, #8]
 8104fa0:	689b      	ldr	r3, [r3, #8]
 8104fa2:	2b00      	cmp	r3, #0
 8104fa4:	d00b      	beq.n	8104fbe <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
 8104fa6:	68b8      	ldr	r0, [r7, #8]
 8104fa8:	f000 f81e 	bl	8104fe8 <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
 8104fac:	68fb      	ldr	r3, [r7, #12]
 8104fae:	3301      	adds	r3, #1
 8104fb0:	60fb      	str	r3, [r7, #12]
 8104fb2:	687b      	ldr	r3, [r7, #4]
 8104fb4:	689b      	ldr	r3, [r3, #8]
 8104fb6:	68fa      	ldr	r2, [r7, #12]
 8104fb8:	429a      	cmp	r2, r3
 8104fba:	d3e6      	bcc.n	8104f8a <metal_generic_dev_sys_open+0xe>
 8104fbc:	e000      	b.n	8104fc0 <metal_generic_dev_sys_open+0x44>
			break;
 8104fbe:	bf00      	nop
	}

	return 0;
 8104fc0:	2300      	movs	r3, #0
}
 8104fc2:	4618      	mov	r0, r3
 8104fc4:	3710      	adds	r7, #16
 8104fc6:	46bd      	mov	sp, r7
 8104fc8:	bd80      	pop	{r7, pc}
	...

08104fcc <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
 8104fcc:	b580      	push	{r7, lr}
 8104fce:	b082      	sub	sp, #8
 8104fd0:	af00      	add	r7, sp, #0
 8104fd2:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
 8104fd4:	4803      	ldr	r0, [pc, #12]	; (8104fe4 <metal_sys_init+0x18>)
 8104fd6:	f7ff fe4d 	bl	8104c74 <metal_bus_register>
	return 0;
 8104fda:	2300      	movs	r3, #0
}
 8104fdc:	4618      	mov	r0, r3
 8104fde:	3708      	adds	r7, #8
 8104fe0:	46bd      	mov	sp, r7
 8104fe2:	bd80      	pop	{r7, pc}
 8104fe4:	10000010 	.word	0x10000010

08104fe8 <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
 8104fe8:	b580      	push	{r7, lr}
 8104fea:	b086      	sub	sp, #24
 8104fec:	af00      	add	r7, sp, #0
 8104fee:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = (size_t *)io->virt;
 8104ff0:	687b      	ldr	r3, [r7, #4]
 8104ff2:	681b      	ldr	r3, [r3, #0]
 8104ff4:	60fb      	str	r3, [r7, #12]
	psize = io->size;
 8104ff6:	687b      	ldr	r3, [r7, #4]
 8104ff8:	689b      	ldr	r3, [r3, #8]
 8104ffa:	613b      	str	r3, [r7, #16]
	if (psize) {
 8104ffc:	693b      	ldr	r3, [r7, #16]
 8104ffe:	2b00      	cmp	r3, #0
 8105000:	d02c      	beq.n	810505c <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
 8105002:	687b      	ldr	r3, [r7, #4]
 8105004:	68db      	ldr	r3, [r3, #12]
 8105006:	693a      	ldr	r2, [r7, #16]
 8105008:	fa22 f303 	lsr.w	r3, r2, r3
 810500c:	2b00      	cmp	r3, #0
 810500e:	d005      	beq.n	810501c <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
 8105010:	687b      	ldr	r3, [r7, #4]
 8105012:	68db      	ldr	r3, [r3, #12]
 8105014:	2201      	movs	r2, #1
 8105016:	fa02 f303 	lsl.w	r3, r2, r3
 810501a:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 810501c:	2300      	movs	r3, #0
 810501e:	617b      	str	r3, [r7, #20]
 8105020:	e013      	b.n	810504a <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
 8105022:	687b      	ldr	r3, [r7, #4]
 8105024:	685a      	ldr	r2, [r3, #4]
 8105026:	697b      	ldr	r3, [r7, #20]
 8105028:	009b      	lsls	r3, r3, #2
 810502a:	4413      	add	r3, r2
 810502c:	6819      	ldr	r1, [r3, #0]
 810502e:	687b      	ldr	r3, [r7, #4]
 8105030:	695b      	ldr	r3, [r3, #20]
 8105032:	693a      	ldr	r2, [r7, #16]
 8105034:	68f8      	ldr	r0, [r7, #12]
 8105036:	f001 fbc1 	bl	81067bc <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
 810503a:	693b      	ldr	r3, [r7, #16]
 810503c:	009b      	lsls	r3, r3, #2
 810503e:	68fa      	ldr	r2, [r7, #12]
 8105040:	4413      	add	r3, r2
 8105042:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
 8105044:	697b      	ldr	r3, [r7, #20]
 8105046:	3301      	adds	r3, #1
 8105048:	617b      	str	r3, [r7, #20]
 810504a:	687b      	ldr	r3, [r7, #4]
 810504c:	689a      	ldr	r2, [r3, #8]
 810504e:	687b      	ldr	r3, [r7, #4]
 8105050:	68db      	ldr	r3, [r3, #12]
 8105052:	fa22 f303 	lsr.w	r3, r2, r3
 8105056:	697a      	ldr	r2, [r7, #20]
 8105058:	429a      	cmp	r2, r3
 810505a:	d9e2      	bls.n	8105022 <metal_sys_io_mem_map+0x3a>
		}
	}
}
 810505c:	bf00      	nop
 810505e:	3718      	adds	r7, #24
 8105060:	46bd      	mov	sp, r7
 8105062:	bd80      	pop	{r7, pc}

08105064 <metal_list_init>:
{
 8105064:	b480      	push	{r7}
 8105066:	b083      	sub	sp, #12
 8105068:	af00      	add	r7, sp, #0
 810506a:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 810506c:	687b      	ldr	r3, [r7, #4]
 810506e:	687a      	ldr	r2, [r7, #4]
 8105070:	605a      	str	r2, [r3, #4]
 8105072:	687b      	ldr	r3, [r7, #4]
 8105074:	685a      	ldr	r2, [r3, #4]
 8105076:	687b      	ldr	r3, [r7, #4]
 8105078:	601a      	str	r2, [r3, #0]
}
 810507a:	bf00      	nop
 810507c:	370c      	adds	r7, #12
 810507e:	46bd      	mov	sp, r7
 8105080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105084:	4770      	bx	lr
	...

08105088 <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
 8105088:	b580      	push	{r7, lr}
 810508a:	b084      	sub	sp, #16
 810508c:	af00      	add	r7, sp, #0
 810508e:	6078      	str	r0, [r7, #4]
	int error = 0;
 8105090:	2300      	movs	r3, #0
 8105092:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
 8105094:	2220      	movs	r2, #32
 8105096:	2100      	movs	r1, #0
 8105098:	4810      	ldr	r0, [pc, #64]	; (81050dc <metal_init+0x54>)
 810509a:	f002 f913 	bl	81072c4 <memset>

	_metal.common.log_handler   = params->log_handler;
 810509e:	687b      	ldr	r3, [r7, #4]
 81050a0:	681b      	ldr	r3, [r3, #0]
 81050a2:	4a0e      	ldr	r2, [pc, #56]	; (81050dc <metal_init+0x54>)
 81050a4:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
 81050a6:	687b      	ldr	r3, [r7, #4]
 81050a8:	791a      	ldrb	r2, [r3, #4]
 81050aa:	4b0c      	ldr	r3, [pc, #48]	; (81050dc <metal_init+0x54>)
 81050ac:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
 81050ae:	480c      	ldr	r0, [pc, #48]	; (81050e0 <metal_init+0x58>)
 81050b0:	f7ff ffd8 	bl	8105064 <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
 81050b4:	480b      	ldr	r0, [pc, #44]	; (81050e4 <metal_init+0x5c>)
 81050b6:	f7ff ffd5 	bl	8105064 <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
 81050ba:	480b      	ldr	r0, [pc, #44]	; (81050e8 <metal_init+0x60>)
 81050bc:	f7ff ffd2 	bl	8105064 <metal_list_init>

	error = metal_sys_init(params);
 81050c0:	6878      	ldr	r0, [r7, #4]
 81050c2:	f7ff ff83 	bl	8104fcc <metal_sys_init>
 81050c6:	60f8      	str	r0, [r7, #12]
	if (error)
 81050c8:	68fb      	ldr	r3, [r7, #12]
 81050ca:	2b00      	cmp	r3, #0
 81050cc:	d001      	beq.n	81050d2 <metal_init+0x4a>
		return error;
 81050ce:	68fb      	ldr	r3, [r7, #12]
 81050d0:	e000      	b.n	81050d4 <metal_init+0x4c>

	return error;
 81050d2:	68fb      	ldr	r3, [r7, #12]
}
 81050d4:	4618      	mov	r0, r3
 81050d6:	3710      	adds	r7, #16
 81050d8:	46bd      	mov	sp, r7
 81050da:	bd80      	pop	{r7, pc}
 81050dc:	100004ec 	.word	0x100004ec
 81050e0:	100004f4 	.word	0x100004f4
 81050e4:	100004fc 	.word	0x100004fc
 81050e8:	10000504 	.word	0x10000504

081050ec <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
 81050ec:	b480      	push	{r7}
 81050ee:	b083      	sub	sp, #12
 81050f0:	af00      	add	r7, sp, #0
 81050f2:	6078      	str	r0, [r7, #4]
 81050f4:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 81050f6:	687b      	ldr	r3, [r7, #4]
 81050f8:	681b      	ldr	r3, [r3, #0]
		? (uint8_t *)io->virt + offset
		: NULL);
 81050fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 81050fe:	d009      	beq.n	8105114 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8105100:	687b      	ldr	r3, [r7, #4]
 8105102:	689b      	ldr	r3, [r3, #8]
 8105104:	683a      	ldr	r2, [r7, #0]
 8105106:	429a      	cmp	r2, r3
 8105108:	d804      	bhi.n	8105114 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 810510a:	687b      	ldr	r3, [r7, #4]
 810510c:	681a      	ldr	r2, [r3, #0]
		: NULL);
 810510e:	683b      	ldr	r3, [r7, #0]
 8105110:	4413      	add	r3, r2
 8105112:	e000      	b.n	8105116 <metal_io_virt+0x2a>
 8105114:	2300      	movs	r3, #0
}
 8105116:	4618      	mov	r0, r3
 8105118:	370c      	adds	r7, #12
 810511a:	46bd      	mov	sp, r7
 810511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105120:	4770      	bx	lr

08105122 <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
 8105122:	b5b0      	push	{r4, r5, r7, lr}
 8105124:	b08a      	sub	sp, #40	; 0x28
 8105126:	af00      	add	r7, sp, #0
 8105128:	60f8      	str	r0, [r7, #12]
 810512a:	60b9      	str	r1, [r7, #8]
 810512c:	607a      	str	r2, [r7, #4]
 810512e:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {NULL, NULL, NULL, NULL, NULL, NULL};
 8105130:	f107 0310 	add.w	r3, r7, #16
 8105134:	2200      	movs	r2, #0
 8105136:	601a      	str	r2, [r3, #0]
 8105138:	605a      	str	r2, [r3, #4]
 810513a:	609a      	str	r2, [r3, #8]
 810513c:	60da      	str	r2, [r3, #12]
 810513e:	611a      	str	r2, [r3, #16]
 8105140:	615a      	str	r2, [r3, #20]

	io->virt = virt;
 8105142:	68fb      	ldr	r3, [r7, #12]
 8105144:	68ba      	ldr	r2, [r7, #8]
 8105146:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
 8105148:	68fb      	ldr	r3, [r7, #12]
 810514a:	687a      	ldr	r2, [r7, #4]
 810514c:	605a      	str	r2, [r3, #4]
	io->size = size;
 810514e:	68fb      	ldr	r3, [r7, #12]
 8105150:	683a      	ldr	r2, [r7, #0]
 8105152:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
 8105154:	68fb      	ldr	r3, [r7, #12]
 8105156:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8105158:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
 810515a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810515c:	2b1f      	cmp	r3, #31
 810515e:	d904      	bls.n	810516a <metal_io_init+0x48>
		/* avoid overflow */
		io->page_mask = -1UL;
 8105160:	68fb      	ldr	r3, [r7, #12]
 8105162:	f04f 32ff 	mov.w	r2, #4294967295
 8105166:	611a      	str	r2, [r3, #16]
 8105168:	e006      	b.n	8105178 <metal_io_init+0x56>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
 810516a:	2201      	movs	r2, #1
 810516c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810516e:	fa02 f303 	lsl.w	r3, r2, r3
 8105172:	1e5a      	subs	r2, r3, #1
 8105174:	68fb      	ldr	r3, [r7, #12]
 8105176:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
 8105178:	68fb      	ldr	r3, [r7, #12]
 810517a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 810517c:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
 810517e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8105180:	2b00      	cmp	r3, #0
 8105182:	d00b      	beq.n	810519c <metal_io_init+0x7a>
 8105184:	68fb      	ldr	r3, [r7, #12]
 8105186:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8105188:	f103 0418 	add.w	r4, r3, #24
 810518c:	4615      	mov	r5, r2
 810518e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8105190:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8105192:	e895 0003 	ldmia.w	r5, {r0, r1}
 8105196:	e884 0003 	stmia.w	r4, {r0, r1}
 810519a:	e00a      	b.n	81051b2 <metal_io_init+0x90>
 810519c:	68fb      	ldr	r3, [r7, #12]
 810519e:	f103 0418 	add.w	r4, r3, #24
 81051a2:	f107 0510 	add.w	r5, r7, #16
 81051a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81051a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81051aa:	e895 0003 	ldmia.w	r5, {r0, r1}
 81051ae:	e884 0003 	stmia.w	r4, {r0, r1}
	metal_sys_io_mem_map(io);
 81051b2:	68f8      	ldr	r0, [r7, #12]
 81051b4:	f7ff ff18 	bl	8104fe8 <metal_sys_io_mem_map>
}
 81051b8:	bf00      	nop
 81051ba:	3728      	adds	r7, #40	; 0x28
 81051bc:	46bd      	mov	sp, r7
 81051be:	bdb0      	pop	{r4, r5, r7, pc}

081051c0 <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
 81051c0:	b590      	push	{r4, r7, lr}
 81051c2:	b08b      	sub	sp, #44	; 0x2c
 81051c4:	af02      	add	r7, sp, #8
 81051c6:	60f8      	str	r0, [r7, #12]
 81051c8:	60b9      	str	r1, [r7, #8]
 81051ca:	607a      	str	r2, [r7, #4]
 81051cc:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 81051ce:	68b9      	ldr	r1, [r7, #8]
 81051d0:	68f8      	ldr	r0, [r7, #12]
 81051d2:	f7ff ff8b 	bl	81050ec <metal_io_virt>
 81051d6:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
 81051d8:	687b      	ldr	r3, [r7, #4]
 81051da:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 81051dc:	68fb      	ldr	r3, [r7, #12]
 81051de:	689b      	ldr	r3, [r3, #8]
 81051e0:	68ba      	ldr	r2, [r7, #8]
 81051e2:	429a      	cmp	r2, r3
 81051e4:	d902      	bls.n	81051ec <metal_io_block_read+0x2c>
		return -ERANGE;
 81051e6:	f06f 0321 	mvn.w	r3, #33	; 0x21
 81051ea:	e05c      	b.n	81052a6 <metal_io_block_read+0xe6>
	if ((offset + len) > io->size)
 81051ec:	683a      	ldr	r2, [r7, #0]
 81051ee:	68bb      	ldr	r3, [r7, #8]
 81051f0:	441a      	add	r2, r3
 81051f2:	68fb      	ldr	r3, [r7, #12]
 81051f4:	689b      	ldr	r3, [r3, #8]
 81051f6:	429a      	cmp	r2, r3
 81051f8:	d904      	bls.n	8105204 <metal_io_block_read+0x44>
		len = io->size - offset;
 81051fa:	68fb      	ldr	r3, [r7, #12]
 81051fc:	689a      	ldr	r2, [r3, #8]
 81051fe:	68bb      	ldr	r3, [r7, #8]
 8105200:	1ad3      	subs	r3, r2, r3
 8105202:	603b      	str	r3, [r7, #0]
	retlen = len;
 8105204:	683b      	ldr	r3, [r7, #0]
 8105206:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
 8105208:	68fb      	ldr	r3, [r7, #12]
 810520a:	6a1b      	ldr	r3, [r3, #32]
 810520c:	2b00      	cmp	r3, #0
 810520e:	d00a      	beq.n	8105226 <metal_io_block_read+0x66>
		retlen = (*io->ops.block_read)(
 8105210:	68fb      	ldr	r3, [r7, #12]
 8105212:	6a1c      	ldr	r4, [r3, #32]
 8105214:	683b      	ldr	r3, [r7, #0]
 8105216:	9300      	str	r3, [sp, #0]
 8105218:	2305      	movs	r3, #5
 810521a:	687a      	ldr	r2, [r7, #4]
 810521c:	68b9      	ldr	r1, [r7, #8]
 810521e:	68f8      	ldr	r0, [r7, #12]
 8105220:	47a0      	blx	r4
 8105222:	6178      	str	r0, [r7, #20]
 8105224:	e03e      	b.n	81052a4 <metal_io_block_read+0xe4>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
 8105226:	f3bf 8f5b 	dmb	ish
		while ( len && (
 810522a:	e00c      	b.n	8105246 <metal_io_block_read+0x86>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 810522c:	69fb      	ldr	r3, [r7, #28]
 810522e:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 8105230:	69bb      	ldr	r3, [r7, #24]
 8105232:	701a      	strb	r2, [r3, #0]
			dest++;
 8105234:	69bb      	ldr	r3, [r7, #24]
 8105236:	3301      	adds	r3, #1
 8105238:	61bb      	str	r3, [r7, #24]
			ptr++;
 810523a:	69fb      	ldr	r3, [r7, #28]
 810523c:	3301      	adds	r3, #1
 810523e:	61fb      	str	r3, [r7, #28]
			len--;
 8105240:	683b      	ldr	r3, [r7, #0]
 8105242:	3b01      	subs	r3, #1
 8105244:	603b      	str	r3, [r7, #0]
		while ( len && (
 8105246:	683b      	ldr	r3, [r7, #0]
 8105248:	2b00      	cmp	r3, #0
 810524a:	d017      	beq.n	810527c <metal_io_block_read+0xbc>
			((uintptr_t)dest % sizeof(int)) ||
 810524c:	69bb      	ldr	r3, [r7, #24]
 810524e:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 8105252:	2b00      	cmp	r3, #0
 8105254:	d1ea      	bne.n	810522c <metal_io_block_read+0x6c>
			((uintptr_t)ptr % sizeof(int)))) {
 8105256:	69fb      	ldr	r3, [r7, #28]
 8105258:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
 810525c:	2b00      	cmp	r3, #0
 810525e:	d1e5      	bne.n	810522c <metal_io_block_read+0x6c>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 8105260:	e00c      	b.n	810527c <metal_io_block_read+0xbc>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
 8105262:	69fb      	ldr	r3, [r7, #28]
 8105264:	681a      	ldr	r2, [r3, #0]
 8105266:	69bb      	ldr	r3, [r7, #24]
 8105268:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 810526a:	69bb      	ldr	r3, [r7, #24]
 810526c:	3304      	adds	r3, #4
 810526e:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
 8105270:	69fb      	ldr	r3, [r7, #28]
 8105272:	3304      	adds	r3, #4
 8105274:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
 8105276:	683b      	ldr	r3, [r7, #0]
 8105278:	3b04      	subs	r3, #4
 810527a:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
 810527c:	683b      	ldr	r3, [r7, #0]
 810527e:	2b03      	cmp	r3, #3
 8105280:	dcef      	bgt.n	8105262 <metal_io_block_read+0xa2>
		for (; len != 0; dest++, ptr++, len--)
 8105282:	e00c      	b.n	810529e <metal_io_block_read+0xde>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
 8105284:	69fb      	ldr	r3, [r7, #28]
 8105286:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
 8105288:	69bb      	ldr	r3, [r7, #24]
 810528a:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
 810528c:	69bb      	ldr	r3, [r7, #24]
 810528e:	3301      	adds	r3, #1
 8105290:	61bb      	str	r3, [r7, #24]
 8105292:	69fb      	ldr	r3, [r7, #28]
 8105294:	3301      	adds	r3, #1
 8105296:	61fb      	str	r3, [r7, #28]
 8105298:	683b      	ldr	r3, [r7, #0]
 810529a:	3b01      	subs	r3, #1
 810529c:	603b      	str	r3, [r7, #0]
 810529e:	683b      	ldr	r3, [r7, #0]
 81052a0:	2b00      	cmp	r3, #0
 81052a2:	d1ef      	bne.n	8105284 <metal_io_block_read+0xc4>
	}
	return retlen;
 81052a4:	697b      	ldr	r3, [r7, #20]
}
 81052a6:	4618      	mov	r0, r3
 81052a8:	3724      	adds	r7, #36	; 0x24
 81052aa:	46bd      	mov	sp, r7
 81052ac:	bd90      	pop	{r4, r7, pc}

081052ae <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
 81052ae:	b590      	push	{r4, r7, lr}
 81052b0:	b08b      	sub	sp, #44	; 0x2c
 81052b2:	af02      	add	r7, sp, #8
 81052b4:	60f8      	str	r0, [r7, #12]
 81052b6:	60b9      	str	r1, [r7, #8]
 81052b8:	607a      	str	r2, [r7, #4]
 81052ba:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
 81052bc:	68b9      	ldr	r1, [r7, #8]
 81052be:	68f8      	ldr	r0, [r7, #12]
 81052c0:	f7ff ff14 	bl	81050ec <metal_io_virt>
 81052c4:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
 81052c6:	687b      	ldr	r3, [r7, #4]
 81052c8:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (offset > io->size)
 81052ca:	68fb      	ldr	r3, [r7, #12]
 81052cc:	689b      	ldr	r3, [r3, #8]
 81052ce:	68ba      	ldr	r2, [r7, #8]
 81052d0:	429a      	cmp	r2, r3
 81052d2:	d902      	bls.n	81052da <metal_io_block_write+0x2c>
		return -ERANGE;
 81052d4:	f06f 0321 	mvn.w	r3, #33	; 0x21
 81052d8:	e05b      	b.n	8105392 <metal_io_block_write+0xe4>
	if ((offset + len) > io->size)
 81052da:	683a      	ldr	r2, [r7, #0]
 81052dc:	68bb      	ldr	r3, [r7, #8]
 81052de:	441a      	add	r2, r3
 81052e0:	68fb      	ldr	r3, [r7, #12]
 81052e2:	689b      	ldr	r3, [r3, #8]
 81052e4:	429a      	cmp	r2, r3
 81052e6:	d904      	bls.n	81052f2 <metal_io_block_write+0x44>
		len = io->size - offset;
 81052e8:	68fb      	ldr	r3, [r7, #12]
 81052ea:	689a      	ldr	r2, [r3, #8]
 81052ec:	68bb      	ldr	r3, [r7, #8]
 81052ee:	1ad3      	subs	r3, r2, r3
 81052f0:	603b      	str	r3, [r7, #0]
	retlen = len;
 81052f2:	683b      	ldr	r3, [r7, #0]
 81052f4:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
 81052f6:	68fb      	ldr	r3, [r7, #12]
 81052f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81052fa:	2b00      	cmp	r3, #0
 81052fc:	d017      	beq.n	810532e <metal_io_block_write+0x80>
		retlen = (*io->ops.block_write)(
 81052fe:	68fb      	ldr	r3, [r7, #12]
 8105300:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8105302:	683b      	ldr	r3, [r7, #0]
 8105304:	9300      	str	r3, [sp, #0]
 8105306:	2305      	movs	r3, #5
 8105308:	687a      	ldr	r2, [r7, #4]
 810530a:	68b9      	ldr	r1, [r7, #8]
 810530c:	68f8      	ldr	r0, [r7, #12]
 810530e:	47a0      	blx	r4
 8105310:	6178      	str	r0, [r7, #20]
 8105312:	e03d      	b.n	8105390 <metal_io_block_write+0xe2>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 8105314:	69bb      	ldr	r3, [r7, #24]
 8105316:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 8105318:	69fb      	ldr	r3, [r7, #28]
 810531a:	701a      	strb	r2, [r3, #0]
			ptr++;
 810531c:	69fb      	ldr	r3, [r7, #28]
 810531e:	3301      	adds	r3, #1
 8105320:	61fb      	str	r3, [r7, #28]
			source++;
 8105322:	69bb      	ldr	r3, [r7, #24]
 8105324:	3301      	adds	r3, #1
 8105326:	61bb      	str	r3, [r7, #24]
			len--;
 8105328:	683b      	ldr	r3, [r7, #0]
 810532a:	3b01      	subs	r3, #1
 810532c:	603b      	str	r3, [r7, #0]
		while ( len && (
 810532e:	683b      	ldr	r3, [r7, #0]
 8105330:	2b00      	cmp	r3, #0
 8105332:	d017      	beq.n	8105364 <metal_io_block_write+0xb6>
			((uintptr_t)ptr % sizeof(int)) ||
 8105334:	69fb      	ldr	r3, [r7, #28]
 8105336:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
 810533a:	2b00      	cmp	r3, #0
 810533c:	d1ea      	bne.n	8105314 <metal_io_block_write+0x66>
			((uintptr_t)source % sizeof(int)))) {
 810533e:	69bb      	ldr	r3, [r7, #24]
 8105340:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
 8105344:	2b00      	cmp	r3, #0
 8105346:	d1e5      	bne.n	8105314 <metal_io_block_write+0x66>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 8105348:	e00c      	b.n	8105364 <metal_io_block_write+0xb6>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
 810534a:	69bb      	ldr	r3, [r7, #24]
 810534c:	681a      	ldr	r2, [r3, #0]
 810534e:	69fb      	ldr	r3, [r7, #28]
 8105350:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 8105352:	69fb      	ldr	r3, [r7, #28]
 8105354:	3304      	adds	r3, #4
 8105356:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
 8105358:	69bb      	ldr	r3, [r7, #24]
 810535a:	3304      	adds	r3, #4
 810535c:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
 810535e:	683b      	ldr	r3, [r7, #0]
 8105360:	3b04      	subs	r3, #4
 8105362:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
 8105364:	683b      	ldr	r3, [r7, #0]
 8105366:	2b03      	cmp	r3, #3
 8105368:	dcef      	bgt.n	810534a <metal_io_block_write+0x9c>
		for (; len != 0; ptr++, source++, len--)
 810536a:	e00c      	b.n	8105386 <metal_io_block_write+0xd8>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
 810536c:	69bb      	ldr	r3, [r7, #24]
 810536e:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
 8105370:	69fb      	ldr	r3, [r7, #28]
 8105372:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
 8105374:	69fb      	ldr	r3, [r7, #28]
 8105376:	3301      	adds	r3, #1
 8105378:	61fb      	str	r3, [r7, #28]
 810537a:	69bb      	ldr	r3, [r7, #24]
 810537c:	3301      	adds	r3, #1
 810537e:	61bb      	str	r3, [r7, #24]
 8105380:	683b      	ldr	r3, [r7, #0]
 8105382:	3b01      	subs	r3, #1
 8105384:	603b      	str	r3, [r7, #0]
 8105386:	683b      	ldr	r3, [r7, #0]
 8105388:	2b00      	cmp	r3, #0
 810538a:	d1ef      	bne.n	810536c <metal_io_block_write+0xbe>
		atomic_thread_fence(memory_order_seq_cst);
 810538c:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
 8105390:	697b      	ldr	r3, [r7, #20]
}
 8105392:	4618      	mov	r0, r3
 8105394:	3724      	adds	r7, #36	; 0x24
 8105396:	46bd      	mov	sp, r7
 8105398:	bd90      	pop	{r4, r7, pc}

0810539a <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
 810539a:	b40e      	push	{r1, r2, r3}
 810539c:	b480      	push	{r7}
 810539e:	b082      	sub	sp, #8
 81053a0:	af00      	add	r7, sp, #0
 81053a2:	4603      	mov	r3, r0
 81053a4:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
 81053a6:	bf00      	nop
 81053a8:	3708      	adds	r7, #8
 81053aa:	46bd      	mov	sp, r7
 81053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81053b0:	b003      	add	sp, #12
 81053b2:	4770      	bx	lr

081053b4 <metal_io_virt>:
{
 81053b4:	b480      	push	{r7}
 81053b6:	b083      	sub	sp, #12
 81053b8:	af00      	add	r7, sp, #0
 81053ba:	6078      	str	r0, [r7, #4]
 81053bc:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 81053be:	687b      	ldr	r3, [r7, #4]
 81053c0:	681b      	ldr	r3, [r3, #0]
		: NULL);
 81053c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81053c6:	d009      	beq.n	81053dc <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 81053c8:	687b      	ldr	r3, [r7, #4]
 81053ca:	689b      	ldr	r3, [r3, #8]
 81053cc:	683a      	ldr	r2, [r7, #0]
 81053ce:	429a      	cmp	r2, r3
 81053d0:	d804      	bhi.n	81053dc <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 81053d2:	687b      	ldr	r3, [r7, #4]
 81053d4:	681a      	ldr	r2, [r3, #0]
		: NULL);
 81053d6:	683b      	ldr	r3, [r7, #0]
 81053d8:	4413      	add	r3, r2
 81053da:	e000      	b.n	81053de <metal_io_virt+0x2a>
 81053dc:	2300      	movs	r3, #0
}
 81053de:	4618      	mov	r0, r3
 81053e0:	370c      	adds	r7, #12
 81053e2:	46bd      	mov	sp, r7
 81053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81053e8:	4770      	bx	lr

081053ea <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
 81053ea:	b480      	push	{r7}
 81053ec:	b085      	sub	sp, #20
 81053ee:	af00      	add	r7, sp, #0
 81053f0:	6078      	str	r0, [r7, #4]
 81053f2:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 81053f4:	687b      	ldr	r3, [r7, #4]
 81053f6:	681b      	ldr	r3, [r3, #0]
 81053f8:	683a      	ldr	r2, [r7, #0]
 81053fa:	1ad3      	subs	r3, r2, r3
 81053fc:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 81053fe:	687b      	ldr	r3, [r7, #4]
 8105400:	689b      	ldr	r3, [r3, #8]
 8105402:	68fa      	ldr	r2, [r7, #12]
 8105404:	429a      	cmp	r2, r3
 8105406:	d201      	bcs.n	810540c <metal_io_virt_to_offset+0x22>
 8105408:	68fb      	ldr	r3, [r7, #12]
 810540a:	e001      	b.n	8105410 <metal_io_virt_to_offset+0x26>
 810540c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8105410:	4618      	mov	r0, r3
 8105412:	3714      	adds	r7, #20
 8105414:	46bd      	mov	sp, r7
 8105416:	f85d 7b04 	ldr.w	r7, [sp], #4
 810541a:	4770      	bx	lr

0810541c <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
 810541c:	b590      	push	{r4, r7, lr}
 810541e:	b08d      	sub	sp, #52	; 0x34
 8105420:	af00      	add	r7, sp, #0
 8105422:	60f8      	str	r0, [r7, #12]
 8105424:	60b9      	str	r1, [r7, #8]
 8105426:	603b      	str	r3, [r7, #0]
 8105428:	4613      	mov	r3, r2
 810542a:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
 810542c:	68b9      	ldr	r1, [r7, #8]
 810542e:	68f8      	ldr	r0, [r7, #12]
 8105430:	f7ff ffc0 	bl	81053b4 <metal_io_virt>
 8105434:	62f8      	str	r0, [r7, #44]	; 0x2c

	if (io->ops.read)
 8105436:	68fb      	ldr	r3, [r7, #12]
 8105438:	699b      	ldr	r3, [r3, #24]
 810543a:	2b00      	cmp	r3, #0
 810543c:	d009      	beq.n	8105452 <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
 810543e:	68fb      	ldr	r3, [r7, #12]
 8105440:	699c      	ldr	r4, [r3, #24]
 8105442:	79fa      	ldrb	r2, [r7, #7]
 8105444:	683b      	ldr	r3, [r7, #0]
 8105446:	68b9      	ldr	r1, [r7, #8]
 8105448:	68f8      	ldr	r0, [r7, #12]
 810544a:	47a0      	blx	r4
 810544c:	4602      	mov	r2, r0
 810544e:	460b      	mov	r3, r1
 8105450:	e057      	b.n	8105502 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uchar) == width)
 8105452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105454:	2b00      	cmp	r3, #0
 8105456:	d011      	beq.n	810547c <metal_io_read+0x60>
 8105458:	683b      	ldr	r3, [r7, #0]
 810545a:	2b01      	cmp	r3, #1
 810545c:	d10e      	bne.n	810547c <metal_io_read+0x60>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
 810545e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105460:	62bb      	str	r3, [r7, #40]	; 0x28
 8105462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105464:	f3bf 8f5b 	dmb	ish
 8105468:	781b      	ldrb	r3, [r3, #0]
 810546a:	f3bf 8f5b 	dmb	ish
 810546e:	b2db      	uxtb	r3, r3
 8105470:	76fb      	strb	r3, [r7, #27]
 8105472:	7efb      	ldrb	r3, [r7, #27]
 8105474:	b2da      	uxtb	r2, r3
 8105476:	f04f 0300 	mov.w	r3, #0
 810547a:	e042      	b.n	8105502 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ushort) == width)
 810547c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810547e:	2b00      	cmp	r3, #0
 8105480:	d011      	beq.n	81054a6 <metal_io_read+0x8a>
 8105482:	683b      	ldr	r3, [r7, #0]
 8105484:	2b02      	cmp	r3, #2
 8105486:	d10e      	bne.n	81054a6 <metal_io_read+0x8a>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
 8105488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810548a:	627b      	str	r3, [r7, #36]	; 0x24
 810548c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810548e:	f3bf 8f5b 	dmb	ish
 8105492:	881b      	ldrh	r3, [r3, #0]
 8105494:	f3bf 8f5b 	dmb	ish
 8105498:	b29b      	uxth	r3, r3
 810549a:	833b      	strh	r3, [r7, #24]
 810549c:	8b3b      	ldrh	r3, [r7, #24]
 810549e:	b29a      	uxth	r2, r3
 81054a0:	f04f 0300 	mov.w	r3, #0
 81054a4:	e02d      	b.n	8105502 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_uint) == width)
 81054a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81054a8:	2b00      	cmp	r3, #0
 81054aa:	d010      	beq.n	81054ce <metal_io_read+0xb2>
 81054ac:	683b      	ldr	r3, [r7, #0]
 81054ae:	2b04      	cmp	r3, #4
 81054b0:	d10d      	bne.n	81054ce <metal_io_read+0xb2>
		return atomic_load_explicit((atomic_uint *)ptr, order);
 81054b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81054b4:	623b      	str	r3, [r7, #32]
 81054b6:	6a3b      	ldr	r3, [r7, #32]
 81054b8:	f3bf 8f5b 	dmb	ish
 81054bc:	681b      	ldr	r3, [r3, #0]
 81054be:	f3bf 8f5b 	dmb	ish
 81054c2:	617b      	str	r3, [r7, #20]
 81054c4:	697b      	ldr	r3, [r7, #20]
 81054c6:	461a      	mov	r2, r3
 81054c8:	f04f 0300 	mov.w	r3, #0
 81054cc:	e019      	b.n	8105502 <metal_io_read+0xe6>
	else if (ptr && sizeof(atomic_ulong) == width)
 81054ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81054d0:	2b00      	cmp	r3, #0
 81054d2:	d010      	beq.n	81054f6 <metal_io_read+0xda>
 81054d4:	683b      	ldr	r3, [r7, #0]
 81054d6:	2b04      	cmp	r3, #4
 81054d8:	d10d      	bne.n	81054f6 <metal_io_read+0xda>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
 81054da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81054dc:	61fb      	str	r3, [r7, #28]
 81054de:	69fb      	ldr	r3, [r7, #28]
 81054e0:	f3bf 8f5b 	dmb	ish
 81054e4:	681b      	ldr	r3, [r3, #0]
 81054e6:	f3bf 8f5b 	dmb	ish
 81054ea:	613b      	str	r3, [r7, #16]
 81054ec:	693b      	ldr	r3, [r7, #16]
 81054ee:	461a      	mov	r2, r3
 81054f0:	f04f 0300 	mov.w	r3, #0
 81054f4:	e005      	b.n	8105502 <metal_io_read+0xe6>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
 81054f6:	4b05      	ldr	r3, [pc, #20]	; (810550c <metal_io_read+0xf0>)
 81054f8:	4a05      	ldr	r2, [pc, #20]	; (8105510 <metal_io_read+0xf4>)
 81054fa:	21f0      	movs	r1, #240	; 0xf0
 81054fc:	4805      	ldr	r0, [pc, #20]	; (8105514 <metal_io_read+0xf8>)
 81054fe:	f001 fe69 	bl	81071d4 <__assert_func>
	return 0; /* quiet compiler */
}
 8105502:	4610      	mov	r0, r2
 8105504:	4619      	mov	r1, r3
 8105506:	3734      	adds	r7, #52	; 0x34
 8105508:	46bd      	mov	sp, r7
 810550a:	bd90      	pop	{r4, r7, pc}
 810550c:	0810bb9c 	.word	0x0810bb9c
 8105510:	0810bd10 	.word	0x0810bd10
 8105514:	0810bba0 	.word	0x0810bba0

08105518 <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
 8105518:	b580      	push	{r7, lr}
 810551a:	b082      	sub	sp, #8
 810551c:	af00      	add	r7, sp, #0
 810551e:	6078      	str	r0, [r7, #4]
	return (malloc(size));
 8105520:	6878      	ldr	r0, [r7, #4]
 8105522:	f001 feb1 	bl	8107288 <malloc>
 8105526:	4603      	mov	r3, r0
}
 8105528:	4618      	mov	r0, r3
 810552a:	3708      	adds	r7, #8
 810552c:	46bd      	mov	sp, r7
 810552e:	bd80      	pop	{r7, pc}

08105530 <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
 8105530:	b580      	push	{r7, lr}
 8105532:	b082      	sub	sp, #8
 8105534:	af00      	add	r7, sp, #0
 8105536:	6078      	str	r0, [r7, #4]
	free(ptr);
 8105538:	6878      	ldr	r0, [r7, #4]
 810553a:	f001 fead 	bl	8107298 <free>
}
 810553e:	bf00      	nop
 8105540:	3708      	adds	r7, #8
 8105542:	46bd      	mov	sp, r7
 8105544:	bd80      	pop	{r7, pc}

08105546 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
 8105546:	b580      	push	{r7, lr}
 8105548:	b084      	sub	sp, #16
 810554a:	af00      	add	r7, sp, #0
 810554c:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
 810554e:	687b      	ldr	r3, [r7, #4]
 8105550:	3307      	adds	r3, #7
 8105552:	00db      	lsls	r3, r3, #3
 8105554:	60fb      	str	r3, [r7, #12]
		 num_desc_extra * sizeof(struct vq_desc_extra);

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
 8105556:	68f8      	ldr	r0, [r7, #12]
 8105558:	f7ff ffde 	bl	8105518 <metal_allocate_memory>
 810555c:	60b8      	str	r0, [r7, #8]

	if (vqs) {
 810555e:	68bb      	ldr	r3, [r7, #8]
 8105560:	2b00      	cmp	r3, #0
 8105562:	d004      	beq.n	810556e <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
 8105564:	68fa      	ldr	r2, [r7, #12]
 8105566:	2100      	movs	r1, #0
 8105568:	68b8      	ldr	r0, [r7, #8]
 810556a:	f001 feab 	bl	81072c4 <memset>
	}

	return vqs;
 810556e:	68bb      	ldr	r3, [r7, #8]
}
 8105570:	4618      	mov	r0, r3
 8105572:	3710      	adds	r7, #16
 8105574:	46bd      	mov	sp, r7
 8105576:	bd80      	pop	{r7, pc}

08105578 <rproc_virtio_virtqueue_notify>:
#include <openamp/virtqueue.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
 8105578:	b580      	push	{r7, lr}
 810557a:	b086      	sub	sp, #24
 810557c:	af00      	add	r7, sp, #0
 810557e:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
 8105580:	687b      	ldr	r3, [r7, #4]
 8105582:	891b      	ldrh	r3, [r3, #8]
 8105584:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
 8105586:	687b      	ldr	r3, [r7, #4]
 8105588:	681b      	ldr	r3, [r3, #0]
 810558a:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 810558c:	693b      	ldr	r3, [r7, #16]
 810558e:	3b18      	subs	r3, #24
 8105590:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id <= vdev->vrings_num);
 8105592:	693b      	ldr	r3, [r7, #16]
 8105594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105596:	697a      	ldr	r2, [r7, #20]
 8105598:	429a      	cmp	r2, r3
 810559a:	d905      	bls.n	81055a8 <rproc_virtio_virtqueue_notify+0x30>
 810559c:	4b0d      	ldr	r3, [pc, #52]	; (81055d4 <rproc_virtio_virtqueue_notify+0x5c>)
 810559e:	4a0e      	ldr	r2, [pc, #56]	; (81055d8 <rproc_virtio_virtqueue_notify+0x60>)
 81055a0:	2133      	movs	r1, #51	; 0x33
 81055a2:	480e      	ldr	r0, [pc, #56]	; (81055dc <rproc_virtio_virtqueue_notify+0x64>)
 81055a4:	f001 fe16 	bl	81071d4 <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
 81055a8:	693b      	ldr	r3, [r7, #16]
 81055aa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 81055ac:	697a      	ldr	r2, [r7, #20]
 81055ae:	4613      	mov	r3, r2
 81055b0:	005b      	lsls	r3, r3, #1
 81055b2:	4413      	add	r3, r2
 81055b4:	00db      	lsls	r3, r3, #3
 81055b6:	440b      	add	r3, r1
 81055b8:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
 81055ba:	68fb      	ldr	r3, [r7, #12]
 81055bc:	691b      	ldr	r3, [r3, #16]
 81055be:	68fa      	ldr	r2, [r7, #12]
 81055c0:	6810      	ldr	r0, [r2, #0]
 81055c2:	68ba      	ldr	r2, [r7, #8]
 81055c4:	6912      	ldr	r2, [r2, #16]
 81055c6:	4611      	mov	r1, r2
 81055c8:	4798      	blx	r3
}
 81055ca:	bf00      	nop
 81055cc:	3718      	adds	r7, #24
 81055ce:	46bd      	mov	sp, r7
 81055d0:	bd80      	pop	{r7, pc}
 81055d2:	bf00      	nop
 81055d4:	0810bbe8 	.word	0x0810bbe8
 81055d8:	0810bcf0 	.word	0x0810bcf0
 81055dc:	0810bc04 	.word	0x0810bc04

081055e0 <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
 81055e0:	b580      	push	{r7, lr}
 81055e2:	b086      	sub	sp, #24
 81055e4:	af00      	add	r7, sp, #0
 81055e6:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 81055e8:	687b      	ldr	r3, [r7, #4]
 81055ea:	3b18      	subs	r3, #24
 81055ec:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 81055ee:	697b      	ldr	r3, [r7, #20]
 81055f0:	689b      	ldr	r3, [r3, #8]
 81055f2:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 81055f4:	697b      	ldr	r3, [r7, #20]
 81055f6:	68db      	ldr	r3, [r3, #12]
 81055f8:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
 81055fa:	693b      	ldr	r3, [r7, #16]
 81055fc:	3318      	adds	r3, #24
 81055fe:	4619      	mov	r1, r3
 8105600:	68f8      	ldr	r0, [r7, #12]
 8105602:	f7ff fef2 	bl	81053ea <metal_io_virt_to_offset>
 8105606:	4601      	mov	r1, r0
 8105608:	2301      	movs	r3, #1
 810560a:	2205      	movs	r2, #5
 810560c:	68f8      	ldr	r0, [r7, #12]
 810560e:	f7ff ff05 	bl	810541c <metal_io_read>
 8105612:	4602      	mov	r2, r0
 8105614:	460b      	mov	r3, r1
 8105616:	4613      	mov	r3, r2
 8105618:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
 810561a:	7afb      	ldrb	r3, [r7, #11]
}
 810561c:	4618      	mov	r0, r3
 810561e:	3718      	adds	r7, #24
 8105620:	46bd      	mov	sp, r7
 8105622:	bd80      	pop	{r7, pc}

08105624 <rproc_virtio_get_features>:
	rpvdev->notify(rpvdev->priv, vdev->index);
}
#endif

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
 8105624:	b580      	push	{r7, lr}
 8105626:	b086      	sub	sp, #24
 8105628:	af00      	add	r7, sp, #0
 810562a:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
 810562c:	687b      	ldr	r3, [r7, #4]
 810562e:	3b18      	subs	r3, #24
 8105630:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
 8105632:	697b      	ldr	r3, [r7, #20]
 8105634:	689b      	ldr	r3, [r3, #8]
 8105636:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
 8105638:	697b      	ldr	r3, [r7, #20]
 810563a:	68db      	ldr	r3, [r3, #12]
 810563c:	60fb      	str	r3, [r7, #12]
	/* TODO: shall we get features based on the role ? */
	features = metal_io_read32(io,
 810563e:	693b      	ldr	r3, [r7, #16]
 8105640:	330c      	adds	r3, #12
 8105642:	4619      	mov	r1, r3
 8105644:	68f8      	ldr	r0, [r7, #12]
 8105646:	f7ff fed0 	bl	81053ea <metal_io_virt_to_offset>
 810564a:	4601      	mov	r1, r0
 810564c:	2304      	movs	r3, #4
 810564e:	2205      	movs	r2, #5
 8105650:	68f8      	ldr	r0, [r7, #12]
 8105652:	f7ff fee3 	bl	810541c <metal_io_read>
 8105656:	4602      	mov	r2, r0
 8105658:	460b      	mov	r3, r1
 810565a:	4613      	mov	r3, r2
 810565c:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
 810565e:	68bb      	ldr	r3, [r7, #8]
}
 8105660:	4618      	mov	r0, r3
 8105662:	3718      	adds	r7, #24
 8105664:	46bd      	mov	sp, r7
 8105666:	bd80      	pop	{r7, pc}

08105668 <rproc_virtio_negotiate_features>:
}
#endif

static uint32_t rproc_virtio_negotiate_features(struct virtio_device *vdev,
						uint32_t features)
{
 8105668:	b480      	push	{r7}
 810566a:	b083      	sub	sp, #12
 810566c:	af00      	add	r7, sp, #0
 810566e:	6078      	str	r0, [r7, #4]
 8105670:	6039      	str	r1, [r7, #0]
	(void)vdev;
	(void)features;

	return 0;
 8105672:	2300      	movs	r3, #0
}
 8105674:	4618      	mov	r0, r3
 8105676:	370c      	adds	r7, #12
 8105678:	46bd      	mov	sp, r7
 810567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810567e:	4770      	bx	lr

08105680 <rproc_virtio_read_config>:

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
 8105680:	b480      	push	{r7}
 8105682:	b085      	sub	sp, #20
 8105684:	af00      	add	r7, sp, #0
 8105686:	60f8      	str	r0, [r7, #12]
 8105688:	60b9      	str	r1, [r7, #8]
 810568a:	607a      	str	r2, [r7, #4]
 810568c:	603b      	str	r3, [r7, #0]
	(void)vdev;
	(void)offset;
	(void)dst;
	(void)length;
}
 810568e:	bf00      	nop
 8105690:	3714      	adds	r7, #20
 8105692:	46bd      	mov	sp, r7
 8105694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105698:	4770      	bx	lr
	...

0810569c <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
 810569c:	b580      	push	{r7, lr}
 810569e:	b08e      	sub	sp, #56	; 0x38
 81056a0:	af00      	add	r7, sp, #0
 81056a2:	60f8      	str	r0, [r7, #12]
 81056a4:	60b9      	str	r1, [r7, #8]
 81056a6:	607a      	str	r2, [r7, #4]
 81056a8:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
 81056aa:	687b      	ldr	r3, [r7, #4]
 81056ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
 81056ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81056b0:	7e5b      	ldrb	r3, [r3, #25]
 81056b2:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
 81056b4:	2050      	movs	r0, #80	; 0x50
 81056b6:	f7ff ff2f 	bl	8105518 <metal_allocate_memory>
 81056ba:	6278      	str	r0, [r7, #36]	; 0x24
	if (!rpvdev)
 81056bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81056be:	2b00      	cmp	r3, #0
 81056c0:	d101      	bne.n	81056c6 <rproc_virtio_create_vdev+0x2a>
		return NULL;
 81056c2:	2300      	movs	r3, #0
 81056c4:	e092      	b.n	81057ec <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
 81056c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 81056c8:	4613      	mov	r3, r2
 81056ca:	005b      	lsls	r3, r3, #1
 81056cc:	4413      	add	r3, r2
 81056ce:	00db      	lsls	r3, r3, #3
 81056d0:	4618      	mov	r0, r3
 81056d2:	f7ff ff21 	bl	8105518 <metal_allocate_memory>
 81056d6:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
 81056d8:	6a3b      	ldr	r3, [r7, #32]
 81056da:	2b00      	cmp	r3, #0
 81056dc:	f000 8081 	beq.w	81057e2 <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
 81056e0:	2250      	movs	r2, #80	; 0x50
 81056e2:	2100      	movs	r1, #0
 81056e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81056e6:	f001 fded 	bl	81072c4 <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
 81056ea:	2218      	movs	r2, #24
 81056ec:	2100      	movs	r1, #0
 81056ee:	6a38      	ldr	r0, [r7, #32]
 81056f0:	f001 fde8 	bl	81072c4 <memset>
	vdev = &rpvdev->vdev;
 81056f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81056f6:	3318      	adds	r3, #24
 81056f8:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
 81056fa:	2300      	movs	r3, #0
 81056fc:	637b      	str	r3, [r7, #52]	; 0x34
 81056fe:	e025      	b.n	810574c <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
 8105700:	2300      	movs	r3, #0
 8105702:	633b      	str	r3, [r7, #48]	; 0x30

		vring_rsc = &vdev_rsc->vring[i];
 8105704:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8105706:	4613      	mov	r3, r2
 8105708:	009b      	lsls	r3, r3, #2
 810570a:	4413      	add	r3, r2
 810570c:	009b      	lsls	r3, r3, #2
 810570e:	3318      	adds	r3, #24
 8105710:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8105712:	4413      	add	r3, r2
 8105714:	3304      	adds	r3, #4
 8105716:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
 8105718:	68fb      	ldr	r3, [r7, #12]
 810571a:	2b00      	cmp	r3, #0
 810571c:	d102      	bne.n	8105724 <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
 810571e:	69bb      	ldr	r3, [r7, #24]
 8105720:	689b      	ldr	r3, [r3, #8]
 8105722:	633b      	str	r3, [r7, #48]	; 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
 8105724:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8105726:	f7ff ff0e 	bl	8105546 <virtqueue_allocate>
 810572a:	6178      	str	r0, [r7, #20]
		if (!vq)
 810572c:	697b      	ldr	r3, [r7, #20]
 810572e:	2b00      	cmp	r3, #0
 8105730:	d031      	beq.n	8105796 <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
 8105732:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8105734:	4613      	mov	r3, r2
 8105736:	005b      	lsls	r3, r3, #1
 8105738:	4413      	add	r3, r2
 810573a:	00db      	lsls	r3, r3, #3
 810573c:	461a      	mov	r2, r3
 810573e:	6a3b      	ldr	r3, [r7, #32]
 8105740:	4413      	add	r3, r2
 8105742:	697a      	ldr	r2, [r7, #20]
 8105744:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
 8105746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105748:	3301      	adds	r3, #1
 810574a:	637b      	str	r3, [r7, #52]	; 0x34
 810574c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810574e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105750:	429a      	cmp	r2, r3
 8105752:	d3d5      	bcc.n	8105700 <rproc_virtio_create_vdev+0x64>
	}

	/* FIXME commended as seems not nedded, already stored in vdev */
	//rpvdev->notifyid = notifyid;
	rpvdev->notify = notify;
 8105754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105756:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8105758:	611a      	str	r2, [r3, #16]
	rpvdev->priv = priv;
 810575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810575c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 810575e:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
 8105760:	69fb      	ldr	r3, [r7, #28]
 8105762:	6a3a      	ldr	r2, [r7, #32]
 8105764:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
 8105766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105768:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810576a:	609a      	str	r2, [r3, #8]
	rpvdev->vdev_rsc_io = rsc_io;
 810576c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810576e:	683a      	ldr	r2, [r7, #0]
 8105770:	60da      	str	r2, [r3, #12]

	vdev->index = notifyid;
 8105772:	69fb      	ldr	r3, [r7, #28]
 8105774:	68ba      	ldr	r2, [r7, #8]
 8105776:	601a      	str	r2, [r3, #0]
	vdev->role = role;
 8105778:	69fb      	ldr	r3, [r7, #28]
 810577a:	68fa      	ldr	r2, [r7, #12]
 810577c:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
 810577e:	69fb      	ldr	r3, [r7, #28]
 8105780:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8105782:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
 8105784:	69fb      	ldr	r3, [r7, #28]
 8105786:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8105788:	629a      	str	r2, [r3, #40]	; 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
 810578a:	69fb      	ldr	r3, [r7, #28]
 810578c:	4a19      	ldr	r2, [pc, #100]	; (81057f4 <rproc_virtio_create_vdev+0x158>)
 810578e:	621a      	str	r2, [r3, #32]
	/* TODO: Shall we set features here ? */

	return &rpvdev->vdev;
 8105790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105792:	3318      	adds	r3, #24
 8105794:	e02a      	b.n	81057ec <rproc_virtio_create_vdev+0x150>
			goto err1;
 8105796:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
 8105798:	2300      	movs	r3, #0
 810579a:	637b      	str	r3, [r7, #52]	; 0x34
 810579c:	e019      	b.n	81057d2 <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
 810579e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81057a0:	4613      	mov	r3, r2
 81057a2:	005b      	lsls	r3, r3, #1
 81057a4:	4413      	add	r3, r2
 81057a6:	00db      	lsls	r3, r3, #3
 81057a8:	461a      	mov	r2, r3
 81057aa:	6a3b      	ldr	r3, [r7, #32]
 81057ac:	4413      	add	r3, r2
 81057ae:	681b      	ldr	r3, [r3, #0]
 81057b0:	2b00      	cmp	r3, #0
 81057b2:	d00b      	beq.n	81057cc <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
 81057b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81057b6:	4613      	mov	r3, r2
 81057b8:	005b      	lsls	r3, r3, #1
 81057ba:	4413      	add	r3, r2
 81057bc:	00db      	lsls	r3, r3, #3
 81057be:	461a      	mov	r2, r3
 81057c0:	6a3b      	ldr	r3, [r7, #32]
 81057c2:	4413      	add	r3, r2
 81057c4:	681b      	ldr	r3, [r3, #0]
 81057c6:	4618      	mov	r0, r3
 81057c8:	f7ff feb2 	bl	8105530 <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
 81057cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81057ce:	3301      	adds	r3, #1
 81057d0:	637b      	str	r3, [r7, #52]	; 0x34
 81057d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81057d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81057d6:	429a      	cmp	r2, r3
 81057d8:	d3e1      	bcc.n	810579e <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
 81057da:	6a38      	ldr	r0, [r7, #32]
 81057dc:	f7ff fea8 	bl	8105530 <metal_free_memory>
 81057e0:	e000      	b.n	81057e4 <rproc_virtio_create_vdev+0x148>
		goto err0;
 81057e2:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
 81057e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 81057e6:	f7ff fea3 	bl	8105530 <metal_free_memory>
	return NULL;
 81057ea:	2300      	movs	r3, #0
}
 81057ec:	4618      	mov	r0, r3
 81057ee:	3738      	adds	r7, #56	; 0x38
 81057f0:	46bd      	mov	sp, r7
 81057f2:	bd80      	pop	{r7, pc}
 81057f4:	0810bccc 	.word	0x0810bccc

081057f8 <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
 81057f8:	b480      	push	{r7}
 81057fa:	b087      	sub	sp, #28
 81057fc:	af00      	add	r7, sp, #0
 81057fe:	60f8      	str	r0, [r7, #12]
 8105800:	60b9      	str	r1, [r7, #8]
 8105802:	607a      	str	r2, [r7, #4]
 8105804:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
 8105806:	68fb      	ldr	r3, [r7, #12]
 8105808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810580a:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
 810580c:	68ba      	ldr	r2, [r7, #8]
 810580e:	697b      	ldr	r3, [r7, #20]
 8105810:	429a      	cmp	r2, r3
 8105812:	d302      	bcc.n	810581a <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
 8105814:	f06f 0301 	mvn.w	r3, #1
 8105818:	e019      	b.n	810584e <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
 810581a:	68fb      	ldr	r3, [r7, #12]
 810581c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 810581e:	68ba      	ldr	r2, [r7, #8]
 8105820:	4613      	mov	r3, r2
 8105822:	005b      	lsls	r3, r3, #1
 8105824:	4413      	add	r3, r2
 8105826:	00db      	lsls	r3, r3, #3
 8105828:	440b      	add	r3, r1
 810582a:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
 810582c:	693b      	ldr	r3, [r7, #16]
 810582e:	6a3a      	ldr	r2, [r7, #32]
 8105830:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
 8105832:	693b      	ldr	r3, [r7, #16]
 8105834:	687a      	ldr	r2, [r7, #4]
 8105836:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
 8105838:	693b      	ldr	r3, [r7, #16]
 810583a:	683a      	ldr	r2, [r7, #0]
 810583c:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
 810583e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105840:	b29a      	uxth	r2, r3
 8105842:	693b      	ldr	r3, [r7, #16]
 8105844:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
 8105846:	693b      	ldr	r3, [r7, #16]
 8105848:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810584a:	609a      	str	r2, [r3, #8]

	return 0;
 810584c:	2300      	movs	r3, #0
}
 810584e:	4618      	mov	r0, r3
 8105850:	371c      	adds	r7, #28
 8105852:	46bd      	mov	sp, r7
 8105854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105858:	4770      	bx	lr

0810585a <rproc_virtio_notified>:

int rproc_virtio_notified(struct virtio_device *vdev, uint32_t notifyid)
{
 810585a:	b580      	push	{r7, lr}
 810585c:	b086      	sub	sp, #24
 810585e:	af00      	add	r7, sp, #0
 8105860:	6078      	str	r0, [r7, #4]
 8105862:	6039      	str	r1, [r7, #0]
	unsigned int num_vrings, i;
	struct virtio_vring_info *vring_info;
	struct virtqueue *vq;

	if (!vdev)
 8105864:	687b      	ldr	r3, [r7, #4]
 8105866:	2b00      	cmp	r3, #0
 8105868:	d102      	bne.n	8105870 <rproc_virtio_notified+0x16>
		return -EINVAL;
 810586a:	f06f 0315 	mvn.w	r3, #21
 810586e:	e02c      	b.n	81058ca <rproc_virtio_notified+0x70>
	/* We do nothing for vdev notification in this implementation */
	if (vdev->index == notifyid)
 8105870:	687b      	ldr	r3, [r7, #4]
 8105872:	681b      	ldr	r3, [r3, #0]
 8105874:	683a      	ldr	r2, [r7, #0]
 8105876:	429a      	cmp	r2, r3
 8105878:	d101      	bne.n	810587e <rproc_virtio_notified+0x24>
		return 0;
 810587a:	2300      	movs	r3, #0
 810587c:	e025      	b.n	81058ca <rproc_virtio_notified+0x70>
	num_vrings = vdev->vrings_num;
 810587e:	687b      	ldr	r3, [r7, #4]
 8105880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105882:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_vrings; i++) {
 8105884:	2300      	movs	r3, #0
 8105886:	617b      	str	r3, [r7, #20]
 8105888:	e01a      	b.n	81058c0 <rproc_virtio_notified+0x66>
		vring_info = &vdev->vrings_info[i];
 810588a:	687b      	ldr	r3, [r7, #4]
 810588c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 810588e:	697a      	ldr	r2, [r7, #20]
 8105890:	4613      	mov	r3, r2
 8105892:	005b      	lsls	r3, r3, #1
 8105894:	4413      	add	r3, r2
 8105896:	00db      	lsls	r3, r3, #3
 8105898:	440b      	add	r3, r1
 810589a:	60fb      	str	r3, [r7, #12]
		if (vring_info->notifyid == notifyid ||
 810589c:	68fb      	ldr	r3, [r7, #12]
 810589e:	691b      	ldr	r3, [r3, #16]
 81058a0:	683a      	ldr	r2, [r7, #0]
 81058a2:	429a      	cmp	r2, r3
 81058a4:	d003      	beq.n	81058ae <rproc_virtio_notified+0x54>
 81058a6:	683b      	ldr	r3, [r7, #0]
 81058a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81058ac:	d105      	bne.n	81058ba <rproc_virtio_notified+0x60>
		    notifyid == RSC_NOTIFY_ID_ANY) {
			vq = vring_info->vq;
 81058ae:	68fb      	ldr	r3, [r7, #12]
 81058b0:	681b      	ldr	r3, [r3, #0]
 81058b2:	60bb      	str	r3, [r7, #8]
			virtqueue_notification(vq);
 81058b4:	68b8      	ldr	r0, [r7, #8]
 81058b6:	f001 fa19 	bl	8106cec <virtqueue_notification>
	for (i = 0; i < num_vrings; i++) {
 81058ba:	697b      	ldr	r3, [r7, #20]
 81058bc:	3301      	adds	r3, #1
 81058be:	617b      	str	r3, [r7, #20]
 81058c0:	697a      	ldr	r2, [r7, #20]
 81058c2:	693b      	ldr	r3, [r7, #16]
 81058c4:	429a      	cmp	r2, r3
 81058c6:	d3e0      	bcc.n	810588a <rproc_virtio_notified+0x30>
		}
	}
	return 0;
 81058c8:	2300      	movs	r3, #0
}
 81058ca:	4618      	mov	r0, r3
 81058cc:	3718      	adds	r7, #24
 81058ce:	46bd      	mov	sp, r7
 81058d0:	bd80      	pop	{r7, pc}

081058d2 <rproc_virtio_wait_remote_ready>:

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
 81058d2:	b580      	push	{r7, lr}
 81058d4:	b084      	sub	sp, #16
 81058d6:	af00      	add	r7, sp, #0
 81058d8:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
 81058da:	687b      	ldr	r3, [r7, #4]
 81058dc:	699b      	ldr	r3, [r3, #24]
 81058de:	2b00      	cmp	r3, #0
 81058e0:	d00a      	beq.n	81058f8 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
 81058e2:	6878      	ldr	r0, [r7, #4]
 81058e4:	f7ff fe7c 	bl	81055e0 <rproc_virtio_get_status>
 81058e8:	4603      	mov	r3, r0
 81058ea:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
 81058ec:	7bfb      	ldrb	r3, [r7, #15]
 81058ee:	f003 0304 	and.w	r3, r3, #4
 81058f2:	2b00      	cmp	r3, #0
 81058f4:	d102      	bne.n	81058fc <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
 81058f6:	e7f4      	b.n	81058e2 <rproc_virtio_wait_remote_ready+0x10>
		return;
 81058f8:	bf00      	nop
 81058fa:	e000      	b.n	81058fe <rproc_virtio_wait_remote_ready+0x2c>
			return;
 81058fc:	bf00      	nop
	}
}
 81058fe:	3710      	adds	r7, #16
 8105900:	46bd      	mov	sp, r7
 8105902:	bd80      	pop	{r7, pc}

08105904 <__metal_mutex_acquire>:
{
	return 1 - atomic_flag_test_and_set(&mutex->w);
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
 8105904:	b480      	push	{r7}
 8105906:	b083      	sub	sp, #12
 8105908:	af00      	add	r7, sp, #0
 810590a:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 810590c:	bf00      	nop
 810590e:	687b      	ldr	r3, [r7, #4]
 8105910:	2201      	movs	r2, #1
 8105912:	4611      	mov	r1, r2
 8105914:	f3bf 8f5b 	dmb	ish
 8105918:	e8d3 2f4f 	ldrexb	r2, [r3]
 810591c:	e8c3 1f40 	strexb	r0, r1, [r3]
 8105920:	2800      	cmp	r0, #0
 8105922:	d1f9      	bne.n	8105918 <__metal_mutex_acquire+0x14>
 8105924:	f3bf 8f5b 	dmb	ish
 8105928:	b2d3      	uxtb	r3, r2
 810592a:	2b00      	cmp	r3, #0
 810592c:	d1ef      	bne.n	810590e <__metal_mutex_acquire+0xa>
		;
	}
}
 810592e:	bf00      	nop
 8105930:	bf00      	nop
 8105932:	370c      	adds	r7, #12
 8105934:	46bd      	mov	sp, r7
 8105936:	f85d 7b04 	ldr.w	r7, [sp], #4
 810593a:	4770      	bx	lr

0810593c <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
 810593c:	b480      	push	{r7}
 810593e:	b083      	sub	sp, #12
 8105940:	af00      	add	r7, sp, #0
 8105942:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 8105944:	687b      	ldr	r3, [r7, #4]
 8105946:	f3bf 8f5b 	dmb	ish
 810594a:	2200      	movs	r2, #0
 810594c:	701a      	strb	r2, [r3, #0]
 810594e:	f3bf 8f5b 	dmb	ish
}
 8105952:	bf00      	nop
 8105954:	370c      	adds	r7, #12
 8105956:	46bd      	mov	sp, r7
 8105958:	f85d 7b04 	ldr.w	r7, [sp], #4
 810595c:	4770      	bx	lr

0810595e <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
 810595e:	b580      	push	{r7, lr}
 8105960:	b082      	sub	sp, #8
 8105962:	af00      	add	r7, sp, #0
 8105964:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 8105966:	6878      	ldr	r0, [r7, #4]
 8105968:	f7ff ffcc 	bl	8105904 <__metal_mutex_acquire>
}
 810596c:	bf00      	nop
 810596e:	3708      	adds	r7, #8
 8105970:	46bd      	mov	sp, r7
 8105972:	bd80      	pop	{r7, pc}

08105974 <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
 8105974:	b580      	push	{r7, lr}
 8105976:	b082      	sub	sp, #8
 8105978:	af00      	add	r7, sp, #0
 810597a:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 810597c:	6878      	ldr	r0, [r7, #4]
 810597e:	f7ff ffdd 	bl	810593c <__metal_mutex_release>
}
 8105982:	bf00      	nop
 8105984:	3708      	adds	r7, #8
 8105986:	46bd      	mov	sp, r7
 8105988:	bd80      	pop	{r7, pc}

0810598a <metal_list_add_before>:
{
 810598a:	b480      	push	{r7}
 810598c:	b083      	sub	sp, #12
 810598e:	af00      	add	r7, sp, #0
 8105990:	6078      	str	r0, [r7, #4]
 8105992:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
 8105994:	687b      	ldr	r3, [r7, #4]
 8105996:	685a      	ldr	r2, [r3, #4]
 8105998:	683b      	ldr	r3, [r7, #0]
 810599a:	605a      	str	r2, [r3, #4]
	new_node->next = node;
 810599c:	683b      	ldr	r3, [r7, #0]
 810599e:	687a      	ldr	r2, [r7, #4]
 81059a0:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
 81059a2:	683b      	ldr	r3, [r7, #0]
 81059a4:	681b      	ldr	r3, [r3, #0]
 81059a6:	683a      	ldr	r2, [r7, #0]
 81059a8:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
 81059aa:	683b      	ldr	r3, [r7, #0]
 81059ac:	685b      	ldr	r3, [r3, #4]
 81059ae:	683a      	ldr	r2, [r7, #0]
 81059b0:	601a      	str	r2, [r3, #0]
}
 81059b2:	bf00      	nop
 81059b4:	370c      	adds	r7, #12
 81059b6:	46bd      	mov	sp, r7
 81059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81059bc:	4770      	bx	lr

081059be <metal_list_add_tail>:
{
 81059be:	b580      	push	{r7, lr}
 81059c0:	b082      	sub	sp, #8
 81059c2:	af00      	add	r7, sp, #0
 81059c4:	6078      	str	r0, [r7, #4]
 81059c6:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
 81059c8:	6839      	ldr	r1, [r7, #0]
 81059ca:	6878      	ldr	r0, [r7, #4]
 81059cc:	f7ff ffdd 	bl	810598a <metal_list_add_before>
}
 81059d0:	bf00      	nop
 81059d2:	3708      	adds	r7, #8
 81059d4:	46bd      	mov	sp, r7
 81059d6:	bd80      	pop	{r7, pc}

081059d8 <metal_list_del>:
{
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
 81059d8:	b480      	push	{r7}
 81059da:	b083      	sub	sp, #12
 81059dc:	af00      	add	r7, sp, #0
 81059de:	6078      	str	r0, [r7, #4]
	node->next->prev = node->prev;
 81059e0:	687b      	ldr	r3, [r7, #4]
 81059e2:	681b      	ldr	r3, [r3, #0]
 81059e4:	687a      	ldr	r2, [r7, #4]
 81059e6:	6852      	ldr	r2, [r2, #4]
 81059e8:	605a      	str	r2, [r3, #4]
	node->prev->next = node->next;
 81059ea:	687b      	ldr	r3, [r7, #4]
 81059ec:	685b      	ldr	r3, [r3, #4]
 81059ee:	687a      	ldr	r2, [r7, #4]
 81059f0:	6812      	ldr	r2, [r2, #0]
 81059f2:	601a      	str	r2, [r3, #0]
	node->next = node->prev = node;
 81059f4:	687b      	ldr	r3, [r7, #4]
 81059f6:	687a      	ldr	r2, [r7, #4]
 81059f8:	605a      	str	r2, [r3, #4]
 81059fa:	687b      	ldr	r3, [r7, #4]
 81059fc:	685a      	ldr	r2, [r3, #4]
 81059fe:	687b      	ldr	r3, [r7, #4]
 8105a00:	601a      	str	r2, [r3, #0]
}
 8105a02:	bf00      	nop
 8105a04:	370c      	adds	r7, #12
 8105a06:	46bd      	mov	sp, r7
 8105a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a0c:	4770      	bx	lr

08105a0e <metal_bitmap_set_bit>:
#define metal_bit(bit)		(1UL << (bit))

#define metal_bitmap_longs(x)	metal_div_round_up((x), METAL_BITS_PER_ULONG)

static inline void metal_bitmap_set_bit(unsigned long *bitmap, int bit)
{
 8105a0e:	b480      	push	{r7}
 8105a10:	b083      	sub	sp, #12
 8105a12:	af00      	add	r7, sp, #0
 8105a14:	6078      	str	r0, [r7, #4]
 8105a16:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 8105a18:	683b      	ldr	r3, [r7, #0]
 8105a1a:	095b      	lsrs	r3, r3, #5
 8105a1c:	009a      	lsls	r2, r3, #2
 8105a1e:	6879      	ldr	r1, [r7, #4]
 8105a20:	440a      	add	r2, r1
 8105a22:	6811      	ldr	r1, [r2, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 8105a24:	683a      	ldr	r2, [r7, #0]
 8105a26:	f002 021f 	and.w	r2, r2, #31
 8105a2a:	2001      	movs	r0, #1
 8105a2c:	fa00 f202 	lsl.w	r2, r0, r2
	bitmap[bit / METAL_BITS_PER_ULONG] |=
 8105a30:	009b      	lsls	r3, r3, #2
 8105a32:	6878      	ldr	r0, [r7, #4]
 8105a34:	4403      	add	r3, r0
 8105a36:	430a      	orrs	r2, r1
 8105a38:	601a      	str	r2, [r3, #0]
}
 8105a3a:	bf00      	nop
 8105a3c:	370c      	adds	r7, #12
 8105a3e:	46bd      	mov	sp, r7
 8105a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a44:	4770      	bx	lr

08105a46 <metal_bitmap_is_bit_set>:

static inline int metal_bitmap_is_bit_set(unsigned long *bitmap, int bit)
{
 8105a46:	b480      	push	{r7}
 8105a48:	b083      	sub	sp, #12
 8105a4a:	af00      	add	r7, sp, #0
 8105a4c:	6078      	str	r0, [r7, #4]
 8105a4e:	6039      	str	r1, [r7, #0]
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 8105a50:	683b      	ldr	r3, [r7, #0]
 8105a52:	095b      	lsrs	r3, r3, #5
 8105a54:	009b      	lsls	r3, r3, #2
 8105a56:	687a      	ldr	r2, [r7, #4]
 8105a58:	4413      	add	r3, r2
 8105a5a:	681a      	ldr	r2, [r3, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 8105a5c:	683b      	ldr	r3, [r7, #0]
 8105a5e:	f003 031f 	and.w	r3, r3, #31
 8105a62:	2101      	movs	r1, #1
 8105a64:	fa01 f303 	lsl.w	r3, r1, r3
	return bitmap[bit / METAL_BITS_PER_ULONG] &
 8105a68:	4013      	ands	r3, r2
}
 8105a6a:	4618      	mov	r0, r3
 8105a6c:	370c      	adds	r7, #12
 8105a6e:	46bd      	mov	sp, r7
 8105a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a74:	4770      	bx	lr

08105a76 <metal_bitmap_clear_bit>:

static inline void metal_bitmap_clear_bit(unsigned long *bitmap, int bit)
{
 8105a76:	b480      	push	{r7}
 8105a78:	b083      	sub	sp, #12
 8105a7a:	af00      	add	r7, sp, #0
 8105a7c:	6078      	str	r0, [r7, #4]
 8105a7e:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 8105a80:	683b      	ldr	r3, [r7, #0]
 8105a82:	095b      	lsrs	r3, r3, #5
 8105a84:	009a      	lsls	r2, r3, #2
 8105a86:	6879      	ldr	r1, [r7, #4]
 8105a88:	440a      	add	r2, r1
 8105a8a:	6811      	ldr	r1, [r2, #0]
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
 8105a8c:	683a      	ldr	r2, [r7, #0]
 8105a8e:	f002 021f 	and.w	r2, r2, #31
 8105a92:	2001      	movs	r0, #1
 8105a94:	fa00 f202 	lsl.w	r2, r0, r2
 8105a98:	43d2      	mvns	r2, r2
	bitmap[bit / METAL_BITS_PER_ULONG] &=
 8105a9a:	009b      	lsls	r3, r3, #2
 8105a9c:	6878      	ldr	r0, [r7, #4]
 8105a9e:	4403      	add	r3, r0
 8105aa0:	400a      	ands	r2, r1
 8105aa2:	601a      	str	r2, [r3, #0]
}
 8105aa4:	bf00      	nop
 8105aa6:	370c      	adds	r7, #12
 8105aa8:	46bd      	mov	sp, r7
 8105aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105aae:	4770      	bx	lr

08105ab0 <metal_bitmap_is_bit_clear>:

static inline int metal_bitmap_is_bit_clear(unsigned long *bitmap, int bit)
{
 8105ab0:	b580      	push	{r7, lr}
 8105ab2:	b082      	sub	sp, #8
 8105ab4:	af00      	add	r7, sp, #0
 8105ab6:	6078      	str	r0, [r7, #4]
 8105ab8:	6039      	str	r1, [r7, #0]
	return !metal_bitmap_is_bit_set(bitmap, bit);
 8105aba:	6839      	ldr	r1, [r7, #0]
 8105abc:	6878      	ldr	r0, [r7, #4]
 8105abe:	f7ff ffc2 	bl	8105a46 <metal_bitmap_is_bit_set>
 8105ac2:	4603      	mov	r3, r0
 8105ac4:	2b00      	cmp	r3, #0
 8105ac6:	bf0c      	ite	eq
 8105ac8:	2301      	moveq	r3, #1
 8105aca:	2300      	movne	r3, #0
 8105acc:	b2db      	uxtb	r3, r3
}
 8105ace:	4618      	mov	r0, r3
 8105ad0:	3708      	adds	r7, #8
 8105ad2:	46bd      	mov	sp, r7
 8105ad4:	bd80      	pop	{r7, pc}

08105ad6 <metal_bitmap_next_clear_bit>:
	     (bit) = metal_bitmap_next_set_bit((bitmap), (bit), (max)))

static inline unsigned int
metal_bitmap_next_clear_bit(unsigned long *bitmap, unsigned int start,
			    unsigned int max)
{
 8105ad6:	b580      	push	{r7, lr}
 8105ad8:	b086      	sub	sp, #24
 8105ada:	af00      	add	r7, sp, #0
 8105adc:	60f8      	str	r0, [r7, #12]
 8105ade:	60b9      	str	r1, [r7, #8]
 8105ae0:	607a      	str	r2, [r7, #4]
	unsigned int bit;
	for (bit = start;
 8105ae2:	68bb      	ldr	r3, [r7, #8]
 8105ae4:	617b      	str	r3, [r7, #20]
 8105ae6:	e002      	b.n	8105aee <metal_bitmap_next_clear_bit+0x18>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
	     bit ++)
 8105ae8:	697b      	ldr	r3, [r7, #20]
 8105aea:	3301      	adds	r3, #1
 8105aec:	617b      	str	r3, [r7, #20]
	for (bit = start;
 8105aee:	697a      	ldr	r2, [r7, #20]
 8105af0:	687b      	ldr	r3, [r7, #4]
 8105af2:	429a      	cmp	r2, r3
 8105af4:	d207      	bcs.n	8105b06 <metal_bitmap_next_clear_bit+0x30>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
 8105af6:	697b      	ldr	r3, [r7, #20]
 8105af8:	4619      	mov	r1, r3
 8105afa:	68f8      	ldr	r0, [r7, #12]
 8105afc:	f7ff ffd8 	bl	8105ab0 <metal_bitmap_is_bit_clear>
 8105b00:	4603      	mov	r3, r0
 8105b02:	2b00      	cmp	r3, #0
 8105b04:	d0f0      	beq.n	8105ae8 <metal_bitmap_next_clear_bit+0x12>
		;
	return bit;
 8105b06:	697b      	ldr	r3, [r7, #20]
}
 8105b08:	4618      	mov	r0, r3
 8105b0a:	3718      	adds	r7, #24
 8105b0c:	46bd      	mov	sp, r7
 8105b0e:	bd80      	pop	{r7, pc}

08105b10 <rpmsg_init_ept>:
static inline void rpmsg_init_ept(struct rpmsg_endpoint *ept,
				  const char *name,
				  uint32_t src, uint32_t dest,
				  rpmsg_ept_cb cb,
				  rpmsg_ns_unbind_cb ns_unbind_cb)
{
 8105b10:	b580      	push	{r7, lr}
 8105b12:	b084      	sub	sp, #16
 8105b14:	af00      	add	r7, sp, #0
 8105b16:	60f8      	str	r0, [r7, #12]
 8105b18:	60b9      	str	r1, [r7, #8]
 8105b1a:	607a      	str	r2, [r7, #4]
 8105b1c:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 8105b1e:	68fb      	ldr	r3, [r7, #12]
 8105b20:	2220      	movs	r2, #32
 8105b22:	68b9      	ldr	r1, [r7, #8]
 8105b24:	4618      	mov	r0, r3
 8105b26:	f002 fc9b 	bl	8108460 <strncpy>
	ept->addr = src;
 8105b2a:	68fb      	ldr	r3, [r7, #12]
 8105b2c:	687a      	ldr	r2, [r7, #4]
 8105b2e:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 8105b30:	68fb      	ldr	r3, [r7, #12]
 8105b32:	683a      	ldr	r2, [r7, #0]
 8105b34:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 8105b36:	68fb      	ldr	r3, [r7, #12]
 8105b38:	69ba      	ldr	r2, [r7, #24]
 8105b3a:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 8105b3c:	68fb      	ldr	r3, [r7, #12]
 8105b3e:	69fa      	ldr	r2, [r7, #28]
 8105b40:	631a      	str	r2, [r3, #48]	; 0x30
}
 8105b42:	bf00      	nop
 8105b44:	3710      	adds	r7, #16
 8105b46:	46bd      	mov	sp, r7
 8105b48:	bd80      	pop	{r7, pc}

08105b4a <rpmsg_get_address>:
 * @param size   - size of bitmap
 *
 * return - a unique address
 */
static uint32_t rpmsg_get_address(unsigned long *bitmap, int size)
{
 8105b4a:	b580      	push	{r7, lr}
 8105b4c:	b084      	sub	sp, #16
 8105b4e:	af00      	add	r7, sp, #0
 8105b50:	6078      	str	r0, [r7, #4]
 8105b52:	6039      	str	r1, [r7, #0]
	unsigned int addr = RPMSG_ADDR_ANY;
 8105b54:	f04f 33ff 	mov.w	r3, #4294967295
 8105b58:	60fb      	str	r3, [r7, #12]
	unsigned int nextbit;

	nextbit = metal_bitmap_next_clear_bit(bitmap, 0, size);
 8105b5a:	683b      	ldr	r3, [r7, #0]
 8105b5c:	461a      	mov	r2, r3
 8105b5e:	2100      	movs	r1, #0
 8105b60:	6878      	ldr	r0, [r7, #4]
 8105b62:	f7ff ffb8 	bl	8105ad6 <metal_bitmap_next_clear_bit>
 8105b66:	60b8      	str	r0, [r7, #8]
	if (nextbit < (uint32_t)size) {
 8105b68:	683b      	ldr	r3, [r7, #0]
 8105b6a:	68ba      	ldr	r2, [r7, #8]
 8105b6c:	429a      	cmp	r2, r3
 8105b6e:	d206      	bcs.n	8105b7e <rpmsg_get_address+0x34>
		addr = nextbit;
 8105b70:	68bb      	ldr	r3, [r7, #8]
 8105b72:	60fb      	str	r3, [r7, #12]
		metal_bitmap_set_bit(bitmap, nextbit);
 8105b74:	68bb      	ldr	r3, [r7, #8]
 8105b76:	4619      	mov	r1, r3
 8105b78:	6878      	ldr	r0, [r7, #4]
 8105b7a:	f7ff ff48 	bl	8105a0e <metal_bitmap_set_bit>
	}

	return addr;
 8105b7e:	68fb      	ldr	r3, [r7, #12]
}
 8105b80:	4618      	mov	r0, r3
 8105b82:	3710      	adds	r7, #16
 8105b84:	46bd      	mov	sp, r7
 8105b86:	bd80      	pop	{r7, pc}

08105b88 <rpmsg_release_address>:
 * @param size   - size of bitmap
 * @param addr   - address to free
 */
static void rpmsg_release_address(unsigned long *bitmap, int size,
				  int addr)
{
 8105b88:	b580      	push	{r7, lr}
 8105b8a:	b084      	sub	sp, #16
 8105b8c:	af00      	add	r7, sp, #0
 8105b8e:	60f8      	str	r0, [r7, #12]
 8105b90:	60b9      	str	r1, [r7, #8]
 8105b92:	607a      	str	r2, [r7, #4]
	if (addr < size)
 8105b94:	687a      	ldr	r2, [r7, #4]
 8105b96:	68bb      	ldr	r3, [r7, #8]
 8105b98:	429a      	cmp	r2, r3
 8105b9a:	da03      	bge.n	8105ba4 <rpmsg_release_address+0x1c>
		metal_bitmap_clear_bit(bitmap, addr);
 8105b9c:	6879      	ldr	r1, [r7, #4]
 8105b9e:	68f8      	ldr	r0, [r7, #12]
 8105ba0:	f7ff ff69 	bl	8105a76 <metal_bitmap_clear_bit>
}
 8105ba4:	bf00      	nop
 8105ba6:	3710      	adds	r7, #16
 8105ba8:	46bd      	mov	sp, r7
 8105baa:	bd80      	pop	{r7, pc}

08105bac <rpmsg_is_address_set>:
 * @param addr   - address to free
 *
 * return - TRUE/FALSE
 */
static int rpmsg_is_address_set(unsigned long *bitmap, int size, int addr)
{
 8105bac:	b580      	push	{r7, lr}
 8105bae:	b084      	sub	sp, #16
 8105bb0:	af00      	add	r7, sp, #0
 8105bb2:	60f8      	str	r0, [r7, #12]
 8105bb4:	60b9      	str	r1, [r7, #8]
 8105bb6:	607a      	str	r2, [r7, #4]
	if (addr < size)
 8105bb8:	687a      	ldr	r2, [r7, #4]
 8105bba:	68bb      	ldr	r3, [r7, #8]
 8105bbc:	429a      	cmp	r2, r3
 8105bbe:	da05      	bge.n	8105bcc <rpmsg_is_address_set+0x20>
		return metal_bitmap_is_bit_set(bitmap, addr);
 8105bc0:	6879      	ldr	r1, [r7, #4]
 8105bc2:	68f8      	ldr	r0, [r7, #12]
 8105bc4:	f7ff ff3f 	bl	8105a46 <metal_bitmap_is_bit_set>
 8105bc8:	4603      	mov	r3, r0
 8105bca:	e000      	b.n	8105bce <rpmsg_is_address_set+0x22>
	else
		return RPMSG_ERR_PARAM;
 8105bcc:	4b02      	ldr	r3, [pc, #8]	; (8105bd8 <rpmsg_is_address_set+0x2c>)
}
 8105bce:	4618      	mov	r0, r3
 8105bd0:	3710      	adds	r7, #16
 8105bd2:	46bd      	mov	sp, r7
 8105bd4:	bd80      	pop	{r7, pc}
 8105bd6:	bf00      	nop
 8105bd8:	fffff82d 	.word	0xfffff82d

08105bdc <rpmsg_set_address>:
 * @param addr   - address to free
 *
 * return - none
 */
static int rpmsg_set_address(unsigned long *bitmap, int size, int addr)
{
 8105bdc:	b580      	push	{r7, lr}
 8105bde:	b084      	sub	sp, #16
 8105be0:	af00      	add	r7, sp, #0
 8105be2:	60f8      	str	r0, [r7, #12]
 8105be4:	60b9      	str	r1, [r7, #8]
 8105be6:	607a      	str	r2, [r7, #4]
	if (addr < size) {
 8105be8:	687a      	ldr	r2, [r7, #4]
 8105bea:	68bb      	ldr	r3, [r7, #8]
 8105bec:	429a      	cmp	r2, r3
 8105bee:	da05      	bge.n	8105bfc <rpmsg_set_address+0x20>
		metal_bitmap_set_bit(bitmap, addr);
 8105bf0:	6879      	ldr	r1, [r7, #4]
 8105bf2:	68f8      	ldr	r0, [r7, #12]
 8105bf4:	f7ff ff0b 	bl	8105a0e <metal_bitmap_set_bit>
		return RPMSG_SUCCESS;
 8105bf8:	2300      	movs	r3, #0
 8105bfa:	e000      	b.n	8105bfe <rpmsg_set_address+0x22>
	} else {
		return RPMSG_ERR_PARAM;
 8105bfc:	4b02      	ldr	r3, [pc, #8]	; (8105c08 <rpmsg_set_address+0x2c>)
	}
}
 8105bfe:	4618      	mov	r0, r3
 8105c00:	3710      	adds	r7, #16
 8105c02:	46bd      	mov	sp, r7
 8105c04:	bd80      	pop	{r7, pc}
 8105c06:	bf00      	nop
 8105c08:	fffff82d 	.word	0xfffff82d

08105c0c <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int size,
			      int wait)
{
 8105c0c:	b590      	push	{r4, r7, lr}
 8105c0e:	b089      	sub	sp, #36	; 0x24
 8105c10:	af02      	add	r7, sp, #8
 8105c12:	60f8      	str	r0, [r7, #12]
 8105c14:	60b9      	str	r1, [r7, #8]
 8105c16:	607a      	str	r2, [r7, #4]
 8105c18:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY)
 8105c1a:	68fb      	ldr	r3, [r7, #12]
 8105c1c:	2b00      	cmp	r3, #0
 8105c1e:	d00a      	beq.n	8105c36 <rpmsg_send_offchannel_raw+0x2a>
 8105c20:	68fb      	ldr	r3, [r7, #12]
 8105c22:	6a1b      	ldr	r3, [r3, #32]
 8105c24:	2b00      	cmp	r3, #0
 8105c26:	d006      	beq.n	8105c36 <rpmsg_send_offchannel_raw+0x2a>
 8105c28:	683b      	ldr	r3, [r7, #0]
 8105c2a:	2b00      	cmp	r3, #0
 8105c2c:	d003      	beq.n	8105c36 <rpmsg_send_offchannel_raw+0x2a>
 8105c2e:	687b      	ldr	r3, [r7, #4]
 8105c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105c34:	d101      	bne.n	8105c3a <rpmsg_send_offchannel_raw+0x2e>
		return RPMSG_ERR_PARAM;
 8105c36:	4b0d      	ldr	r3, [pc, #52]	; (8105c6c <rpmsg_send_offchannel_raw+0x60>)
 8105c38:	e014      	b.n	8105c64 <rpmsg_send_offchannel_raw+0x58>

	rdev = ept->rdev;
 8105c3a:	68fb      	ldr	r3, [r7, #12]
 8105c3c:	6a1b      	ldr	r3, [r3, #32]
 8105c3e:	617b      	str	r3, [r7, #20]

	if (rdev->ops.send_offchannel_raw)
 8105c40:	697b      	ldr	r3, [r7, #20]
 8105c42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8105c44:	2b00      	cmp	r3, #0
 8105c46:	d00c      	beq.n	8105c62 <rpmsg_send_offchannel_raw+0x56>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
 8105c48:	697b      	ldr	r3, [r7, #20]
 8105c4a:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8105c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105c4e:	9301      	str	r3, [sp, #4]
 8105c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105c52:	9300      	str	r3, [sp, #0]
 8105c54:	683b      	ldr	r3, [r7, #0]
 8105c56:	687a      	ldr	r2, [r7, #4]
 8105c58:	68b9      	ldr	r1, [r7, #8]
 8105c5a:	6978      	ldr	r0, [r7, #20]
 8105c5c:	47a0      	blx	r4
 8105c5e:	4603      	mov	r3, r0
 8105c60:	e000      	b.n	8105c64 <rpmsg_send_offchannel_raw+0x58>
						      size, wait);

	return RPMSG_ERR_PARAM;
 8105c62:	4b02      	ldr	r3, [pc, #8]	; (8105c6c <rpmsg_send_offchannel_raw+0x60>)
}
 8105c64:	4618      	mov	r0, r3
 8105c66:	371c      	adds	r7, #28
 8105c68:	46bd      	mov	sp, r7
 8105c6a:	bd90      	pop	{r4, r7, pc}
 8105c6c:	fffff82d 	.word	0xfffff82d

08105c70 <rpmsg_send_ns_message>:

int rpmsg_send_ns_message(struct rpmsg_endpoint *ept, unsigned long flags)
{
 8105c70:	b580      	push	{r7, lr}
 8105c72:	b090      	sub	sp, #64	; 0x40
 8105c74:	af02      	add	r7, sp, #8
 8105c76:	6078      	str	r0, [r7, #4]
 8105c78:	6039      	str	r1, [r7, #0]
	struct rpmsg_ns_msg ns_msg;
	int ret;

	ns_msg.flags = flags;
 8105c7a:	683b      	ldr	r3, [r7, #0]
 8105c7c:	633b      	str	r3, [r7, #48]	; 0x30
	ns_msg.addr = ept->addr;
 8105c7e:	687b      	ldr	r3, [r7, #4]
 8105c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105c82:	62fb      	str	r3, [r7, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
 8105c84:	6879      	ldr	r1, [r7, #4]
 8105c86:	f107 030c 	add.w	r3, r7, #12
 8105c8a:	2220      	movs	r2, #32
 8105c8c:	4618      	mov	r0, r3
 8105c8e:	f002 fbe7 	bl	8108460 <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
 8105c92:	687b      	ldr	r3, [r7, #4]
 8105c94:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8105c96:	f107 030c 	add.w	r3, r7, #12
 8105c9a:	2201      	movs	r2, #1
 8105c9c:	9201      	str	r2, [sp, #4]
 8105c9e:	2228      	movs	r2, #40	; 0x28
 8105ca0:	9200      	str	r2, [sp, #0]
 8105ca2:	2235      	movs	r2, #53	; 0x35
 8105ca4:	6878      	ldr	r0, [r7, #4]
 8105ca6:	f7ff ffb1 	bl	8105c0c <rpmsg_send_offchannel_raw>
 8105caa:	6378      	str	r0, [r7, #52]	; 0x34
					RPMSG_NS_EPT_ADDR,
					&ns_msg, sizeof(ns_msg), true);
	if (ret < 0)
 8105cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105cae:	2b00      	cmp	r3, #0
 8105cb0:	da01      	bge.n	8105cb6 <rpmsg_send_ns_message+0x46>
		return ret;
 8105cb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105cb4:	e000      	b.n	8105cb8 <rpmsg_send_ns_message+0x48>
	else
		return RPMSG_SUCCESS;
 8105cb6:	2300      	movs	r3, #0
}
 8105cb8:	4618      	mov	r0, r3
 8105cba:	3738      	adds	r7, #56	; 0x38
 8105cbc:	46bd      	mov	sp, r7
 8105cbe:	bd80      	pop	{r7, pc}

08105cc0 <rpmsg_get_endpoint>:

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
 8105cc0:	b580      	push	{r7, lr}
 8105cc2:	b088      	sub	sp, #32
 8105cc4:	af00      	add	r7, sp, #0
 8105cc6:	60f8      	str	r0, [r7, #12]
 8105cc8:	60b9      	str	r1, [r7, #8]
 8105cca:	607a      	str	r2, [r7, #4]
 8105ccc:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
 8105cce:	68fb      	ldr	r3, [r7, #12]
 8105cd0:	681b      	ldr	r3, [r3, #0]
 8105cd2:	61fb      	str	r3, [r7, #28]
 8105cd4:	e04b      	b.n	8105d6e <rpmsg_get_endpoint+0xae>
		int name_match = 0;
 8105cd6:	2300      	movs	r3, #0
 8105cd8:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
 8105cda:	69fb      	ldr	r3, [r7, #28]
 8105cdc:	3b34      	subs	r3, #52	; 0x34
 8105cde:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
 8105ce0:	687b      	ldr	r3, [r7, #4]
 8105ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105ce6:	d006      	beq.n	8105cf6 <rpmsg_get_endpoint+0x36>
 8105ce8:	697b      	ldr	r3, [r7, #20]
 8105cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105cec:	687a      	ldr	r2, [r7, #4]
 8105cee:	429a      	cmp	r2, r3
 8105cf0:	d101      	bne.n	8105cf6 <rpmsg_get_endpoint+0x36>
			return ept;
 8105cf2:	697b      	ldr	r3, [r7, #20]
 8105cf4:	e040      	b.n	8105d78 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
 8105cf6:	697b      	ldr	r3, [r7, #20]
 8105cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105cfa:	687a      	ldr	r2, [r7, #4]
 8105cfc:	429a      	cmp	r2, r3
 8105cfe:	d106      	bne.n	8105d0e <rpmsg_get_endpoint+0x4e>
 8105d00:	697b      	ldr	r3, [r7, #20]
 8105d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105d04:	683a      	ldr	r2, [r7, #0]
 8105d06:	429a      	cmp	r2, r3
 8105d08:	d101      	bne.n	8105d0e <rpmsg_get_endpoint+0x4e>
			return ept;
 8105d0a:	697b      	ldr	r3, [r7, #20]
 8105d0c:	e034      	b.n	8105d78 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
 8105d0e:	68bb      	ldr	r3, [r7, #8]
 8105d10:	2b00      	cmp	r3, #0
 8105d12:	d00c      	beq.n	8105d2e <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
 8105d14:	697b      	ldr	r3, [r7, #20]
 8105d16:	2220      	movs	r2, #32
 8105d18:	68b9      	ldr	r1, [r7, #8]
 8105d1a:	4618      	mov	r0, r3
 8105d1c:	f002 fb8e 	bl	810843c <strncmp>
 8105d20:	4603      	mov	r3, r0
 8105d22:	2b00      	cmp	r3, #0
 8105d24:	bf0c      	ite	eq
 8105d26:	2301      	moveq	r3, #1
 8105d28:	2300      	movne	r3, #0
 8105d2a:	b2db      	uxtb	r3, r3
 8105d2c:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
 8105d2e:	68bb      	ldr	r3, [r7, #8]
 8105d30:	2b00      	cmp	r3, #0
 8105d32:	d018      	beq.n	8105d66 <rpmsg_get_endpoint+0xa6>
 8105d34:	69bb      	ldr	r3, [r7, #24]
 8105d36:	2b00      	cmp	r3, #0
 8105d38:	d015      	beq.n	8105d66 <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address*/
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
 8105d3a:	683b      	ldr	r3, [r7, #0]
 8105d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105d40:	d006      	beq.n	8105d50 <rpmsg_get_endpoint+0x90>
 8105d42:	697b      	ldr	r3, [r7, #20]
 8105d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105d46:	683a      	ldr	r2, [r7, #0]
 8105d48:	429a      	cmp	r2, r3
 8105d4a:	d101      	bne.n	8105d50 <rpmsg_get_endpoint+0x90>
			return ept;
 8105d4c:	697b      	ldr	r3, [r7, #20]
 8105d4e:	e013      	b.n	8105d78 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept*/
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
 8105d50:	687b      	ldr	r3, [r7, #4]
 8105d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105d56:	d107      	bne.n	8105d68 <rpmsg_get_endpoint+0xa8>
 8105d58:	697b      	ldr	r3, [r7, #20]
 8105d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105d60:	d102      	bne.n	8105d68 <rpmsg_get_endpoint+0xa8>
			return ept;
 8105d62:	697b      	ldr	r3, [r7, #20]
 8105d64:	e008      	b.n	8105d78 <rpmsg_get_endpoint+0xb8>
			continue;
 8105d66:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
 8105d68:	69fb      	ldr	r3, [r7, #28]
 8105d6a:	681b      	ldr	r3, [r3, #0]
 8105d6c:	61fb      	str	r3, [r7, #28]
 8105d6e:	68fb      	ldr	r3, [r7, #12]
 8105d70:	69fa      	ldr	r2, [r7, #28]
 8105d72:	429a      	cmp	r2, r3
 8105d74:	d1af      	bne.n	8105cd6 <rpmsg_get_endpoint+0x16>
	}
	return NULL;
 8105d76:	2300      	movs	r3, #0
}
 8105d78:	4618      	mov	r0, r3
 8105d7a:	3720      	adds	r7, #32
 8105d7c:	46bd      	mov	sp, r7
 8105d7e:	bd80      	pop	{r7, pc}

08105d80 <rpmsg_unregister_endpoint>:

static void rpmsg_unregister_endpoint(struct rpmsg_endpoint *ept)
{
 8105d80:	b580      	push	{r7, lr}
 8105d82:	b084      	sub	sp, #16
 8105d84:	af00      	add	r7, sp, #0
 8105d86:	6078      	str	r0, [r7, #4]
	struct rpmsg_device *rdev;

	if (!ept)
 8105d88:	687b      	ldr	r3, [r7, #4]
 8105d8a:	2b00      	cmp	r3, #0
 8105d8c:	d016      	beq.n	8105dbc <rpmsg_unregister_endpoint+0x3c>
		return;

	rdev = ept->rdev;
 8105d8e:	687b      	ldr	r3, [r7, #4]
 8105d90:	6a1b      	ldr	r3, [r3, #32]
 8105d92:	60fb      	str	r3, [r7, #12]

	if (ept->addr != RPMSG_ADDR_ANY)
 8105d94:	687b      	ldr	r3, [r7, #4]
 8105d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105d9c:	d008      	beq.n	8105db0 <rpmsg_unregister_endpoint+0x30>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 8105d9e:	68fb      	ldr	r3, [r7, #12]
 8105da0:	f103 0048 	add.w	r0, r3, #72	; 0x48
				      ept->addr);
 8105da4:	687b      	ldr	r3, [r7, #4]
 8105da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 8105da8:	461a      	mov	r2, r3
 8105daa:	2180      	movs	r1, #128	; 0x80
 8105dac:	f7ff feec 	bl	8105b88 <rpmsg_release_address>
	metal_list_del(&ept->node);
 8105db0:	687b      	ldr	r3, [r7, #4]
 8105db2:	3334      	adds	r3, #52	; 0x34
 8105db4:	4618      	mov	r0, r3
 8105db6:	f7ff fe0f 	bl	81059d8 <metal_list_del>
 8105dba:	e000      	b.n	8105dbe <rpmsg_unregister_endpoint+0x3e>
		return;
 8105dbc:	bf00      	nop
}
 8105dbe:	3710      	adds	r7, #16
 8105dc0:	46bd      	mov	sp, r7
 8105dc2:	bd80      	pop	{r7, pc}

08105dc4 <rpmsg_register_endpoint>:

int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept)
{
 8105dc4:	b580      	push	{r7, lr}
 8105dc6:	b082      	sub	sp, #8
 8105dc8:	af00      	add	r7, sp, #0
 8105dca:	6078      	str	r0, [r7, #4]
 8105dcc:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
 8105dce:	683b      	ldr	r3, [r7, #0]
 8105dd0:	687a      	ldr	r2, [r7, #4]
 8105dd2:	621a      	str	r2, [r3, #32]

	metal_list_add_tail(&rdev->endpoints, &ept->node);
 8105dd4:	687a      	ldr	r2, [r7, #4]
 8105dd6:	683b      	ldr	r3, [r7, #0]
 8105dd8:	3334      	adds	r3, #52	; 0x34
 8105dda:	4619      	mov	r1, r3
 8105ddc:	4610      	mov	r0, r2
 8105dde:	f7ff fdee 	bl	81059be <metal_list_add_tail>
	return RPMSG_SUCCESS;
 8105de2:	2300      	movs	r3, #0
}
 8105de4:	4618      	mov	r0, r3
 8105de6:	3708      	adds	r7, #8
 8105de8:	46bd      	mov	sp, r7
 8105dea:	bd80      	pop	{r7, pc}

08105dec <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
 8105dec:	b580      	push	{r7, lr}
 8105dee:	b088      	sub	sp, #32
 8105df0:	af02      	add	r7, sp, #8
 8105df2:	60f8      	str	r0, [r7, #12]
 8105df4:	60b9      	str	r1, [r7, #8]
 8105df6:	607a      	str	r2, [r7, #4]
 8105df8:	603b      	str	r3, [r7, #0]
	int status;
	uint32_t addr = src;
 8105dfa:	683b      	ldr	r3, [r7, #0]
 8105dfc:	613b      	str	r3, [r7, #16]

	if (!ept)
 8105dfe:	68fb      	ldr	r3, [r7, #12]
 8105e00:	2b00      	cmp	r3, #0
 8105e02:	d101      	bne.n	8105e08 <rpmsg_create_ept+0x1c>
		return RPMSG_ERR_PARAM;
 8105e04:	4b37      	ldr	r3, [pc, #220]	; (8105ee4 <rpmsg_create_ept+0xf8>)
 8105e06:	e068      	b.n	8105eda <rpmsg_create_ept+0xee>

	metal_mutex_acquire(&rdev->lock);
 8105e08:	68bb      	ldr	r3, [r7, #8]
 8105e0a:	3358      	adds	r3, #88	; 0x58
 8105e0c:	4618      	mov	r0, r3
 8105e0e:	f7ff fda6 	bl	810595e <metal_mutex_acquire>
	if (src != RPMSG_ADDR_ANY) {
 8105e12:	683b      	ldr	r3, [r7, #0]
 8105e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105e18:	d018      	beq.n	8105e4c <rpmsg_create_ept+0x60>
		status = rpmsg_is_address_set(rdev->bitmap,
 8105e1a:	68bb      	ldr	r3, [r7, #8]
 8105e1c:	3348      	adds	r3, #72	; 0x48
 8105e1e:	683a      	ldr	r2, [r7, #0]
 8105e20:	2180      	movs	r1, #128	; 0x80
 8105e22:	4618      	mov	r0, r3
 8105e24:	f7ff fec2 	bl	8105bac <rpmsg_is_address_set>
 8105e28:	6178      	str	r0, [r7, #20]
					      RPMSG_ADDR_BMP_SIZE, src);
		if (!status) {
 8105e2a:	697b      	ldr	r3, [r7, #20]
 8105e2c:	2b00      	cmp	r3, #0
 8105e2e:	d107      	bne.n	8105e40 <rpmsg_create_ept+0x54>
			/* Mark the address as used in the address bitmap. */
			rpmsg_set_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
 8105e30:	68bb      	ldr	r3, [r7, #8]
 8105e32:	3348      	adds	r3, #72	; 0x48
 8105e34:	683a      	ldr	r2, [r7, #0]
 8105e36:	2180      	movs	r1, #128	; 0x80
 8105e38:	4618      	mov	r0, r3
 8105e3a:	f7ff fecf 	bl	8105bdc <rpmsg_set_address>
 8105e3e:	e00c      	b.n	8105e5a <rpmsg_create_ept+0x6e>
					  src);
		} else if (status > 0) {
 8105e40:	697b      	ldr	r3, [r7, #20]
 8105e42:	2b00      	cmp	r3, #0
 8105e44:	dd40      	ble.n	8105ec8 <rpmsg_create_ept+0xdc>
			status = RPMSG_SUCCESS;
 8105e46:	2300      	movs	r3, #0
 8105e48:	617b      	str	r3, [r7, #20]
			goto ret_status;
 8105e4a:	e040      	b.n	8105ece <rpmsg_create_ept+0xe2>
		} else {
			goto ret_status;
		}
	} else {
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
 8105e4c:	68bb      	ldr	r3, [r7, #8]
 8105e4e:	3348      	adds	r3, #72	; 0x48
 8105e50:	2180      	movs	r1, #128	; 0x80
 8105e52:	4618      	mov	r0, r3
 8105e54:	f7ff fe79 	bl	8105b4a <rpmsg_get_address>
 8105e58:	6138      	str	r0, [r7, #16]
	}

	rpmsg_init_ept(ept, name, addr, dest, cb, unbind_cb);
 8105e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105e5c:	9301      	str	r3, [sp, #4]
 8105e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105e60:	9300      	str	r3, [sp, #0]
 8105e62:	6a3b      	ldr	r3, [r7, #32]
 8105e64:	693a      	ldr	r2, [r7, #16]
 8105e66:	6879      	ldr	r1, [r7, #4]
 8105e68:	68f8      	ldr	r0, [r7, #12]
 8105e6a:	f7ff fe51 	bl	8105b10 <rpmsg_init_ept>

	status = rpmsg_register_endpoint(rdev, ept);
 8105e6e:	68f9      	ldr	r1, [r7, #12]
 8105e70:	68b8      	ldr	r0, [r7, #8]
 8105e72:	f7ff ffa7 	bl	8105dc4 <rpmsg_register_endpoint>
 8105e76:	6178      	str	r0, [r7, #20]
	if (status < 0)
 8105e78:	697b      	ldr	r3, [r7, #20]
 8105e7a:	2b00      	cmp	r3, #0
 8105e7c:	da06      	bge.n	8105e8c <rpmsg_create_ept+0xa0>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE, addr);
 8105e7e:	68bb      	ldr	r3, [r7, #8]
 8105e80:	3348      	adds	r3, #72	; 0x48
 8105e82:	693a      	ldr	r2, [r7, #16]
 8105e84:	2180      	movs	r1, #128	; 0x80
 8105e86:	4618      	mov	r0, r3
 8105e88:	f7ff fe7e 	bl	8105b88 <rpmsg_release_address>

	if (!status  && ept->dest_addr == RPMSG_ADDR_ANY) {
 8105e8c:	697b      	ldr	r3, [r7, #20]
 8105e8e:	2b00      	cmp	r3, #0
 8105e90:	d11c      	bne.n	8105ecc <rpmsg_create_ept+0xe0>
 8105e92:	68fb      	ldr	r3, [r7, #12]
 8105e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105e9a:	d117      	bne.n	8105ecc <rpmsg_create_ept+0xe0>
		/* Send NS announcement to remote processor */
		metal_mutex_release(&rdev->lock);
 8105e9c:	68bb      	ldr	r3, [r7, #8]
 8105e9e:	3358      	adds	r3, #88	; 0x58
 8105ea0:	4618      	mov	r0, r3
 8105ea2:	f7ff fd67 	bl	8105974 <metal_mutex_release>
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
 8105ea6:	2100      	movs	r1, #0
 8105ea8:	68f8      	ldr	r0, [r7, #12]
 8105eaa:	f7ff fee1 	bl	8105c70 <rpmsg_send_ns_message>
 8105eae:	6178      	str	r0, [r7, #20]
		metal_mutex_acquire(&rdev->lock);
 8105eb0:	68bb      	ldr	r3, [r7, #8]
 8105eb2:	3358      	adds	r3, #88	; 0x58
 8105eb4:	4618      	mov	r0, r3
 8105eb6:	f7ff fd52 	bl	810595e <metal_mutex_acquire>
		if (status)
 8105eba:	697b      	ldr	r3, [r7, #20]
 8105ebc:	2b00      	cmp	r3, #0
 8105ebe:	d005      	beq.n	8105ecc <rpmsg_create_ept+0xe0>
			rpmsg_unregister_endpoint(ept);
 8105ec0:	68f8      	ldr	r0, [r7, #12]
 8105ec2:	f7ff ff5d 	bl	8105d80 <rpmsg_unregister_endpoint>
 8105ec6:	e002      	b.n	8105ece <rpmsg_create_ept+0xe2>
			goto ret_status;
 8105ec8:	bf00      	nop
 8105eca:	e000      	b.n	8105ece <rpmsg_create_ept+0xe2>
	}

ret_status:
 8105ecc:	bf00      	nop
	metal_mutex_release(&rdev->lock);
 8105ece:	68bb      	ldr	r3, [r7, #8]
 8105ed0:	3358      	adds	r3, #88	; 0x58
 8105ed2:	4618      	mov	r0, r3
 8105ed4:	f7ff fd4e 	bl	8105974 <metal_mutex_release>
	return status;
 8105ed8:	697b      	ldr	r3, [r7, #20]
}
 8105eda:	4618      	mov	r0, r3
 8105edc:	3718      	adds	r7, #24
 8105ede:	46bd      	mov	sp, r7
 8105ee0:	bd80      	pop	{r7, pc}
 8105ee2:	bf00      	nop
 8105ee4:	fffff82d 	.word	0xfffff82d

08105ee8 <__metal_cache_invalidate>:
{
 8105ee8:	b580      	push	{r7, lr}
 8105eea:	b082      	sub	sp, #8
 8105eec:	af00      	add	r7, sp, #0
 8105eee:	6078      	str	r0, [r7, #4]
 8105ef0:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
 8105ef2:	6839      	ldr	r1, [r7, #0]
 8105ef4:	6878      	ldr	r0, [r7, #4]
 8105ef6:	f000 fc56 	bl	81067a6 <metal_machine_cache_invalidate>
}
 8105efa:	bf00      	nop
 8105efc:	3708      	adds	r7, #8
 8105efe:	46bd      	mov	sp, r7
 8105f00:	bd80      	pop	{r7, pc}

08105f02 <metal_cache_invalidate>:
{
 8105f02:	b580      	push	{r7, lr}
 8105f04:	b082      	sub	sp, #8
 8105f06:	af00      	add	r7, sp, #0
 8105f08:	6078      	str	r0, [r7, #4]
 8105f0a:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
 8105f0c:	6839      	ldr	r1, [r7, #0]
 8105f0e:	6878      	ldr	r0, [r7, #4]
 8105f10:	f7ff ffea 	bl	8105ee8 <__metal_cache_invalidate>
}
 8105f14:	bf00      	nop
 8105f16:	3708      	adds	r7, #8
 8105f18:	46bd      	mov	sp, r7
 8105f1a:	bd80      	pop	{r7, pc}

08105f1c <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
 8105f1c:	b480      	push	{r7}
 8105f1e:	b083      	sub	sp, #12
 8105f20:	af00      	add	r7, sp, #0
 8105f22:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
 8105f24:	2300      	movs	r3, #0
}
 8105f26:	4618      	mov	r0, r3
 8105f28:	370c      	adds	r7, #12
 8105f2a:	46bd      	mov	sp, r7
 8105f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f30:	4770      	bx	lr

08105f32 <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
 8105f32:	b580      	push	{r7, lr}
 8105f34:	b082      	sub	sp, #8
 8105f36:	af00      	add	r7, sp, #0
 8105f38:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
 8105f3a:	6878      	ldr	r0, [r7, #4]
 8105f3c:	f7ff ffee 	bl	8105f1c <__metal_sleep_usec>
 8105f40:	4603      	mov	r3, r0
}
 8105f42:	4618      	mov	r0, r3
 8105f44:	3708      	adds	r7, #8
 8105f46:	46bd      	mov	sp, r7
 8105f48:	bd80      	pop	{r7, pc}

08105f4a <metal_list_init>:
{
 8105f4a:	b480      	push	{r7}
 8105f4c:	b083      	sub	sp, #12
 8105f4e:	af00      	add	r7, sp, #0
 8105f50:	6078      	str	r0, [r7, #4]
	list->next = list->prev = list;
 8105f52:	687b      	ldr	r3, [r7, #4]
 8105f54:	687a      	ldr	r2, [r7, #4]
 8105f56:	605a      	str	r2, [r3, #4]
 8105f58:	687b      	ldr	r3, [r7, #4]
 8105f5a:	685a      	ldr	r2, [r3, #4]
 8105f5c:	687b      	ldr	r3, [r7, #4]
 8105f5e:	601a      	str	r2, [r3, #0]
}
 8105f60:	bf00      	nop
 8105f62:	370c      	adds	r7, #12
 8105f64:	46bd      	mov	sp, r7
 8105f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f6a:	4770      	bx	lr

08105f6c <metal_io_virt_to_offset>:
{
 8105f6c:	b480      	push	{r7}
 8105f6e:	b085      	sub	sp, #20
 8105f70:	af00      	add	r7, sp, #0
 8105f72:	6078      	str	r0, [r7, #4]
 8105f74:	6039      	str	r1, [r7, #0]
	size_t offset = (uint8_t *)virt - (uint8_t *)io->virt;
 8105f76:	687b      	ldr	r3, [r7, #4]
 8105f78:	681b      	ldr	r3, [r3, #0]
 8105f7a:	683a      	ldr	r2, [r7, #0]
 8105f7c:	1ad3      	subs	r3, r2, r3
 8105f7e:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
 8105f80:	687b      	ldr	r3, [r7, #4]
 8105f82:	689b      	ldr	r3, [r3, #8]
 8105f84:	68fa      	ldr	r2, [r7, #12]
 8105f86:	429a      	cmp	r2, r3
 8105f88:	d201      	bcs.n	8105f8e <metal_io_virt_to_offset+0x22>
 8105f8a:	68fb      	ldr	r3, [r7, #12]
 8105f8c:	e001      	b.n	8105f92 <metal_io_virt_to_offset+0x26>
 8105f8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8105f92:	4618      	mov	r0, r3
 8105f94:	3714      	adds	r7, #20
 8105f96:	46bd      	mov	sp, r7
 8105f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f9c:	4770      	bx	lr

08105f9e <__metal_mutex_init>:
{
 8105f9e:	b480      	push	{r7}
 8105fa0:	b085      	sub	sp, #20
 8105fa2:	af00      	add	r7, sp, #0
 8105fa4:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, 0);
 8105fa6:	687b      	ldr	r3, [r7, #4]
 8105fa8:	60fb      	str	r3, [r7, #12]
 8105faa:	2300      	movs	r3, #0
 8105fac:	60bb      	str	r3, [r7, #8]
 8105fae:	68bb      	ldr	r3, [r7, #8]
 8105fb0:	461a      	mov	r2, r3
 8105fb2:	68fb      	ldr	r3, [r7, #12]
 8105fb4:	f3bf 8f5b 	dmb	ish
 8105fb8:	601a      	str	r2, [r3, #0]
 8105fba:	f3bf 8f5b 	dmb	ish
}
 8105fbe:	bf00      	nop
 8105fc0:	3714      	adds	r7, #20
 8105fc2:	46bd      	mov	sp, r7
 8105fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105fc8:	4770      	bx	lr

08105fca <__metal_mutex_acquire>:
{
 8105fca:	b480      	push	{r7}
 8105fcc:	b083      	sub	sp, #12
 8105fce:	af00      	add	r7, sp, #0
 8105fd0:	6078      	str	r0, [r7, #4]
	while (atomic_flag_test_and_set(&mutex->w)) {
 8105fd2:	bf00      	nop
 8105fd4:	687b      	ldr	r3, [r7, #4]
 8105fd6:	2201      	movs	r2, #1
 8105fd8:	4611      	mov	r1, r2
 8105fda:	f3bf 8f5b 	dmb	ish
 8105fde:	e8d3 2f4f 	ldrexb	r2, [r3]
 8105fe2:	e8c3 1f40 	strexb	r0, r1, [r3]
 8105fe6:	2800      	cmp	r0, #0
 8105fe8:	d1f9      	bne.n	8105fde <__metal_mutex_acquire+0x14>
 8105fea:	f3bf 8f5b 	dmb	ish
 8105fee:	b2d3      	uxtb	r3, r2
 8105ff0:	2b00      	cmp	r3, #0
 8105ff2:	d1ef      	bne.n	8105fd4 <__metal_mutex_acquire+0xa>
}
 8105ff4:	bf00      	nop
 8105ff6:	bf00      	nop
 8105ff8:	370c      	adds	r7, #12
 8105ffa:	46bd      	mov	sp, r7
 8105ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106000:	4770      	bx	lr

08106002 <__metal_mutex_release>:
{
 8106002:	b480      	push	{r7}
 8106004:	b083      	sub	sp, #12
 8106006:	af00      	add	r7, sp, #0
 8106008:	6078      	str	r0, [r7, #4]
	atomic_flag_clear(&mutex->w);
 810600a:	687b      	ldr	r3, [r7, #4]
 810600c:	f3bf 8f5b 	dmb	ish
 8106010:	2200      	movs	r2, #0
 8106012:	701a      	strb	r2, [r3, #0]
 8106014:	f3bf 8f5b 	dmb	ish
}
 8106018:	bf00      	nop
 810601a:	370c      	adds	r7, #12
 810601c:	46bd      	mov	sp, r7
 810601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106022:	4770      	bx	lr

08106024 <metal_mutex_init>:
{
 8106024:	b580      	push	{r7, lr}
 8106026:	b082      	sub	sp, #8
 8106028:	af00      	add	r7, sp, #0
 810602a:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
 810602c:	6878      	ldr	r0, [r7, #4]
 810602e:	f7ff ffb6 	bl	8105f9e <__metal_mutex_init>
}
 8106032:	bf00      	nop
 8106034:	3708      	adds	r7, #8
 8106036:	46bd      	mov	sp, r7
 8106038:	bd80      	pop	{r7, pc}

0810603a <metal_mutex_acquire>:
{
 810603a:	b580      	push	{r7, lr}
 810603c:	b082      	sub	sp, #8
 810603e:	af00      	add	r7, sp, #0
 8106040:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
 8106042:	6878      	ldr	r0, [r7, #4]
 8106044:	f7ff ffc1 	bl	8105fca <__metal_mutex_acquire>
}
 8106048:	bf00      	nop
 810604a:	3708      	adds	r7, #8
 810604c:	46bd      	mov	sp, r7
 810604e:	bd80      	pop	{r7, pc}

08106050 <metal_mutex_release>:
{
 8106050:	b580      	push	{r7, lr}
 8106052:	b082      	sub	sp, #8
 8106054:	af00      	add	r7, sp, #0
 8106056:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
 8106058:	6878      	ldr	r0, [r7, #4]
 810605a:	f7ff ffd2 	bl	8106002 <__metal_mutex_release>
}
 810605e:	bf00      	nop
 8106060:	3708      	adds	r7, #8
 8106062:	46bd      	mov	sp, r7
 8106064:	bd80      	pop	{r7, pc}

08106066 <rpmsg_init_ept>:
{
 8106066:	b580      	push	{r7, lr}
 8106068:	b084      	sub	sp, #16
 810606a:	af00      	add	r7, sp, #0
 810606c:	60f8      	str	r0, [r7, #12]
 810606e:	60b9      	str	r1, [r7, #8]
 8106070:	607a      	str	r2, [r7, #4]
 8106072:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name, sizeof(ept->name));
 8106074:	68fb      	ldr	r3, [r7, #12]
 8106076:	2220      	movs	r2, #32
 8106078:	68b9      	ldr	r1, [r7, #8]
 810607a:	4618      	mov	r0, r3
 810607c:	f002 f9f0 	bl	8108460 <strncpy>
	ept->addr = src;
 8106080:	68fb      	ldr	r3, [r7, #12]
 8106082:	687a      	ldr	r2, [r7, #4]
 8106084:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
 8106086:	68fb      	ldr	r3, [r7, #12]
 8106088:	683a      	ldr	r2, [r7, #0]
 810608a:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
 810608c:	68fb      	ldr	r3, [r7, #12]
 810608e:	69ba      	ldr	r2, [r7, #24]
 8106090:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
 8106092:	68fb      	ldr	r3, [r7, #12]
 8106094:	69fa      	ldr	r2, [r7, #28]
 8106096:	631a      	str	r2, [r3, #48]	; 0x30
}
 8106098:	bf00      	nop
 810609a:	3710      	adds	r7, #16
 810609c:	46bd      	mov	sp, r7
 810609e:	bd80      	pop	{r7, pc}

081060a0 <rpmsg_virtio_get_role>:

#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER
static inline unsigned int
	rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
 81060a0:	b480      	push	{r7}
 81060a2:	b083      	sub	sp, #12
 81060a4:	af00      	add	r7, sp, #0
 81060a6:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
 81060a8:	687b      	ldr	r3, [r7, #4]
 81060aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81060ac:	699b      	ldr	r3, [r3, #24]
}
 81060ae:	4618      	mov	r0, r3
 81060b0:	370c      	adds	r7, #12
 81060b2:	46bd      	mov	sp, r7
 81060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81060b8:	4770      	bx	lr

081060ba <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
 81060ba:	b580      	push	{r7, lr}
 81060bc:	b082      	sub	sp, #8
 81060be:	af00      	add	r7, sp, #0
 81060c0:	6078      	str	r0, [r7, #4]
 81060c2:	460b      	mov	r3, r1
 81060c4:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
 81060c6:	687b      	ldr	r3, [r7, #4]
 81060c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81060ca:	6a1b      	ldr	r3, [r3, #32]
 81060cc:	685b      	ldr	r3, [r3, #4]
 81060ce:	687a      	ldr	r2, [r7, #4]
 81060d0:	6e52      	ldr	r2, [r2, #100]	; 0x64
 81060d2:	78f9      	ldrb	r1, [r7, #3]
 81060d4:	4610      	mov	r0, r2
 81060d6:	4798      	blx	r3
}
 81060d8:	bf00      	nop
 81060da:	3708      	adds	r7, #8
 81060dc:	46bd      	mov	sp, r7
 81060de:	bd80      	pop	{r7, pc}

081060e0 <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
 81060e0:	b580      	push	{r7, lr}
 81060e2:	b082      	sub	sp, #8
 81060e4:	af00      	add	r7, sp, #0
 81060e6:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
 81060e8:	687b      	ldr	r3, [r7, #4]
 81060ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81060ec:	6a1b      	ldr	r3, [r3, #32]
 81060ee:	681b      	ldr	r3, [r3, #0]
 81060f0:	687a      	ldr	r2, [r7, #4]
 81060f2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 81060f4:	4610      	mov	r0, r2
 81060f6:	4798      	blx	r3
 81060f8:	4603      	mov	r3, r0
}
 81060fa:	4618      	mov	r0, r3
 81060fc:	3708      	adds	r7, #8
 81060fe:	46bd      	mov	sp, r7
 8106100:	bd80      	pop	{r7, pc}

08106102 <rpmsg_virtio_get_features>:

static inline uint32_t
	rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
 8106102:	b580      	push	{r7, lr}
 8106104:	b082      	sub	sp, #8
 8106106:	af00      	add	r7, sp, #0
 8106108:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
 810610a:	687b      	ldr	r3, [r7, #4]
 810610c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810610e:	6a1b      	ldr	r3, [r3, #32]
 8106110:	689b      	ldr	r3, [r3, #8]
 8106112:	687a      	ldr	r2, [r7, #4]
 8106114:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8106116:	4610      	mov	r0, r2
 8106118:	4798      	blx	r3
 810611a:	4603      	mov	r3, r0
}
 810611c:	4618      	mov	r0, r3
 810611e:	3708      	adds	r7, #8
 8106120:	46bd      	mov	sp, r7
 8106122:	bd80      	pop	{r7, pc}

08106124 <rpmsg_virtio_create_virtqueues>:
static inline int
	rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
				       int flags, unsigned int nvqs,
				       const char *names[],
				       vq_callback * callbacks[])
{
 8106124:	b580      	push	{r7, lr}
 8106126:	b086      	sub	sp, #24
 8106128:	af02      	add	r7, sp, #8
 810612a:	60f8      	str	r0, [r7, #12]
 810612c:	60b9      	str	r1, [r7, #8]
 810612e:	607a      	str	r2, [r7, #4]
 8106130:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
 8106132:	68fb      	ldr	r3, [r7, #12]
 8106134:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8106136:	68b9      	ldr	r1, [r7, #8]
 8106138:	69bb      	ldr	r3, [r7, #24]
 810613a:	9300      	str	r3, [sp, #0]
 810613c:	683b      	ldr	r3, [r7, #0]
 810613e:	687a      	ldr	r2, [r7, #4]
 8106140:	f000 fb4a 	bl	81067d8 <virtio_create_virtqueues>
 8106144:	4603      	mov	r3, r0
					callbacks);
}
 8106146:	4618      	mov	r0, r3
 8106148:	3710      	adds	r7, #16
 810614a:	46bd      	mov	sp, r7
 810614c:	bd80      	pop	{r7, pc}

0810614e <rpmsg_get_ept_from_addr>:
int rpmsg_register_endpoint(struct rpmsg_device *rdev,
			    struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
 810614e:	b580      	push	{r7, lr}
 8106150:	b082      	sub	sp, #8
 8106152:	af00      	add	r7, sp, #0
 8106154:	6078      	str	r0, [r7, #4]
 8106156:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
 8106158:	f04f 33ff 	mov.w	r3, #4294967295
 810615c:	683a      	ldr	r2, [r7, #0]
 810615e:	2100      	movs	r1, #0
 8106160:	6878      	ldr	r0, [r7, #4]
 8106162:	f7ff fdad 	bl	8105cc0 <rpmsg_get_endpoint>
 8106166:	4603      	mov	r3, r0
}
 8106168:	4618      	mov	r0, r3
 810616a:	3708      	adds	r7, #8
 810616c:	46bd      	mov	sp, r7
 810616e:	bd80      	pop	{r7, pc}

08106170 <rpmsg_virtio_init_shm_pool>:
}
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
 8106170:	b480      	push	{r7}
 8106172:	b085      	sub	sp, #20
 8106174:	af00      	add	r7, sp, #0
 8106176:	60f8      	str	r0, [r7, #12]
 8106178:	60b9      	str	r1, [r7, #8]
 810617a:	607a      	str	r2, [r7, #4]
	if (!shpool)
 810617c:	68fb      	ldr	r3, [r7, #12]
 810617e:	2b00      	cmp	r3, #0
 8106180:	d01d      	beq.n	81061be <rpmsg_virtio_init_shm_pool+0x4e>
		return;
	shpool->base = shb;
 8106182:	68fb      	ldr	r3, [r7, #12]
 8106184:	68ba      	ldr	r2, [r7, #8]
 8106186:	601a      	str	r2, [r3, #0]
	shpool->size = WORD_ALIGN(size);
 8106188:	687b      	ldr	r3, [r7, #4]
 810618a:	f003 0303 	and.w	r3, r3, #3
 810618e:	2b00      	cmp	r3, #0
 8106190:	d004      	beq.n	810619c <rpmsg_virtio_init_shm_pool+0x2c>
 8106192:	687b      	ldr	r3, [r7, #4]
 8106194:	f023 0303 	bic.w	r3, r3, #3
 8106198:	3304      	adds	r3, #4
 810619a:	e000      	b.n	810619e <rpmsg_virtio_init_shm_pool+0x2e>
 810619c:	687b      	ldr	r3, [r7, #4]
 810619e:	68fa      	ldr	r2, [r7, #12]
 81061a0:	6093      	str	r3, [r2, #8]
	shpool->avail = WORD_ALIGN(size);
 81061a2:	687b      	ldr	r3, [r7, #4]
 81061a4:	f003 0303 	and.w	r3, r3, #3
 81061a8:	2b00      	cmp	r3, #0
 81061aa:	d004      	beq.n	81061b6 <rpmsg_virtio_init_shm_pool+0x46>
 81061ac:	687b      	ldr	r3, [r7, #4]
 81061ae:	f023 0303 	bic.w	r3, r3, #3
 81061b2:	3304      	adds	r3, #4
 81061b4:	e000      	b.n	81061b8 <rpmsg_virtio_init_shm_pool+0x48>
 81061b6:	687b      	ldr	r3, [r7, #4]
 81061b8:	68fa      	ldr	r2, [r7, #12]
 81061ba:	6053      	str	r3, [r2, #4]
 81061bc:	e000      	b.n	81061c0 <rpmsg_virtio_init_shm_pool+0x50>
		return;
 81061be:	bf00      	nop
}
 81061c0:	3714      	adds	r7, #20
 81061c2:	46bd      	mov	sp, r7
 81061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81061c8:	4770      	bx	lr

081061ca <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 81061ca:	b580      	push	{r7, lr}
 81061cc:	b086      	sub	sp, #24
 81061ce:	af00      	add	r7, sp, #0
 81061d0:	60f8      	str	r0, [r7, #12]
 81061d2:	60b9      	str	r1, [r7, #8]
 81061d4:	607a      	str	r2, [r7, #4]
 81061d6:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 81061d8:	68f8      	ldr	r0, [r7, #12]
 81061da:	f7ff ff61 	bl	81060a0 <rpmsg_virtio_get_role>
 81061de:	6178      	str	r0, [r7, #20]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
	}
#endif /*VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 81061e0:	697b      	ldr	r3, [r7, #20]
 81061e2:	2b01      	cmp	r3, #1
 81061e4:	d106      	bne.n	81061f4 <rpmsg_virtio_return_buffer+0x2a>
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
 81061e6:	68fb      	ldr	r3, [r7, #12]
 81061e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81061ea:	8879      	ldrh	r1, [r7, #2]
 81061ec:	687a      	ldr	r2, [r7, #4]
 81061ee:	4618      	mov	r0, r3
 81061f0:	f000 fc9c 	bl	8106b2c <virtqueue_add_consumed_buffer>
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
 81061f4:	bf00      	nop
 81061f6:	3718      	adds	r7, #24
 81061f8:	46bd      	mov	sp, r7
 81061fa:	bd80      	pop	{r7, pc}

081061fc <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, unsigned long len,
				       unsigned short idx)
{
 81061fc:	b580      	push	{r7, lr}
 81061fe:	b086      	sub	sp, #24
 8106200:	af00      	add	r7, sp, #0
 8106202:	60f8      	str	r0, [r7, #12]
 8106204:	60b9      	str	r1, [r7, #8]
 8106206:	607a      	str	r2, [r7, #4]
 8106208:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 810620a:	68f8      	ldr	r0, [r7, #12]
 810620c:	f7ff ff48 	bl	81060a0 <rpmsg_virtio_get_role>
 8106210:	6178      	str	r0, [r7, #20]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 0, 1, buffer);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8106212:	697b      	ldr	r3, [r7, #20]
 8106214:	2b01      	cmp	r3, #1
 8106216:	d108      	bne.n	810622a <rpmsg_virtio_enqueue_buffer+0x2e>
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
 8106218:	68fb      	ldr	r3, [r7, #12]
 810621a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810621c:	8879      	ldrh	r1, [r7, #2]
 810621e:	687a      	ldr	r2, [r7, #4]
 8106220:	4618      	mov	r0, r3
 8106222:	f000 fc83 	bl	8106b2c <virtqueue_add_consumed_buffer>
 8106226:	4603      	mov	r3, r0
 8106228:	e000      	b.n	810622c <rpmsg_virtio_enqueue_buffer+0x30>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
 810622a:	2300      	movs	r3, #0
}
 810622c:	4618      	mov	r0, r3
 810622e:	3718      	adds	r7, #24
 8106230:	46bd      	mov	sp, r7
 8106232:	bd80      	pop	{r7, pc}

08106234 <rpmsg_virtio_get_tx_buffer>:
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 8106234:	b580      	push	{r7, lr}
 8106236:	b086      	sub	sp, #24
 8106238:	af00      	add	r7, sp, #0
 810623a:	60f8      	str	r0, [r7, #12]
 810623c:	60b9      	str	r1, [r7, #8]
 810623e:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8106240:	68f8      	ldr	r0, [r7, #12]
 8106242:	f7ff ff2d 	bl	81060a0 <rpmsg_virtio_get_role>
 8106246:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 8106248:	2300      	movs	r3, #0
 810624a:	617b      	str	r3, [r7, #20]
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 810624c:	693b      	ldr	r3, [r7, #16]
 810624e:	2b01      	cmp	r3, #1
 8106250:	d107      	bne.n	8106262 <rpmsg_virtio_get_tx_buffer+0x2e>
		data = virtqueue_get_available_buffer(rvdev->svq, idx,
 8106252:	68fb      	ldr	r3, [r7, #12]
 8106254:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8106256:	68ba      	ldr	r2, [r7, #8]
 8106258:	6879      	ldr	r1, [r7, #4]
 810625a:	4618      	mov	r0, r3
 810625c:	f000 fc20 	bl	8106aa0 <virtqueue_get_available_buffer>
 8106260:	6178      	str	r0, [r7, #20]
						      (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
 8106262:	697b      	ldr	r3, [r7, #20]
}
 8106264:	4618      	mov	r0, r3
 8106266:	3718      	adds	r7, #24
 8106268:	46bd      	mov	sp, r7
 810626a:	bd80      	pop	{r7, pc}

0810626c <rpmsg_virtio_get_rx_buffer>:
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					unsigned long *len,
					unsigned short *idx)
{
 810626c:	b580      	push	{r7, lr}
 810626e:	b086      	sub	sp, #24
 8106270:	af00      	add	r7, sp, #0
 8106272:	60f8      	str	r0, [r7, #12]
 8106274:	60b9      	str	r1, [r7, #8]
 8106276:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 8106278:	68f8      	ldr	r0, [r7, #12]
 810627a:	f7ff ff11 	bl	81060a0 <rpmsg_virtio_get_role>
 810627e:	6138      	str	r0, [r7, #16]
	void *data = NULL;
 8106280:	2300      	movs	r3, #0
 8106282:	617b      	str	r3, [r7, #20]
		data = virtqueue_get_buffer(rvdev->rvq, (uint32_t *)len, idx);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8106284:	693b      	ldr	r3, [r7, #16]
 8106286:	2b01      	cmp	r3, #1
 8106288:	d107      	bne.n	810629a <rpmsg_virtio_get_rx_buffer+0x2e>
		data =
		    virtqueue_get_available_buffer(rvdev->rvq, idx,
 810628a:	68fb      	ldr	r3, [r7, #12]
 810628c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810628e:	68ba      	ldr	r2, [r7, #8]
 8106290:	6879      	ldr	r1, [r7, #4]
 8106292:	4618      	mov	r0, r3
 8106294:	f000 fc04 	bl	8106aa0 <virtqueue_get_available_buffer>
 8106298:	6178      	str	r0, [r7, #20]
						   (uint32_t *)len);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	if (data) {
 810629a:	697b      	ldr	r3, [r7, #20]
 810629c:	2b00      	cmp	r3, #0
 810629e:	d005      	beq.n	81062ac <rpmsg_virtio_get_rx_buffer+0x40>
		/* FIX ME: library should not worry about if it needs
		 * to flush/invalidate cache, it is shared memory.
		 * The shared memory should be mapped properly before
		 * using it.
		 */
		metal_cache_invalidate(data, (unsigned int)(*len));
 81062a0:	68bb      	ldr	r3, [r7, #8]
 81062a2:	681b      	ldr	r3, [r3, #0]
 81062a4:	4619      	mov	r1, r3
 81062a6:	6978      	ldr	r0, [r7, #20]
 81062a8:	f7ff fe2b 	bl	8105f02 <metal_cache_invalidate>
	}

	return data;
 81062ac:	697b      	ldr	r3, [r7, #20]
}
 81062ae:	4618      	mov	r0, r3
 81062b0:	3718      	adds	r7, #24
 81062b2:	46bd      	mov	sp, r7
 81062b4:	bd80      	pop	{r7, pc}

081062b6 <rpmsg_virtio_wait_remote_ready>:
#ifndef VIRTIO_MASTER_ONLY
/**
 * check if the remote is ready to start RPMsg communication
 */
static int rpmsg_virtio_wait_remote_ready(struct rpmsg_virtio_device *rvdev)
{
 81062b6:	b580      	push	{r7, lr}
 81062b8:	b084      	sub	sp, #16
 81062ba:	af00      	add	r7, sp, #0
 81062bc:	6078      	str	r0, [r7, #4]
	uint8_t status;

	while (1) {
		status = rpmsg_virtio_get_status(rvdev);
 81062be:	6878      	ldr	r0, [r7, #4]
 81062c0:	f7ff ff0e 	bl	81060e0 <rpmsg_virtio_get_status>
 81062c4:	4603      	mov	r3, r0
 81062c6:	73fb      	strb	r3, [r7, #15]
		/* Busy wait until the remote is ready */
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
 81062c8:	7bfb      	ldrb	r3, [r7, #15]
 81062ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81062ce:	2b00      	cmp	r3, #0
 81062d0:	d004      	beq.n	81062dc <rpmsg_virtio_wait_remote_ready+0x26>
			rpmsg_virtio_set_status(rvdev, 0);
 81062d2:	2100      	movs	r1, #0
 81062d4:	6878      	ldr	r0, [r7, #4]
 81062d6:	f7ff fef0 	bl	81060ba <rpmsg_virtio_set_status>
 81062da:	e7f0      	b.n	81062be <rpmsg_virtio_wait_remote_ready+0x8>
			/* TODO notify remote processor */
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
 81062dc:	7bfb      	ldrb	r3, [r7, #15]
 81062de:	f003 0304 	and.w	r3, r3, #4
 81062e2:	2b00      	cmp	r3, #0
 81062e4:	d0eb      	beq.n	81062be <rpmsg_virtio_wait_remote_ready+0x8>
			return true;
 81062e6:	2301      	movs	r3, #1
		/* TODO: clarify metal_cpu_yield usage*/
		metal_cpu_yield();
	}

	return false;
}
 81062e8:	4618      	mov	r0, r3
 81062ea:	3710      	adds	r7, #16
 81062ec:	46bd      	mov	sp, r7
 81062ee:	bd80      	pop	{r7, pc}

081062f0 <_rpmsg_virtio_get_buffer_size>:
 *
 * @return - buffer size
 *
 */
static int _rpmsg_virtio_get_buffer_size(struct rpmsg_virtio_device *rvdev)
{
 81062f0:	b580      	push	{r7, lr}
 81062f2:	b084      	sub	sp, #16
 81062f4:	af00      	add	r7, sp, #0
 81062f6:	6078      	str	r0, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
 81062f8:	6878      	ldr	r0, [r7, #4]
 81062fa:	f7ff fed1 	bl	81060a0 <rpmsg_virtio_get_role>
 81062fe:	60b8      	str	r0, [r7, #8]
	int length = 0;
 8106300:	2300      	movs	r3, #0
 8106302:	60fb      	str	r3, [r7, #12]
		length = RPMSG_BUFFER_SIZE - sizeof(struct rpmsg_hdr);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 8106304:	68bb      	ldr	r3, [r7, #8]
 8106306:	2b01      	cmp	r3, #1
 8106308:	d107      	bne.n	810631a <_rpmsg_virtio_get_buffer_size+0x2a>
		/*
		 * If other core is Master then buffers are provided by it,
		 * so get the buffer size from the virtqueue.
		 */
		length =
		    (int)virtqueue_get_desc_size(rvdev->svq) -
 810630a:	687b      	ldr	r3, [r7, #4]
 810630c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810630e:	4618      	mov	r0, r3
 8106310:	f000 fc86 	bl	8106c20 <virtqueue_get_desc_size>
 8106314:	4603      	mov	r3, r0
 8106316:	3b10      	subs	r3, #16
		length =
 8106318:	60fb      	str	r3, [r7, #12]
		    sizeof(struct rpmsg_hdr);
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return length;
 810631a:	68fb      	ldr	r3, [r7, #12]
}
 810631c:	4618      	mov	r0, r3
 810631e:	3710      	adds	r7, #16
 8106320:	46bd      	mov	sp, r7
 8106322:	bd80      	pop	{r7, pc}

08106324 <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int size, int wait)
{
 8106324:	b580      	push	{r7, lr}
 8106326:	b090      	sub	sp, #64	; 0x40
 8106328:	af00      	add	r7, sp, #0
 810632a:	60f8      	str	r0, [r7, #12]
 810632c:	60b9      	str	r1, [r7, #8]
 810632e:	607a      	str	r2, [r7, #4]
 8106330:	603b      	str	r3, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr rp_hdr;
	void *buffer = NULL;
 8106332:	2300      	movs	r3, #0
 8106334:	63fb      	str	r3, [r7, #60]	; 0x3c
	unsigned short idx;
	int tick_count = 0;
 8106336:	2300      	movs	r3, #0
 8106338:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long buff_len;
	int status;
	struct metal_io_region *io;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
 810633a:	68fb      	ldr	r3, [r7, #12]
 810633c:	637b      	str	r3, [r7, #52]	; 0x34

	status = rpmsg_virtio_get_status(rvdev);
 810633e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8106340:	f7ff fece 	bl	81060e0 <rpmsg_virtio_get_status>
 8106344:	4603      	mov	r3, r0
 8106346:	633b      	str	r3, [r7, #48]	; 0x30
	/* Validate device state */
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK)) {
 8106348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810634a:	f003 0304 	and.w	r3, r3, #4
 810634e:	2b00      	cmp	r3, #0
 8106350:	d101      	bne.n	8106356 <rpmsg_virtio_send_offchannel_raw+0x32>
		return RPMSG_ERR_DEV_STATE;
 8106352:	4b45      	ldr	r3, [pc, #276]	; (8106468 <rpmsg_virtio_send_offchannel_raw+0x144>)
 8106354:	e083      	b.n	810645e <rpmsg_virtio_send_offchannel_raw+0x13a>
	}

	if (wait)
 8106356:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8106358:	2b00      	cmp	r3, #0
 810635a:	d003      	beq.n	8106364 <rpmsg_virtio_send_offchannel_raw+0x40>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
 810635c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8106360:	63bb      	str	r3, [r7, #56]	; 0x38
 8106362:	e001      	b.n	8106368 <rpmsg_virtio_send_offchannel_raw+0x44>
	else
		tick_count = 0;
 8106364:	2300      	movs	r3, #0
 8106366:	63bb      	str	r3, [r7, #56]	; 0x38

	while (1) {
		int avail_size;

		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
 8106368:	68fb      	ldr	r3, [r7, #12]
 810636a:	3358      	adds	r3, #88	; 0x58
 810636c:	4618      	mov	r0, r3
 810636e:	f7ff fe64 	bl	810603a <metal_mutex_acquire>
		avail_size = _rpmsg_virtio_get_buffer_size(rvdev);
 8106372:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8106374:	f7ff ffbc 	bl	81062f0 <_rpmsg_virtio_get_buffer_size>
 8106378:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (size <= avail_size)
 810637a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810637c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810637e:	429a      	cmp	r2, r3
 8106380:	dc08      	bgt.n	8106394 <rpmsg_virtio_send_offchannel_raw+0x70>
			buffer = rpmsg_virtio_get_tx_buffer(rvdev, &buff_len,
 8106382:	f107 0216 	add.w	r2, r7, #22
 8106386:	f107 0310 	add.w	r3, r7, #16
 810638a:	4619      	mov	r1, r3
 810638c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 810638e:	f7ff ff51 	bl	8106234 <rpmsg_virtio_get_tx_buffer>
 8106392:	63f8      	str	r0, [r7, #60]	; 0x3c
							    &idx);
		metal_mutex_release(&rdev->lock);
 8106394:	68fb      	ldr	r3, [r7, #12]
 8106396:	3358      	adds	r3, #88	; 0x58
 8106398:	4618      	mov	r0, r3
 810639a:	f7ff fe59 	bl	8106050 <metal_mutex_release>
		if (buffer || !tick_count)
 810639e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81063a0:	2b00      	cmp	r3, #0
 81063a2:	d10e      	bne.n	81063c2 <rpmsg_virtio_send_offchannel_raw+0x9e>
 81063a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063a6:	2b00      	cmp	r3, #0
 81063a8:	d00b      	beq.n	81063c2 <rpmsg_virtio_send_offchannel_raw+0x9e>
			break;
		if (avail_size != 0)
 81063aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81063ac:	2b00      	cmp	r3, #0
 81063ae:	d001      	beq.n	81063b4 <rpmsg_virtio_send_offchannel_raw+0x90>
			return RPMSG_ERR_BUFF_SIZE;
 81063b0:	4b2e      	ldr	r3, [pc, #184]	; (810646c <rpmsg_virtio_send_offchannel_raw+0x148>)
 81063b2:	e054      	b.n	810645e <rpmsg_virtio_send_offchannel_raw+0x13a>
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
 81063b4:	200a      	movs	r0, #10
 81063b6:	f7ff fdbc 	bl	8105f32 <metal_sleep_usec>
		tick_count--;
 81063ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063bc:	3b01      	subs	r3, #1
 81063be:	63bb      	str	r3, [r7, #56]	; 0x38
	while (1) {
 81063c0:	e7d2      	b.n	8106368 <rpmsg_virtio_send_offchannel_raw+0x44>
	}
	if (!buffer)
 81063c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81063c4:	2b00      	cmp	r3, #0
 81063c6:	d101      	bne.n	81063cc <rpmsg_virtio_send_offchannel_raw+0xa8>
		return RPMSG_ERR_NO_BUFF;
 81063c8:	4b29      	ldr	r3, [pc, #164]	; (8106470 <rpmsg_virtio_send_offchannel_raw+0x14c>)
 81063ca:	e048      	b.n	810645e <rpmsg_virtio_send_offchannel_raw+0x13a>

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
 81063cc:	687b      	ldr	r3, [r7, #4]
 81063ce:	61fb      	str	r3, [r7, #28]
	rp_hdr.src = src;
 81063d0:	68bb      	ldr	r3, [r7, #8]
 81063d2:	61bb      	str	r3, [r7, #24]
	rp_hdr.len = size;
 81063d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81063d6:	b29b      	uxth	r3, r3
 81063d8:	84bb      	strh	r3, [r7, #36]	; 0x24
	rp_hdr.reserved = 0;
 81063da:	2300      	movs	r3, #0
 81063dc:	623b      	str	r3, [r7, #32]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
 81063de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81063e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81063e2:	62bb      	str	r3, [r7, #40]	; 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
 81063e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 81063e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 81063e8:	f7ff fdc0 	bl	8105f6c <metal_io_virt_to_offset>
 81063ec:	4601      	mov	r1, r0
 81063ee:	f107 0218 	add.w	r2, r7, #24
 81063f2:	2310      	movs	r3, #16
 81063f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 81063f6:	f7fe ff5a 	bl	81052ae <metal_io_block_write>
 81063fa:	6338      	str	r0, [r7, #48]	; 0x30
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\n");
 81063fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81063fe:	2b10      	cmp	r3, #16
 8106400:	d000      	beq.n	8106404 <rpmsg_virtio_send_offchannel_raw+0xe0>
 8106402:	e7fe      	b.n	8106402 <rpmsg_virtio_send_offchannel_raw+0xde>

	status = metal_io_block_write(io,
 8106404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8106406:	3310      	adds	r3, #16
 8106408:	4619      	mov	r1, r3
 810640a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810640c:	f7ff fdae 	bl	8105f6c <metal_io_virt_to_offset>
 8106410:	4601      	mov	r1, r0
 8106412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8106414:	683a      	ldr	r2, [r7, #0]
 8106416:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8106418:	f7fe ff49 	bl	81052ae <metal_io_block_write>
 810641c:	6338      	str	r0, [r7, #48]	; 0x30
				      metal_io_virt_to_offset(io,
				      RPMSG_LOCATE_DATA(buffer)),
				      data, size);
	RPMSG_ASSERT(status == size, "failed to write buffer\n");
 810641e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8106420:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8106422:	429a      	cmp	r2, r3
 8106424:	d000      	beq.n	8106428 <rpmsg_virtio_send_offchannel_raw+0x104>
 8106426:	e7fe      	b.n	8106426 <rpmsg_virtio_send_offchannel_raw+0x102>
	metal_mutex_acquire(&rdev->lock);
 8106428:	68fb      	ldr	r3, [r7, #12]
 810642a:	3358      	adds	r3, #88	; 0x58
 810642c:	4618      	mov	r0, r3
 810642e:	f7ff fe04 	bl	810603a <metal_mutex_acquire>

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, buffer, buff_len, idx);
 8106432:	693a      	ldr	r2, [r7, #16]
 8106434:	8afb      	ldrh	r3, [r7, #22]
 8106436:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8106438:	6b78      	ldr	r0, [r7, #52]	; 0x34
 810643a:	f7ff fedf 	bl	81061fc <rpmsg_virtio_enqueue_buffer>
 810643e:	6338      	str	r0, [r7, #48]	; 0x30
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\n");
 8106440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106442:	2b00      	cmp	r3, #0
 8106444:	d000      	beq.n	8106448 <rpmsg_virtio_send_offchannel_raw+0x124>
 8106446:	e7fe      	b.n	8106446 <rpmsg_virtio_send_offchannel_raw+0x122>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
 8106448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810644a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810644c:	4618      	mov	r0, r3
 810644e:	f000 fbd1 	bl	8106bf4 <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
 8106452:	68fb      	ldr	r3, [r7, #12]
 8106454:	3358      	adds	r3, #88	; 0x58
 8106456:	4618      	mov	r0, r3
 8106458:	f7ff fdfa 	bl	8106050 <metal_mutex_release>

	return size;
 810645c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 810645e:	4618      	mov	r0, r3
 8106460:	3740      	adds	r7, #64	; 0x40
 8106462:	46bd      	mov	sp, r7
 8106464:	bd80      	pop	{r7, pc}
 8106466:	bf00      	nop
 8106468:	fffff82c 	.word	0xfffff82c
 810646c:	fffff82b 	.word	0xfffff82b
 8106470:	fffff82e 	.word	0xfffff82e

08106474 <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
 8106474:	b480      	push	{r7}
 8106476:	b083      	sub	sp, #12
 8106478:	af00      	add	r7, sp, #0
 810647a:	6078      	str	r0, [r7, #4]
	(void)vq;
}
 810647c:	bf00      	nop
 810647e:	370c      	adds	r7, #12
 8106480:	46bd      	mov	sp, r7
 8106482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106486:	4770      	bx	lr

08106488 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
 8106488:	b590      	push	{r4, r7, lr}
 810648a:	b08d      	sub	sp, #52	; 0x34
 810648c:	af02      	add	r7, sp, #8
 810648e:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
 8106490:	687b      	ldr	r3, [r7, #4]
 8106492:	681b      	ldr	r3, [r3, #0]
 8106494:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
 8106496:	6a3b      	ldr	r3, [r7, #32]
 8106498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810649a:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
 810649c:	69fb      	ldr	r3, [r7, #28]
 810649e:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	unsigned long len;
	unsigned short idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
 81064a0:	69bb      	ldr	r3, [r7, #24]
 81064a2:	3358      	adds	r3, #88	; 0x58
 81064a4:	4618      	mov	r0, r3
 81064a6:	f7ff fdc8 	bl	810603a <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = (struct rpmsg_hdr *)rpmsg_virtio_get_rx_buffer(rvdev,
 81064aa:	f107 020a 	add.w	r2, r7, #10
 81064ae:	f107 030c 	add.w	r3, r7, #12
 81064b2:	4619      	mov	r1, r3
 81064b4:	69f8      	ldr	r0, [r7, #28]
 81064b6:	f7ff fed9 	bl	810626c <rpmsg_virtio_get_rx_buffer>
 81064ba:	6278      	str	r0, [r7, #36]	; 0x24
								&len, &idx);

	metal_mutex_release(&rdev->lock);
 81064bc:	69bb      	ldr	r3, [r7, #24]
 81064be:	3358      	adds	r3, #88	; 0x58
 81064c0:	4618      	mov	r0, r3
 81064c2:	f7ff fdc5 	bl	8106050 <metal_mutex_release>

	while (rp_hdr) {
 81064c6:	e04c      	b.n	8106562 <rpmsg_virtio_rx_callback+0xda>
		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
 81064c8:	69bb      	ldr	r3, [r7, #24]
 81064ca:	3358      	adds	r3, #88	; 0x58
 81064cc:	4618      	mov	r0, r3
 81064ce:	f7ff fdb4 	bl	810603a <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
 81064d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81064d4:	685b      	ldr	r3, [r3, #4]
 81064d6:	4619      	mov	r1, r3
 81064d8:	69b8      	ldr	r0, [r7, #24]
 81064da:	f7ff fe38 	bl	810614e <rpmsg_get_ept_from_addr>
 81064de:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
 81064e0:	69bb      	ldr	r3, [r7, #24]
 81064e2:	3358      	adds	r3, #88	; 0x58
 81064e4:	4618      	mov	r0, r3
 81064e6:	f7ff fdb3 	bl	8106050 <metal_mutex_release>

		if (!ept)
 81064ea:	697b      	ldr	r3, [r7, #20]
 81064ec:	2b00      	cmp	r3, #0
 81064ee:	d03c      	beq.n	810656a <rpmsg_virtio_rx_callback+0xe2>
			/* Fatal error no endpoint for the given dst addr. */
			return;

		if (ept->dest_addr == RPMSG_ADDR_ANY) {
 81064f0:	697b      	ldr	r3, [r7, #20]
 81064f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81064f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81064f8:	d103      	bne.n	8106502 <rpmsg_virtio_rx_callback+0x7a>
			/*
			 * First message received from the remote side,
			 * update channel destination address
			 */
			ept->dest_addr = rp_hdr->src;
 81064fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81064fc:	681a      	ldr	r2, [r3, #0]
 81064fe:	697b      	ldr	r3, [r7, #20]
 8106500:	629a      	str	r2, [r3, #40]	; 0x28
		}
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 8106502:	697b      	ldr	r3, [r7, #20]
 8106504:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8106506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106508:	f103 0110 	add.w	r1, r3, #16
				   rp_hdr->len, ept->addr, ept->priv);
 810650c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810650e:	899b      	ldrh	r3, [r3, #12]
 8106510:	b29b      	uxth	r3, r3
		status = ept->cb(ept, (void *)RPMSG_LOCATE_DATA(rp_hdr),
 8106512:	4618      	mov	r0, r3
 8106514:	697b      	ldr	r3, [r7, #20]
 8106516:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8106518:	697b      	ldr	r3, [r7, #20]
 810651a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810651c:	9300      	str	r3, [sp, #0]
 810651e:	4613      	mov	r3, r2
 8106520:	4602      	mov	r2, r0
 8106522:	6978      	ldr	r0, [r7, #20]
 8106524:	47a0      	blx	r4
 8106526:	6138      	str	r0, [r7, #16]

		RPMSG_ASSERT(status == RPMSG_SUCCESS,
 8106528:	693b      	ldr	r3, [r7, #16]
 810652a:	2b00      	cmp	r3, #0
 810652c:	d000      	beq.n	8106530 <rpmsg_virtio_rx_callback+0xa8>
 810652e:	e7fe      	b.n	810652e <rpmsg_virtio_rx_callback+0xa6>
			     "unexpected callback status\n");
		metal_mutex_acquire(&rdev->lock);
 8106530:	69bb      	ldr	r3, [r7, #24]
 8106532:	3358      	adds	r3, #88	; 0x58
 8106534:	4618      	mov	r0, r3
 8106536:	f7ff fd80 	bl	810603a <metal_mutex_acquire>

		/* Return used buffers. */
		rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
 810653a:	68fa      	ldr	r2, [r7, #12]
 810653c:	897b      	ldrh	r3, [r7, #10]
 810653e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8106540:	69f8      	ldr	r0, [r7, #28]
 8106542:	f7ff fe42 	bl	81061ca <rpmsg_virtio_return_buffer>

		rp_hdr = (struct rpmsg_hdr *)
			 rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
 8106546:	f107 020a 	add.w	r2, r7, #10
 810654a:	f107 030c 	add.w	r3, r7, #12
 810654e:	4619      	mov	r1, r3
 8106550:	69f8      	ldr	r0, [r7, #28]
 8106552:	f7ff fe8b 	bl	810626c <rpmsg_virtio_get_rx_buffer>
 8106556:	6278      	str	r0, [r7, #36]	; 0x24
		metal_mutex_release(&rdev->lock);
 8106558:	69bb      	ldr	r3, [r7, #24]
 810655a:	3358      	adds	r3, #88	; 0x58
 810655c:	4618      	mov	r0, r3
 810655e:	f7ff fd77 	bl	8106050 <metal_mutex_release>
	while (rp_hdr) {
 8106562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106564:	2b00      	cmp	r3, #0
 8106566:	d1af      	bne.n	81064c8 <rpmsg_virtio_rx_callback+0x40>
 8106568:	e000      	b.n	810656c <rpmsg_virtio_rx_callback+0xe4>
			return;
 810656a:	bf00      	nop
	}
}
 810656c:	372c      	adds	r7, #44	; 0x2c
 810656e:	46bd      	mov	sp, r7
 8106570:	bd90      	pop	{r4, r7, pc}

08106572 <rpmsg_virtio_ns_callback>:
#pragma push
#pragma O0
#endif
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
 8106572:	b580      	push	{r7, lr}
 8106574:	b092      	sub	sp, #72	; 0x48
 8106576:	af00      	add	r7, sp, #0
 8106578:	60f8      	str	r0, [r7, #12]
 810657a:	60b9      	str	r1, [r7, #8]
 810657c:	607a      	str	r2, [r7, #4]
 810657e:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
 8106580:	68fb      	ldr	r3, [r7, #12]
 8106582:	6a1b      	ldr	r3, [r3, #32]
 8106584:	647b      	str	r3, [r7, #68]	; 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
 8106586:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8106588:	643b      	str	r3, [r7, #64]	; 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
 810658a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810658c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810658e:	63fb      	str	r3, [r7, #60]	; 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = (struct rpmsg_ns_msg *)data;
 8106590:	68bb      	ldr	r3, [r7, #8]
 8106592:	63bb      	str	r3, [r7, #56]	; 0x38
	if (len != sizeof(*ns_msg))
 8106594:	687b      	ldr	r3, [r7, #4]
 8106596:	2b28      	cmp	r3, #40	; 0x28
 8106598:	d001      	beq.n	810659e <rpmsg_virtio_ns_callback+0x2c>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
 810659a:	2300      	movs	r3, #0
 810659c:	e057      	b.n	810664e <rpmsg_virtio_ns_callback+0xdc>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
 810659e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	metal_io_block_read(io,
 81065a0:	4619      	mov	r1, r3
 81065a2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 81065a4:	f7ff fce2 	bl	8105f6c <metal_io_virt_to_offset>
 81065a8:	4601      	mov	r1, r0
 81065aa:	f107 0210 	add.w	r2, r7, #16
 81065ae:	2320      	movs	r3, #32
 81065b0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 81065b2:	f7fe fe05 	bl	81051c0 <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
 81065b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065b8:	6a1b      	ldr	r3, [r3, #32]
 81065ba:	637b      	str	r3, [r7, #52]	; 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
 81065bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81065be:	3358      	adds	r3, #88	; 0x58
 81065c0:	4618      	mov	r0, r3
 81065c2:	f7ff fd3a 	bl	810603a <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
 81065c6:	f107 0110 	add.w	r1, r7, #16
 81065ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81065cc:	f04f 32ff 	mov.w	r2, #4294967295
 81065d0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 81065d2:	f7ff fb75 	bl	8105cc0 <rpmsg_get_endpoint>
 81065d6:	6338      	str	r0, [r7, #48]	; 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
 81065d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81065dc:	f003 0301 	and.w	r3, r3, #1
 81065e0:	2b00      	cmp	r3, #0
 81065e2:	d017      	beq.n	8106614 <rpmsg_virtio_ns_callback+0xa2>
		if (_ept)
 81065e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81065e6:	2b00      	cmp	r3, #0
 81065e8:	d003      	beq.n	81065f2 <rpmsg_virtio_ns_callback+0x80>
			_ept->dest_addr = RPMSG_ADDR_ANY;
 81065ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81065ec:	f04f 32ff 	mov.w	r2, #4294967295
 81065f0:	629a      	str	r2, [r3, #40]	; 0x28
		metal_mutex_release(&rdev->lock);
 81065f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 81065f4:	3358      	adds	r3, #88	; 0x58
 81065f6:	4618      	mov	r0, r3
 81065f8:	f7ff fd2a 	bl	8106050 <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
 81065fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81065fe:	2b00      	cmp	r3, #0
 8106600:	d024      	beq.n	810664c <rpmsg_virtio_ns_callback+0xda>
 8106602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106606:	2b00      	cmp	r3, #0
 8106608:	d020      	beq.n	810664c <rpmsg_virtio_ns_callback+0xda>
			_ept->ns_unbind_cb(ept);
 810660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810660c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810660e:	68f8      	ldr	r0, [r7, #12]
 8106610:	4798      	blx	r3
 8106612:	e01b      	b.n	810664c <rpmsg_virtio_ns_callback+0xda>
	} else {
		if (!_ept) {
 8106614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106616:	2b00      	cmp	r3, #0
 8106618:	d110      	bne.n	810663c <rpmsg_virtio_ns_callback+0xca>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
 810661a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810661c:	3358      	adds	r3, #88	; 0x58
 810661e:	4618      	mov	r0, r3
 8106620:	f7ff fd16 	bl	8106050 <metal_mutex_release>
			if (rdev->ns_bind_cb)
 8106624:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8106626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8106628:	2b00      	cmp	r3, #0
 810662a:	d00f      	beq.n	810664c <rpmsg_virtio_ns_callback+0xda>
				rdev->ns_bind_cb(rdev, name, dest);
 810662c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810662e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8106630:	f107 0110 	add.w	r1, r7, #16
 8106634:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106636:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8106638:	4798      	blx	r3
 810663a:	e007      	b.n	810664c <rpmsg_virtio_ns_callback+0xda>
		} else {
			_ept->dest_addr = dest;
 810663c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810663e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8106640:	629a      	str	r2, [r3, #40]	; 0x28
			metal_mutex_release(&rdev->lock);
 8106642:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8106644:	3358      	adds	r3, #88	; 0x58
 8106646:	4618      	mov	r0, r3
 8106648:	f7ff fd02 	bl	8106050 <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
 810664c:	2300      	movs	r3, #0
}
 810664e:	4618      	mov	r0, r3
 8106650:	3748      	adds	r7, #72	; 0x48
 8106652:	46bd      	mov	sp, r7
 8106654:	bd80      	pop	{r7, pc}
	...

08106658 <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
 8106658:	b580      	push	{r7, lr}
 810665a:	b090      	sub	sp, #64	; 0x40
 810665c:	af02      	add	r7, sp, #8
 810665e:	60f8      	str	r0, [r7, #12]
 8106660:	60b9      	str	r1, [r7, #8]
 8106662:	607a      	str	r2, [r7, #4]
 8106664:	603b      	str	r3, [r7, #0]
	vqcallback callback[RPMSG_NUM_VRINGS];
	unsigned long dev_features;
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
 8106666:	68fb      	ldr	r3, [r7, #12]
 8106668:	633b      	str	r3, [r7, #48]	; 0x30
	memset(rdev, 0, sizeof(*rdev));
 810666a:	2264      	movs	r2, #100	; 0x64
 810666c:	2100      	movs	r1, #0
 810666e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8106670:	f000 fe28 	bl	81072c4 <memset>
	metal_mutex_init(&rdev->lock);
 8106674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106676:	3358      	adds	r3, #88	; 0x58
 8106678:	4618      	mov	r0, r3
 810667a:	f7ff fcd3 	bl	8106024 <metal_mutex_init>
	rvdev->vdev = vdev;
 810667e:	68fb      	ldr	r3, [r7, #12]
 8106680:	68ba      	ldr	r2, [r7, #8]
 8106682:	665a      	str	r2, [r3, #100]	; 0x64
	rdev->ns_bind_cb = ns_bind_cb;
 8106684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106686:	687a      	ldr	r2, [r7, #4]
 8106688:	65da      	str	r2, [r3, #92]	; 0x5c
	vdev->priv = rvdev;
 810668a:	68bb      	ldr	r3, [r7, #8]
 810668c:	68fa      	ldr	r2, [r7, #12]
 810668e:	625a      	str	r2, [r3, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
 8106690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106692:	4a38      	ldr	r2, [pc, #224]	; (8106774 <rpmsg_init_vdev+0x11c>)
 8106694:	661a      	str	r2, [r3, #96]	; 0x60
	role = rpmsg_virtio_get_role(rvdev);
 8106696:	68f8      	ldr	r0, [r7, #12]
 8106698:	f7ff fd02 	bl	81060a0 <rpmsg_virtio_get_role>
 810669c:	62f8      	str	r0, [r7, #44]	; 0x2c
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	(void)shpool;
	if (role == RPMSG_REMOTE) {
 810669e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81066a0:	2b01      	cmp	r3, #1
 81066a2:	d112      	bne.n	81066ca <rpmsg_init_vdev+0x72>
		vq_names[0] = "tx_vq";
 81066a4:	4b34      	ldr	r3, [pc, #208]	; (8106778 <rpmsg_init_vdev+0x120>)
 81066a6:	61bb      	str	r3, [r7, #24]
		vq_names[1] = "rx_vq";
 81066a8:	4b34      	ldr	r3, [pc, #208]	; (810677c <rpmsg_init_vdev+0x124>)
 81066aa:	61fb      	str	r3, [r7, #28]
		callback[0] = rpmsg_virtio_tx_callback;
 81066ac:	4b34      	ldr	r3, [pc, #208]	; (8106780 <rpmsg_init_vdev+0x128>)
 81066ae:	613b      	str	r3, [r7, #16]
		callback[1] = rpmsg_virtio_rx_callback;
 81066b0:	4b34      	ldr	r3, [pc, #208]	; (8106784 <rpmsg_init_vdev+0x12c>)
 81066b2:	617b      	str	r3, [r7, #20]
		rvdev->rvq  = vdev->vrings_info[1].vq;
 81066b4:	68bb      	ldr	r3, [r7, #8]
 81066b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81066b8:	3318      	adds	r3, #24
 81066ba:	681a      	ldr	r2, [r3, #0]
 81066bc:	68fb      	ldr	r3, [r7, #12]
 81066be:	669a      	str	r2, [r3, #104]	; 0x68
		rvdev->svq  = vdev->vrings_info[0].vq;
 81066c0:	68bb      	ldr	r3, [r7, #8]
 81066c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81066c4:	681a      	ldr	r2, [r3, #0]
 81066c6:	68fb      	ldr	r3, [r7, #12]
 81066c8:	66da      	str	r2, [r3, #108]	; 0x6c
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
 81066ca:	68fb      	ldr	r3, [r7, #12]
 81066cc:	683a      	ldr	r2, [r7, #0]
 81066ce:	671a      	str	r2, [r3, #112]	; 0x70

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
 81066d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81066d2:	2b01      	cmp	r3, #1
 81066d4:	d102      	bne.n	81066dc <rpmsg_init_vdev+0x84>
		/* wait synchro with the master */
		rpmsg_virtio_wait_remote_ready(rvdev);
 81066d6:	68f8      	ldr	r0, [r7, #12]
 81066d8:	f7ff fded 	bl	81062b6 <rpmsg_virtio_wait_remote_ready>
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
 81066dc:	f107 0218 	add.w	r2, r7, #24
 81066e0:	f107 0310 	add.w	r3, r7, #16
 81066e4:	9300      	str	r3, [sp, #0]
 81066e6:	4613      	mov	r3, r2
 81066e8:	2202      	movs	r2, #2
 81066ea:	2100      	movs	r1, #0
 81066ec:	68f8      	ldr	r0, [r7, #12]
 81066ee:	f7ff fd19 	bl	8106124 <rpmsg_virtio_create_virtqueues>
 81066f2:	62b8      	str	r0, [r7, #40]	; 0x28
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
 81066f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81066f6:	2b00      	cmp	r3, #0
 81066f8:	d001      	beq.n	81066fe <rpmsg_init_vdev+0xa6>
		return status;
 81066fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81066fc:	e035      	b.n	810676a <rpmsg_init_vdev+0x112>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 81066fe:	2300      	movs	r3, #0
 8106700:	637b      	str	r3, [r7, #52]	; 0x34
 8106702:	e00f      	b.n	8106724 <rpmsg_init_vdev+0xcc>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
 8106704:	68bb      	ldr	r3, [r7, #8]
 8106706:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8106708:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810670a:	4613      	mov	r3, r2
 810670c:	005b      	lsls	r3, r3, #1
 810670e:	4413      	add	r3, r2
 8106710:	00db      	lsls	r3, r3, #3
 8106712:	440b      	add	r3, r1
 8106714:	681b      	ldr	r3, [r3, #0]
 8106716:	623b      	str	r3, [r7, #32]
		vq->shm_io = shm_io;
 8106718:	6a3b      	ldr	r3, [r7, #32]
 810671a:	683a      	ldr	r2, [r7, #0]
 810671c:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
 810671e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106720:	3301      	adds	r3, #1
 8106722:	637b      	str	r3, [r7, #52]	; 0x34
 8106724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106726:	2b01      	cmp	r3, #1
 8106728:	d9ec      	bls.n	8106704 <rpmsg_init_vdev+0xac>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
 810672a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810672c:	4618      	mov	r0, r3
 810672e:	f7ff fc0c 	bl	8105f4a <metal_list_init>

	dev_features = rpmsg_virtio_get_features(rvdev);
 8106732:	68f8      	ldr	r0, [r7, #12]
 8106734:	f7ff fce5 	bl	8106102 <rpmsg_virtio_get_features>
 8106738:	6278      	str	r0, [r7, #36]	; 0x24

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if ((dev_features & (1 << VIRTIO_RPMSG_F_NS))) {
 810673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810673c:	f003 0301 	and.w	r3, r3, #1
 8106740:	2b00      	cmp	r3, #0
 8106742:	d011      	beq.n	8106768 <rpmsg_init_vdev+0x110>
		rpmsg_init_ept(&rdev->ns_ept, "NS",
 8106744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106746:	f103 0008 	add.w	r0, r3, #8
 810674a:	2300      	movs	r3, #0
 810674c:	9301      	str	r3, [sp, #4]
 810674e:	4b0e      	ldr	r3, [pc, #56]	; (8106788 <rpmsg_init_vdev+0x130>)
 8106750:	9300      	str	r3, [sp, #0]
 8106752:	2335      	movs	r3, #53	; 0x35
 8106754:	2235      	movs	r2, #53	; 0x35
 8106756:	490d      	ldr	r1, [pc, #52]	; (810678c <rpmsg_init_vdev+0x134>)
 8106758:	f7ff fc85 	bl	8106066 <rpmsg_init_ept>
			       RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
			       rpmsg_virtio_ns_callback, NULL);
		(void)rpmsg_register_endpoint(rdev, &rdev->ns_ept);
 810675c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810675e:	3308      	adds	r3, #8
 8106760:	4619      	mov	r1, r3
 8106762:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8106764:	f7ff fb2e 	bl	8105dc4 <rpmsg_register_endpoint>
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
 8106768:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 810676a:	4618      	mov	r0, r3
 810676c:	3738      	adds	r7, #56	; 0x38
 810676e:	46bd      	mov	sp, r7
 8106770:	bd80      	pop	{r7, pc}
 8106772:	bf00      	nop
 8106774:	08106325 	.word	0x08106325
 8106778:	0810bc88 	.word	0x0810bc88
 810677c:	0810bc90 	.word	0x0810bc90
 8106780:	08106475 	.word	0x08106475
 8106784:	08106489 	.word	0x08106489
 8106788:	08106573 	.word	0x08106573
 810678c:	0810bc98 	.word	0x0810bc98

08106790 <metal_machine_cache_flush>:
{
  return 0;
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
 8106790:	b480      	push	{r7}
 8106792:	b083      	sub	sp, #12
 8106794:	af00      	add	r7, sp, #0
 8106796:	6078      	str	r0, [r7, #4]
 8106798:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 810679a:	bf00      	nop
 810679c:	370c      	adds	r7, #12
 810679e:	46bd      	mov	sp, r7
 81067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067a4:	4770      	bx	lr

081067a6 <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
 81067a6:	b480      	push	{r7}
 81067a8:	b083      	sub	sp, #12
 81067aa:	af00      	add	r7, sp, #0
 81067ac:	6078      	str	r0, [r7, #4]
 81067ae:	6039      	str	r1, [r7, #0]
	(void)addr;
	(void)len;
}
 81067b0:	bf00      	nop
 81067b2:	370c      	adds	r7, #12
 81067b4:	46bd      	mov	sp, r7
 81067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067ba:	4770      	bx	lr

081067bc <metal_machine_io_mem_map>:
{
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
 81067bc:	b480      	push	{r7}
 81067be:	b085      	sub	sp, #20
 81067c0:	af00      	add	r7, sp, #0
 81067c2:	60f8      	str	r0, [r7, #12]
 81067c4:	60b9      	str	r1, [r7, #8]
 81067c6:	607a      	str	r2, [r7, #4]
 81067c8:	603b      	str	r3, [r7, #0]
	(void)va;
	(void)pa;
	(void)size;
	(void)flags;

	return va;
 81067ca:	68fb      	ldr	r3, [r7, #12]
}
 81067cc:	4618      	mov	r0, r3
 81067ce:	3714      	adds	r7, #20
 81067d0:	46bd      	mov	sp, r7
 81067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067d6:	4770      	bx	lr

081067d8 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback *callbacks[])
{
 81067d8:	b590      	push	{r4, r7, lr}
 81067da:	b08f      	sub	sp, #60	; 0x3c
 81067dc:	af04      	add	r7, sp, #16
 81067de:	60f8      	str	r0, [r7, #12]
 81067e0:	60b9      	str	r1, [r7, #8]
 81067e2:	607a      	str	r2, [r7, #4]
 81067e4:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
 81067e6:	68fb      	ldr	r3, [r7, #12]
 81067e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81067ea:	623b      	str	r3, [r7, #32]
	if (nvqs > num_vrings)
 81067ec:	687a      	ldr	r2, [r7, #4]
 81067ee:	6a3b      	ldr	r3, [r7, #32]
 81067f0:	429a      	cmp	r2, r3
 81067f2:	d902      	bls.n	81067fa <virtio_create_virtqueues+0x22>
		return -ERROR_VQUEUE_INVLD_PARAM;
 81067f4:	f44f 633c 	mov.w	r3, #3008	; 0xbc0
 81067f8:	e036      	b.n	8106868 <virtio_create_virtqueues+0x90>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
 81067fa:	2300      	movs	r3, #0
 81067fc:	627b      	str	r3, [r7, #36]	; 0x24
 81067fe:	e02e      	b.n	810685e <virtio_create_virtqueues+0x86>
		vring_info = &vdev->vrings_info[i];
 8106800:	68fb      	ldr	r3, [r7, #12]
 8106802:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8106804:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8106806:	4613      	mov	r3, r2
 8106808:	005b      	lsls	r3, r3, #1
 810680a:	4413      	add	r3, r2
 810680c:	00db      	lsls	r3, r3, #3
 810680e:	440b      	add	r3, r1
 8106810:	61fb      	str	r3, [r7, #28]

		vring_alloc = &vring_info->info;
 8106812:	69fb      	ldr	r3, [r7, #28]
 8106814:	3304      	adds	r3, #4
 8106816:	61bb      	str	r3, [r7, #24]
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 8106818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810681a:	b298      	uxth	r0, r3
 810681c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810681e:	009b      	lsls	r3, r3, #2
 8106820:	683a      	ldr	r2, [r7, #0]
 8106822:	4413      	add	r3, r2
 8106824:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
 8106826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106828:	009b      	lsls	r3, r3, #2
 810682a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810682c:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 810682e:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
 8106830:	68fa      	ldr	r2, [r7, #12]
 8106832:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
 8106834:	6a12      	ldr	r2, [r2, #32]
 8106836:	69f9      	ldr	r1, [r7, #28]
 8106838:	6809      	ldr	r1, [r1, #0]
 810683a:	9102      	str	r1, [sp, #8]
 810683c:	9201      	str	r2, [sp, #4]
 810683e:	9300      	str	r3, [sp, #0]
 8106840:	69bb      	ldr	r3, [r7, #24]
 8106842:	4622      	mov	r2, r4
 8106844:	4601      	mov	r1, r0
 8106846:	68f8      	ldr	r0, [r7, #12]
 8106848:	f000 f8f6 	bl	8106a38 <virtqueue_create>
 810684c:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
 810684e:	697b      	ldr	r3, [r7, #20]
 8106850:	2b00      	cmp	r3, #0
 8106852:	d001      	beq.n	8106858 <virtio_create_virtqueues+0x80>
			return ret;
 8106854:	697b      	ldr	r3, [r7, #20]
 8106856:	e007      	b.n	8106868 <virtio_create_virtqueues+0x90>
	for (i = 0; i < nvqs; i++) {
 8106858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810685a:	3301      	adds	r3, #1
 810685c:	627b      	str	r3, [r7, #36]	; 0x24
 810685e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8106860:	687b      	ldr	r3, [r7, #4]
 8106862:	429a      	cmp	r2, r3
 8106864:	d3cc      	bcc.n	8106800 <virtio_create_virtqueues+0x28>
	}
	return 0;
 8106866:	2300      	movs	r3, #0
}
 8106868:	4618      	mov	r0, r3
 810686a:	372c      	adds	r7, #44	; 0x2c
 810686c:	46bd      	mov	sp, r7
 810686e:	bd90      	pop	{r4, r7, pc}

08106870 <vring_init>:
	return size;
}

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
 8106870:	b480      	push	{r7}
 8106872:	b085      	sub	sp, #20
 8106874:	af00      	add	r7, sp, #0
 8106876:	60f8      	str	r0, [r7, #12]
 8106878:	60b9      	str	r1, [r7, #8]
 810687a:	607a      	str	r2, [r7, #4]
 810687c:	603b      	str	r3, [r7, #0]
	vr->num = num;
 810687e:	68fb      	ldr	r3, [r7, #12]
 8106880:	68ba      	ldr	r2, [r7, #8]
 8106882:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
 8106884:	68fb      	ldr	r3, [r7, #12]
 8106886:	687a      	ldr	r2, [r7, #4]
 8106888:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
 810688a:	68bb      	ldr	r3, [r7, #8]
 810688c:	011b      	lsls	r3, r3, #4
 810688e:	687a      	ldr	r2, [r7, #4]
 8106890:	441a      	add	r2, r3
 8106892:	68fb      	ldr	r3, [r7, #12]
 8106894:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
 8106896:	68fb      	ldr	r3, [r7, #12]
 8106898:	689a      	ldr	r2, [r3, #8]
 810689a:	68bb      	ldr	r3, [r7, #8]
 810689c:	005b      	lsls	r3, r3, #1
 810689e:	4413      	add	r3, r2
 81068a0:	3304      	adds	r3, #4
 81068a2:	461a      	mov	r2, r3
 81068a4:	683b      	ldr	r3, [r7, #0]
 81068a6:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
 81068a8:	1c5a      	adds	r2, r3, #1
 81068aa:	683b      	ldr	r3, [r7, #0]
 81068ac:	425b      	negs	r3, r3
 81068ae:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
 81068b0:	461a      	mov	r2, r3
 81068b2:	68fb      	ldr	r3, [r7, #12]
 81068b4:	60da      	str	r2, [r3, #12]
}
 81068b6:	bf00      	nop
 81068b8:	3714      	adds	r7, #20
 81068ba:	46bd      	mov	sp, r7
 81068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81068c0:	4770      	bx	lr

081068c2 <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
 81068c2:	b480      	push	{r7}
 81068c4:	b083      	sub	sp, #12
 81068c6:	af00      	add	r7, sp, #0
 81068c8:	4603      	mov	r3, r0
 81068ca:	80fb      	strh	r3, [r7, #6]
 81068cc:	460b      	mov	r3, r1
 81068ce:	80bb      	strh	r3, [r7, #4]
 81068d0:	4613      	mov	r3, r2
 81068d2:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
 81068d4:	88ba      	ldrh	r2, [r7, #4]
 81068d6:	88fb      	ldrh	r3, [r7, #6]
 81068d8:	1ad3      	subs	r3, r2, r3
 81068da:	b29b      	uxth	r3, r3
 81068dc:	3b01      	subs	r3, #1
 81068de:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
 81068e0:	88b9      	ldrh	r1, [r7, #4]
 81068e2:	887b      	ldrh	r3, [r7, #2]
 81068e4:	1acb      	subs	r3, r1, r3
 81068e6:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
 81068e8:	429a      	cmp	r2, r3
 81068ea:	bf34      	ite	cc
 81068ec:	2301      	movcc	r3, #1
 81068ee:	2300      	movcs	r3, #0
 81068f0:	b2db      	uxtb	r3, r3
}
 81068f2:	4618      	mov	r0, r3
 81068f4:	370c      	adds	r7, #12
 81068f6:	46bd      	mov	sp, r7
 81068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81068fc:	4770      	bx	lr

081068fe <metal_io_virt>:
{
 81068fe:	b480      	push	{r7}
 8106900:	b083      	sub	sp, #12
 8106902:	af00      	add	r7, sp, #0
 8106904:	6078      	str	r0, [r7, #4]
 8106906:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106908:	687b      	ldr	r3, [r7, #4]
 810690a:	681b      	ldr	r3, [r3, #0]
		: NULL);
 810690c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106910:	d009      	beq.n	8106926 <metal_io_virt+0x28>
	return (io->virt != METAL_BAD_VA && offset <= io->size
 8106912:	687b      	ldr	r3, [r7, #4]
 8106914:	689b      	ldr	r3, [r3, #8]
 8106916:	683a      	ldr	r2, [r7, #0]
 8106918:	429a      	cmp	r2, r3
 810691a:	d804      	bhi.n	8106926 <metal_io_virt+0x28>
		? (uint8_t *)io->virt + offset
 810691c:	687b      	ldr	r3, [r7, #4]
 810691e:	681a      	ldr	r2, [r3, #0]
		: NULL);
 8106920:	683b      	ldr	r3, [r7, #0]
 8106922:	4413      	add	r3, r2
 8106924:	e000      	b.n	8106928 <metal_io_virt+0x2a>
 8106926:	2300      	movs	r3, #0
}
 8106928:	4618      	mov	r0, r3
 810692a:	370c      	adds	r7, #12
 810692c:	46bd      	mov	sp, r7
 810692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106932:	4770      	bx	lr

08106934 <metal_io_phys>:
{
 8106934:	b480      	push	{r7}
 8106936:	b085      	sub	sp, #20
 8106938:	af00      	add	r7, sp, #0
 810693a:	6078      	str	r0, [r7, #4]
 810693c:	6039      	str	r1, [r7, #0]
	unsigned long page = (io->page_shift >=
 810693e:	687b      	ldr	r3, [r7, #4]
 8106940:	68db      	ldr	r3, [r3, #12]
			     0 : offset >> io->page_shift);
 8106942:	2b1f      	cmp	r3, #31
 8106944:	d805      	bhi.n	8106952 <metal_io_phys+0x1e>
 8106946:	687b      	ldr	r3, [r7, #4]
 8106948:	68db      	ldr	r3, [r3, #12]
 810694a:	683a      	ldr	r2, [r7, #0]
 810694c:	fa22 f303 	lsr.w	r3, r2, r3
 8106950:	e000      	b.n	8106954 <metal_io_phys+0x20>
 8106952:	2300      	movs	r3, #0
	unsigned long page = (io->page_shift >=
 8106954:	60fb      	str	r3, [r7, #12]
	return (io->physmap != NULL && offset <= io->size
 8106956:	687b      	ldr	r3, [r7, #4]
 8106958:	685b      	ldr	r3, [r3, #4]
		: METAL_BAD_PHYS);
 810695a:	2b00      	cmp	r3, #0
 810695c:	d010      	beq.n	8106980 <metal_io_phys+0x4c>
	return (io->physmap != NULL && offset <= io->size
 810695e:	687b      	ldr	r3, [r7, #4]
 8106960:	689b      	ldr	r3, [r3, #8]
 8106962:	683a      	ldr	r2, [r7, #0]
 8106964:	429a      	cmp	r2, r3
 8106966:	d80b      	bhi.n	8106980 <metal_io_phys+0x4c>
		? io->physmap[page] + (offset & io->page_mask)
 8106968:	687b      	ldr	r3, [r7, #4]
 810696a:	685a      	ldr	r2, [r3, #4]
 810696c:	68fb      	ldr	r3, [r7, #12]
 810696e:	009b      	lsls	r3, r3, #2
 8106970:	4413      	add	r3, r2
 8106972:	681a      	ldr	r2, [r3, #0]
 8106974:	687b      	ldr	r3, [r7, #4]
 8106976:	6919      	ldr	r1, [r3, #16]
 8106978:	683b      	ldr	r3, [r7, #0]
 810697a:	400b      	ands	r3, r1
		: METAL_BAD_PHYS);
 810697c:	4413      	add	r3, r2
 810697e:	e001      	b.n	8106984 <metal_io_phys+0x50>
 8106980:	f04f 33ff 	mov.w	r3, #4294967295
}
 8106984:	4618      	mov	r0, r3
 8106986:	3714      	adds	r7, #20
 8106988:	46bd      	mov	sp, r7
 810698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810698e:	4770      	bx	lr

08106990 <metal_io_phys_to_offset>:
{
 8106990:	b580      	push	{r7, lr}
 8106992:	b084      	sub	sp, #16
 8106994:	af00      	add	r7, sp, #0
 8106996:	6078      	str	r0, [r7, #4]
 8106998:	6039      	str	r1, [r7, #0]
		(io->page_mask == (metal_phys_addr_t)(-1) ?
 810699a:	687b      	ldr	r3, [r7, #4]
 810699c:	691b      	ldr	r3, [r3, #16]
		phys - io->physmap[0] :  phys & io->page_mask);
 810699e:	f1b3 3fff 	cmp.w	r3, #4294967295
 81069a2:	d105      	bne.n	81069b0 <metal_io_phys_to_offset+0x20>
 81069a4:	687b      	ldr	r3, [r7, #4]
 81069a6:	685b      	ldr	r3, [r3, #4]
 81069a8:	681b      	ldr	r3, [r3, #0]
 81069aa:	683a      	ldr	r2, [r7, #0]
 81069ac:	1ad3      	subs	r3, r2, r3
 81069ae:	e003      	b.n	81069b8 <metal_io_phys_to_offset+0x28>
 81069b0:	687b      	ldr	r3, [r7, #4]
 81069b2:	691a      	ldr	r2, [r3, #16]
 81069b4:	683b      	ldr	r3, [r7, #0]
 81069b6:	4013      	ands	r3, r2
	unsigned long offset =
 81069b8:	60fb      	str	r3, [r7, #12]
		if (metal_io_phys(io, offset) == phys)
 81069ba:	68f9      	ldr	r1, [r7, #12]
 81069bc:	6878      	ldr	r0, [r7, #4]
 81069be:	f7ff ffb9 	bl	8106934 <metal_io_phys>
 81069c2:	4602      	mov	r2, r0
 81069c4:	683b      	ldr	r3, [r7, #0]
 81069c6:	4293      	cmp	r3, r2
 81069c8:	d101      	bne.n	81069ce <metal_io_phys_to_offset+0x3e>
			return offset;
 81069ca:	68fb      	ldr	r3, [r7, #12]
 81069cc:	e00c      	b.n	81069e8 <metal_io_phys_to_offset+0x58>
		offset += io->page_mask + 1;
 81069ce:	687b      	ldr	r3, [r7, #4]
 81069d0:	691a      	ldr	r2, [r3, #16]
 81069d2:	68fb      	ldr	r3, [r7, #12]
 81069d4:	4413      	add	r3, r2
 81069d6:	3301      	adds	r3, #1
 81069d8:	60fb      	str	r3, [r7, #12]
	} while (offset < io->size);
 81069da:	687b      	ldr	r3, [r7, #4]
 81069dc:	689b      	ldr	r3, [r3, #8]
 81069de:	68fa      	ldr	r2, [r7, #12]
 81069e0:	429a      	cmp	r2, r3
 81069e2:	d3ea      	bcc.n	81069ba <metal_io_phys_to_offset+0x2a>
	return METAL_BAD_OFFSET;
 81069e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 81069e8:	4618      	mov	r0, r3
 81069ea:	3710      	adds	r7, #16
 81069ec:	46bd      	mov	sp, r7
 81069ee:	bd80      	pop	{r7, pc}

081069f0 <metal_io_phys_to_virt>:
{
 81069f0:	b580      	push	{r7, lr}
 81069f2:	b082      	sub	sp, #8
 81069f4:	af00      	add	r7, sp, #0
 81069f6:	6078      	str	r0, [r7, #4]
 81069f8:	6039      	str	r1, [r7, #0]
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
 81069fa:	6839      	ldr	r1, [r7, #0]
 81069fc:	6878      	ldr	r0, [r7, #4]
 81069fe:	f7ff ffc7 	bl	8106990 <metal_io_phys_to_offset>
 8106a02:	4603      	mov	r3, r0
 8106a04:	4619      	mov	r1, r3
 8106a06:	6878      	ldr	r0, [r7, #4]
 8106a08:	f7ff ff79 	bl	81068fe <metal_io_virt>
 8106a0c:	4603      	mov	r3, r0
}
 8106a0e:	4618      	mov	r0, r3
 8106a10:	3708      	adds	r7, #8
 8106a12:	46bd      	mov	sp, r7
 8106a14:	bd80      	pop	{r7, pc}

08106a16 <virtqueue_phys_to_virt>:
static int virtqueue_nused(struct virtqueue *vq);

/* Default implementation of P2V based on libmetal */
static inline void *virtqueue_phys_to_virt(struct virtqueue *vq,
					   metal_phys_addr_t phys)
{
 8106a16:	b580      	push	{r7, lr}
 8106a18:	b084      	sub	sp, #16
 8106a1a:	af00      	add	r7, sp, #0
 8106a1c:	6078      	str	r0, [r7, #4]
 8106a1e:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
 8106a20:	687b      	ldr	r3, [r7, #4]
 8106a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106a24:	60fb      	str	r3, [r7, #12]

	return metal_io_phys_to_virt(io, phys);
 8106a26:	6839      	ldr	r1, [r7, #0]
 8106a28:	68f8      	ldr	r0, [r7, #12]
 8106a2a:	f7ff ffe1 	bl	81069f0 <metal_io_phys_to_virt>
 8106a2e:	4603      	mov	r3, r0
}
 8106a30:	4618      	mov	r0, r3
 8106a32:	3710      	adds	r7, #16
 8106a34:	46bd      	mov	sp, r7
 8106a36:	bd80      	pop	{r7, pc}

08106a38 <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
 8106a38:	b580      	push	{r7, lr}
 8106a3a:	b086      	sub	sp, #24
 8106a3c:	af00      	add	r7, sp, #0
 8106a3e:	60f8      	str	r0, [r7, #12]
 8106a40:	607a      	str	r2, [r7, #4]
 8106a42:	603b      	str	r3, [r7, #0]
 8106a44:	460b      	mov	r3, r1
 8106a46:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
 8106a48:	2300      	movs	r3, #0
 8106a4a:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
 8106a4c:	697b      	ldr	r3, [r7, #20]
 8106a4e:	2b00      	cmp	r3, #0
 8106a50:	d121      	bne.n	8106a96 <virtqueue_create+0x5e>
		vq->vq_dev = virt_dev;
 8106a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a54:	68fa      	ldr	r2, [r7, #12]
 8106a56:	601a      	str	r2, [r3, #0]
		vq->vq_name =  name;
 8106a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a5a:	687a      	ldr	r2, [r7, #4]
 8106a5c:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
 8106a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a60:	897a      	ldrh	r2, [r7, #10]
 8106a62:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
 8106a64:	683b      	ldr	r3, [r7, #0]
 8106a66:	891a      	ldrh	r2, [r3, #8]
 8106a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a6a:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
 8106a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a6e:	895a      	ldrh	r2, [r3, #10]
 8106a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a72:	851a      	strh	r2, [r3, #40]	; 0x28
		vq->callback = callback;
 8106a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a76:	6a3a      	ldr	r2, [r7, #32]
 8106a78:	611a      	str	r2, [r3, #16]
		vq->notify = notify;
 8106a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8106a7e:	615a      	str	r2, [r3, #20]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, (void *)ring->vaddr, ring->align);
 8106a80:	683b      	ldr	r3, [r7, #0]
 8106a82:	6819      	ldr	r1, [r3, #0]
 8106a84:	683b      	ldr	r3, [r7, #0]
 8106a86:	685b      	ldr	r3, [r3, #4]
 8106a88:	461a      	mov	r2, r3
 8106a8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8106a8c:	f000 f8fb 	bl	8106c86 <vq_ring_init>

		/* Disable callbacks - will be enabled by the application
		 * once initialization is completed.
		 */
		virtqueue_disable_cb(vq);
 8106a90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8106a92:	f000 f885 	bl	8106ba0 <virtqueue_disable_cb>
	}

	return (status);
 8106a96:	697b      	ldr	r3, [r7, #20]
}
 8106a98:	4618      	mov	r0, r3
 8106a9a:	3718      	adds	r7, #24
 8106a9c:	46bd      	mov	sp, r7
 8106a9e:	bd80      	pop	{r7, pc}

08106aa0 <virtqueue_get_available_buffer>:
 *
 * @return                          - Pointer to available buffer
 */
void *virtqueue_get_available_buffer(struct virtqueue *vq, uint16_t *avail_idx,
				     uint32_t *len)
{
 8106aa0:	b580      	push	{r7, lr}
 8106aa2:	b086      	sub	sp, #24
 8106aa4:	af00      	add	r7, sp, #0
 8106aa6:	60f8      	str	r0, [r7, #12]
 8106aa8:	60b9      	str	r1, [r7, #8]
 8106aaa:	607a      	str	r2, [r7, #4]
	uint16_t head_idx = 0;
 8106aac:	2300      	movs	r3, #0
 8106aae:	82fb      	strh	r3, [r7, #22]
	void *buffer;

	atomic_thread_fence(memory_order_seq_cst);
 8106ab0:	f3bf 8f5b 	dmb	ish
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
 8106ab4:	68fb      	ldr	r3, [r7, #12]
 8106ab6:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8106ab8:	68fb      	ldr	r3, [r7, #12]
 8106aba:	6a1b      	ldr	r3, [r3, #32]
 8106abc:	885b      	ldrh	r3, [r3, #2]
 8106abe:	429a      	cmp	r2, r3
 8106ac0:	d101      	bne.n	8106ac6 <virtqueue_get_available_buffer+0x26>
		return NULL;
 8106ac2:	2300      	movs	r3, #0
 8106ac4:	e02e      	b.n	8106b24 <virtqueue_get_available_buffer+0x84>
	}

	VQUEUE_BUSY(vq);

	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
 8106ac6:	68fb      	ldr	r3, [r7, #12]
 8106ac8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8106aca:	1c5a      	adds	r2, r3, #1
 8106acc:	b291      	uxth	r1, r2
 8106ace:	68fa      	ldr	r2, [r7, #12]
 8106ad0:	8691      	strh	r1, [r2, #52]	; 0x34
 8106ad2:	b21a      	sxth	r2, r3
 8106ad4:	68fb      	ldr	r3, [r7, #12]
 8106ad6:	895b      	ldrh	r3, [r3, #10]
 8106ad8:	3b01      	subs	r3, #1
 8106ada:	b29b      	uxth	r3, r3
 8106adc:	b21b      	sxth	r3, r3
 8106ade:	4013      	ands	r3, r2
 8106ae0:	b21b      	sxth	r3, r3
 8106ae2:	82fb      	strh	r3, [r7, #22]
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
 8106ae4:	68fb      	ldr	r3, [r7, #12]
 8106ae6:	6a1a      	ldr	r2, [r3, #32]
 8106ae8:	8afb      	ldrh	r3, [r7, #22]
 8106aea:	005b      	lsls	r3, r3, #1
 8106aec:	4413      	add	r3, r2
 8106aee:	889a      	ldrh	r2, [r3, #4]
 8106af0:	68bb      	ldr	r3, [r7, #8]
 8106af2:	801a      	strh	r2, [r3, #0]

	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
 8106af4:	68fb      	ldr	r3, [r7, #12]
 8106af6:	69da      	ldr	r2, [r3, #28]
 8106af8:	68bb      	ldr	r3, [r7, #8]
 8106afa:	881b      	ldrh	r3, [r3, #0]
 8106afc:	011b      	lsls	r3, r3, #4
 8106afe:	4413      	add	r3, r2
 8106b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106b04:	4613      	mov	r3, r2
 8106b06:	4619      	mov	r1, r3
 8106b08:	68f8      	ldr	r0, [r7, #12]
 8106b0a:	f7ff ff84 	bl	8106a16 <virtqueue_phys_to_virt>
 8106b0e:	6138      	str	r0, [r7, #16]
	*len = vq->vq_ring.desc[*avail_idx].len;
 8106b10:	68fb      	ldr	r3, [r7, #12]
 8106b12:	69da      	ldr	r2, [r3, #28]
 8106b14:	68bb      	ldr	r3, [r7, #8]
 8106b16:	881b      	ldrh	r3, [r3, #0]
 8106b18:	011b      	lsls	r3, r3, #4
 8106b1a:	4413      	add	r3, r2
 8106b1c:	689a      	ldr	r2, [r3, #8]
 8106b1e:	687b      	ldr	r3, [r7, #4]
 8106b20:	601a      	str	r2, [r3, #0]

	VQUEUE_IDLE(vq);

	return buffer;
 8106b22:	693b      	ldr	r3, [r7, #16]
}
 8106b24:	4618      	mov	r0, r3
 8106b26:	3718      	adds	r7, #24
 8106b28:	46bd      	mov	sp, r7
 8106b2a:	bd80      	pop	{r7, pc}

08106b2c <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
 8106b2c:	b480      	push	{r7}
 8106b2e:	b087      	sub	sp, #28
 8106b30:	af00      	add	r7, sp, #0
 8106b32:	60f8      	str	r0, [r7, #12]
 8106b34:	460b      	mov	r3, r1
 8106b36:	607a      	str	r2, [r7, #4]
 8106b38:	817b      	strh	r3, [r7, #10]
	struct vring_used_elem *used_desc = NULL;
 8106b3a:	2300      	movs	r3, #0
 8106b3c:	617b      	str	r3, [r7, #20]
	uint16_t used_idx;

	if (head_idx > vq->vq_nentries) {
 8106b3e:	68fb      	ldr	r3, [r7, #12]
 8106b40:	895b      	ldrh	r3, [r3, #10]
 8106b42:	897a      	ldrh	r2, [r7, #10]
 8106b44:	429a      	cmp	r2, r3
 8106b46:	d901      	bls.n	8106b4c <virtqueue_add_consumed_buffer+0x20>
		return ERROR_VRING_NO_BUFF;
 8106b48:	4b14      	ldr	r3, [pc, #80]	; (8106b9c <virtqueue_add_consumed_buffer+0x70>)
 8106b4a:	e021      	b.n	8106b90 <virtqueue_add_consumed_buffer+0x64>
	}

	VQUEUE_BUSY(vq);

	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
 8106b4c:	68fb      	ldr	r3, [r7, #12]
 8106b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106b50:	885b      	ldrh	r3, [r3, #2]
 8106b52:	b21a      	sxth	r2, r3
 8106b54:	68fb      	ldr	r3, [r7, #12]
 8106b56:	895b      	ldrh	r3, [r3, #10]
 8106b58:	3b01      	subs	r3, #1
 8106b5a:	b29b      	uxth	r3, r3
 8106b5c:	b21b      	sxth	r3, r3
 8106b5e:	4013      	ands	r3, r2
 8106b60:	b21b      	sxth	r3, r3
 8106b62:	827b      	strh	r3, [r7, #18]
	used_desc = &vq->vq_ring.used->ring[used_idx];
 8106b64:	68fb      	ldr	r3, [r7, #12]
 8106b66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8106b68:	8a7b      	ldrh	r3, [r7, #18]
 8106b6a:	00db      	lsls	r3, r3, #3
 8106b6c:	4413      	add	r3, r2
 8106b6e:	3304      	adds	r3, #4
 8106b70:	617b      	str	r3, [r7, #20]
	used_desc->id = head_idx;
 8106b72:	897a      	ldrh	r2, [r7, #10]
 8106b74:	697b      	ldr	r3, [r7, #20]
 8106b76:	601a      	str	r2, [r3, #0]
	used_desc->len = len;
 8106b78:	697b      	ldr	r3, [r7, #20]
 8106b7a:	687a      	ldr	r2, [r7, #4]
 8106b7c:	605a      	str	r2, [r3, #4]

	atomic_thread_fence(memory_order_seq_cst);
 8106b7e:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
 8106b82:	68fb      	ldr	r3, [r7, #12]
 8106b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106b86:	885a      	ldrh	r2, [r3, #2]
 8106b88:	3201      	adds	r2, #1
 8106b8a:	b292      	uxth	r2, r2
 8106b8c:	805a      	strh	r2, [r3, #2]

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
 8106b8e:	2300      	movs	r3, #0
}
 8106b90:	4618      	mov	r0, r3
 8106b92:	371c      	adds	r7, #28
 8106b94:	46bd      	mov	sp, r7
 8106b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106b9a:	4770      	bx	lr
 8106b9c:	fffff441 	.word	0xfffff441

08106ba0 <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
 8106ba0:	b480      	push	{r7}
 8106ba2:	b083      	sub	sp, #12
 8106ba4:	af00      	add	r7, sp, #0
 8106ba6:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 8106ba8:	687b      	ldr	r3, [r7, #4]
 8106baa:	68db      	ldr	r3, [r3, #12]
 8106bac:	f003 0302 	and.w	r3, r3, #2
 8106bb0:	2b00      	cmp	r3, #0
 8106bb2:	d010      	beq.n	8106bd6 <virtqueue_disable_cb+0x36>
		vring_used_event(&vq->vq_ring) =
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 8106bb4:	687b      	ldr	r3, [r7, #4]
 8106bb6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8106bb8:	687b      	ldr	r3, [r7, #4]
 8106bba:	895b      	ldrh	r3, [r3, #10]
 8106bbc:	1ad3      	subs	r3, r2, r3
 8106bbe:	b299      	uxth	r1, r3
		vring_used_event(&vq->vq_ring) =
 8106bc0:	687b      	ldr	r3, [r7, #4]
 8106bc2:	6a1a      	ldr	r2, [r3, #32]
 8106bc4:	687b      	ldr	r3, [r7, #4]
 8106bc6:	699b      	ldr	r3, [r3, #24]
		    vq->vq_used_cons_idx - vq->vq_nentries - 1;
 8106bc8:	3901      	subs	r1, #1
 8106bca:	b289      	uxth	r1, r1
		vring_used_event(&vq->vq_ring) =
 8106bcc:	005b      	lsls	r3, r3, #1
 8106bce:	4413      	add	r3, r2
 8106bd0:	460a      	mov	r2, r1
 8106bd2:	809a      	strh	r2, [r3, #4]
	} else {
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
	}

	VQUEUE_IDLE(vq);
}
 8106bd4:	e008      	b.n	8106be8 <virtqueue_disable_cb+0x48>
		vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
 8106bd6:	687b      	ldr	r3, [r7, #4]
 8106bd8:	6a1b      	ldr	r3, [r3, #32]
 8106bda:	881a      	ldrh	r2, [r3, #0]
 8106bdc:	687b      	ldr	r3, [r7, #4]
 8106bde:	6a1b      	ldr	r3, [r3, #32]
 8106be0:	f042 0201 	orr.w	r2, r2, #1
 8106be4:	b292      	uxth	r2, r2
 8106be6:	801a      	strh	r2, [r3, #0]
}
 8106be8:	bf00      	nop
 8106bea:	370c      	adds	r7, #12
 8106bec:	46bd      	mov	sp, r7
 8106bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106bf2:	4770      	bx	lr

08106bf4 <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
 8106bf4:	b580      	push	{r7, lr}
 8106bf6:	b082      	sub	sp, #8
 8106bf8:	af00      	add	r7, sp, #0
 8106bfa:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
 8106bfc:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify_host(vq))
 8106c00:	6878      	ldr	r0, [r7, #4]
 8106c02:	f000 f885 	bl	8106d10 <vq_ring_must_notify_host>
 8106c06:	4603      	mov	r3, r0
 8106c08:	2b00      	cmp	r3, #0
 8106c0a:	d002      	beq.n	8106c12 <virtqueue_kick+0x1e>
		vq_ring_notify_host(vq);
 8106c0c:	6878      	ldr	r0, [r7, #4]
 8106c0e:	f000 f8b5 	bl	8106d7c <vq_ring_notify_host>

	vq->vq_queued_cnt = 0;
 8106c12:	687b      	ldr	r3, [r7, #4]
 8106c14:	2200      	movs	r2, #0
 8106c16:	855a      	strh	r2, [r3, #42]	; 0x2a

	VQUEUE_IDLE(vq);
}
 8106c18:	bf00      	nop
 8106c1a:	3708      	adds	r7, #8
 8106c1c:	46bd      	mov	sp, r7
 8106c1e:	bd80      	pop	{r7, pc}

08106c20 <virtqueue_get_desc_size>:
 * @param vq            - Pointer to VirtIO queue control block
 *
 * @return              - Descriptor length
 */
uint32_t virtqueue_get_desc_size(struct virtqueue *vq)
{
 8106c20:	b480      	push	{r7}
 8106c22:	b085      	sub	sp, #20
 8106c24:	af00      	add	r7, sp, #0
 8106c26:	6078      	str	r0, [r7, #4]
	uint16_t head_idx = 0;
 8106c28:	2300      	movs	r3, #0
 8106c2a:	81fb      	strh	r3, [r7, #14]
	uint16_t avail_idx = 0;
 8106c2c:	2300      	movs	r3, #0
 8106c2e:	81bb      	strh	r3, [r7, #12]
	uint32_t len = 0;
 8106c30:	2300      	movs	r3, #0
 8106c32:	60bb      	str	r3, [r7, #8]

	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
 8106c34:	687b      	ldr	r3, [r7, #4]
 8106c36:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8106c38:	687b      	ldr	r3, [r7, #4]
 8106c3a:	6a1b      	ldr	r3, [r3, #32]
 8106c3c:	885b      	ldrh	r3, [r3, #2]
 8106c3e:	429a      	cmp	r2, r3
 8106c40:	d101      	bne.n	8106c46 <virtqueue_get_desc_size+0x26>
		return 0;
 8106c42:	2300      	movs	r3, #0
 8106c44:	e019      	b.n	8106c7a <virtqueue_get_desc_size+0x5a>
	}

	VQUEUE_BUSY(vq);

	head_idx = vq->vq_available_idx & (vq->vq_nentries - 1);
 8106c46:	687b      	ldr	r3, [r7, #4]
 8106c48:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8106c4a:	b21a      	sxth	r2, r3
 8106c4c:	687b      	ldr	r3, [r7, #4]
 8106c4e:	895b      	ldrh	r3, [r3, #10]
 8106c50:	3b01      	subs	r3, #1
 8106c52:	b29b      	uxth	r3, r3
 8106c54:	b21b      	sxth	r3, r3
 8106c56:	4013      	ands	r3, r2
 8106c58:	b21b      	sxth	r3, r3
 8106c5a:	81fb      	strh	r3, [r7, #14]
	avail_idx = vq->vq_ring.avail->ring[head_idx];
 8106c5c:	687b      	ldr	r3, [r7, #4]
 8106c5e:	6a1a      	ldr	r2, [r3, #32]
 8106c60:	89fb      	ldrh	r3, [r7, #14]
 8106c62:	005b      	lsls	r3, r3, #1
 8106c64:	4413      	add	r3, r2
 8106c66:	889b      	ldrh	r3, [r3, #4]
 8106c68:	81bb      	strh	r3, [r7, #12]
	len = vq->vq_ring.desc[avail_idx].len;
 8106c6a:	687b      	ldr	r3, [r7, #4]
 8106c6c:	69da      	ldr	r2, [r3, #28]
 8106c6e:	89bb      	ldrh	r3, [r7, #12]
 8106c70:	011b      	lsls	r3, r3, #4
 8106c72:	4413      	add	r3, r2
 8106c74:	689b      	ldr	r3, [r3, #8]
 8106c76:	60bb      	str	r3, [r7, #8]

	VQUEUE_IDLE(vq);

	return len;
 8106c78:	68bb      	ldr	r3, [r7, #8]
}
 8106c7a:	4618      	mov	r0, r3
 8106c7c:	3714      	adds	r7, #20
 8106c7e:	46bd      	mov	sp, r7
 8106c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106c84:	4770      	bx	lr

08106c86 <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
 8106c86:	b580      	push	{r7, lr}
 8106c88:	b088      	sub	sp, #32
 8106c8a:	af00      	add	r7, sp, #0
 8106c8c:	60f8      	str	r0, [r7, #12]
 8106c8e:	60b9      	str	r1, [r7, #8]
 8106c90:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int i, size;

	size = vq->vq_nentries;
 8106c92:	68fb      	ldr	r3, [r7, #12]
 8106c94:	895b      	ldrh	r3, [r3, #10]
 8106c96:	61bb      	str	r3, [r7, #24]
	vr = &vq->vq_ring;
 8106c98:	68fb      	ldr	r3, [r7, #12]
 8106c9a:	3318      	adds	r3, #24
 8106c9c:	617b      	str	r3, [r7, #20]

	vring_init(vr, size, (unsigned char *)ring_mem, alignment);
 8106c9e:	69b9      	ldr	r1, [r7, #24]
 8106ca0:	687b      	ldr	r3, [r7, #4]
 8106ca2:	68ba      	ldr	r2, [r7, #8]
 8106ca4:	6978      	ldr	r0, [r7, #20]
 8106ca6:	f7ff fde3 	bl	8106870 <vring_init>

	for (i = 0; i < size - 1; i++)
 8106caa:	2300      	movs	r3, #0
 8106cac:	61fb      	str	r3, [r7, #28]
 8106cae:	e00c      	b.n	8106cca <vq_ring_init+0x44>
		vr->desc[i].next = i + 1;
 8106cb0:	69fb      	ldr	r3, [r7, #28]
 8106cb2:	b29a      	uxth	r2, r3
 8106cb4:	697b      	ldr	r3, [r7, #20]
 8106cb6:	6859      	ldr	r1, [r3, #4]
 8106cb8:	69fb      	ldr	r3, [r7, #28]
 8106cba:	011b      	lsls	r3, r3, #4
 8106cbc:	440b      	add	r3, r1
 8106cbe:	3201      	adds	r2, #1
 8106cc0:	b292      	uxth	r2, r2
 8106cc2:	81da      	strh	r2, [r3, #14]
	for (i = 0; i < size - 1; i++)
 8106cc4:	69fb      	ldr	r3, [r7, #28]
 8106cc6:	3301      	adds	r3, #1
 8106cc8:	61fb      	str	r3, [r7, #28]
 8106cca:	69bb      	ldr	r3, [r7, #24]
 8106ccc:	3b01      	subs	r3, #1
 8106cce:	69fa      	ldr	r2, [r7, #28]
 8106cd0:	429a      	cmp	r2, r3
 8106cd2:	dbed      	blt.n	8106cb0 <vq_ring_init+0x2a>
	vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
 8106cd4:	697b      	ldr	r3, [r7, #20]
 8106cd6:	685a      	ldr	r2, [r3, #4]
 8106cd8:	69fb      	ldr	r3, [r7, #28]
 8106cda:	011b      	lsls	r3, r3, #4
 8106cdc:	4413      	add	r3, r2
 8106cde:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8106ce2:	81da      	strh	r2, [r3, #14]
}
 8106ce4:	bf00      	nop
 8106ce6:	3720      	adds	r7, #32
 8106ce8:	46bd      	mov	sp, r7
 8106cea:	bd80      	pop	{r7, pc}

08106cec <virtqueue_notification>:
 *
 * virtqueue_interrupt
 *
 */
void virtqueue_notification(struct virtqueue *vq)
{
 8106cec:	b580      	push	{r7, lr}
 8106cee:	b082      	sub	sp, #8
 8106cf0:	af00      	add	r7, sp, #0
 8106cf2:	6078      	str	r0, [r7, #4]
	atomic_thread_fence(memory_order_seq_cst);
 8106cf4:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
 8106cf8:	687b      	ldr	r3, [r7, #4]
 8106cfa:	691b      	ldr	r3, [r3, #16]
 8106cfc:	2b00      	cmp	r3, #0
 8106cfe:	d003      	beq.n	8106d08 <virtqueue_notification+0x1c>
		vq->callback(vq);
 8106d00:	687b      	ldr	r3, [r7, #4]
 8106d02:	691b      	ldr	r3, [r3, #16]
 8106d04:	6878      	ldr	r0, [r7, #4]
 8106d06:	4798      	blx	r3
}
 8106d08:	bf00      	nop
 8106d0a:	3708      	adds	r7, #8
 8106d0c:	46bd      	mov	sp, r7
 8106d0e:	bd80      	pop	{r7, pc}

08106d10 <vq_ring_must_notify_host>:
 *
 * vq_ring_must_notify_host
 *
 */
static int vq_ring_must_notify_host(struct virtqueue *vq)
{
 8106d10:	b580      	push	{r7, lr}
 8106d12:	b084      	sub	sp, #16
 8106d14:	af00      	add	r7, sp, #0
 8106d16:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_flags & VIRTQUEUE_FLAG_EVENT_IDX) {
 8106d18:	687b      	ldr	r3, [r7, #4]
 8106d1a:	68db      	ldr	r3, [r3, #12]
 8106d1c:	f003 0302 	and.w	r3, r3, #2
 8106d20:	2b00      	cmp	r3, #0
 8106d22:	d01d      	beq.n	8106d60 <vq_ring_must_notify_host+0x50>
		new_idx = vq->vq_ring.avail->idx;
 8106d24:	687b      	ldr	r3, [r7, #4]
 8106d26:	6a1b      	ldr	r3, [r3, #32]
 8106d28:	885b      	ldrh	r3, [r3, #2]
 8106d2a:	81fb      	strh	r3, [r7, #14]
		prev_idx = new_idx - vq->vq_queued_cnt;
 8106d2c:	687b      	ldr	r3, [r7, #4]
 8106d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8106d30:	89fa      	ldrh	r2, [r7, #14]
 8106d32:	1ad3      	subs	r3, r2, r3
 8106d34:	81bb      	strh	r3, [r7, #12]
		event_idx = vring_avail_event(&vq->vq_ring);
 8106d36:	687b      	ldr	r3, [r7, #4]
 8106d38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8106d3a:	687b      	ldr	r3, [r7, #4]
 8106d3c:	699b      	ldr	r3, [r3, #24]
 8106d3e:	00db      	lsls	r3, r3, #3
 8106d40:	4413      	add	r3, r2
 8106d42:	685b      	ldr	r3, [r3, #4]
 8106d44:	817b      	strh	r3, [r7, #10]

		return (vring_need_event(event_idx, new_idx, prev_idx) != 0);
 8106d46:	89ba      	ldrh	r2, [r7, #12]
 8106d48:	89f9      	ldrh	r1, [r7, #14]
 8106d4a:	897b      	ldrh	r3, [r7, #10]
 8106d4c:	4618      	mov	r0, r3
 8106d4e:	f7ff fdb8 	bl	81068c2 <vring_need_event>
 8106d52:	4603      	mov	r3, r0
 8106d54:	2b00      	cmp	r3, #0
 8106d56:	bf14      	ite	ne
 8106d58:	2301      	movne	r3, #1
 8106d5a:	2300      	moveq	r3, #0
 8106d5c:	b2db      	uxtb	r3, r3
 8106d5e:	e009      	b.n	8106d74 <vq_ring_must_notify_host+0x64>
	}

	return ((vq->vq_ring.used->flags & VRING_USED_F_NO_NOTIFY) == 0);
 8106d60:	687b      	ldr	r3, [r7, #4]
 8106d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106d64:	881b      	ldrh	r3, [r3, #0]
 8106d66:	f003 0301 	and.w	r3, r3, #1
 8106d6a:	2b00      	cmp	r3, #0
 8106d6c:	bf0c      	ite	eq
 8106d6e:	2301      	moveq	r3, #1
 8106d70:	2300      	movne	r3, #0
 8106d72:	b2db      	uxtb	r3, r3
}
 8106d74:	4618      	mov	r0, r3
 8106d76:	3710      	adds	r7, #16
 8106d78:	46bd      	mov	sp, r7
 8106d7a:	bd80      	pop	{r7, pc}

08106d7c <vq_ring_notify_host>:
 *
 * vq_ring_notify_host
 *
 */
static void vq_ring_notify_host(struct virtqueue *vq)
{
 8106d7c:	b580      	push	{r7, lr}
 8106d7e:	b082      	sub	sp, #8
 8106d80:	af00      	add	r7, sp, #0
 8106d82:	6078      	str	r0, [r7, #4]
	if (vq->notify)
 8106d84:	687b      	ldr	r3, [r7, #4]
 8106d86:	695b      	ldr	r3, [r3, #20]
 8106d88:	2b00      	cmp	r3, #0
 8106d8a:	d003      	beq.n	8106d94 <vq_ring_notify_host+0x18>
		vq->notify(vq);
 8106d8c:	687b      	ldr	r3, [r7, #4]
 8106d8e:	695b      	ldr	r3, [r3, #20]
 8106d90:	6878      	ldr	r0, [r7, #4]
 8106d92:	4798      	blx	r3
}
 8106d94:	bf00      	nop
 8106d96:	3708      	adds	r7, #8
 8106d98:	46bd      	mov	sp, r7
 8106d9a:	bd80      	pop	{r7, pc}

08106d9c <initMPU>:

#include "main.h"
#include "i2c.h"

uint8_t initMPU(tMPU9250 mpuToInit)
{
 8106d9c:	b084      	sub	sp, #16
 8106d9e:	b5b0      	push	{r4, r5, r7, lr}
 8106da0:	b092      	sub	sp, #72	; 0x48
 8106da2:	af10      	add	r7, sp, #64	; 0x40
 8106da4:	f107 0418 	add.w	r4, r7, #24
 8106da8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//	HAL_I2C_Mem_Write(&hi2c2, DevAddress, MemAddress, 1, _buffer, 1, HAL_MAX_DELAY);
//	MemAddress = 0x24;
//	_buffer[0] = 0x0D;
//	HAL_I2C_Mem_Write(&hi2c2, DevAddress, MemAddress, 1, _buffer, 1, HAL_MAX_DELAY);
//	HAL_I2C_Mem_Read(&hi2c2, DevAddress, 0x75, 1, _buffer, 1, HAL_MAX_DELAY);
	uint8_t ret = 0;
 8106dac:	2300      	movs	r3, #0
 8106dae:	71fb      	strb	r3, [r7, #7]
	ret = MPU9250_Init(mpuToInit);
 8106db0:	466d      	mov	r5, sp
 8106db2:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8106db6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8106db8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8106dba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8106dbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8106dbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8106dc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8106dc2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8106dc6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8106dca:	f107 0318 	add.w	r3, r7, #24
 8106dce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8106dd0:	f7fd fbbc 	bl	810454c <MPU9250_Init>
 8106dd4:	4603      	mov	r3, r0
 8106dd6:	71fb      	strb	r3, [r7, #7]
	return ret;
 8106dd8:	79fb      	ldrb	r3, [r7, #7]
}
 8106dda:	4618      	mov	r0, r3
 8106ddc:	3708      	adds	r7, #8
 8106dde:	46bd      	mov	sp, r7
 8106de0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8106de4:	b004      	add	sp, #16
 8106de6:	4770      	bx	lr

08106de8 <HAL_HSEM_FreeCallback>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8106de8:	b580      	push	{r7, lr}
 8106dea:	b082      	sub	sp, #8
 8106dec:	af00      	add	r7, sp, #0
 8106dee:	6078      	str	r0, [r7, #4]

  /* USER CODE END HSEM_FREE_CALLBACK */

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SemMask);
  msg_received = RX_NEW_MSG;
 8106df0:	4b04      	ldr	r3, [pc, #16]	; (8106e04 <HAL_HSEM_FreeCallback+0x1c>)
 8106df2:	2201      	movs	r2, #1
 8106df4:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN PRE_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END PRE_HSEM_FREE_CALLBACK_CM4 */

  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8106df6:	2001      	movs	r0, #1
 8106df8:	f7fb f8b0 	bl	8101f5c <HAL_HSEM_ActivateNotification>

  /* USER CODE BEGIN POST_HSEM_FREE_CALLBACK_CM4 */

  /* USER CODE END POST_HSEM_FREE_CALLBACK_CM4 */
#endif
}
 8106dfc:	bf00      	nop
 8106dfe:	3708      	adds	r7, #8
 8106e00:	46bd      	mov	sp, r7
 8106e02:	bd80      	pop	{r7, pc}
 8106e04:	100002cc 	.word	0x100002cc

08106e08 <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
 8106e08:	b580      	push	{r7, lr}
 8106e0a:	b082      	sub	sp, #8
 8106e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MAILBOX_INIT */

  /* USER CODE END MAILBOX_INIT */
  __HAL_RCC_HSEM_CLK_ENABLE();
 8106e0e:	4b0f      	ldr	r3, [pc, #60]	; (8106e4c <MAILBOX_Init+0x44>)
 8106e10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8106e14:	4a0d      	ldr	r2, [pc, #52]	; (8106e4c <MAILBOX_Init+0x44>)
 8106e16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8106e1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8106e1e:	4b0b      	ldr	r3, [pc, #44]	; (8106e4c <MAILBOX_Init+0x44>)
 8106e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8106e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106e28:	607b      	str	r3, [r7, #4]
 8106e2a:	687b      	ldr	r3, [r7, #4]
    /* USER CODE BEGIN MAILBOX_INIT_CM4 */

    /* USER CODE END MAILBOX_INIT_CM4 */

  /* Enable CM4 receive irq */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 1);
 8106e2c:	2201      	movs	r2, #1
 8106e2e:	2100      	movs	r1, #0
 8106e30:	207e      	movs	r0, #126	; 0x7e
 8106e32:	f7fa fe5e 	bl	8101af2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8106e36:	207e      	movs	r0, #126	; 0x7e
 8106e38:	f7fa fe75 	bl	8101b26 <HAL_NVIC_EnableIRQ>
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8106e3c:	2001      	movs	r0, #1
 8106e3e:	f7fb f88d 	bl	8101f5c <HAL_HSEM_ActivateNotification>
  /* USER CODE BEGIN POST_MAILBOX_INIT_CM4 */

  /* USER CODE END POST_MAILBOX_INIT_CM4 */
#endif

  return 0;
 8106e42:	2300      	movs	r3, #0
}
 8106e44:	4618      	mov	r0, r3
 8106e46:	3708      	adds	r7, #8
 8106e48:	46bd      	mov	sp, r7
 8106e4a:	bd80      	pop	{r7, pc}
 8106e4c:	58024400 	.word	0x58024400

08106e50 <MAILBOX_Poll>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  virtio device
  * @retval : Operation result
  */
int MAILBOX_Poll(struct virtio_device *vdev)
{
 8106e50:	b580      	push	{r7, lr}
 8106e52:	b082      	sub	sp, #8
 8106e54:	af00      	add	r7, sp, #0
 8106e56:	6078      	str	r0, [r7, #4]
  /* If we got an interrupt, ask for the corresponding virtqueue processing */

  if (msg_received == RX_NEW_MSG)
 8106e58:	4b09      	ldr	r3, [pc, #36]	; (8106e80 <MAILBOX_Poll+0x30>)
 8106e5a:	681b      	ldr	r3, [r3, #0]
 8106e5c:	2b01      	cmp	r3, #1
 8106e5e:	d108      	bne.n	8106e72 <MAILBOX_Poll+0x22>

    /* USER CODE BEGIN PRE_NEW_MSG_CM4 */

    /* USER CODE END PRE_NEW_MSG_CM4 */

    rproc_virtio_notified(vdev, VRING1_ID);
 8106e60:	2101      	movs	r1, #1
 8106e62:	6878      	ldr	r0, [r7, #4]
 8106e64:	f7fe fcf9 	bl	810585a <rproc_virtio_notified>

    /* USER CODE BEGIN POST_NEW_MSG_CM4 */

    /* USER CODE END POST_NEW_MSG_CM4 */
#endif
    msg_received = RX_NO_MSG;
 8106e68:	4b05      	ldr	r3, [pc, #20]	; (8106e80 <MAILBOX_Poll+0x30>)
 8106e6a:	2200      	movs	r2, #0
 8106e6c:	601a      	str	r2, [r3, #0]
    return 0;
 8106e6e:	2300      	movs	r3, #0
 8106e70:	e001      	b.n	8106e76 <MAILBOX_Poll+0x26>
  }

    /* USER CODE BEGIN NO_MSG */

    /* USER CODE END NO_MSG */
  return -EAGAIN;
 8106e72:	f06f 030a 	mvn.w	r3, #10
}
 8106e76:	4618      	mov	r0, r3
 8106e78:	3708      	adds	r7, #8
 8106e7a:	46bd      	mov	sp, r7
 8106e7c:	bd80      	pop	{r7, pc}
 8106e7e:	bf00      	nop
 8106e80:	100002cc 	.word	0x100002cc

08106e84 <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
 8106e84:	b580      	push	{r7, lr}
 8106e86:	b082      	sub	sp, #8
 8106e88:	af00      	add	r7, sp, #0
 8106e8a:	6078      	str	r0, [r7, #4]
 8106e8c:	6039      	str	r1, [r7, #0]

  /* USER CODE BEGIN  PRE_MAILBOX_NOTIFY_CM4 */

  /* USER CODE END PRE_MAILBOX_NOTIFY_CM4 */

  HAL_HSEM_FastTake(HSEM_ID_1);
 8106e8e:	2001      	movs	r0, #1
 8106e90:	f7fb f836 	bl	8101f00 <HAL_HSEM_FastTake>
  HAL_HSEM_Release(HSEM_ID_1,0);
 8106e94:	2100      	movs	r1, #0
 8106e96:	2001      	movs	r0, #1
 8106e98:	f7fb f84c 	bl	8101f34 <HAL_HSEM_Release>
  /* USER CODE BEGIN  POST_MAILBOX_NOTIFY_CM4 */

  /* USER CODE END POST_MAILBOX_NOTIFY_CM4 */
#endif

  return 0;
 8106e9c:	2300      	movs	r3, #0
}
 8106e9e:	4618      	mov	r0, r3
 8106ea0:	3708      	adds	r7, #8
 8106ea2:	46bd      	mov	sp, r7
 8106ea4:	bd80      	pop	{r7, pc}

08106ea6 <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned index)
{
 8106ea6:	b480      	push	{r7}
 8106ea8:	b083      	sub	sp, #12
 8106eaa:	af00      	add	r7, sp, #0
 8106eac:	6078      	str	r0, [r7, #4]
 8106eae:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
 8106eb0:	687b      	ldr	r3, [r7, #4]
 8106eb2:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
 8106eb4:	683a      	ldr	r2, [r7, #0]
 8106eb6:	429a      	cmp	r2, r3
 8106eb8:	d209      	bcs.n	8106ece <metal_device_io_region+0x28>
 8106eba:	683a      	ldr	r2, [r7, #0]
 8106ebc:	4613      	mov	r3, r2
 8106ebe:	005b      	lsls	r3, r3, #1
 8106ec0:	4413      	add	r3, r2
 8106ec2:	011b      	lsls	r3, r3, #4
 8106ec4:	3308      	adds	r3, #8
 8106ec6:	687a      	ldr	r2, [r7, #4]
 8106ec8:	4413      	add	r3, r2
 8106eca:	3304      	adds	r3, #4
 8106ecc:	e000      	b.n	8106ed0 <metal_device_io_region+0x2a>
 8106ece:	2300      	movs	r3, #0
}
 8106ed0:	4618      	mov	r0, r3
 8106ed2:	370c      	adds	r7, #12
 8106ed4:	46bd      	mov	sp, r7
 8106ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106eda:	4770      	bx	lr

08106edc <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
 8106edc:	b590      	push	{r4, r7, lr}
 8106ede:	b08d      	sub	sp, #52	; 0x34
 8106ee0:	af04      	add	r7, sp, #16
 8106ee2:	6078      	str	r0, [r7, #4]
  int status = 0;
 8106ee4:	2300      	movs	r3, #0
 8106ee6:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
 8106ee8:	2300      	movs	r3, #0
 8106eea:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
 8106eec:	4a41      	ldr	r2, [pc, #260]	; (8106ff4 <OPENAMP_shmem_init+0x118>)
 8106eee:	f107 0310 	add.w	r3, r7, #16
 8106ef2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8106ef6:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
 8106efa:	2300      	movs	r3, #0
 8106efc:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
 8106efe:	2300      	movs	r3, #0
 8106f00:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
 8106f02:	f107 0310 	add.w	r3, r7, #16
 8106f06:	4618      	mov	r0, r3
 8106f08:	f7fe f8be 	bl	8105088 <metal_init>

  status = metal_register_generic_device(&shm_device);
 8106f0c:	483a      	ldr	r0, [pc, #232]	; (8106ff8 <OPENAMP_shmem_init+0x11c>)
 8106f0e:	f7fd ff63 	bl	8104dd8 <metal_register_generic_device>
 8106f12:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 8106f14:	69fb      	ldr	r3, [r7, #28]
 8106f16:	2b00      	cmp	r3, #0
 8106f18:	d001      	beq.n	8106f1e <OPENAMP_shmem_init+0x42>
    return status;
 8106f1a:	69fb      	ldr	r3, [r7, #28]
 8106f1c:	e066      	b.n	8106fec <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
 8106f1e:	f107 0318 	add.w	r3, r7, #24
 8106f22:	461a      	mov	r2, r3
 8106f24:	4935      	ldr	r1, [pc, #212]	; (8106ffc <OPENAMP_shmem_init+0x120>)
 8106f26:	4836      	ldr	r0, [pc, #216]	; (8107000 <OPENAMP_shmem_init+0x124>)
 8106f28:	f7fd ff18 	bl	8104d5c <metal_device_open>
 8106f2c:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
 8106f2e:	69fb      	ldr	r3, [r7, #28]
 8106f30:	2b00      	cmp	r3, #0
 8106f32:	d001      	beq.n	8106f38 <OPENAMP_shmem_init+0x5c>
    return status;
 8106f34:	69fb      	ldr	r3, [r7, #28]
 8106f36:	e059      	b.n	8106fec <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
 8106f38:	4a32      	ldr	r2, [pc, #200]	; (8107004 <OPENAMP_shmem_init+0x128>)
 8106f3a:	4b33      	ldr	r3, [pc, #204]	; (8107008 <OPENAMP_shmem_init+0x12c>)
 8106f3c:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 8106f3e:	69bb      	ldr	r3, [r7, #24]
 8106f40:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, -1, 0, NULL);
 8106f44:	4a31      	ldr	r2, [pc, #196]	; (810700c <OPENAMP_shmem_init+0x130>)
 8106f46:	4b2f      	ldr	r3, [pc, #188]	; (8107004 <OPENAMP_shmem_init+0x128>)
 8106f48:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
 8106f4a:	461a      	mov	r2, r3
 8106f4c:	2300      	movs	r3, #0
 8106f4e:	9302      	str	r3, [sp, #8]
 8106f50:	2300      	movs	r3, #0
 8106f52:	9301      	str	r3, [sp, #4]
 8106f54:	f04f 33ff 	mov.w	r3, #4294967295
 8106f58:	9300      	str	r3, [sp, #0]
 8106f5a:	4613      	mov	r3, r2
 8106f5c:	4a2a      	ldr	r2, [pc, #168]	; (8107008 <OPENAMP_shmem_init+0x12c>)
 8106f5e:	4929      	ldr	r1, [pc, #164]	; (8107004 <OPENAMP_shmem_init+0x128>)
 8106f60:	f7fe f8df 	bl	8105122 <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
 8106f64:	69bb      	ldr	r3, [r7, #24]
 8106f66:	2100      	movs	r1, #0
 8106f68:	4618      	mov	r0, r3
 8106f6a:	f7ff ff9c 	bl	8106ea6 <metal_device_io_region>
 8106f6e:	4603      	mov	r3, r0
 8106f70:	4a27      	ldr	r2, [pc, #156]	; (8107010 <OPENAMP_shmem_init+0x134>)
 8106f72:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
 8106f74:	4b26      	ldr	r3, [pc, #152]	; (8107010 <OPENAMP_shmem_init+0x134>)
 8106f76:	681b      	ldr	r3, [r3, #0]
 8106f78:	2b00      	cmp	r3, #0
 8106f7a:	d102      	bne.n	8106f82 <OPENAMP_shmem_init+0xa6>
    return -1;
 8106f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8106f80:	e034      	b.n	8106fec <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
 8106f82:	f107 0208 	add.w	r2, r7, #8
 8106f86:	f107 030c 	add.w	r3, r7, #12
 8106f8a:	4619      	mov	r1, r3
 8106f8c:	6878      	ldr	r0, [r7, #4]
 8106f8e:	f000 f905 	bl	810719c <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
 8106f92:	68fb      	ldr	r3, [r7, #12]
 8106f94:	4a1f      	ldr	r2, [pc, #124]	; (8107014 <OPENAMP_shmem_init+0x138>)
 8106f96:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
 8106f98:	4b1e      	ldr	r3, [pc, #120]	; (8107014 <OPENAMP_shmem_init+0x138>)
 8106f9a:	681b      	ldr	r3, [r3, #0]
 8106f9c:	2b00      	cmp	r3, #0
 8106f9e:	d102      	bne.n	8106fa6 <OPENAMP_shmem_init+0xca>
  {
    return -1;
 8106fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8106fa4:	e022      	b.n	8106fec <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
 8106fa6:	69bb      	ldr	r3, [r7, #24]
 8106fa8:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8106fac:	4b19      	ldr	r3, [pc, #100]	; (8107014 <OPENAMP_shmem_init+0x138>)
 8106fae:	6819      	ldr	r1, [r3, #0]
 8106fb0:	4b18      	ldr	r3, [pc, #96]	; (8107014 <OPENAMP_shmem_init+0x138>)
 8106fb2:	681a      	ldr	r2, [r3, #0]
 8106fb4:	68bb      	ldr	r3, [r7, #8]
 8106fb6:	461c      	mov	r4, r3
 8106fb8:	2300      	movs	r3, #0
 8106fba:	9302      	str	r3, [sp, #8]
 8106fbc:	2300      	movs	r3, #0
 8106fbe:	9301      	str	r3, [sp, #4]
 8106fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8106fc4:	9300      	str	r3, [sp, #0]
 8106fc6:	4623      	mov	r3, r4
 8106fc8:	f7fe f8ab 	bl	8105122 <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
 8106fcc:	69bb      	ldr	r3, [r7, #24]
 8106fce:	2101      	movs	r1, #1
 8106fd0:	4618      	mov	r0, r3
 8106fd2:	f7ff ff68 	bl	8106ea6 <metal_device_io_region>
 8106fd6:	4603      	mov	r3, r0
 8106fd8:	4a0f      	ldr	r2, [pc, #60]	; (8107018 <OPENAMP_shmem_init+0x13c>)
 8106fda:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
 8106fdc:	4b0e      	ldr	r3, [pc, #56]	; (8107018 <OPENAMP_shmem_init+0x13c>)
 8106fde:	681b      	ldr	r3, [r3, #0]
 8106fe0:	2b00      	cmp	r3, #0
 8106fe2:	d102      	bne.n	8106fea <OPENAMP_shmem_init+0x10e>
    return -1;
 8106fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8106fe8:	e000      	b.n	8106fec <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
 8106fea:	2300      	movs	r3, #0
}
 8106fec:	4618      	mov	r0, r3
 8106fee:	3724      	adds	r7, #36	; 0x24
 8106ff0:	46bd      	mov	sp, r7
 8106ff2:	bd90      	pop	{r4, r7, pc}
 8106ff4:	0810bcb0 	.word	0x0810bcb0
 8106ff8:	1000003c 	.word	0x1000003c
 8106ffc:	0810bc9c 	.word	0x0810bc9c
 8107000:	0810bca8 	.word	0x0810bca8
 8107004:	38000400 	.word	0x38000400
 8107008:	10000360 	.word	0x10000360
 810700c:	38010000 	.word	0x38010000
 8107010:	100002d0 	.word	0x100002d0
 8107014:	100002d8 	.word	0x100002d8
 8107018:	100002d4 	.word	0x100002d4

0810701c <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
 810701c:	b590      	push	{r4, r7, lr}
 810701e:	b08b      	sub	sp, #44	; 0x2c
 8107020:	af04      	add	r7, sp, #16
 8107022:	6078      	str	r0, [r7, #4]
 8107024:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
 8107026:	2300      	movs	r3, #0
 8107028:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
 810702a:	2300      	movs	r3, #0
 810702c:	613b      	str	r3, [r7, #16]
  int status = 0;
 810702e:	2300      	movs	r3, #0
 8107030:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
 8107032:	f7ff fee9 	bl	8106e08 <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
 8107036:	6878      	ldr	r0, [r7, #4]
 8107038:	f7ff ff50 	bl	8106edc <OPENAMP_shmem_init>
 810703c:	60f8      	str	r0, [r7, #12]
  if(status)
 810703e:	68fb      	ldr	r3, [r7, #12]
 8107040:	2b00      	cmp	r3, #0
 8107042:	d001      	beq.n	8107048 <MX_OPENAMP_Init+0x2c>
  {
    return status;
 8107044:	68fb      	ldr	r3, [r7, #12]
 8107046:	e06a      	b.n	810711e <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
 8107048:	6878      	ldr	r0, [r7, #4]
 810704a:	4b37      	ldr	r3, [pc, #220]	; (8107128 <MX_OPENAMP_Init+0x10c>)
 810704c:	681b      	ldr	r3, [r3, #0]
 810704e:	f103 0218 	add.w	r2, r3, #24
 8107052:	4b36      	ldr	r3, [pc, #216]	; (810712c <MX_OPENAMP_Init+0x110>)
 8107054:	681b      	ldr	r3, [r3, #0]
 8107056:	2100      	movs	r1, #0
 8107058:	9102      	str	r1, [sp, #8]
 810705a:	4935      	ldr	r1, [pc, #212]	; (8107130 <MX_OPENAMP_Init+0x114>)
 810705c:	9101      	str	r1, [sp, #4]
 810705e:	2100      	movs	r1, #0
 8107060:	9100      	str	r1, [sp, #0]
 8107062:	21ff      	movs	r1, #255	; 0xff
 8107064:	f7fe fb1a 	bl	810569c <rproc_virtio_create_vdev>
 8107068:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
 810706a:	693b      	ldr	r3, [r7, #16]
 810706c:	2b00      	cmp	r3, #0
 810706e:	d102      	bne.n	8107076 <MX_OPENAMP_Init+0x5a>
  {
    return -1;
 8107070:	f04f 33ff 	mov.w	r3, #4294967295
 8107074:	e053      	b.n	810711e <MX_OPENAMP_Init+0x102>
  }

  rproc_virtio_wait_remote_ready(vdev);
 8107076:	6938      	ldr	r0, [r7, #16]
 8107078:	f7fe fc2b 	bl	81058d2 <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
 810707c:	4b2a      	ldr	r3, [pc, #168]	; (8107128 <MX_OPENAMP_Init+0x10c>)
 810707e:	681b      	ldr	r3, [r3, #0]
 8107080:	3334      	adds	r3, #52	; 0x34
 8107082:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 8107084:	697b      	ldr	r3, [r7, #20]
 8107086:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 8107088:	697b      	ldr	r3, [r7, #20]
 810708a:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 810708c:	461c      	mov	r4, r3
 810708e:	4b29      	ldr	r3, [pc, #164]	; (8107134 <MX_OPENAMP_Init+0x118>)
 8107090:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 8107092:	697a      	ldr	r2, [r7, #20]
 8107094:	6892      	ldr	r2, [r2, #8]
 8107096:	6979      	ldr	r1, [r7, #20]
 8107098:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
 810709a:	9102      	str	r1, [sp, #8]
 810709c:	9201      	str	r2, [sp, #4]
 810709e:	9300      	str	r3, [sp, #0]
 81070a0:	4623      	mov	r3, r4
 81070a2:	4602      	mov	r2, r0
 81070a4:	2100      	movs	r1, #0
 81070a6:	6938      	ldr	r0, [r7, #16]
 81070a8:	f7fe fba6 	bl	81057f8 <rproc_virtio_init_vring>
 81070ac:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 81070ae:	68fb      	ldr	r3, [r7, #12]
 81070b0:	2b00      	cmp	r3, #0
 81070b2:	d001      	beq.n	81070b8 <MX_OPENAMP_Init+0x9c>
  {
    return status;
 81070b4:	68fb      	ldr	r3, [r7, #12]
 81070b6:	e032      	b.n	810711e <MX_OPENAMP_Init+0x102>
  }

  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
 81070b8:	4b1b      	ldr	r3, [pc, #108]	; (8107128 <MX_OPENAMP_Init+0x10c>)
 81070ba:	681b      	ldr	r3, [r3, #0]
 81070bc:	3348      	adds	r3, #72	; 0x48
 81070be:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 81070c0:	697b      	ldr	r3, [r7, #20]
 81070c2:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
 81070c4:	697b      	ldr	r3, [r7, #20]
 81070c6:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 81070c8:	461c      	mov	r4, r3
 81070ca:	4b1a      	ldr	r3, [pc, #104]	; (8107134 <MX_OPENAMP_Init+0x118>)
 81070cc:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
 81070ce:	697a      	ldr	r2, [r7, #20]
 81070d0:	6892      	ldr	r2, [r2, #8]
 81070d2:	6979      	ldr	r1, [r7, #20]
 81070d4:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
 81070d6:	9102      	str	r1, [sp, #8]
 81070d8:	9201      	str	r2, [sp, #4]
 81070da:	9300      	str	r3, [sp, #0]
 81070dc:	4623      	mov	r3, r4
 81070de:	4602      	mov	r2, r0
 81070e0:	2101      	movs	r1, #1
 81070e2:	6938      	ldr	r0, [r7, #16]
 81070e4:	f7fe fb88 	bl	81057f8 <rproc_virtio_init_vring>
 81070e8:	60f8      	str	r0, [r7, #12]
  if (status != 0)
 81070ea:	68fb      	ldr	r3, [r7, #12]
 81070ec:	2b00      	cmp	r3, #0
 81070ee:	d001      	beq.n	81070f4 <MX_OPENAMP_Init+0xd8>
  {
    return status;
 81070f0:	68fb      	ldr	r3, [r7, #12]
 81070f2:	e014      	b.n	810711e <MX_OPENAMP_Init+0x102>

  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 81070f4:	4b10      	ldr	r3, [pc, #64]	; (8107138 <MX_OPENAMP_Init+0x11c>)
 81070f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 81070fa:	4619      	mov	r1, r3
                             (size_t)SHM_SIZE);
 81070fc:	4a0f      	ldr	r2, [pc, #60]	; (810713c <MX_OPENAMP_Init+0x120>)
 81070fe:	4b0e      	ldr	r3, [pc, #56]	; (8107138 <MX_OPENAMP_Init+0x11c>)
 8107100:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
 8107102:	461a      	mov	r2, r3
 8107104:	480e      	ldr	r0, [pc, #56]	; (8107140 <MX_OPENAMP_Init+0x124>)
 8107106:	f7ff f833 	bl	8106170 <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
 810710a:	4b0a      	ldr	r3, [pc, #40]	; (8107134 <MX_OPENAMP_Init+0x118>)
 810710c:	681b      	ldr	r3, [r3, #0]
 810710e:	4a0c      	ldr	r2, [pc, #48]	; (8107140 <MX_OPENAMP_Init+0x124>)
 8107110:	9200      	str	r2, [sp, #0]
 8107112:	683a      	ldr	r2, [r7, #0]
 8107114:	6939      	ldr	r1, [r7, #16]
 8107116:	480b      	ldr	r0, [pc, #44]	; (8107144 <MX_OPENAMP_Init+0x128>)
 8107118:	f7ff fa9e 	bl	8106658 <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
 810711c:	2300      	movs	r3, #0
}
 810711e:	4618      	mov	r0, r3
 8107120:	371c      	adds	r7, #28
 8107122:	46bd      	mov	sp, r7
 8107124:	bd90      	pop	{r4, r7, pc}
 8107126:	bf00      	nop
 8107128:	100002d8 	.word	0x100002d8
 810712c:	100002d4 	.word	0x100002d4
 8107130:	08106e85 	.word	0x08106e85
 8107134:	100002d0 	.word	0x100002d0
 8107138:	38000400 	.word	0x38000400
 810713c:	38010000 	.word	0x38010000
 8107140:	100002dc 	.word	0x100002dc
 8107144:	100002e8 	.word	0x100002e8

08107148 <OPENAMP_create_endpoint>:
}

int OPENAMP_create_endpoint(struct rpmsg_endpoint *ept, const char *name,
                            uint32_t dest, rpmsg_ept_cb cb,
                            rpmsg_ns_unbind_cb unbind_cb)
{
 8107148:	b580      	push	{r7, lr}
 810714a:	b08a      	sub	sp, #40	; 0x28
 810714c:	af04      	add	r7, sp, #16
 810714e:	60f8      	str	r0, [r7, #12]
 8107150:	60b9      	str	r1, [r7, #8]
 8107152:	607a      	str	r2, [r7, #4]
 8107154:	603b      	str	r3, [r7, #0]
  int ret = 0;
 8107156:	2300      	movs	r3, #0
 8107158:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN PRE_EP_CREATE */

  /* USER CODE END PRE_EP_CREATE */

  ret = rpmsg_create_ept(ept, &rvdev.rdev, name, RPMSG_ADDR_ANY, dest, cb,
 810715a:	6a3b      	ldr	r3, [r7, #32]
 810715c:	9302      	str	r3, [sp, #8]
 810715e:	683b      	ldr	r3, [r7, #0]
 8107160:	9301      	str	r3, [sp, #4]
 8107162:	687b      	ldr	r3, [r7, #4]
 8107164:	9300      	str	r3, [sp, #0]
 8107166:	f04f 33ff 	mov.w	r3, #4294967295
 810716a:	68ba      	ldr	r2, [r7, #8]
 810716c:	4904      	ldr	r1, [pc, #16]	; (8107180 <OPENAMP_create_endpoint+0x38>)
 810716e:	68f8      	ldr	r0, [r7, #12]
 8107170:	f7fe fe3c 	bl	8105dec <rpmsg_create_ept>
 8107174:	6178      	str	r0, [r7, #20]
		          unbind_cb);

  /* USER CODE BEGIN POST_EP_CREATE */

  /* USER CODE END POST_EP_CREATE */
  return ret;
 8107176:	697b      	ldr	r3, [r7, #20]
}
 8107178:	4618      	mov	r0, r3
 810717a:	3718      	adds	r7, #24
 810717c:	46bd      	mov	sp, r7
 810717e:	bd80      	pop	{r7, pc}
 8107180:	100002e8 	.word	0x100002e8

08107184 <OPENAMP_check_for_message>:

void OPENAMP_check_for_message(void)
{
 8107184:	b580      	push	{r7, lr}
 8107186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MSG_CHECK */

  /* USER CODE END MSG_CHECK */
  MAILBOX_Poll(rvdev.vdev);
 8107188:	4b03      	ldr	r3, [pc, #12]	; (8107198 <OPENAMP_check_for_message+0x14>)
 810718a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810718c:	4618      	mov	r0, r3
 810718e:	f7ff fe5f 	bl	8106e50 <MAILBOX_Poll>
}
 8107192:	bf00      	nop
 8107194:	bd80      	pop	{r7, pc}
 8107196:	bf00      	nop
 8107198:	100002e8 	.word	0x100002e8

0810719c <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
 810719c:	b480      	push	{r7}
 810719e:	b085      	sub	sp, #20
 81071a0:	af00      	add	r7, sp, #0
 81071a2:	60f8      	str	r0, [r7, #12]
 81071a4:	60b9      	str	r1, [r7, #8]
 81071a6:	607a      	str	r2, [r7, #4]
	resource_table.vdev.num_of_vrings=VRING_COUNT;
	resource_table.vdev.dfeatures = RPMSG_IPU_C0_FEATURES;
#else

	/* For the slave application let's wait until the resource_table is correctly initialized */
	while(resource_table.vring1.da != VRING_RX_ADDRESS)
 81071a8:	bf00      	nop
 81071aa:	4b08      	ldr	r3, [pc, #32]	; (81071cc <resource_table_init+0x30>)
 81071ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81071ae:	4a08      	ldr	r2, [pc, #32]	; (81071d0 <resource_table_init+0x34>)
 81071b0:	4293      	cmp	r3, r2
 81071b2:	d1fa      	bne.n	81071aa <resource_table_init+0xe>
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
 81071b4:	687b      	ldr	r3, [r7, #4]
 81071b6:	228c      	movs	r2, #140	; 0x8c
 81071b8:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
 81071ba:	68bb      	ldr	r3, [r7, #8]
 81071bc:	4a03      	ldr	r2, [pc, #12]	; (81071cc <resource_table_init+0x30>)
 81071be:	601a      	str	r2, [r3, #0]
}
 81071c0:	bf00      	nop
 81071c2:	3714      	adds	r7, #20
 81071c4:	46bd      	mov	sp, r7
 81071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81071ca:	4770      	bx	lr
 81071cc:	38000000 	.word	0x38000000
 81071d0:	38000400 	.word	0x38000400

081071d4 <__assert_func>:
 81071d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 81071d6:	4614      	mov	r4, r2
 81071d8:	461a      	mov	r2, r3
 81071da:	4b09      	ldr	r3, [pc, #36]	; (8107200 <__assert_func+0x2c>)
 81071dc:	681b      	ldr	r3, [r3, #0]
 81071de:	4605      	mov	r5, r0
 81071e0:	68d8      	ldr	r0, [r3, #12]
 81071e2:	b14c      	cbz	r4, 81071f8 <__assert_func+0x24>
 81071e4:	4b07      	ldr	r3, [pc, #28]	; (8107204 <__assert_func+0x30>)
 81071e6:	9100      	str	r1, [sp, #0]
 81071e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 81071ec:	4906      	ldr	r1, [pc, #24]	; (8107208 <__assert_func+0x34>)
 81071ee:	462b      	mov	r3, r5
 81071f0:	f000 f814 	bl	810721c <fiprintf>
 81071f4:	f002 f8ba 	bl	810936c <abort>
 81071f8:	4b04      	ldr	r3, [pc, #16]	; (810720c <__assert_func+0x38>)
 81071fa:	461c      	mov	r4, r3
 81071fc:	e7f3      	b.n	81071e6 <__assert_func+0x12>
 81071fe:	bf00      	nop
 8107200:	100000b8 	.word	0x100000b8
 8107204:	0810bd1e 	.word	0x0810bd1e
 8107208:	0810bd2b 	.word	0x0810bd2b
 810720c:	0810bd59 	.word	0x0810bd59

08107210 <__errno>:
 8107210:	4b01      	ldr	r3, [pc, #4]	; (8107218 <__errno+0x8>)
 8107212:	6818      	ldr	r0, [r3, #0]
 8107214:	4770      	bx	lr
 8107216:	bf00      	nop
 8107218:	100000b8 	.word	0x100000b8

0810721c <fiprintf>:
 810721c:	b40e      	push	{r1, r2, r3}
 810721e:	b503      	push	{r0, r1, lr}
 8107220:	4601      	mov	r1, r0
 8107222:	ab03      	add	r3, sp, #12
 8107224:	4805      	ldr	r0, [pc, #20]	; (810723c <fiprintf+0x20>)
 8107226:	f853 2b04 	ldr.w	r2, [r3], #4
 810722a:	6800      	ldr	r0, [r0, #0]
 810722c:	9301      	str	r3, [sp, #4]
 810722e:	f000 f925 	bl	810747c <_vfiprintf_r>
 8107232:	b002      	add	sp, #8
 8107234:	f85d eb04 	ldr.w	lr, [sp], #4
 8107238:	b003      	add	sp, #12
 810723a:	4770      	bx	lr
 810723c:	100000b8 	.word	0x100000b8

08107240 <__libc_init_array>:
 8107240:	b570      	push	{r4, r5, r6, lr}
 8107242:	4d0d      	ldr	r5, [pc, #52]	; (8107278 <__libc_init_array+0x38>)
 8107244:	4c0d      	ldr	r4, [pc, #52]	; (810727c <__libc_init_array+0x3c>)
 8107246:	1b64      	subs	r4, r4, r5
 8107248:	10a4      	asrs	r4, r4, #2
 810724a:	2600      	movs	r6, #0
 810724c:	42a6      	cmp	r6, r4
 810724e:	d109      	bne.n	8107264 <__libc_init_array+0x24>
 8107250:	4d0b      	ldr	r5, [pc, #44]	; (8107280 <__libc_init_array+0x40>)
 8107252:	4c0c      	ldr	r4, [pc, #48]	; (8107284 <__libc_init_array+0x44>)
 8107254:	f004 fc2c 	bl	810bab0 <_init>
 8107258:	1b64      	subs	r4, r4, r5
 810725a:	10a4      	asrs	r4, r4, #2
 810725c:	2600      	movs	r6, #0
 810725e:	42a6      	cmp	r6, r4
 8107260:	d105      	bne.n	810726e <__libc_init_array+0x2e>
 8107262:	bd70      	pop	{r4, r5, r6, pc}
 8107264:	f855 3b04 	ldr.w	r3, [r5], #4
 8107268:	4798      	blx	r3
 810726a:	3601      	adds	r6, #1
 810726c:	e7ee      	b.n	810724c <__libc_init_array+0xc>
 810726e:	f855 3b04 	ldr.w	r3, [r5], #4
 8107272:	4798      	blx	r3
 8107274:	3601      	adds	r6, #1
 8107276:	e7f2      	b.n	810725e <__libc_init_array+0x1e>
 8107278:	0810c1d4 	.word	0x0810c1d4
 810727c:	0810c1d4 	.word	0x0810c1d4
 8107280:	0810c1d4 	.word	0x0810c1d4
 8107284:	0810c1d8 	.word	0x0810c1d8

08107288 <malloc>:
 8107288:	4b02      	ldr	r3, [pc, #8]	; (8107294 <malloc+0xc>)
 810728a:	4601      	mov	r1, r0
 810728c:	6818      	ldr	r0, [r3, #0]
 810728e:	f000 b871 	b.w	8107374 <_malloc_r>
 8107292:	bf00      	nop
 8107294:	100000b8 	.word	0x100000b8

08107298 <free>:
 8107298:	4b02      	ldr	r3, [pc, #8]	; (81072a4 <free+0xc>)
 810729a:	4601      	mov	r1, r0
 810729c:	6818      	ldr	r0, [r3, #0]
 810729e:	f000 b819 	b.w	81072d4 <_free_r>
 81072a2:	bf00      	nop
 81072a4:	100000b8 	.word	0x100000b8

081072a8 <memcpy>:
 81072a8:	440a      	add	r2, r1
 81072aa:	4291      	cmp	r1, r2
 81072ac:	f100 33ff 	add.w	r3, r0, #4294967295
 81072b0:	d100      	bne.n	81072b4 <memcpy+0xc>
 81072b2:	4770      	bx	lr
 81072b4:	b510      	push	{r4, lr}
 81072b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 81072ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 81072be:	4291      	cmp	r1, r2
 81072c0:	d1f9      	bne.n	81072b6 <memcpy+0xe>
 81072c2:	bd10      	pop	{r4, pc}

081072c4 <memset>:
 81072c4:	4402      	add	r2, r0
 81072c6:	4603      	mov	r3, r0
 81072c8:	4293      	cmp	r3, r2
 81072ca:	d100      	bne.n	81072ce <memset+0xa>
 81072cc:	4770      	bx	lr
 81072ce:	f803 1b01 	strb.w	r1, [r3], #1
 81072d2:	e7f9      	b.n	81072c8 <memset+0x4>

081072d4 <_free_r>:
 81072d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 81072d6:	2900      	cmp	r1, #0
 81072d8:	d048      	beq.n	810736c <_free_r+0x98>
 81072da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 81072de:	9001      	str	r0, [sp, #4]
 81072e0:	2b00      	cmp	r3, #0
 81072e2:	f1a1 0404 	sub.w	r4, r1, #4
 81072e6:	bfb8      	it	lt
 81072e8:	18e4      	addlt	r4, r4, r3
 81072ea:	f003 fc7b 	bl	810abe4 <__malloc_lock>
 81072ee:	4a20      	ldr	r2, [pc, #128]	; (8107370 <_free_r+0x9c>)
 81072f0:	9801      	ldr	r0, [sp, #4]
 81072f2:	6813      	ldr	r3, [r2, #0]
 81072f4:	4615      	mov	r5, r2
 81072f6:	b933      	cbnz	r3, 8107306 <_free_r+0x32>
 81072f8:	6063      	str	r3, [r4, #4]
 81072fa:	6014      	str	r4, [r2, #0]
 81072fc:	b003      	add	sp, #12
 81072fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8107302:	f003 bc75 	b.w	810abf0 <__malloc_unlock>
 8107306:	42a3      	cmp	r3, r4
 8107308:	d90b      	bls.n	8107322 <_free_r+0x4e>
 810730a:	6821      	ldr	r1, [r4, #0]
 810730c:	1862      	adds	r2, r4, r1
 810730e:	4293      	cmp	r3, r2
 8107310:	bf04      	itt	eq
 8107312:	681a      	ldreq	r2, [r3, #0]
 8107314:	685b      	ldreq	r3, [r3, #4]
 8107316:	6063      	str	r3, [r4, #4]
 8107318:	bf04      	itt	eq
 810731a:	1852      	addeq	r2, r2, r1
 810731c:	6022      	streq	r2, [r4, #0]
 810731e:	602c      	str	r4, [r5, #0]
 8107320:	e7ec      	b.n	81072fc <_free_r+0x28>
 8107322:	461a      	mov	r2, r3
 8107324:	685b      	ldr	r3, [r3, #4]
 8107326:	b10b      	cbz	r3, 810732c <_free_r+0x58>
 8107328:	42a3      	cmp	r3, r4
 810732a:	d9fa      	bls.n	8107322 <_free_r+0x4e>
 810732c:	6811      	ldr	r1, [r2, #0]
 810732e:	1855      	adds	r5, r2, r1
 8107330:	42a5      	cmp	r5, r4
 8107332:	d10b      	bne.n	810734c <_free_r+0x78>
 8107334:	6824      	ldr	r4, [r4, #0]
 8107336:	4421      	add	r1, r4
 8107338:	1854      	adds	r4, r2, r1
 810733a:	42a3      	cmp	r3, r4
 810733c:	6011      	str	r1, [r2, #0]
 810733e:	d1dd      	bne.n	81072fc <_free_r+0x28>
 8107340:	681c      	ldr	r4, [r3, #0]
 8107342:	685b      	ldr	r3, [r3, #4]
 8107344:	6053      	str	r3, [r2, #4]
 8107346:	4421      	add	r1, r4
 8107348:	6011      	str	r1, [r2, #0]
 810734a:	e7d7      	b.n	81072fc <_free_r+0x28>
 810734c:	d902      	bls.n	8107354 <_free_r+0x80>
 810734e:	230c      	movs	r3, #12
 8107350:	6003      	str	r3, [r0, #0]
 8107352:	e7d3      	b.n	81072fc <_free_r+0x28>
 8107354:	6825      	ldr	r5, [r4, #0]
 8107356:	1961      	adds	r1, r4, r5
 8107358:	428b      	cmp	r3, r1
 810735a:	bf04      	itt	eq
 810735c:	6819      	ldreq	r1, [r3, #0]
 810735e:	685b      	ldreq	r3, [r3, #4]
 8107360:	6063      	str	r3, [r4, #4]
 8107362:	bf04      	itt	eq
 8107364:	1949      	addeq	r1, r1, r5
 8107366:	6021      	streq	r1, [r4, #0]
 8107368:	6054      	str	r4, [r2, #4]
 810736a:	e7c7      	b.n	81072fc <_free_r+0x28>
 810736c:	b003      	add	sp, #12
 810736e:	bd30      	pop	{r4, r5, pc}
 8107370:	10000364 	.word	0x10000364

08107374 <_malloc_r>:
 8107374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8107376:	1ccd      	adds	r5, r1, #3
 8107378:	f025 0503 	bic.w	r5, r5, #3
 810737c:	3508      	adds	r5, #8
 810737e:	2d0c      	cmp	r5, #12
 8107380:	bf38      	it	cc
 8107382:	250c      	movcc	r5, #12
 8107384:	2d00      	cmp	r5, #0
 8107386:	4606      	mov	r6, r0
 8107388:	db01      	blt.n	810738e <_malloc_r+0x1a>
 810738a:	42a9      	cmp	r1, r5
 810738c:	d903      	bls.n	8107396 <_malloc_r+0x22>
 810738e:	230c      	movs	r3, #12
 8107390:	6033      	str	r3, [r6, #0]
 8107392:	2000      	movs	r0, #0
 8107394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8107396:	f003 fc25 	bl	810abe4 <__malloc_lock>
 810739a:	4921      	ldr	r1, [pc, #132]	; (8107420 <_malloc_r+0xac>)
 810739c:	680a      	ldr	r2, [r1, #0]
 810739e:	4614      	mov	r4, r2
 81073a0:	b99c      	cbnz	r4, 81073ca <_malloc_r+0x56>
 81073a2:	4f20      	ldr	r7, [pc, #128]	; (8107424 <_malloc_r+0xb0>)
 81073a4:	683b      	ldr	r3, [r7, #0]
 81073a6:	b923      	cbnz	r3, 81073b2 <_malloc_r+0x3e>
 81073a8:	4621      	mov	r1, r4
 81073aa:	4630      	mov	r0, r6
 81073ac:	f001 f810 	bl	81083d0 <_sbrk_r>
 81073b0:	6038      	str	r0, [r7, #0]
 81073b2:	4629      	mov	r1, r5
 81073b4:	4630      	mov	r0, r6
 81073b6:	f001 f80b 	bl	81083d0 <_sbrk_r>
 81073ba:	1c43      	adds	r3, r0, #1
 81073bc:	d123      	bne.n	8107406 <_malloc_r+0x92>
 81073be:	230c      	movs	r3, #12
 81073c0:	6033      	str	r3, [r6, #0]
 81073c2:	4630      	mov	r0, r6
 81073c4:	f003 fc14 	bl	810abf0 <__malloc_unlock>
 81073c8:	e7e3      	b.n	8107392 <_malloc_r+0x1e>
 81073ca:	6823      	ldr	r3, [r4, #0]
 81073cc:	1b5b      	subs	r3, r3, r5
 81073ce:	d417      	bmi.n	8107400 <_malloc_r+0x8c>
 81073d0:	2b0b      	cmp	r3, #11
 81073d2:	d903      	bls.n	81073dc <_malloc_r+0x68>
 81073d4:	6023      	str	r3, [r4, #0]
 81073d6:	441c      	add	r4, r3
 81073d8:	6025      	str	r5, [r4, #0]
 81073da:	e004      	b.n	81073e6 <_malloc_r+0x72>
 81073dc:	6863      	ldr	r3, [r4, #4]
 81073de:	42a2      	cmp	r2, r4
 81073e0:	bf0c      	ite	eq
 81073e2:	600b      	streq	r3, [r1, #0]
 81073e4:	6053      	strne	r3, [r2, #4]
 81073e6:	4630      	mov	r0, r6
 81073e8:	f003 fc02 	bl	810abf0 <__malloc_unlock>
 81073ec:	f104 000b 	add.w	r0, r4, #11
 81073f0:	1d23      	adds	r3, r4, #4
 81073f2:	f020 0007 	bic.w	r0, r0, #7
 81073f6:	1ac2      	subs	r2, r0, r3
 81073f8:	d0cc      	beq.n	8107394 <_malloc_r+0x20>
 81073fa:	1a1b      	subs	r3, r3, r0
 81073fc:	50a3      	str	r3, [r4, r2]
 81073fe:	e7c9      	b.n	8107394 <_malloc_r+0x20>
 8107400:	4622      	mov	r2, r4
 8107402:	6864      	ldr	r4, [r4, #4]
 8107404:	e7cc      	b.n	81073a0 <_malloc_r+0x2c>
 8107406:	1cc4      	adds	r4, r0, #3
 8107408:	f024 0403 	bic.w	r4, r4, #3
 810740c:	42a0      	cmp	r0, r4
 810740e:	d0e3      	beq.n	81073d8 <_malloc_r+0x64>
 8107410:	1a21      	subs	r1, r4, r0
 8107412:	4630      	mov	r0, r6
 8107414:	f000 ffdc 	bl	81083d0 <_sbrk_r>
 8107418:	3001      	adds	r0, #1
 810741a:	d1dd      	bne.n	81073d8 <_malloc_r+0x64>
 810741c:	e7cf      	b.n	81073be <_malloc_r+0x4a>
 810741e:	bf00      	nop
 8107420:	10000364 	.word	0x10000364
 8107424:	10000368 	.word	0x10000368

08107428 <__sfputc_r>:
 8107428:	6893      	ldr	r3, [r2, #8]
 810742a:	3b01      	subs	r3, #1
 810742c:	2b00      	cmp	r3, #0
 810742e:	b410      	push	{r4}
 8107430:	6093      	str	r3, [r2, #8]
 8107432:	da08      	bge.n	8107446 <__sfputc_r+0x1e>
 8107434:	6994      	ldr	r4, [r2, #24]
 8107436:	42a3      	cmp	r3, r4
 8107438:	db01      	blt.n	810743e <__sfputc_r+0x16>
 810743a:	290a      	cmp	r1, #10
 810743c:	d103      	bne.n	8107446 <__sfputc_r+0x1e>
 810743e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8107442:	f001 bed3 	b.w	81091ec <__swbuf_r>
 8107446:	6813      	ldr	r3, [r2, #0]
 8107448:	1c58      	adds	r0, r3, #1
 810744a:	6010      	str	r0, [r2, #0]
 810744c:	7019      	strb	r1, [r3, #0]
 810744e:	4608      	mov	r0, r1
 8107450:	f85d 4b04 	ldr.w	r4, [sp], #4
 8107454:	4770      	bx	lr

08107456 <__sfputs_r>:
 8107456:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8107458:	4606      	mov	r6, r0
 810745a:	460f      	mov	r7, r1
 810745c:	4614      	mov	r4, r2
 810745e:	18d5      	adds	r5, r2, r3
 8107460:	42ac      	cmp	r4, r5
 8107462:	d101      	bne.n	8107468 <__sfputs_r+0x12>
 8107464:	2000      	movs	r0, #0
 8107466:	e007      	b.n	8107478 <__sfputs_r+0x22>
 8107468:	f814 1b01 	ldrb.w	r1, [r4], #1
 810746c:	463a      	mov	r2, r7
 810746e:	4630      	mov	r0, r6
 8107470:	f7ff ffda 	bl	8107428 <__sfputc_r>
 8107474:	1c43      	adds	r3, r0, #1
 8107476:	d1f3      	bne.n	8107460 <__sfputs_r+0xa>
 8107478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810747c <_vfiprintf_r>:
 810747c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107480:	460d      	mov	r5, r1
 8107482:	b09d      	sub	sp, #116	; 0x74
 8107484:	4614      	mov	r4, r2
 8107486:	4698      	mov	r8, r3
 8107488:	4606      	mov	r6, r0
 810748a:	b118      	cbz	r0, 8107494 <_vfiprintf_r+0x18>
 810748c:	6983      	ldr	r3, [r0, #24]
 810748e:	b90b      	cbnz	r3, 8107494 <_vfiprintf_r+0x18>
 8107490:	f002 ff04 	bl	810a29c <__sinit>
 8107494:	4b89      	ldr	r3, [pc, #548]	; (81076bc <_vfiprintf_r+0x240>)
 8107496:	429d      	cmp	r5, r3
 8107498:	d11b      	bne.n	81074d2 <_vfiprintf_r+0x56>
 810749a:	6875      	ldr	r5, [r6, #4]
 810749c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810749e:	07d9      	lsls	r1, r3, #31
 81074a0:	d405      	bmi.n	81074ae <_vfiprintf_r+0x32>
 81074a2:	89ab      	ldrh	r3, [r5, #12]
 81074a4:	059a      	lsls	r2, r3, #22
 81074a6:	d402      	bmi.n	81074ae <_vfiprintf_r+0x32>
 81074a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 81074aa:	f003 fb08 	bl	810aabe <__retarget_lock_acquire_recursive>
 81074ae:	89ab      	ldrh	r3, [r5, #12]
 81074b0:	071b      	lsls	r3, r3, #28
 81074b2:	d501      	bpl.n	81074b8 <_vfiprintf_r+0x3c>
 81074b4:	692b      	ldr	r3, [r5, #16]
 81074b6:	b9eb      	cbnz	r3, 81074f4 <_vfiprintf_r+0x78>
 81074b8:	4629      	mov	r1, r5
 81074ba:	4630      	mov	r0, r6
 81074bc:	f001 fee8 	bl	8109290 <__swsetup_r>
 81074c0:	b1c0      	cbz	r0, 81074f4 <_vfiprintf_r+0x78>
 81074c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 81074c4:	07dc      	lsls	r4, r3, #31
 81074c6:	d50e      	bpl.n	81074e6 <_vfiprintf_r+0x6a>
 81074c8:	f04f 30ff 	mov.w	r0, #4294967295
 81074cc:	b01d      	add	sp, #116	; 0x74
 81074ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81074d2:	4b7b      	ldr	r3, [pc, #492]	; (81076c0 <_vfiprintf_r+0x244>)
 81074d4:	429d      	cmp	r5, r3
 81074d6:	d101      	bne.n	81074dc <_vfiprintf_r+0x60>
 81074d8:	68b5      	ldr	r5, [r6, #8]
 81074da:	e7df      	b.n	810749c <_vfiprintf_r+0x20>
 81074dc:	4b79      	ldr	r3, [pc, #484]	; (81076c4 <_vfiprintf_r+0x248>)
 81074de:	429d      	cmp	r5, r3
 81074e0:	bf08      	it	eq
 81074e2:	68f5      	ldreq	r5, [r6, #12]
 81074e4:	e7da      	b.n	810749c <_vfiprintf_r+0x20>
 81074e6:	89ab      	ldrh	r3, [r5, #12]
 81074e8:	0598      	lsls	r0, r3, #22
 81074ea:	d4ed      	bmi.n	81074c8 <_vfiprintf_r+0x4c>
 81074ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 81074ee:	f003 fae7 	bl	810aac0 <__retarget_lock_release_recursive>
 81074f2:	e7e9      	b.n	81074c8 <_vfiprintf_r+0x4c>
 81074f4:	2300      	movs	r3, #0
 81074f6:	9309      	str	r3, [sp, #36]	; 0x24
 81074f8:	2320      	movs	r3, #32
 81074fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 81074fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8107502:	2330      	movs	r3, #48	; 0x30
 8107504:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 81076c8 <_vfiprintf_r+0x24c>
 8107508:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810750c:	f04f 0901 	mov.w	r9, #1
 8107510:	4623      	mov	r3, r4
 8107512:	469a      	mov	sl, r3
 8107514:	f813 2b01 	ldrb.w	r2, [r3], #1
 8107518:	b10a      	cbz	r2, 810751e <_vfiprintf_r+0xa2>
 810751a:	2a25      	cmp	r2, #37	; 0x25
 810751c:	d1f9      	bne.n	8107512 <_vfiprintf_r+0x96>
 810751e:	ebba 0b04 	subs.w	fp, sl, r4
 8107522:	d00b      	beq.n	810753c <_vfiprintf_r+0xc0>
 8107524:	465b      	mov	r3, fp
 8107526:	4622      	mov	r2, r4
 8107528:	4629      	mov	r1, r5
 810752a:	4630      	mov	r0, r6
 810752c:	f7ff ff93 	bl	8107456 <__sfputs_r>
 8107530:	3001      	adds	r0, #1
 8107532:	f000 80aa 	beq.w	810768a <_vfiprintf_r+0x20e>
 8107536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8107538:	445a      	add	r2, fp
 810753a:	9209      	str	r2, [sp, #36]	; 0x24
 810753c:	f89a 3000 	ldrb.w	r3, [sl]
 8107540:	2b00      	cmp	r3, #0
 8107542:	f000 80a2 	beq.w	810768a <_vfiprintf_r+0x20e>
 8107546:	2300      	movs	r3, #0
 8107548:	f04f 32ff 	mov.w	r2, #4294967295
 810754c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8107550:	f10a 0a01 	add.w	sl, sl, #1
 8107554:	9304      	str	r3, [sp, #16]
 8107556:	9307      	str	r3, [sp, #28]
 8107558:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810755c:	931a      	str	r3, [sp, #104]	; 0x68
 810755e:	4654      	mov	r4, sl
 8107560:	2205      	movs	r2, #5
 8107562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8107566:	4858      	ldr	r0, [pc, #352]	; (81076c8 <_vfiprintf_r+0x24c>)
 8107568:	f7f8 fed2 	bl	8100310 <memchr>
 810756c:	9a04      	ldr	r2, [sp, #16]
 810756e:	b9d8      	cbnz	r0, 81075a8 <_vfiprintf_r+0x12c>
 8107570:	06d1      	lsls	r1, r2, #27
 8107572:	bf44      	itt	mi
 8107574:	2320      	movmi	r3, #32
 8107576:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810757a:	0713      	lsls	r3, r2, #28
 810757c:	bf44      	itt	mi
 810757e:	232b      	movmi	r3, #43	; 0x2b
 8107580:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8107584:	f89a 3000 	ldrb.w	r3, [sl]
 8107588:	2b2a      	cmp	r3, #42	; 0x2a
 810758a:	d015      	beq.n	81075b8 <_vfiprintf_r+0x13c>
 810758c:	9a07      	ldr	r2, [sp, #28]
 810758e:	4654      	mov	r4, sl
 8107590:	2000      	movs	r0, #0
 8107592:	f04f 0c0a 	mov.w	ip, #10
 8107596:	4621      	mov	r1, r4
 8107598:	f811 3b01 	ldrb.w	r3, [r1], #1
 810759c:	3b30      	subs	r3, #48	; 0x30
 810759e:	2b09      	cmp	r3, #9
 81075a0:	d94e      	bls.n	8107640 <_vfiprintf_r+0x1c4>
 81075a2:	b1b0      	cbz	r0, 81075d2 <_vfiprintf_r+0x156>
 81075a4:	9207      	str	r2, [sp, #28]
 81075a6:	e014      	b.n	81075d2 <_vfiprintf_r+0x156>
 81075a8:	eba0 0308 	sub.w	r3, r0, r8
 81075ac:	fa09 f303 	lsl.w	r3, r9, r3
 81075b0:	4313      	orrs	r3, r2
 81075b2:	9304      	str	r3, [sp, #16]
 81075b4:	46a2      	mov	sl, r4
 81075b6:	e7d2      	b.n	810755e <_vfiprintf_r+0xe2>
 81075b8:	9b03      	ldr	r3, [sp, #12]
 81075ba:	1d19      	adds	r1, r3, #4
 81075bc:	681b      	ldr	r3, [r3, #0]
 81075be:	9103      	str	r1, [sp, #12]
 81075c0:	2b00      	cmp	r3, #0
 81075c2:	bfbb      	ittet	lt
 81075c4:	425b      	neglt	r3, r3
 81075c6:	f042 0202 	orrlt.w	r2, r2, #2
 81075ca:	9307      	strge	r3, [sp, #28]
 81075cc:	9307      	strlt	r3, [sp, #28]
 81075ce:	bfb8      	it	lt
 81075d0:	9204      	strlt	r2, [sp, #16]
 81075d2:	7823      	ldrb	r3, [r4, #0]
 81075d4:	2b2e      	cmp	r3, #46	; 0x2e
 81075d6:	d10c      	bne.n	81075f2 <_vfiprintf_r+0x176>
 81075d8:	7863      	ldrb	r3, [r4, #1]
 81075da:	2b2a      	cmp	r3, #42	; 0x2a
 81075dc:	d135      	bne.n	810764a <_vfiprintf_r+0x1ce>
 81075de:	9b03      	ldr	r3, [sp, #12]
 81075e0:	1d1a      	adds	r2, r3, #4
 81075e2:	681b      	ldr	r3, [r3, #0]
 81075e4:	9203      	str	r2, [sp, #12]
 81075e6:	2b00      	cmp	r3, #0
 81075e8:	bfb8      	it	lt
 81075ea:	f04f 33ff 	movlt.w	r3, #4294967295
 81075ee:	3402      	adds	r4, #2
 81075f0:	9305      	str	r3, [sp, #20]
 81075f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 81076d8 <_vfiprintf_r+0x25c>
 81075f6:	7821      	ldrb	r1, [r4, #0]
 81075f8:	2203      	movs	r2, #3
 81075fa:	4650      	mov	r0, sl
 81075fc:	f7f8 fe88 	bl	8100310 <memchr>
 8107600:	b140      	cbz	r0, 8107614 <_vfiprintf_r+0x198>
 8107602:	2340      	movs	r3, #64	; 0x40
 8107604:	eba0 000a 	sub.w	r0, r0, sl
 8107608:	fa03 f000 	lsl.w	r0, r3, r0
 810760c:	9b04      	ldr	r3, [sp, #16]
 810760e:	4303      	orrs	r3, r0
 8107610:	3401      	adds	r4, #1
 8107612:	9304      	str	r3, [sp, #16]
 8107614:	f814 1b01 	ldrb.w	r1, [r4], #1
 8107618:	482c      	ldr	r0, [pc, #176]	; (81076cc <_vfiprintf_r+0x250>)
 810761a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810761e:	2206      	movs	r2, #6
 8107620:	f7f8 fe76 	bl	8100310 <memchr>
 8107624:	2800      	cmp	r0, #0
 8107626:	d03f      	beq.n	81076a8 <_vfiprintf_r+0x22c>
 8107628:	4b29      	ldr	r3, [pc, #164]	; (81076d0 <_vfiprintf_r+0x254>)
 810762a:	bb1b      	cbnz	r3, 8107674 <_vfiprintf_r+0x1f8>
 810762c:	9b03      	ldr	r3, [sp, #12]
 810762e:	3307      	adds	r3, #7
 8107630:	f023 0307 	bic.w	r3, r3, #7
 8107634:	3308      	adds	r3, #8
 8107636:	9303      	str	r3, [sp, #12]
 8107638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810763a:	443b      	add	r3, r7
 810763c:	9309      	str	r3, [sp, #36]	; 0x24
 810763e:	e767      	b.n	8107510 <_vfiprintf_r+0x94>
 8107640:	fb0c 3202 	mla	r2, ip, r2, r3
 8107644:	460c      	mov	r4, r1
 8107646:	2001      	movs	r0, #1
 8107648:	e7a5      	b.n	8107596 <_vfiprintf_r+0x11a>
 810764a:	2300      	movs	r3, #0
 810764c:	3401      	adds	r4, #1
 810764e:	9305      	str	r3, [sp, #20]
 8107650:	4619      	mov	r1, r3
 8107652:	f04f 0c0a 	mov.w	ip, #10
 8107656:	4620      	mov	r0, r4
 8107658:	f810 2b01 	ldrb.w	r2, [r0], #1
 810765c:	3a30      	subs	r2, #48	; 0x30
 810765e:	2a09      	cmp	r2, #9
 8107660:	d903      	bls.n	810766a <_vfiprintf_r+0x1ee>
 8107662:	2b00      	cmp	r3, #0
 8107664:	d0c5      	beq.n	81075f2 <_vfiprintf_r+0x176>
 8107666:	9105      	str	r1, [sp, #20]
 8107668:	e7c3      	b.n	81075f2 <_vfiprintf_r+0x176>
 810766a:	fb0c 2101 	mla	r1, ip, r1, r2
 810766e:	4604      	mov	r4, r0
 8107670:	2301      	movs	r3, #1
 8107672:	e7f0      	b.n	8107656 <_vfiprintf_r+0x1da>
 8107674:	ab03      	add	r3, sp, #12
 8107676:	9300      	str	r3, [sp, #0]
 8107678:	462a      	mov	r2, r5
 810767a:	4b16      	ldr	r3, [pc, #88]	; (81076d4 <_vfiprintf_r+0x258>)
 810767c:	a904      	add	r1, sp, #16
 810767e:	4630      	mov	r0, r6
 8107680:	f000 f8cc 	bl	810781c <_printf_float>
 8107684:	4607      	mov	r7, r0
 8107686:	1c78      	adds	r0, r7, #1
 8107688:	d1d6      	bne.n	8107638 <_vfiprintf_r+0x1bc>
 810768a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810768c:	07d9      	lsls	r1, r3, #31
 810768e:	d405      	bmi.n	810769c <_vfiprintf_r+0x220>
 8107690:	89ab      	ldrh	r3, [r5, #12]
 8107692:	059a      	lsls	r2, r3, #22
 8107694:	d402      	bmi.n	810769c <_vfiprintf_r+0x220>
 8107696:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8107698:	f003 fa12 	bl	810aac0 <__retarget_lock_release_recursive>
 810769c:	89ab      	ldrh	r3, [r5, #12]
 810769e:	065b      	lsls	r3, r3, #25
 81076a0:	f53f af12 	bmi.w	81074c8 <_vfiprintf_r+0x4c>
 81076a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 81076a6:	e711      	b.n	81074cc <_vfiprintf_r+0x50>
 81076a8:	ab03      	add	r3, sp, #12
 81076aa:	9300      	str	r3, [sp, #0]
 81076ac:	462a      	mov	r2, r5
 81076ae:	4b09      	ldr	r3, [pc, #36]	; (81076d4 <_vfiprintf_r+0x258>)
 81076b0:	a904      	add	r1, sp, #16
 81076b2:	4630      	mov	r0, r6
 81076b4:	f000 fb56 	bl	8107d64 <_printf_i>
 81076b8:	e7e4      	b.n	8107684 <_vfiprintf_r+0x208>
 81076ba:	bf00      	nop
 81076bc:	0810bfb8 	.word	0x0810bfb8
 81076c0:	0810bfd8 	.word	0x0810bfd8
 81076c4:	0810bf98 	.word	0x0810bf98
 81076c8:	0810bd60 	.word	0x0810bd60
 81076cc:	0810bd6a 	.word	0x0810bd6a
 81076d0:	0810781d 	.word	0x0810781d
 81076d4:	08107457 	.word	0x08107457
 81076d8:	0810bd66 	.word	0x0810bd66

081076dc <__cvt>:
 81076dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81076e0:	ec55 4b10 	vmov	r4, r5, d0
 81076e4:	2d00      	cmp	r5, #0
 81076e6:	460e      	mov	r6, r1
 81076e8:	4619      	mov	r1, r3
 81076ea:	462b      	mov	r3, r5
 81076ec:	bfbb      	ittet	lt
 81076ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 81076f2:	461d      	movlt	r5, r3
 81076f4:	2300      	movge	r3, #0
 81076f6:	232d      	movlt	r3, #45	; 0x2d
 81076f8:	700b      	strb	r3, [r1, #0]
 81076fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81076fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8107700:	4691      	mov	r9, r2
 8107702:	f023 0820 	bic.w	r8, r3, #32
 8107706:	bfbc      	itt	lt
 8107708:	4622      	movlt	r2, r4
 810770a:	4614      	movlt	r4, r2
 810770c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8107710:	d005      	beq.n	810771e <__cvt+0x42>
 8107712:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8107716:	d100      	bne.n	810771a <__cvt+0x3e>
 8107718:	3601      	adds	r6, #1
 810771a:	2102      	movs	r1, #2
 810771c:	e000      	b.n	8107720 <__cvt+0x44>
 810771e:	2103      	movs	r1, #3
 8107720:	ab03      	add	r3, sp, #12
 8107722:	9301      	str	r3, [sp, #4]
 8107724:	ab02      	add	r3, sp, #8
 8107726:	9300      	str	r3, [sp, #0]
 8107728:	ec45 4b10 	vmov	d0, r4, r5
 810772c:	4653      	mov	r3, sl
 810772e:	4632      	mov	r2, r6
 8107730:	f001 feae 	bl	8109490 <_dtoa_r>
 8107734:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8107738:	4607      	mov	r7, r0
 810773a:	d102      	bne.n	8107742 <__cvt+0x66>
 810773c:	f019 0f01 	tst.w	r9, #1
 8107740:	d022      	beq.n	8107788 <__cvt+0xac>
 8107742:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8107746:	eb07 0906 	add.w	r9, r7, r6
 810774a:	d110      	bne.n	810776e <__cvt+0x92>
 810774c:	783b      	ldrb	r3, [r7, #0]
 810774e:	2b30      	cmp	r3, #48	; 0x30
 8107750:	d10a      	bne.n	8107768 <__cvt+0x8c>
 8107752:	2200      	movs	r2, #0
 8107754:	2300      	movs	r3, #0
 8107756:	4620      	mov	r0, r4
 8107758:	4629      	mov	r1, r5
 810775a:	f7f9 fa4d 	bl	8100bf8 <__aeabi_dcmpeq>
 810775e:	b918      	cbnz	r0, 8107768 <__cvt+0x8c>
 8107760:	f1c6 0601 	rsb	r6, r6, #1
 8107764:	f8ca 6000 	str.w	r6, [sl]
 8107768:	f8da 3000 	ldr.w	r3, [sl]
 810776c:	4499      	add	r9, r3
 810776e:	2200      	movs	r2, #0
 8107770:	2300      	movs	r3, #0
 8107772:	4620      	mov	r0, r4
 8107774:	4629      	mov	r1, r5
 8107776:	f7f9 fa3f 	bl	8100bf8 <__aeabi_dcmpeq>
 810777a:	b108      	cbz	r0, 8107780 <__cvt+0xa4>
 810777c:	f8cd 900c 	str.w	r9, [sp, #12]
 8107780:	2230      	movs	r2, #48	; 0x30
 8107782:	9b03      	ldr	r3, [sp, #12]
 8107784:	454b      	cmp	r3, r9
 8107786:	d307      	bcc.n	8107798 <__cvt+0xbc>
 8107788:	9b03      	ldr	r3, [sp, #12]
 810778a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810778c:	1bdb      	subs	r3, r3, r7
 810778e:	4638      	mov	r0, r7
 8107790:	6013      	str	r3, [r2, #0]
 8107792:	b004      	add	sp, #16
 8107794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107798:	1c59      	adds	r1, r3, #1
 810779a:	9103      	str	r1, [sp, #12]
 810779c:	701a      	strb	r2, [r3, #0]
 810779e:	e7f0      	b.n	8107782 <__cvt+0xa6>

081077a0 <__exponent>:
 81077a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 81077a2:	4603      	mov	r3, r0
 81077a4:	2900      	cmp	r1, #0
 81077a6:	bfb8      	it	lt
 81077a8:	4249      	neglt	r1, r1
 81077aa:	f803 2b02 	strb.w	r2, [r3], #2
 81077ae:	bfb4      	ite	lt
 81077b0:	222d      	movlt	r2, #45	; 0x2d
 81077b2:	222b      	movge	r2, #43	; 0x2b
 81077b4:	2909      	cmp	r1, #9
 81077b6:	7042      	strb	r2, [r0, #1]
 81077b8:	dd2a      	ble.n	8107810 <__exponent+0x70>
 81077ba:	f10d 0407 	add.w	r4, sp, #7
 81077be:	46a4      	mov	ip, r4
 81077c0:	270a      	movs	r7, #10
 81077c2:	46a6      	mov	lr, r4
 81077c4:	460a      	mov	r2, r1
 81077c6:	fb91 f6f7 	sdiv	r6, r1, r7
 81077ca:	fb07 1516 	mls	r5, r7, r6, r1
 81077ce:	3530      	adds	r5, #48	; 0x30
 81077d0:	2a63      	cmp	r2, #99	; 0x63
 81077d2:	f104 34ff 	add.w	r4, r4, #4294967295
 81077d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 81077da:	4631      	mov	r1, r6
 81077dc:	dcf1      	bgt.n	81077c2 <__exponent+0x22>
 81077de:	3130      	adds	r1, #48	; 0x30
 81077e0:	f1ae 0502 	sub.w	r5, lr, #2
 81077e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 81077e8:	1c44      	adds	r4, r0, #1
 81077ea:	4629      	mov	r1, r5
 81077ec:	4561      	cmp	r1, ip
 81077ee:	d30a      	bcc.n	8107806 <__exponent+0x66>
 81077f0:	f10d 0209 	add.w	r2, sp, #9
 81077f4:	eba2 020e 	sub.w	r2, r2, lr
 81077f8:	4565      	cmp	r5, ip
 81077fa:	bf88      	it	hi
 81077fc:	2200      	movhi	r2, #0
 81077fe:	4413      	add	r3, r2
 8107800:	1a18      	subs	r0, r3, r0
 8107802:	b003      	add	sp, #12
 8107804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8107806:	f811 2b01 	ldrb.w	r2, [r1], #1
 810780a:	f804 2f01 	strb.w	r2, [r4, #1]!
 810780e:	e7ed      	b.n	81077ec <__exponent+0x4c>
 8107810:	2330      	movs	r3, #48	; 0x30
 8107812:	3130      	adds	r1, #48	; 0x30
 8107814:	7083      	strb	r3, [r0, #2]
 8107816:	70c1      	strb	r1, [r0, #3]
 8107818:	1d03      	adds	r3, r0, #4
 810781a:	e7f1      	b.n	8107800 <__exponent+0x60>

0810781c <_printf_float>:
 810781c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107820:	ed2d 8b02 	vpush	{d8}
 8107824:	b08d      	sub	sp, #52	; 0x34
 8107826:	460c      	mov	r4, r1
 8107828:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 810782c:	4616      	mov	r6, r2
 810782e:	461f      	mov	r7, r3
 8107830:	4605      	mov	r5, r0
 8107832:	f003 f93f 	bl	810aab4 <_localeconv_r>
 8107836:	f8d0 a000 	ldr.w	sl, [r0]
 810783a:	4650      	mov	r0, sl
 810783c:	f7f8 fd5a 	bl	81002f4 <strlen>
 8107840:	2300      	movs	r3, #0
 8107842:	930a      	str	r3, [sp, #40]	; 0x28
 8107844:	6823      	ldr	r3, [r4, #0]
 8107846:	9305      	str	r3, [sp, #20]
 8107848:	f8d8 3000 	ldr.w	r3, [r8]
 810784c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8107850:	3307      	adds	r3, #7
 8107852:	f023 0307 	bic.w	r3, r3, #7
 8107856:	f103 0208 	add.w	r2, r3, #8
 810785a:	f8c8 2000 	str.w	r2, [r8]
 810785e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107862:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8107866:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 810786a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810786e:	9307      	str	r3, [sp, #28]
 8107870:	f8cd 8018 	str.w	r8, [sp, #24]
 8107874:	ee08 0a10 	vmov	s16, r0
 8107878:	4b9f      	ldr	r3, [pc, #636]	; (8107af8 <_printf_float+0x2dc>)
 810787a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810787e:	f04f 32ff 	mov.w	r2, #4294967295
 8107882:	f7f9 f9eb 	bl	8100c5c <__aeabi_dcmpun>
 8107886:	bb88      	cbnz	r0, 81078ec <_printf_float+0xd0>
 8107888:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810788c:	4b9a      	ldr	r3, [pc, #616]	; (8107af8 <_printf_float+0x2dc>)
 810788e:	f04f 32ff 	mov.w	r2, #4294967295
 8107892:	f7f9 f9c5 	bl	8100c20 <__aeabi_dcmple>
 8107896:	bb48      	cbnz	r0, 81078ec <_printf_float+0xd0>
 8107898:	2200      	movs	r2, #0
 810789a:	2300      	movs	r3, #0
 810789c:	4640      	mov	r0, r8
 810789e:	4649      	mov	r1, r9
 81078a0:	f7f9 f9b4 	bl	8100c0c <__aeabi_dcmplt>
 81078a4:	b110      	cbz	r0, 81078ac <_printf_float+0x90>
 81078a6:	232d      	movs	r3, #45	; 0x2d
 81078a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81078ac:	4b93      	ldr	r3, [pc, #588]	; (8107afc <_printf_float+0x2e0>)
 81078ae:	4894      	ldr	r0, [pc, #592]	; (8107b00 <_printf_float+0x2e4>)
 81078b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 81078b4:	bf94      	ite	ls
 81078b6:	4698      	movls	r8, r3
 81078b8:	4680      	movhi	r8, r0
 81078ba:	2303      	movs	r3, #3
 81078bc:	6123      	str	r3, [r4, #16]
 81078be:	9b05      	ldr	r3, [sp, #20]
 81078c0:	f023 0204 	bic.w	r2, r3, #4
 81078c4:	6022      	str	r2, [r4, #0]
 81078c6:	f04f 0900 	mov.w	r9, #0
 81078ca:	9700      	str	r7, [sp, #0]
 81078cc:	4633      	mov	r3, r6
 81078ce:	aa0b      	add	r2, sp, #44	; 0x2c
 81078d0:	4621      	mov	r1, r4
 81078d2:	4628      	mov	r0, r5
 81078d4:	f000 f9d8 	bl	8107c88 <_printf_common>
 81078d8:	3001      	adds	r0, #1
 81078da:	f040 8090 	bne.w	81079fe <_printf_float+0x1e2>
 81078de:	f04f 30ff 	mov.w	r0, #4294967295
 81078e2:	b00d      	add	sp, #52	; 0x34
 81078e4:	ecbd 8b02 	vpop	{d8}
 81078e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81078ec:	4642      	mov	r2, r8
 81078ee:	464b      	mov	r3, r9
 81078f0:	4640      	mov	r0, r8
 81078f2:	4649      	mov	r1, r9
 81078f4:	f7f9 f9b2 	bl	8100c5c <__aeabi_dcmpun>
 81078f8:	b140      	cbz	r0, 810790c <_printf_float+0xf0>
 81078fa:	464b      	mov	r3, r9
 81078fc:	2b00      	cmp	r3, #0
 81078fe:	bfbc      	itt	lt
 8107900:	232d      	movlt	r3, #45	; 0x2d
 8107902:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8107906:	487f      	ldr	r0, [pc, #508]	; (8107b04 <_printf_float+0x2e8>)
 8107908:	4b7f      	ldr	r3, [pc, #508]	; (8107b08 <_printf_float+0x2ec>)
 810790a:	e7d1      	b.n	81078b0 <_printf_float+0x94>
 810790c:	6863      	ldr	r3, [r4, #4]
 810790e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8107912:	9206      	str	r2, [sp, #24]
 8107914:	1c5a      	adds	r2, r3, #1
 8107916:	d13f      	bne.n	8107998 <_printf_float+0x17c>
 8107918:	2306      	movs	r3, #6
 810791a:	6063      	str	r3, [r4, #4]
 810791c:	9b05      	ldr	r3, [sp, #20]
 810791e:	6861      	ldr	r1, [r4, #4]
 8107920:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8107924:	2300      	movs	r3, #0
 8107926:	9303      	str	r3, [sp, #12]
 8107928:	ab0a      	add	r3, sp, #40	; 0x28
 810792a:	e9cd b301 	strd	fp, r3, [sp, #4]
 810792e:	ab09      	add	r3, sp, #36	; 0x24
 8107930:	ec49 8b10 	vmov	d0, r8, r9
 8107934:	9300      	str	r3, [sp, #0]
 8107936:	6022      	str	r2, [r4, #0]
 8107938:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 810793c:	4628      	mov	r0, r5
 810793e:	f7ff fecd 	bl	81076dc <__cvt>
 8107942:	9b06      	ldr	r3, [sp, #24]
 8107944:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107946:	2b47      	cmp	r3, #71	; 0x47
 8107948:	4680      	mov	r8, r0
 810794a:	d108      	bne.n	810795e <_printf_float+0x142>
 810794c:	1cc8      	adds	r0, r1, #3
 810794e:	db02      	blt.n	8107956 <_printf_float+0x13a>
 8107950:	6863      	ldr	r3, [r4, #4]
 8107952:	4299      	cmp	r1, r3
 8107954:	dd41      	ble.n	81079da <_printf_float+0x1be>
 8107956:	f1ab 0b02 	sub.w	fp, fp, #2
 810795a:	fa5f fb8b 	uxtb.w	fp, fp
 810795e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8107962:	d820      	bhi.n	81079a6 <_printf_float+0x18a>
 8107964:	3901      	subs	r1, #1
 8107966:	465a      	mov	r2, fp
 8107968:	f104 0050 	add.w	r0, r4, #80	; 0x50
 810796c:	9109      	str	r1, [sp, #36]	; 0x24
 810796e:	f7ff ff17 	bl	81077a0 <__exponent>
 8107972:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107974:	1813      	adds	r3, r2, r0
 8107976:	2a01      	cmp	r2, #1
 8107978:	4681      	mov	r9, r0
 810797a:	6123      	str	r3, [r4, #16]
 810797c:	dc02      	bgt.n	8107984 <_printf_float+0x168>
 810797e:	6822      	ldr	r2, [r4, #0]
 8107980:	07d2      	lsls	r2, r2, #31
 8107982:	d501      	bpl.n	8107988 <_printf_float+0x16c>
 8107984:	3301      	adds	r3, #1
 8107986:	6123      	str	r3, [r4, #16]
 8107988:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 810798c:	2b00      	cmp	r3, #0
 810798e:	d09c      	beq.n	81078ca <_printf_float+0xae>
 8107990:	232d      	movs	r3, #45	; 0x2d
 8107992:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107996:	e798      	b.n	81078ca <_printf_float+0xae>
 8107998:	9a06      	ldr	r2, [sp, #24]
 810799a:	2a47      	cmp	r2, #71	; 0x47
 810799c:	d1be      	bne.n	810791c <_printf_float+0x100>
 810799e:	2b00      	cmp	r3, #0
 81079a0:	d1bc      	bne.n	810791c <_printf_float+0x100>
 81079a2:	2301      	movs	r3, #1
 81079a4:	e7b9      	b.n	810791a <_printf_float+0xfe>
 81079a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 81079aa:	d118      	bne.n	81079de <_printf_float+0x1c2>
 81079ac:	2900      	cmp	r1, #0
 81079ae:	6863      	ldr	r3, [r4, #4]
 81079b0:	dd0b      	ble.n	81079ca <_printf_float+0x1ae>
 81079b2:	6121      	str	r1, [r4, #16]
 81079b4:	b913      	cbnz	r3, 81079bc <_printf_float+0x1a0>
 81079b6:	6822      	ldr	r2, [r4, #0]
 81079b8:	07d0      	lsls	r0, r2, #31
 81079ba:	d502      	bpl.n	81079c2 <_printf_float+0x1a6>
 81079bc:	3301      	adds	r3, #1
 81079be:	440b      	add	r3, r1
 81079c0:	6123      	str	r3, [r4, #16]
 81079c2:	65a1      	str	r1, [r4, #88]	; 0x58
 81079c4:	f04f 0900 	mov.w	r9, #0
 81079c8:	e7de      	b.n	8107988 <_printf_float+0x16c>
 81079ca:	b913      	cbnz	r3, 81079d2 <_printf_float+0x1b6>
 81079cc:	6822      	ldr	r2, [r4, #0]
 81079ce:	07d2      	lsls	r2, r2, #31
 81079d0:	d501      	bpl.n	81079d6 <_printf_float+0x1ba>
 81079d2:	3302      	adds	r3, #2
 81079d4:	e7f4      	b.n	81079c0 <_printf_float+0x1a4>
 81079d6:	2301      	movs	r3, #1
 81079d8:	e7f2      	b.n	81079c0 <_printf_float+0x1a4>
 81079da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 81079de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81079e0:	4299      	cmp	r1, r3
 81079e2:	db05      	blt.n	81079f0 <_printf_float+0x1d4>
 81079e4:	6823      	ldr	r3, [r4, #0]
 81079e6:	6121      	str	r1, [r4, #16]
 81079e8:	07d8      	lsls	r0, r3, #31
 81079ea:	d5ea      	bpl.n	81079c2 <_printf_float+0x1a6>
 81079ec:	1c4b      	adds	r3, r1, #1
 81079ee:	e7e7      	b.n	81079c0 <_printf_float+0x1a4>
 81079f0:	2900      	cmp	r1, #0
 81079f2:	bfd4      	ite	le
 81079f4:	f1c1 0202 	rsble	r2, r1, #2
 81079f8:	2201      	movgt	r2, #1
 81079fa:	4413      	add	r3, r2
 81079fc:	e7e0      	b.n	81079c0 <_printf_float+0x1a4>
 81079fe:	6823      	ldr	r3, [r4, #0]
 8107a00:	055a      	lsls	r2, r3, #21
 8107a02:	d407      	bmi.n	8107a14 <_printf_float+0x1f8>
 8107a04:	6923      	ldr	r3, [r4, #16]
 8107a06:	4642      	mov	r2, r8
 8107a08:	4631      	mov	r1, r6
 8107a0a:	4628      	mov	r0, r5
 8107a0c:	47b8      	blx	r7
 8107a0e:	3001      	adds	r0, #1
 8107a10:	d12c      	bne.n	8107a6c <_printf_float+0x250>
 8107a12:	e764      	b.n	81078de <_printf_float+0xc2>
 8107a14:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8107a18:	f240 80e0 	bls.w	8107bdc <_printf_float+0x3c0>
 8107a1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8107a20:	2200      	movs	r2, #0
 8107a22:	2300      	movs	r3, #0
 8107a24:	f7f9 f8e8 	bl	8100bf8 <__aeabi_dcmpeq>
 8107a28:	2800      	cmp	r0, #0
 8107a2a:	d034      	beq.n	8107a96 <_printf_float+0x27a>
 8107a2c:	4a37      	ldr	r2, [pc, #220]	; (8107b0c <_printf_float+0x2f0>)
 8107a2e:	2301      	movs	r3, #1
 8107a30:	4631      	mov	r1, r6
 8107a32:	4628      	mov	r0, r5
 8107a34:	47b8      	blx	r7
 8107a36:	3001      	adds	r0, #1
 8107a38:	f43f af51 	beq.w	81078de <_printf_float+0xc2>
 8107a3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107a40:	429a      	cmp	r2, r3
 8107a42:	db02      	blt.n	8107a4a <_printf_float+0x22e>
 8107a44:	6823      	ldr	r3, [r4, #0]
 8107a46:	07d8      	lsls	r0, r3, #31
 8107a48:	d510      	bpl.n	8107a6c <_printf_float+0x250>
 8107a4a:	ee18 3a10 	vmov	r3, s16
 8107a4e:	4652      	mov	r2, sl
 8107a50:	4631      	mov	r1, r6
 8107a52:	4628      	mov	r0, r5
 8107a54:	47b8      	blx	r7
 8107a56:	3001      	adds	r0, #1
 8107a58:	f43f af41 	beq.w	81078de <_printf_float+0xc2>
 8107a5c:	f04f 0800 	mov.w	r8, #0
 8107a60:	f104 091a 	add.w	r9, r4, #26
 8107a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107a66:	3b01      	subs	r3, #1
 8107a68:	4543      	cmp	r3, r8
 8107a6a:	dc09      	bgt.n	8107a80 <_printf_float+0x264>
 8107a6c:	6823      	ldr	r3, [r4, #0]
 8107a6e:	079b      	lsls	r3, r3, #30
 8107a70:	f100 8105 	bmi.w	8107c7e <_printf_float+0x462>
 8107a74:	68e0      	ldr	r0, [r4, #12]
 8107a76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8107a78:	4298      	cmp	r0, r3
 8107a7a:	bfb8      	it	lt
 8107a7c:	4618      	movlt	r0, r3
 8107a7e:	e730      	b.n	81078e2 <_printf_float+0xc6>
 8107a80:	2301      	movs	r3, #1
 8107a82:	464a      	mov	r2, r9
 8107a84:	4631      	mov	r1, r6
 8107a86:	4628      	mov	r0, r5
 8107a88:	47b8      	blx	r7
 8107a8a:	3001      	adds	r0, #1
 8107a8c:	f43f af27 	beq.w	81078de <_printf_float+0xc2>
 8107a90:	f108 0801 	add.w	r8, r8, #1
 8107a94:	e7e6      	b.n	8107a64 <_printf_float+0x248>
 8107a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107a98:	2b00      	cmp	r3, #0
 8107a9a:	dc39      	bgt.n	8107b10 <_printf_float+0x2f4>
 8107a9c:	4a1b      	ldr	r2, [pc, #108]	; (8107b0c <_printf_float+0x2f0>)
 8107a9e:	2301      	movs	r3, #1
 8107aa0:	4631      	mov	r1, r6
 8107aa2:	4628      	mov	r0, r5
 8107aa4:	47b8      	blx	r7
 8107aa6:	3001      	adds	r0, #1
 8107aa8:	f43f af19 	beq.w	81078de <_printf_float+0xc2>
 8107aac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107ab0:	4313      	orrs	r3, r2
 8107ab2:	d102      	bne.n	8107aba <_printf_float+0x29e>
 8107ab4:	6823      	ldr	r3, [r4, #0]
 8107ab6:	07d9      	lsls	r1, r3, #31
 8107ab8:	d5d8      	bpl.n	8107a6c <_printf_float+0x250>
 8107aba:	ee18 3a10 	vmov	r3, s16
 8107abe:	4652      	mov	r2, sl
 8107ac0:	4631      	mov	r1, r6
 8107ac2:	4628      	mov	r0, r5
 8107ac4:	47b8      	blx	r7
 8107ac6:	3001      	adds	r0, #1
 8107ac8:	f43f af09 	beq.w	81078de <_printf_float+0xc2>
 8107acc:	f04f 0900 	mov.w	r9, #0
 8107ad0:	f104 0a1a 	add.w	sl, r4, #26
 8107ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8107ad6:	425b      	negs	r3, r3
 8107ad8:	454b      	cmp	r3, r9
 8107ada:	dc01      	bgt.n	8107ae0 <_printf_float+0x2c4>
 8107adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107ade:	e792      	b.n	8107a06 <_printf_float+0x1ea>
 8107ae0:	2301      	movs	r3, #1
 8107ae2:	4652      	mov	r2, sl
 8107ae4:	4631      	mov	r1, r6
 8107ae6:	4628      	mov	r0, r5
 8107ae8:	47b8      	blx	r7
 8107aea:	3001      	adds	r0, #1
 8107aec:	f43f aef7 	beq.w	81078de <_printf_float+0xc2>
 8107af0:	f109 0901 	add.w	r9, r9, #1
 8107af4:	e7ee      	b.n	8107ad4 <_printf_float+0x2b8>
 8107af6:	bf00      	nop
 8107af8:	7fefffff 	.word	0x7fefffff
 8107afc:	0810bd71 	.word	0x0810bd71
 8107b00:	0810bd75 	.word	0x0810bd75
 8107b04:	0810bd7d 	.word	0x0810bd7d
 8107b08:	0810bd79 	.word	0x0810bd79
 8107b0c:	0810bd81 	.word	0x0810bd81
 8107b10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107b12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8107b14:	429a      	cmp	r2, r3
 8107b16:	bfa8      	it	ge
 8107b18:	461a      	movge	r2, r3
 8107b1a:	2a00      	cmp	r2, #0
 8107b1c:	4691      	mov	r9, r2
 8107b1e:	dc37      	bgt.n	8107b90 <_printf_float+0x374>
 8107b20:	f04f 0b00 	mov.w	fp, #0
 8107b24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8107b28:	f104 021a 	add.w	r2, r4, #26
 8107b2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8107b2e:	9305      	str	r3, [sp, #20]
 8107b30:	eba3 0309 	sub.w	r3, r3, r9
 8107b34:	455b      	cmp	r3, fp
 8107b36:	dc33      	bgt.n	8107ba0 <_printf_float+0x384>
 8107b38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107b3c:	429a      	cmp	r2, r3
 8107b3e:	db3b      	blt.n	8107bb8 <_printf_float+0x39c>
 8107b40:	6823      	ldr	r3, [r4, #0]
 8107b42:	07da      	lsls	r2, r3, #31
 8107b44:	d438      	bmi.n	8107bb8 <_printf_float+0x39c>
 8107b46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107b48:	9b05      	ldr	r3, [sp, #20]
 8107b4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8107b4c:	1ad3      	subs	r3, r2, r3
 8107b4e:	eba2 0901 	sub.w	r9, r2, r1
 8107b52:	4599      	cmp	r9, r3
 8107b54:	bfa8      	it	ge
 8107b56:	4699      	movge	r9, r3
 8107b58:	f1b9 0f00 	cmp.w	r9, #0
 8107b5c:	dc35      	bgt.n	8107bca <_printf_float+0x3ae>
 8107b5e:	f04f 0800 	mov.w	r8, #0
 8107b62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8107b66:	f104 0a1a 	add.w	sl, r4, #26
 8107b6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8107b6e:	1a9b      	subs	r3, r3, r2
 8107b70:	eba3 0309 	sub.w	r3, r3, r9
 8107b74:	4543      	cmp	r3, r8
 8107b76:	f77f af79 	ble.w	8107a6c <_printf_float+0x250>
 8107b7a:	2301      	movs	r3, #1
 8107b7c:	4652      	mov	r2, sl
 8107b7e:	4631      	mov	r1, r6
 8107b80:	4628      	mov	r0, r5
 8107b82:	47b8      	blx	r7
 8107b84:	3001      	adds	r0, #1
 8107b86:	f43f aeaa 	beq.w	81078de <_printf_float+0xc2>
 8107b8a:	f108 0801 	add.w	r8, r8, #1
 8107b8e:	e7ec      	b.n	8107b6a <_printf_float+0x34e>
 8107b90:	4613      	mov	r3, r2
 8107b92:	4631      	mov	r1, r6
 8107b94:	4642      	mov	r2, r8
 8107b96:	4628      	mov	r0, r5
 8107b98:	47b8      	blx	r7
 8107b9a:	3001      	adds	r0, #1
 8107b9c:	d1c0      	bne.n	8107b20 <_printf_float+0x304>
 8107b9e:	e69e      	b.n	81078de <_printf_float+0xc2>
 8107ba0:	2301      	movs	r3, #1
 8107ba2:	4631      	mov	r1, r6
 8107ba4:	4628      	mov	r0, r5
 8107ba6:	9205      	str	r2, [sp, #20]
 8107ba8:	47b8      	blx	r7
 8107baa:	3001      	adds	r0, #1
 8107bac:	f43f ae97 	beq.w	81078de <_printf_float+0xc2>
 8107bb0:	9a05      	ldr	r2, [sp, #20]
 8107bb2:	f10b 0b01 	add.w	fp, fp, #1
 8107bb6:	e7b9      	b.n	8107b2c <_printf_float+0x310>
 8107bb8:	ee18 3a10 	vmov	r3, s16
 8107bbc:	4652      	mov	r2, sl
 8107bbe:	4631      	mov	r1, r6
 8107bc0:	4628      	mov	r0, r5
 8107bc2:	47b8      	blx	r7
 8107bc4:	3001      	adds	r0, #1
 8107bc6:	d1be      	bne.n	8107b46 <_printf_float+0x32a>
 8107bc8:	e689      	b.n	81078de <_printf_float+0xc2>
 8107bca:	9a05      	ldr	r2, [sp, #20]
 8107bcc:	464b      	mov	r3, r9
 8107bce:	4442      	add	r2, r8
 8107bd0:	4631      	mov	r1, r6
 8107bd2:	4628      	mov	r0, r5
 8107bd4:	47b8      	blx	r7
 8107bd6:	3001      	adds	r0, #1
 8107bd8:	d1c1      	bne.n	8107b5e <_printf_float+0x342>
 8107bda:	e680      	b.n	81078de <_printf_float+0xc2>
 8107bdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8107bde:	2a01      	cmp	r2, #1
 8107be0:	dc01      	bgt.n	8107be6 <_printf_float+0x3ca>
 8107be2:	07db      	lsls	r3, r3, #31
 8107be4:	d538      	bpl.n	8107c58 <_printf_float+0x43c>
 8107be6:	2301      	movs	r3, #1
 8107be8:	4642      	mov	r2, r8
 8107bea:	4631      	mov	r1, r6
 8107bec:	4628      	mov	r0, r5
 8107bee:	47b8      	blx	r7
 8107bf0:	3001      	adds	r0, #1
 8107bf2:	f43f ae74 	beq.w	81078de <_printf_float+0xc2>
 8107bf6:	ee18 3a10 	vmov	r3, s16
 8107bfa:	4652      	mov	r2, sl
 8107bfc:	4631      	mov	r1, r6
 8107bfe:	4628      	mov	r0, r5
 8107c00:	47b8      	blx	r7
 8107c02:	3001      	adds	r0, #1
 8107c04:	f43f ae6b 	beq.w	81078de <_printf_float+0xc2>
 8107c08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8107c0c:	2200      	movs	r2, #0
 8107c0e:	2300      	movs	r3, #0
 8107c10:	f7f8 fff2 	bl	8100bf8 <__aeabi_dcmpeq>
 8107c14:	b9d8      	cbnz	r0, 8107c4e <_printf_float+0x432>
 8107c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107c18:	f108 0201 	add.w	r2, r8, #1
 8107c1c:	3b01      	subs	r3, #1
 8107c1e:	4631      	mov	r1, r6
 8107c20:	4628      	mov	r0, r5
 8107c22:	47b8      	blx	r7
 8107c24:	3001      	adds	r0, #1
 8107c26:	d10e      	bne.n	8107c46 <_printf_float+0x42a>
 8107c28:	e659      	b.n	81078de <_printf_float+0xc2>
 8107c2a:	2301      	movs	r3, #1
 8107c2c:	4652      	mov	r2, sl
 8107c2e:	4631      	mov	r1, r6
 8107c30:	4628      	mov	r0, r5
 8107c32:	47b8      	blx	r7
 8107c34:	3001      	adds	r0, #1
 8107c36:	f43f ae52 	beq.w	81078de <_printf_float+0xc2>
 8107c3a:	f108 0801 	add.w	r8, r8, #1
 8107c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8107c40:	3b01      	subs	r3, #1
 8107c42:	4543      	cmp	r3, r8
 8107c44:	dcf1      	bgt.n	8107c2a <_printf_float+0x40e>
 8107c46:	464b      	mov	r3, r9
 8107c48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8107c4c:	e6dc      	b.n	8107a08 <_printf_float+0x1ec>
 8107c4e:	f04f 0800 	mov.w	r8, #0
 8107c52:	f104 0a1a 	add.w	sl, r4, #26
 8107c56:	e7f2      	b.n	8107c3e <_printf_float+0x422>
 8107c58:	2301      	movs	r3, #1
 8107c5a:	4642      	mov	r2, r8
 8107c5c:	e7df      	b.n	8107c1e <_printf_float+0x402>
 8107c5e:	2301      	movs	r3, #1
 8107c60:	464a      	mov	r2, r9
 8107c62:	4631      	mov	r1, r6
 8107c64:	4628      	mov	r0, r5
 8107c66:	47b8      	blx	r7
 8107c68:	3001      	adds	r0, #1
 8107c6a:	f43f ae38 	beq.w	81078de <_printf_float+0xc2>
 8107c6e:	f108 0801 	add.w	r8, r8, #1
 8107c72:	68e3      	ldr	r3, [r4, #12]
 8107c74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8107c76:	1a5b      	subs	r3, r3, r1
 8107c78:	4543      	cmp	r3, r8
 8107c7a:	dcf0      	bgt.n	8107c5e <_printf_float+0x442>
 8107c7c:	e6fa      	b.n	8107a74 <_printf_float+0x258>
 8107c7e:	f04f 0800 	mov.w	r8, #0
 8107c82:	f104 0919 	add.w	r9, r4, #25
 8107c86:	e7f4      	b.n	8107c72 <_printf_float+0x456>

08107c88 <_printf_common>:
 8107c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8107c8c:	4616      	mov	r6, r2
 8107c8e:	4699      	mov	r9, r3
 8107c90:	688a      	ldr	r2, [r1, #8]
 8107c92:	690b      	ldr	r3, [r1, #16]
 8107c94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8107c98:	4293      	cmp	r3, r2
 8107c9a:	bfb8      	it	lt
 8107c9c:	4613      	movlt	r3, r2
 8107c9e:	6033      	str	r3, [r6, #0]
 8107ca0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8107ca4:	4607      	mov	r7, r0
 8107ca6:	460c      	mov	r4, r1
 8107ca8:	b10a      	cbz	r2, 8107cae <_printf_common+0x26>
 8107caa:	3301      	adds	r3, #1
 8107cac:	6033      	str	r3, [r6, #0]
 8107cae:	6823      	ldr	r3, [r4, #0]
 8107cb0:	0699      	lsls	r1, r3, #26
 8107cb2:	bf42      	ittt	mi
 8107cb4:	6833      	ldrmi	r3, [r6, #0]
 8107cb6:	3302      	addmi	r3, #2
 8107cb8:	6033      	strmi	r3, [r6, #0]
 8107cba:	6825      	ldr	r5, [r4, #0]
 8107cbc:	f015 0506 	ands.w	r5, r5, #6
 8107cc0:	d106      	bne.n	8107cd0 <_printf_common+0x48>
 8107cc2:	f104 0a19 	add.w	sl, r4, #25
 8107cc6:	68e3      	ldr	r3, [r4, #12]
 8107cc8:	6832      	ldr	r2, [r6, #0]
 8107cca:	1a9b      	subs	r3, r3, r2
 8107ccc:	42ab      	cmp	r3, r5
 8107cce:	dc26      	bgt.n	8107d1e <_printf_common+0x96>
 8107cd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8107cd4:	1e13      	subs	r3, r2, #0
 8107cd6:	6822      	ldr	r2, [r4, #0]
 8107cd8:	bf18      	it	ne
 8107cda:	2301      	movne	r3, #1
 8107cdc:	0692      	lsls	r2, r2, #26
 8107cde:	d42b      	bmi.n	8107d38 <_printf_common+0xb0>
 8107ce0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8107ce4:	4649      	mov	r1, r9
 8107ce6:	4638      	mov	r0, r7
 8107ce8:	47c0      	blx	r8
 8107cea:	3001      	adds	r0, #1
 8107cec:	d01e      	beq.n	8107d2c <_printf_common+0xa4>
 8107cee:	6823      	ldr	r3, [r4, #0]
 8107cf0:	68e5      	ldr	r5, [r4, #12]
 8107cf2:	6832      	ldr	r2, [r6, #0]
 8107cf4:	f003 0306 	and.w	r3, r3, #6
 8107cf8:	2b04      	cmp	r3, #4
 8107cfa:	bf08      	it	eq
 8107cfc:	1aad      	subeq	r5, r5, r2
 8107cfe:	68a3      	ldr	r3, [r4, #8]
 8107d00:	6922      	ldr	r2, [r4, #16]
 8107d02:	bf0c      	ite	eq
 8107d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8107d08:	2500      	movne	r5, #0
 8107d0a:	4293      	cmp	r3, r2
 8107d0c:	bfc4      	itt	gt
 8107d0e:	1a9b      	subgt	r3, r3, r2
 8107d10:	18ed      	addgt	r5, r5, r3
 8107d12:	2600      	movs	r6, #0
 8107d14:	341a      	adds	r4, #26
 8107d16:	42b5      	cmp	r5, r6
 8107d18:	d11a      	bne.n	8107d50 <_printf_common+0xc8>
 8107d1a:	2000      	movs	r0, #0
 8107d1c:	e008      	b.n	8107d30 <_printf_common+0xa8>
 8107d1e:	2301      	movs	r3, #1
 8107d20:	4652      	mov	r2, sl
 8107d22:	4649      	mov	r1, r9
 8107d24:	4638      	mov	r0, r7
 8107d26:	47c0      	blx	r8
 8107d28:	3001      	adds	r0, #1
 8107d2a:	d103      	bne.n	8107d34 <_printf_common+0xac>
 8107d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8107d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107d34:	3501      	adds	r5, #1
 8107d36:	e7c6      	b.n	8107cc6 <_printf_common+0x3e>
 8107d38:	18e1      	adds	r1, r4, r3
 8107d3a:	1c5a      	adds	r2, r3, #1
 8107d3c:	2030      	movs	r0, #48	; 0x30
 8107d3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8107d42:	4422      	add	r2, r4
 8107d44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8107d48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8107d4c:	3302      	adds	r3, #2
 8107d4e:	e7c7      	b.n	8107ce0 <_printf_common+0x58>
 8107d50:	2301      	movs	r3, #1
 8107d52:	4622      	mov	r2, r4
 8107d54:	4649      	mov	r1, r9
 8107d56:	4638      	mov	r0, r7
 8107d58:	47c0      	blx	r8
 8107d5a:	3001      	adds	r0, #1
 8107d5c:	d0e6      	beq.n	8107d2c <_printf_common+0xa4>
 8107d5e:	3601      	adds	r6, #1
 8107d60:	e7d9      	b.n	8107d16 <_printf_common+0x8e>
	...

08107d64 <_printf_i>:
 8107d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8107d68:	460c      	mov	r4, r1
 8107d6a:	4691      	mov	r9, r2
 8107d6c:	7e27      	ldrb	r7, [r4, #24]
 8107d6e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8107d70:	2f78      	cmp	r7, #120	; 0x78
 8107d72:	4680      	mov	r8, r0
 8107d74:	469a      	mov	sl, r3
 8107d76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8107d7a:	d807      	bhi.n	8107d8c <_printf_i+0x28>
 8107d7c:	2f62      	cmp	r7, #98	; 0x62
 8107d7e:	d80a      	bhi.n	8107d96 <_printf_i+0x32>
 8107d80:	2f00      	cmp	r7, #0
 8107d82:	f000 80d8 	beq.w	8107f36 <_printf_i+0x1d2>
 8107d86:	2f58      	cmp	r7, #88	; 0x58
 8107d88:	f000 80a3 	beq.w	8107ed2 <_printf_i+0x16e>
 8107d8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8107d90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8107d94:	e03a      	b.n	8107e0c <_printf_i+0xa8>
 8107d96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8107d9a:	2b15      	cmp	r3, #21
 8107d9c:	d8f6      	bhi.n	8107d8c <_printf_i+0x28>
 8107d9e:	a001      	add	r0, pc, #4	; (adr r0, 8107da4 <_printf_i+0x40>)
 8107da0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8107da4:	08107dfd 	.word	0x08107dfd
 8107da8:	08107e11 	.word	0x08107e11
 8107dac:	08107d8d 	.word	0x08107d8d
 8107db0:	08107d8d 	.word	0x08107d8d
 8107db4:	08107d8d 	.word	0x08107d8d
 8107db8:	08107d8d 	.word	0x08107d8d
 8107dbc:	08107e11 	.word	0x08107e11
 8107dc0:	08107d8d 	.word	0x08107d8d
 8107dc4:	08107d8d 	.word	0x08107d8d
 8107dc8:	08107d8d 	.word	0x08107d8d
 8107dcc:	08107d8d 	.word	0x08107d8d
 8107dd0:	08107f1d 	.word	0x08107f1d
 8107dd4:	08107e41 	.word	0x08107e41
 8107dd8:	08107eff 	.word	0x08107eff
 8107ddc:	08107d8d 	.word	0x08107d8d
 8107de0:	08107d8d 	.word	0x08107d8d
 8107de4:	08107f3f 	.word	0x08107f3f
 8107de8:	08107d8d 	.word	0x08107d8d
 8107dec:	08107e41 	.word	0x08107e41
 8107df0:	08107d8d 	.word	0x08107d8d
 8107df4:	08107d8d 	.word	0x08107d8d
 8107df8:	08107f07 	.word	0x08107f07
 8107dfc:	680b      	ldr	r3, [r1, #0]
 8107dfe:	1d1a      	adds	r2, r3, #4
 8107e00:	681b      	ldr	r3, [r3, #0]
 8107e02:	600a      	str	r2, [r1, #0]
 8107e04:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8107e08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8107e0c:	2301      	movs	r3, #1
 8107e0e:	e0a3      	b.n	8107f58 <_printf_i+0x1f4>
 8107e10:	6825      	ldr	r5, [r4, #0]
 8107e12:	6808      	ldr	r0, [r1, #0]
 8107e14:	062e      	lsls	r6, r5, #24
 8107e16:	f100 0304 	add.w	r3, r0, #4
 8107e1a:	d50a      	bpl.n	8107e32 <_printf_i+0xce>
 8107e1c:	6805      	ldr	r5, [r0, #0]
 8107e1e:	600b      	str	r3, [r1, #0]
 8107e20:	2d00      	cmp	r5, #0
 8107e22:	da03      	bge.n	8107e2c <_printf_i+0xc8>
 8107e24:	232d      	movs	r3, #45	; 0x2d
 8107e26:	426d      	negs	r5, r5
 8107e28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107e2c:	485e      	ldr	r0, [pc, #376]	; (8107fa8 <_printf_i+0x244>)
 8107e2e:	230a      	movs	r3, #10
 8107e30:	e019      	b.n	8107e66 <_printf_i+0x102>
 8107e32:	f015 0f40 	tst.w	r5, #64	; 0x40
 8107e36:	6805      	ldr	r5, [r0, #0]
 8107e38:	600b      	str	r3, [r1, #0]
 8107e3a:	bf18      	it	ne
 8107e3c:	b22d      	sxthne	r5, r5
 8107e3e:	e7ef      	b.n	8107e20 <_printf_i+0xbc>
 8107e40:	680b      	ldr	r3, [r1, #0]
 8107e42:	6825      	ldr	r5, [r4, #0]
 8107e44:	1d18      	adds	r0, r3, #4
 8107e46:	6008      	str	r0, [r1, #0]
 8107e48:	0628      	lsls	r0, r5, #24
 8107e4a:	d501      	bpl.n	8107e50 <_printf_i+0xec>
 8107e4c:	681d      	ldr	r5, [r3, #0]
 8107e4e:	e002      	b.n	8107e56 <_printf_i+0xf2>
 8107e50:	0669      	lsls	r1, r5, #25
 8107e52:	d5fb      	bpl.n	8107e4c <_printf_i+0xe8>
 8107e54:	881d      	ldrh	r5, [r3, #0]
 8107e56:	4854      	ldr	r0, [pc, #336]	; (8107fa8 <_printf_i+0x244>)
 8107e58:	2f6f      	cmp	r7, #111	; 0x6f
 8107e5a:	bf0c      	ite	eq
 8107e5c:	2308      	moveq	r3, #8
 8107e5e:	230a      	movne	r3, #10
 8107e60:	2100      	movs	r1, #0
 8107e62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8107e66:	6866      	ldr	r6, [r4, #4]
 8107e68:	60a6      	str	r6, [r4, #8]
 8107e6a:	2e00      	cmp	r6, #0
 8107e6c:	bfa2      	ittt	ge
 8107e6e:	6821      	ldrge	r1, [r4, #0]
 8107e70:	f021 0104 	bicge.w	r1, r1, #4
 8107e74:	6021      	strge	r1, [r4, #0]
 8107e76:	b90d      	cbnz	r5, 8107e7c <_printf_i+0x118>
 8107e78:	2e00      	cmp	r6, #0
 8107e7a:	d04d      	beq.n	8107f18 <_printf_i+0x1b4>
 8107e7c:	4616      	mov	r6, r2
 8107e7e:	fbb5 f1f3 	udiv	r1, r5, r3
 8107e82:	fb03 5711 	mls	r7, r3, r1, r5
 8107e86:	5dc7      	ldrb	r7, [r0, r7]
 8107e88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8107e8c:	462f      	mov	r7, r5
 8107e8e:	42bb      	cmp	r3, r7
 8107e90:	460d      	mov	r5, r1
 8107e92:	d9f4      	bls.n	8107e7e <_printf_i+0x11a>
 8107e94:	2b08      	cmp	r3, #8
 8107e96:	d10b      	bne.n	8107eb0 <_printf_i+0x14c>
 8107e98:	6823      	ldr	r3, [r4, #0]
 8107e9a:	07df      	lsls	r7, r3, #31
 8107e9c:	d508      	bpl.n	8107eb0 <_printf_i+0x14c>
 8107e9e:	6923      	ldr	r3, [r4, #16]
 8107ea0:	6861      	ldr	r1, [r4, #4]
 8107ea2:	4299      	cmp	r1, r3
 8107ea4:	bfde      	ittt	le
 8107ea6:	2330      	movle	r3, #48	; 0x30
 8107ea8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8107eac:	f106 36ff 	addle.w	r6, r6, #4294967295
 8107eb0:	1b92      	subs	r2, r2, r6
 8107eb2:	6122      	str	r2, [r4, #16]
 8107eb4:	f8cd a000 	str.w	sl, [sp]
 8107eb8:	464b      	mov	r3, r9
 8107eba:	aa03      	add	r2, sp, #12
 8107ebc:	4621      	mov	r1, r4
 8107ebe:	4640      	mov	r0, r8
 8107ec0:	f7ff fee2 	bl	8107c88 <_printf_common>
 8107ec4:	3001      	adds	r0, #1
 8107ec6:	d14c      	bne.n	8107f62 <_printf_i+0x1fe>
 8107ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8107ecc:	b004      	add	sp, #16
 8107ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8107ed2:	4835      	ldr	r0, [pc, #212]	; (8107fa8 <_printf_i+0x244>)
 8107ed4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8107ed8:	6823      	ldr	r3, [r4, #0]
 8107eda:	680e      	ldr	r6, [r1, #0]
 8107edc:	061f      	lsls	r7, r3, #24
 8107ede:	f856 5b04 	ldr.w	r5, [r6], #4
 8107ee2:	600e      	str	r6, [r1, #0]
 8107ee4:	d514      	bpl.n	8107f10 <_printf_i+0x1ac>
 8107ee6:	07d9      	lsls	r1, r3, #31
 8107ee8:	bf44      	itt	mi
 8107eea:	f043 0320 	orrmi.w	r3, r3, #32
 8107eee:	6023      	strmi	r3, [r4, #0]
 8107ef0:	b91d      	cbnz	r5, 8107efa <_printf_i+0x196>
 8107ef2:	6823      	ldr	r3, [r4, #0]
 8107ef4:	f023 0320 	bic.w	r3, r3, #32
 8107ef8:	6023      	str	r3, [r4, #0]
 8107efa:	2310      	movs	r3, #16
 8107efc:	e7b0      	b.n	8107e60 <_printf_i+0xfc>
 8107efe:	6823      	ldr	r3, [r4, #0]
 8107f00:	f043 0320 	orr.w	r3, r3, #32
 8107f04:	6023      	str	r3, [r4, #0]
 8107f06:	2378      	movs	r3, #120	; 0x78
 8107f08:	4828      	ldr	r0, [pc, #160]	; (8107fac <_printf_i+0x248>)
 8107f0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8107f0e:	e7e3      	b.n	8107ed8 <_printf_i+0x174>
 8107f10:	065e      	lsls	r6, r3, #25
 8107f12:	bf48      	it	mi
 8107f14:	b2ad      	uxthmi	r5, r5
 8107f16:	e7e6      	b.n	8107ee6 <_printf_i+0x182>
 8107f18:	4616      	mov	r6, r2
 8107f1a:	e7bb      	b.n	8107e94 <_printf_i+0x130>
 8107f1c:	680b      	ldr	r3, [r1, #0]
 8107f1e:	6826      	ldr	r6, [r4, #0]
 8107f20:	6960      	ldr	r0, [r4, #20]
 8107f22:	1d1d      	adds	r5, r3, #4
 8107f24:	600d      	str	r5, [r1, #0]
 8107f26:	0635      	lsls	r5, r6, #24
 8107f28:	681b      	ldr	r3, [r3, #0]
 8107f2a:	d501      	bpl.n	8107f30 <_printf_i+0x1cc>
 8107f2c:	6018      	str	r0, [r3, #0]
 8107f2e:	e002      	b.n	8107f36 <_printf_i+0x1d2>
 8107f30:	0671      	lsls	r1, r6, #25
 8107f32:	d5fb      	bpl.n	8107f2c <_printf_i+0x1c8>
 8107f34:	8018      	strh	r0, [r3, #0]
 8107f36:	2300      	movs	r3, #0
 8107f38:	6123      	str	r3, [r4, #16]
 8107f3a:	4616      	mov	r6, r2
 8107f3c:	e7ba      	b.n	8107eb4 <_printf_i+0x150>
 8107f3e:	680b      	ldr	r3, [r1, #0]
 8107f40:	1d1a      	adds	r2, r3, #4
 8107f42:	600a      	str	r2, [r1, #0]
 8107f44:	681e      	ldr	r6, [r3, #0]
 8107f46:	6862      	ldr	r2, [r4, #4]
 8107f48:	2100      	movs	r1, #0
 8107f4a:	4630      	mov	r0, r6
 8107f4c:	f7f8 f9e0 	bl	8100310 <memchr>
 8107f50:	b108      	cbz	r0, 8107f56 <_printf_i+0x1f2>
 8107f52:	1b80      	subs	r0, r0, r6
 8107f54:	6060      	str	r0, [r4, #4]
 8107f56:	6863      	ldr	r3, [r4, #4]
 8107f58:	6123      	str	r3, [r4, #16]
 8107f5a:	2300      	movs	r3, #0
 8107f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8107f60:	e7a8      	b.n	8107eb4 <_printf_i+0x150>
 8107f62:	6923      	ldr	r3, [r4, #16]
 8107f64:	4632      	mov	r2, r6
 8107f66:	4649      	mov	r1, r9
 8107f68:	4640      	mov	r0, r8
 8107f6a:	47d0      	blx	sl
 8107f6c:	3001      	adds	r0, #1
 8107f6e:	d0ab      	beq.n	8107ec8 <_printf_i+0x164>
 8107f70:	6823      	ldr	r3, [r4, #0]
 8107f72:	079b      	lsls	r3, r3, #30
 8107f74:	d413      	bmi.n	8107f9e <_printf_i+0x23a>
 8107f76:	68e0      	ldr	r0, [r4, #12]
 8107f78:	9b03      	ldr	r3, [sp, #12]
 8107f7a:	4298      	cmp	r0, r3
 8107f7c:	bfb8      	it	lt
 8107f7e:	4618      	movlt	r0, r3
 8107f80:	e7a4      	b.n	8107ecc <_printf_i+0x168>
 8107f82:	2301      	movs	r3, #1
 8107f84:	4632      	mov	r2, r6
 8107f86:	4649      	mov	r1, r9
 8107f88:	4640      	mov	r0, r8
 8107f8a:	47d0      	blx	sl
 8107f8c:	3001      	adds	r0, #1
 8107f8e:	d09b      	beq.n	8107ec8 <_printf_i+0x164>
 8107f90:	3501      	adds	r5, #1
 8107f92:	68e3      	ldr	r3, [r4, #12]
 8107f94:	9903      	ldr	r1, [sp, #12]
 8107f96:	1a5b      	subs	r3, r3, r1
 8107f98:	42ab      	cmp	r3, r5
 8107f9a:	dcf2      	bgt.n	8107f82 <_printf_i+0x21e>
 8107f9c:	e7eb      	b.n	8107f76 <_printf_i+0x212>
 8107f9e:	2500      	movs	r5, #0
 8107fa0:	f104 0619 	add.w	r6, r4, #25
 8107fa4:	e7f5      	b.n	8107f92 <_printf_i+0x22e>
 8107fa6:	bf00      	nop
 8107fa8:	0810bd83 	.word	0x0810bd83
 8107fac:	0810bd94 	.word	0x0810bd94

08107fb0 <_scanf_float>:
 8107fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107fb4:	b087      	sub	sp, #28
 8107fb6:	4617      	mov	r7, r2
 8107fb8:	9303      	str	r3, [sp, #12]
 8107fba:	688b      	ldr	r3, [r1, #8]
 8107fbc:	1e5a      	subs	r2, r3, #1
 8107fbe:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8107fc2:	bf83      	ittte	hi
 8107fc4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8107fc8:	195b      	addhi	r3, r3, r5
 8107fca:	9302      	strhi	r3, [sp, #8]
 8107fcc:	2300      	movls	r3, #0
 8107fce:	bf86      	itte	hi
 8107fd0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8107fd4:	608b      	strhi	r3, [r1, #8]
 8107fd6:	9302      	strls	r3, [sp, #8]
 8107fd8:	680b      	ldr	r3, [r1, #0]
 8107fda:	468b      	mov	fp, r1
 8107fdc:	2500      	movs	r5, #0
 8107fde:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8107fe2:	f84b 3b1c 	str.w	r3, [fp], #28
 8107fe6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8107fea:	4680      	mov	r8, r0
 8107fec:	460c      	mov	r4, r1
 8107fee:	465e      	mov	r6, fp
 8107ff0:	46aa      	mov	sl, r5
 8107ff2:	46a9      	mov	r9, r5
 8107ff4:	9501      	str	r5, [sp, #4]
 8107ff6:	68a2      	ldr	r2, [r4, #8]
 8107ff8:	b152      	cbz	r2, 8108010 <_scanf_float+0x60>
 8107ffa:	683b      	ldr	r3, [r7, #0]
 8107ffc:	781b      	ldrb	r3, [r3, #0]
 8107ffe:	2b4e      	cmp	r3, #78	; 0x4e
 8108000:	d864      	bhi.n	81080cc <_scanf_float+0x11c>
 8108002:	2b40      	cmp	r3, #64	; 0x40
 8108004:	d83c      	bhi.n	8108080 <_scanf_float+0xd0>
 8108006:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 810800a:	b2c8      	uxtb	r0, r1
 810800c:	280e      	cmp	r0, #14
 810800e:	d93a      	bls.n	8108086 <_scanf_float+0xd6>
 8108010:	f1b9 0f00 	cmp.w	r9, #0
 8108014:	d003      	beq.n	810801e <_scanf_float+0x6e>
 8108016:	6823      	ldr	r3, [r4, #0]
 8108018:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810801c:	6023      	str	r3, [r4, #0]
 810801e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8108022:	f1ba 0f01 	cmp.w	sl, #1
 8108026:	f200 8113 	bhi.w	8108250 <_scanf_float+0x2a0>
 810802a:	455e      	cmp	r6, fp
 810802c:	f200 8105 	bhi.w	810823a <_scanf_float+0x28a>
 8108030:	2501      	movs	r5, #1
 8108032:	4628      	mov	r0, r5
 8108034:	b007      	add	sp, #28
 8108036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810803a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 810803e:	2a0d      	cmp	r2, #13
 8108040:	d8e6      	bhi.n	8108010 <_scanf_float+0x60>
 8108042:	a101      	add	r1, pc, #4	; (adr r1, 8108048 <_scanf_float+0x98>)
 8108044:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8108048:	08108187 	.word	0x08108187
 810804c:	08108011 	.word	0x08108011
 8108050:	08108011 	.word	0x08108011
 8108054:	08108011 	.word	0x08108011
 8108058:	081081e7 	.word	0x081081e7
 810805c:	081081bf 	.word	0x081081bf
 8108060:	08108011 	.word	0x08108011
 8108064:	08108011 	.word	0x08108011
 8108068:	08108195 	.word	0x08108195
 810806c:	08108011 	.word	0x08108011
 8108070:	08108011 	.word	0x08108011
 8108074:	08108011 	.word	0x08108011
 8108078:	08108011 	.word	0x08108011
 810807c:	0810814d 	.word	0x0810814d
 8108080:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8108084:	e7db      	b.n	810803e <_scanf_float+0x8e>
 8108086:	290e      	cmp	r1, #14
 8108088:	d8c2      	bhi.n	8108010 <_scanf_float+0x60>
 810808a:	a001      	add	r0, pc, #4	; (adr r0, 8108090 <_scanf_float+0xe0>)
 810808c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8108090:	0810813f 	.word	0x0810813f
 8108094:	08108011 	.word	0x08108011
 8108098:	0810813f 	.word	0x0810813f
 810809c:	081081d3 	.word	0x081081d3
 81080a0:	08108011 	.word	0x08108011
 81080a4:	081080ed 	.word	0x081080ed
 81080a8:	08108129 	.word	0x08108129
 81080ac:	08108129 	.word	0x08108129
 81080b0:	08108129 	.word	0x08108129
 81080b4:	08108129 	.word	0x08108129
 81080b8:	08108129 	.word	0x08108129
 81080bc:	08108129 	.word	0x08108129
 81080c0:	08108129 	.word	0x08108129
 81080c4:	08108129 	.word	0x08108129
 81080c8:	08108129 	.word	0x08108129
 81080cc:	2b6e      	cmp	r3, #110	; 0x6e
 81080ce:	d809      	bhi.n	81080e4 <_scanf_float+0x134>
 81080d0:	2b60      	cmp	r3, #96	; 0x60
 81080d2:	d8b2      	bhi.n	810803a <_scanf_float+0x8a>
 81080d4:	2b54      	cmp	r3, #84	; 0x54
 81080d6:	d077      	beq.n	81081c8 <_scanf_float+0x218>
 81080d8:	2b59      	cmp	r3, #89	; 0x59
 81080da:	d199      	bne.n	8108010 <_scanf_float+0x60>
 81080dc:	2d07      	cmp	r5, #7
 81080de:	d197      	bne.n	8108010 <_scanf_float+0x60>
 81080e0:	2508      	movs	r5, #8
 81080e2:	e029      	b.n	8108138 <_scanf_float+0x188>
 81080e4:	2b74      	cmp	r3, #116	; 0x74
 81080e6:	d06f      	beq.n	81081c8 <_scanf_float+0x218>
 81080e8:	2b79      	cmp	r3, #121	; 0x79
 81080ea:	e7f6      	b.n	81080da <_scanf_float+0x12a>
 81080ec:	6821      	ldr	r1, [r4, #0]
 81080ee:	05c8      	lsls	r0, r1, #23
 81080f0:	d51a      	bpl.n	8108128 <_scanf_float+0x178>
 81080f2:	9b02      	ldr	r3, [sp, #8]
 81080f4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 81080f8:	6021      	str	r1, [r4, #0]
 81080fa:	f109 0901 	add.w	r9, r9, #1
 81080fe:	b11b      	cbz	r3, 8108108 <_scanf_float+0x158>
 8108100:	3b01      	subs	r3, #1
 8108102:	3201      	adds	r2, #1
 8108104:	9302      	str	r3, [sp, #8]
 8108106:	60a2      	str	r2, [r4, #8]
 8108108:	68a3      	ldr	r3, [r4, #8]
 810810a:	3b01      	subs	r3, #1
 810810c:	60a3      	str	r3, [r4, #8]
 810810e:	6923      	ldr	r3, [r4, #16]
 8108110:	3301      	adds	r3, #1
 8108112:	6123      	str	r3, [r4, #16]
 8108114:	687b      	ldr	r3, [r7, #4]
 8108116:	3b01      	subs	r3, #1
 8108118:	2b00      	cmp	r3, #0
 810811a:	607b      	str	r3, [r7, #4]
 810811c:	f340 8084 	ble.w	8108228 <_scanf_float+0x278>
 8108120:	683b      	ldr	r3, [r7, #0]
 8108122:	3301      	adds	r3, #1
 8108124:	603b      	str	r3, [r7, #0]
 8108126:	e766      	b.n	8107ff6 <_scanf_float+0x46>
 8108128:	eb1a 0f05 	cmn.w	sl, r5
 810812c:	f47f af70 	bne.w	8108010 <_scanf_float+0x60>
 8108130:	6822      	ldr	r2, [r4, #0]
 8108132:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8108136:	6022      	str	r2, [r4, #0]
 8108138:	f806 3b01 	strb.w	r3, [r6], #1
 810813c:	e7e4      	b.n	8108108 <_scanf_float+0x158>
 810813e:	6822      	ldr	r2, [r4, #0]
 8108140:	0610      	lsls	r0, r2, #24
 8108142:	f57f af65 	bpl.w	8108010 <_scanf_float+0x60>
 8108146:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 810814a:	e7f4      	b.n	8108136 <_scanf_float+0x186>
 810814c:	f1ba 0f00 	cmp.w	sl, #0
 8108150:	d10e      	bne.n	8108170 <_scanf_float+0x1c0>
 8108152:	f1b9 0f00 	cmp.w	r9, #0
 8108156:	d10e      	bne.n	8108176 <_scanf_float+0x1c6>
 8108158:	6822      	ldr	r2, [r4, #0]
 810815a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 810815e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8108162:	d108      	bne.n	8108176 <_scanf_float+0x1c6>
 8108164:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8108168:	6022      	str	r2, [r4, #0]
 810816a:	f04f 0a01 	mov.w	sl, #1
 810816e:	e7e3      	b.n	8108138 <_scanf_float+0x188>
 8108170:	f1ba 0f02 	cmp.w	sl, #2
 8108174:	d055      	beq.n	8108222 <_scanf_float+0x272>
 8108176:	2d01      	cmp	r5, #1
 8108178:	d002      	beq.n	8108180 <_scanf_float+0x1d0>
 810817a:	2d04      	cmp	r5, #4
 810817c:	f47f af48 	bne.w	8108010 <_scanf_float+0x60>
 8108180:	3501      	adds	r5, #1
 8108182:	b2ed      	uxtb	r5, r5
 8108184:	e7d8      	b.n	8108138 <_scanf_float+0x188>
 8108186:	f1ba 0f01 	cmp.w	sl, #1
 810818a:	f47f af41 	bne.w	8108010 <_scanf_float+0x60>
 810818e:	f04f 0a02 	mov.w	sl, #2
 8108192:	e7d1      	b.n	8108138 <_scanf_float+0x188>
 8108194:	b97d      	cbnz	r5, 81081b6 <_scanf_float+0x206>
 8108196:	f1b9 0f00 	cmp.w	r9, #0
 810819a:	f47f af3c 	bne.w	8108016 <_scanf_float+0x66>
 810819e:	6822      	ldr	r2, [r4, #0]
 81081a0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 81081a4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 81081a8:	f47f af39 	bne.w	810801e <_scanf_float+0x6e>
 81081ac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 81081b0:	6022      	str	r2, [r4, #0]
 81081b2:	2501      	movs	r5, #1
 81081b4:	e7c0      	b.n	8108138 <_scanf_float+0x188>
 81081b6:	2d03      	cmp	r5, #3
 81081b8:	d0e2      	beq.n	8108180 <_scanf_float+0x1d0>
 81081ba:	2d05      	cmp	r5, #5
 81081bc:	e7de      	b.n	810817c <_scanf_float+0x1cc>
 81081be:	2d02      	cmp	r5, #2
 81081c0:	f47f af26 	bne.w	8108010 <_scanf_float+0x60>
 81081c4:	2503      	movs	r5, #3
 81081c6:	e7b7      	b.n	8108138 <_scanf_float+0x188>
 81081c8:	2d06      	cmp	r5, #6
 81081ca:	f47f af21 	bne.w	8108010 <_scanf_float+0x60>
 81081ce:	2507      	movs	r5, #7
 81081d0:	e7b2      	b.n	8108138 <_scanf_float+0x188>
 81081d2:	6822      	ldr	r2, [r4, #0]
 81081d4:	0591      	lsls	r1, r2, #22
 81081d6:	f57f af1b 	bpl.w	8108010 <_scanf_float+0x60>
 81081da:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 81081de:	6022      	str	r2, [r4, #0]
 81081e0:	f8cd 9004 	str.w	r9, [sp, #4]
 81081e4:	e7a8      	b.n	8108138 <_scanf_float+0x188>
 81081e6:	6822      	ldr	r2, [r4, #0]
 81081e8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 81081ec:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 81081f0:	d006      	beq.n	8108200 <_scanf_float+0x250>
 81081f2:	0550      	lsls	r0, r2, #21
 81081f4:	f57f af0c 	bpl.w	8108010 <_scanf_float+0x60>
 81081f8:	f1b9 0f00 	cmp.w	r9, #0
 81081fc:	f43f af0f 	beq.w	810801e <_scanf_float+0x6e>
 8108200:	0591      	lsls	r1, r2, #22
 8108202:	bf58      	it	pl
 8108204:	9901      	ldrpl	r1, [sp, #4]
 8108206:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810820a:	bf58      	it	pl
 810820c:	eba9 0101 	subpl.w	r1, r9, r1
 8108210:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8108214:	bf58      	it	pl
 8108216:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 810821a:	6022      	str	r2, [r4, #0]
 810821c:	f04f 0900 	mov.w	r9, #0
 8108220:	e78a      	b.n	8108138 <_scanf_float+0x188>
 8108222:	f04f 0a03 	mov.w	sl, #3
 8108226:	e787      	b.n	8108138 <_scanf_float+0x188>
 8108228:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 810822c:	4639      	mov	r1, r7
 810822e:	4640      	mov	r0, r8
 8108230:	4798      	blx	r3
 8108232:	2800      	cmp	r0, #0
 8108234:	f43f aedf 	beq.w	8107ff6 <_scanf_float+0x46>
 8108238:	e6ea      	b.n	8108010 <_scanf_float+0x60>
 810823a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810823e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8108242:	463a      	mov	r2, r7
 8108244:	4640      	mov	r0, r8
 8108246:	4798      	blx	r3
 8108248:	6923      	ldr	r3, [r4, #16]
 810824a:	3b01      	subs	r3, #1
 810824c:	6123      	str	r3, [r4, #16]
 810824e:	e6ec      	b.n	810802a <_scanf_float+0x7a>
 8108250:	1e6b      	subs	r3, r5, #1
 8108252:	2b06      	cmp	r3, #6
 8108254:	d825      	bhi.n	81082a2 <_scanf_float+0x2f2>
 8108256:	2d02      	cmp	r5, #2
 8108258:	d836      	bhi.n	81082c8 <_scanf_float+0x318>
 810825a:	455e      	cmp	r6, fp
 810825c:	f67f aee8 	bls.w	8108030 <_scanf_float+0x80>
 8108260:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8108264:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8108268:	463a      	mov	r2, r7
 810826a:	4640      	mov	r0, r8
 810826c:	4798      	blx	r3
 810826e:	6923      	ldr	r3, [r4, #16]
 8108270:	3b01      	subs	r3, #1
 8108272:	6123      	str	r3, [r4, #16]
 8108274:	e7f1      	b.n	810825a <_scanf_float+0x2aa>
 8108276:	9802      	ldr	r0, [sp, #8]
 8108278:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810827c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8108280:	9002      	str	r0, [sp, #8]
 8108282:	463a      	mov	r2, r7
 8108284:	4640      	mov	r0, r8
 8108286:	4798      	blx	r3
 8108288:	6923      	ldr	r3, [r4, #16]
 810828a:	3b01      	subs	r3, #1
 810828c:	6123      	str	r3, [r4, #16]
 810828e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8108292:	fa5f fa8a 	uxtb.w	sl, sl
 8108296:	f1ba 0f02 	cmp.w	sl, #2
 810829a:	d1ec      	bne.n	8108276 <_scanf_float+0x2c6>
 810829c:	3d03      	subs	r5, #3
 810829e:	b2ed      	uxtb	r5, r5
 81082a0:	1b76      	subs	r6, r6, r5
 81082a2:	6823      	ldr	r3, [r4, #0]
 81082a4:	05da      	lsls	r2, r3, #23
 81082a6:	d52f      	bpl.n	8108308 <_scanf_float+0x358>
 81082a8:	055b      	lsls	r3, r3, #21
 81082aa:	d510      	bpl.n	81082ce <_scanf_float+0x31e>
 81082ac:	455e      	cmp	r6, fp
 81082ae:	f67f aebf 	bls.w	8108030 <_scanf_float+0x80>
 81082b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81082b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81082ba:	463a      	mov	r2, r7
 81082bc:	4640      	mov	r0, r8
 81082be:	4798      	blx	r3
 81082c0:	6923      	ldr	r3, [r4, #16]
 81082c2:	3b01      	subs	r3, #1
 81082c4:	6123      	str	r3, [r4, #16]
 81082c6:	e7f1      	b.n	81082ac <_scanf_float+0x2fc>
 81082c8:	46aa      	mov	sl, r5
 81082ca:	9602      	str	r6, [sp, #8]
 81082cc:	e7df      	b.n	810828e <_scanf_float+0x2de>
 81082ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 81082d2:	6923      	ldr	r3, [r4, #16]
 81082d4:	2965      	cmp	r1, #101	; 0x65
 81082d6:	f103 33ff 	add.w	r3, r3, #4294967295
 81082da:	f106 35ff 	add.w	r5, r6, #4294967295
 81082de:	6123      	str	r3, [r4, #16]
 81082e0:	d00c      	beq.n	81082fc <_scanf_float+0x34c>
 81082e2:	2945      	cmp	r1, #69	; 0x45
 81082e4:	d00a      	beq.n	81082fc <_scanf_float+0x34c>
 81082e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81082ea:	463a      	mov	r2, r7
 81082ec:	4640      	mov	r0, r8
 81082ee:	4798      	blx	r3
 81082f0:	6923      	ldr	r3, [r4, #16]
 81082f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 81082f6:	3b01      	subs	r3, #1
 81082f8:	1eb5      	subs	r5, r6, #2
 81082fa:	6123      	str	r3, [r4, #16]
 81082fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8108300:	463a      	mov	r2, r7
 8108302:	4640      	mov	r0, r8
 8108304:	4798      	blx	r3
 8108306:	462e      	mov	r6, r5
 8108308:	6825      	ldr	r5, [r4, #0]
 810830a:	f015 0510 	ands.w	r5, r5, #16
 810830e:	d158      	bne.n	81083c2 <_scanf_float+0x412>
 8108310:	7035      	strb	r5, [r6, #0]
 8108312:	6823      	ldr	r3, [r4, #0]
 8108314:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8108318:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810831c:	d11c      	bne.n	8108358 <_scanf_float+0x3a8>
 810831e:	9b01      	ldr	r3, [sp, #4]
 8108320:	454b      	cmp	r3, r9
 8108322:	eba3 0209 	sub.w	r2, r3, r9
 8108326:	d124      	bne.n	8108372 <_scanf_float+0x3c2>
 8108328:	2200      	movs	r2, #0
 810832a:	4659      	mov	r1, fp
 810832c:	4640      	mov	r0, r8
 810832e:	f000 fed1 	bl	81090d4 <_strtod_r>
 8108332:	9b03      	ldr	r3, [sp, #12]
 8108334:	6821      	ldr	r1, [r4, #0]
 8108336:	681b      	ldr	r3, [r3, #0]
 8108338:	f011 0f02 	tst.w	r1, #2
 810833c:	ec57 6b10 	vmov	r6, r7, d0
 8108340:	f103 0204 	add.w	r2, r3, #4
 8108344:	d020      	beq.n	8108388 <_scanf_float+0x3d8>
 8108346:	9903      	ldr	r1, [sp, #12]
 8108348:	600a      	str	r2, [r1, #0]
 810834a:	681b      	ldr	r3, [r3, #0]
 810834c:	e9c3 6700 	strd	r6, r7, [r3]
 8108350:	68e3      	ldr	r3, [r4, #12]
 8108352:	3301      	adds	r3, #1
 8108354:	60e3      	str	r3, [r4, #12]
 8108356:	e66c      	b.n	8108032 <_scanf_float+0x82>
 8108358:	9b04      	ldr	r3, [sp, #16]
 810835a:	2b00      	cmp	r3, #0
 810835c:	d0e4      	beq.n	8108328 <_scanf_float+0x378>
 810835e:	9905      	ldr	r1, [sp, #20]
 8108360:	230a      	movs	r3, #10
 8108362:	462a      	mov	r2, r5
 8108364:	3101      	adds	r1, #1
 8108366:	4640      	mov	r0, r8
 8108368:	f000 ff3e 	bl	81091e8 <_strtol_r>
 810836c:	9b04      	ldr	r3, [sp, #16]
 810836e:	9e05      	ldr	r6, [sp, #20]
 8108370:	1ac2      	subs	r2, r0, r3
 8108372:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8108376:	429e      	cmp	r6, r3
 8108378:	bf28      	it	cs
 810837a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 810837e:	4912      	ldr	r1, [pc, #72]	; (81083c8 <_scanf_float+0x418>)
 8108380:	4630      	mov	r0, r6
 8108382:	f000 f83b 	bl	81083fc <siprintf>
 8108386:	e7cf      	b.n	8108328 <_scanf_float+0x378>
 8108388:	f011 0f04 	tst.w	r1, #4
 810838c:	9903      	ldr	r1, [sp, #12]
 810838e:	600a      	str	r2, [r1, #0]
 8108390:	d1db      	bne.n	810834a <_scanf_float+0x39a>
 8108392:	f8d3 8000 	ldr.w	r8, [r3]
 8108396:	ee10 2a10 	vmov	r2, s0
 810839a:	ee10 0a10 	vmov	r0, s0
 810839e:	463b      	mov	r3, r7
 81083a0:	4639      	mov	r1, r7
 81083a2:	f7f8 fc5b 	bl	8100c5c <__aeabi_dcmpun>
 81083a6:	b128      	cbz	r0, 81083b4 <_scanf_float+0x404>
 81083a8:	4808      	ldr	r0, [pc, #32]	; (81083cc <_scanf_float+0x41c>)
 81083aa:	f000 f821 	bl	81083f0 <nanf>
 81083ae:	ed88 0a00 	vstr	s0, [r8]
 81083b2:	e7cd      	b.n	8108350 <_scanf_float+0x3a0>
 81083b4:	4630      	mov	r0, r6
 81083b6:	4639      	mov	r1, r7
 81083b8:	f7f8 fcae 	bl	8100d18 <__aeabi_d2f>
 81083bc:	f8c8 0000 	str.w	r0, [r8]
 81083c0:	e7c6      	b.n	8108350 <_scanf_float+0x3a0>
 81083c2:	2500      	movs	r5, #0
 81083c4:	e635      	b.n	8108032 <_scanf_float+0x82>
 81083c6:	bf00      	nop
 81083c8:	0810bda5 	.word	0x0810bda5
 81083cc:	0810bd59 	.word	0x0810bd59

081083d0 <_sbrk_r>:
 81083d0:	b538      	push	{r3, r4, r5, lr}
 81083d2:	4d06      	ldr	r5, [pc, #24]	; (81083ec <_sbrk_r+0x1c>)
 81083d4:	2300      	movs	r3, #0
 81083d6:	4604      	mov	r4, r0
 81083d8:	4608      	mov	r0, r1
 81083da:	602b      	str	r3, [r5, #0]
 81083dc:	f7f9 f958 	bl	8101690 <_sbrk>
 81083e0:	1c43      	adds	r3, r0, #1
 81083e2:	d102      	bne.n	81083ea <_sbrk_r+0x1a>
 81083e4:	682b      	ldr	r3, [r5, #0]
 81083e6:	b103      	cbz	r3, 81083ea <_sbrk_r+0x1a>
 81083e8:	6023      	str	r3, [r4, #0]
 81083ea:	bd38      	pop	{r3, r4, r5, pc}
 81083ec:	10000518 	.word	0x10000518

081083f0 <nanf>:
 81083f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 81083f8 <nanf+0x8>
 81083f4:	4770      	bx	lr
 81083f6:	bf00      	nop
 81083f8:	7fc00000 	.word	0x7fc00000

081083fc <siprintf>:
 81083fc:	b40e      	push	{r1, r2, r3}
 81083fe:	b500      	push	{lr}
 8108400:	b09c      	sub	sp, #112	; 0x70
 8108402:	ab1d      	add	r3, sp, #116	; 0x74
 8108404:	9002      	str	r0, [sp, #8]
 8108406:	9006      	str	r0, [sp, #24]
 8108408:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 810840c:	4809      	ldr	r0, [pc, #36]	; (8108434 <siprintf+0x38>)
 810840e:	9107      	str	r1, [sp, #28]
 8108410:	9104      	str	r1, [sp, #16]
 8108412:	4909      	ldr	r1, [pc, #36]	; (8108438 <siprintf+0x3c>)
 8108414:	f853 2b04 	ldr.w	r2, [r3], #4
 8108418:	9105      	str	r1, [sp, #20]
 810841a:	6800      	ldr	r0, [r0, #0]
 810841c:	9301      	str	r3, [sp, #4]
 810841e:	a902      	add	r1, sp, #8
 8108420:	f003 f938 	bl	810b694 <_svfiprintf_r>
 8108424:	9b02      	ldr	r3, [sp, #8]
 8108426:	2200      	movs	r2, #0
 8108428:	701a      	strb	r2, [r3, #0]
 810842a:	b01c      	add	sp, #112	; 0x70
 810842c:	f85d eb04 	ldr.w	lr, [sp], #4
 8108430:	b003      	add	sp, #12
 8108432:	4770      	bx	lr
 8108434:	100000b8 	.word	0x100000b8
 8108438:	ffff0208 	.word	0xffff0208

0810843c <strncmp>:
 810843c:	b510      	push	{r4, lr}
 810843e:	b16a      	cbz	r2, 810845c <strncmp+0x20>
 8108440:	3901      	subs	r1, #1
 8108442:	1884      	adds	r4, r0, r2
 8108444:	f810 3b01 	ldrb.w	r3, [r0], #1
 8108448:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810844c:	4293      	cmp	r3, r2
 810844e:	d103      	bne.n	8108458 <strncmp+0x1c>
 8108450:	42a0      	cmp	r0, r4
 8108452:	d001      	beq.n	8108458 <strncmp+0x1c>
 8108454:	2b00      	cmp	r3, #0
 8108456:	d1f5      	bne.n	8108444 <strncmp+0x8>
 8108458:	1a98      	subs	r0, r3, r2
 810845a:	bd10      	pop	{r4, pc}
 810845c:	4610      	mov	r0, r2
 810845e:	e7fc      	b.n	810845a <strncmp+0x1e>

08108460 <strncpy>:
 8108460:	b510      	push	{r4, lr}
 8108462:	3901      	subs	r1, #1
 8108464:	4603      	mov	r3, r0
 8108466:	b132      	cbz	r2, 8108476 <strncpy+0x16>
 8108468:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 810846c:	f803 4b01 	strb.w	r4, [r3], #1
 8108470:	3a01      	subs	r2, #1
 8108472:	2c00      	cmp	r4, #0
 8108474:	d1f7      	bne.n	8108466 <strncpy+0x6>
 8108476:	441a      	add	r2, r3
 8108478:	2100      	movs	r1, #0
 810847a:	4293      	cmp	r3, r2
 810847c:	d100      	bne.n	8108480 <strncpy+0x20>
 810847e:	bd10      	pop	{r4, pc}
 8108480:	f803 1b01 	strb.w	r1, [r3], #1
 8108484:	e7f9      	b.n	810847a <strncpy+0x1a>

08108486 <sulp>:
 8108486:	b570      	push	{r4, r5, r6, lr}
 8108488:	4604      	mov	r4, r0
 810848a:	460d      	mov	r5, r1
 810848c:	ec45 4b10 	vmov	d0, r4, r5
 8108490:	4616      	mov	r6, r2
 8108492:	f002 ff1f 	bl	810b2d4 <__ulp>
 8108496:	ec51 0b10 	vmov	r0, r1, d0
 810849a:	b17e      	cbz	r6, 81084bc <sulp+0x36>
 810849c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 81084a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 81084a4:	2b00      	cmp	r3, #0
 81084a6:	dd09      	ble.n	81084bc <sulp+0x36>
 81084a8:	051b      	lsls	r3, r3, #20
 81084aa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 81084ae:	2400      	movs	r4, #0
 81084b0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 81084b4:	4622      	mov	r2, r4
 81084b6:	462b      	mov	r3, r5
 81084b8:	f7f8 f936 	bl	8100728 <__aeabi_dmul>
 81084bc:	bd70      	pop	{r4, r5, r6, pc}
	...

081084c0 <_strtod_l>:
 81084c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81084c4:	b0a3      	sub	sp, #140	; 0x8c
 81084c6:	461f      	mov	r7, r3
 81084c8:	2300      	movs	r3, #0
 81084ca:	931e      	str	r3, [sp, #120]	; 0x78
 81084cc:	4ba4      	ldr	r3, [pc, #656]	; (8108760 <_strtod_l+0x2a0>)
 81084ce:	9219      	str	r2, [sp, #100]	; 0x64
 81084d0:	681b      	ldr	r3, [r3, #0]
 81084d2:	9307      	str	r3, [sp, #28]
 81084d4:	4604      	mov	r4, r0
 81084d6:	4618      	mov	r0, r3
 81084d8:	4688      	mov	r8, r1
 81084da:	f7f7 ff0b 	bl	81002f4 <strlen>
 81084de:	f04f 0a00 	mov.w	sl, #0
 81084e2:	4605      	mov	r5, r0
 81084e4:	f04f 0b00 	mov.w	fp, #0
 81084e8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 81084ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81084ee:	781a      	ldrb	r2, [r3, #0]
 81084f0:	2a2b      	cmp	r2, #43	; 0x2b
 81084f2:	d04c      	beq.n	810858e <_strtod_l+0xce>
 81084f4:	d839      	bhi.n	810856a <_strtod_l+0xaa>
 81084f6:	2a0d      	cmp	r2, #13
 81084f8:	d832      	bhi.n	8108560 <_strtod_l+0xa0>
 81084fa:	2a08      	cmp	r2, #8
 81084fc:	d832      	bhi.n	8108564 <_strtod_l+0xa4>
 81084fe:	2a00      	cmp	r2, #0
 8108500:	d03c      	beq.n	810857c <_strtod_l+0xbc>
 8108502:	2300      	movs	r3, #0
 8108504:	930e      	str	r3, [sp, #56]	; 0x38
 8108506:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8108508:	7833      	ldrb	r3, [r6, #0]
 810850a:	2b30      	cmp	r3, #48	; 0x30
 810850c:	f040 80b4 	bne.w	8108678 <_strtod_l+0x1b8>
 8108510:	7873      	ldrb	r3, [r6, #1]
 8108512:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8108516:	2b58      	cmp	r3, #88	; 0x58
 8108518:	d16c      	bne.n	81085f4 <_strtod_l+0x134>
 810851a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810851c:	9301      	str	r3, [sp, #4]
 810851e:	ab1e      	add	r3, sp, #120	; 0x78
 8108520:	9702      	str	r7, [sp, #8]
 8108522:	9300      	str	r3, [sp, #0]
 8108524:	4a8f      	ldr	r2, [pc, #572]	; (8108764 <_strtod_l+0x2a4>)
 8108526:	ab1f      	add	r3, sp, #124	; 0x7c
 8108528:	a91d      	add	r1, sp, #116	; 0x74
 810852a:	4620      	mov	r0, r4
 810852c:	f001 ffba 	bl	810a4a4 <__gethex>
 8108530:	f010 0707 	ands.w	r7, r0, #7
 8108534:	4605      	mov	r5, r0
 8108536:	d005      	beq.n	8108544 <_strtod_l+0x84>
 8108538:	2f06      	cmp	r7, #6
 810853a:	d12a      	bne.n	8108592 <_strtod_l+0xd2>
 810853c:	3601      	adds	r6, #1
 810853e:	2300      	movs	r3, #0
 8108540:	961d      	str	r6, [sp, #116]	; 0x74
 8108542:	930e      	str	r3, [sp, #56]	; 0x38
 8108544:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8108546:	2b00      	cmp	r3, #0
 8108548:	f040 8596 	bne.w	8109078 <_strtod_l+0xbb8>
 810854c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810854e:	b1db      	cbz	r3, 8108588 <_strtod_l+0xc8>
 8108550:	4652      	mov	r2, sl
 8108552:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8108556:	ec43 2b10 	vmov	d0, r2, r3
 810855a:	b023      	add	sp, #140	; 0x8c
 810855c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108560:	2a20      	cmp	r2, #32
 8108562:	d1ce      	bne.n	8108502 <_strtod_l+0x42>
 8108564:	3301      	adds	r3, #1
 8108566:	931d      	str	r3, [sp, #116]	; 0x74
 8108568:	e7c0      	b.n	81084ec <_strtod_l+0x2c>
 810856a:	2a2d      	cmp	r2, #45	; 0x2d
 810856c:	d1c9      	bne.n	8108502 <_strtod_l+0x42>
 810856e:	2201      	movs	r2, #1
 8108570:	920e      	str	r2, [sp, #56]	; 0x38
 8108572:	1c5a      	adds	r2, r3, #1
 8108574:	921d      	str	r2, [sp, #116]	; 0x74
 8108576:	785b      	ldrb	r3, [r3, #1]
 8108578:	2b00      	cmp	r3, #0
 810857a:	d1c4      	bne.n	8108506 <_strtod_l+0x46>
 810857c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 810857e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8108582:	2b00      	cmp	r3, #0
 8108584:	f040 8576 	bne.w	8109074 <_strtod_l+0xbb4>
 8108588:	4652      	mov	r2, sl
 810858a:	465b      	mov	r3, fp
 810858c:	e7e3      	b.n	8108556 <_strtod_l+0x96>
 810858e:	2200      	movs	r2, #0
 8108590:	e7ee      	b.n	8108570 <_strtod_l+0xb0>
 8108592:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8108594:	b13a      	cbz	r2, 81085a6 <_strtod_l+0xe6>
 8108596:	2135      	movs	r1, #53	; 0x35
 8108598:	a820      	add	r0, sp, #128	; 0x80
 810859a:	f002 ffa6 	bl	810b4ea <__copybits>
 810859e:	991e      	ldr	r1, [sp, #120]	; 0x78
 81085a0:	4620      	mov	r0, r4
 81085a2:	f002 fb6b 	bl	810ac7c <_Bfree>
 81085a6:	3f01      	subs	r7, #1
 81085a8:	2f05      	cmp	r7, #5
 81085aa:	d807      	bhi.n	81085bc <_strtod_l+0xfc>
 81085ac:	e8df f007 	tbb	[pc, r7]
 81085b0:	1d180b0e 	.word	0x1d180b0e
 81085b4:	030e      	.short	0x030e
 81085b6:	f04f 0b00 	mov.w	fp, #0
 81085ba:	46da      	mov	sl, fp
 81085bc:	0728      	lsls	r0, r5, #28
 81085be:	d5c1      	bpl.n	8108544 <_strtod_l+0x84>
 81085c0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 81085c4:	e7be      	b.n	8108544 <_strtod_l+0x84>
 81085c6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 81085ca:	e7f7      	b.n	81085bc <_strtod_l+0xfc>
 81085cc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 81085d0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 81085d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 81085d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 81085da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 81085de:	e7ed      	b.n	81085bc <_strtod_l+0xfc>
 81085e0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8108768 <_strtod_l+0x2a8>
 81085e4:	f04f 0a00 	mov.w	sl, #0
 81085e8:	e7e8      	b.n	81085bc <_strtod_l+0xfc>
 81085ea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 81085ee:	f04f 3aff 	mov.w	sl, #4294967295
 81085f2:	e7e3      	b.n	81085bc <_strtod_l+0xfc>
 81085f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81085f6:	1c5a      	adds	r2, r3, #1
 81085f8:	921d      	str	r2, [sp, #116]	; 0x74
 81085fa:	785b      	ldrb	r3, [r3, #1]
 81085fc:	2b30      	cmp	r3, #48	; 0x30
 81085fe:	d0f9      	beq.n	81085f4 <_strtod_l+0x134>
 8108600:	2b00      	cmp	r3, #0
 8108602:	d09f      	beq.n	8108544 <_strtod_l+0x84>
 8108604:	2301      	movs	r3, #1
 8108606:	f04f 0900 	mov.w	r9, #0
 810860a:	9304      	str	r3, [sp, #16]
 810860c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810860e:	930a      	str	r3, [sp, #40]	; 0x28
 8108610:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8108614:	464f      	mov	r7, r9
 8108616:	220a      	movs	r2, #10
 8108618:	981d      	ldr	r0, [sp, #116]	; 0x74
 810861a:	7806      	ldrb	r6, [r0, #0]
 810861c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8108620:	b2d9      	uxtb	r1, r3
 8108622:	2909      	cmp	r1, #9
 8108624:	d92a      	bls.n	810867c <_strtod_l+0x1bc>
 8108626:	9907      	ldr	r1, [sp, #28]
 8108628:	462a      	mov	r2, r5
 810862a:	f7ff ff07 	bl	810843c <strncmp>
 810862e:	b398      	cbz	r0, 8108698 <_strtod_l+0x1d8>
 8108630:	2000      	movs	r0, #0
 8108632:	4633      	mov	r3, r6
 8108634:	463d      	mov	r5, r7
 8108636:	9007      	str	r0, [sp, #28]
 8108638:	4602      	mov	r2, r0
 810863a:	2b65      	cmp	r3, #101	; 0x65
 810863c:	d001      	beq.n	8108642 <_strtod_l+0x182>
 810863e:	2b45      	cmp	r3, #69	; 0x45
 8108640:	d118      	bne.n	8108674 <_strtod_l+0x1b4>
 8108642:	b91d      	cbnz	r5, 810864c <_strtod_l+0x18c>
 8108644:	9b04      	ldr	r3, [sp, #16]
 8108646:	4303      	orrs	r3, r0
 8108648:	d098      	beq.n	810857c <_strtod_l+0xbc>
 810864a:	2500      	movs	r5, #0
 810864c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8108650:	f108 0301 	add.w	r3, r8, #1
 8108654:	931d      	str	r3, [sp, #116]	; 0x74
 8108656:	f898 3001 	ldrb.w	r3, [r8, #1]
 810865a:	2b2b      	cmp	r3, #43	; 0x2b
 810865c:	d075      	beq.n	810874a <_strtod_l+0x28a>
 810865e:	2b2d      	cmp	r3, #45	; 0x2d
 8108660:	d07b      	beq.n	810875a <_strtod_l+0x29a>
 8108662:	f04f 0c00 	mov.w	ip, #0
 8108666:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 810866a:	2909      	cmp	r1, #9
 810866c:	f240 8082 	bls.w	8108774 <_strtod_l+0x2b4>
 8108670:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8108674:	2600      	movs	r6, #0
 8108676:	e09d      	b.n	81087b4 <_strtod_l+0x2f4>
 8108678:	2300      	movs	r3, #0
 810867a:	e7c4      	b.n	8108606 <_strtod_l+0x146>
 810867c:	2f08      	cmp	r7, #8
 810867e:	bfd8      	it	le
 8108680:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8108682:	f100 0001 	add.w	r0, r0, #1
 8108686:	bfda      	itte	le
 8108688:	fb02 3301 	mlale	r3, r2, r1, r3
 810868c:	9309      	strle	r3, [sp, #36]	; 0x24
 810868e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8108692:	3701      	adds	r7, #1
 8108694:	901d      	str	r0, [sp, #116]	; 0x74
 8108696:	e7bf      	b.n	8108618 <_strtod_l+0x158>
 8108698:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810869a:	195a      	adds	r2, r3, r5
 810869c:	921d      	str	r2, [sp, #116]	; 0x74
 810869e:	5d5b      	ldrb	r3, [r3, r5]
 81086a0:	2f00      	cmp	r7, #0
 81086a2:	d037      	beq.n	8108714 <_strtod_l+0x254>
 81086a4:	9007      	str	r0, [sp, #28]
 81086a6:	463d      	mov	r5, r7
 81086a8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 81086ac:	2a09      	cmp	r2, #9
 81086ae:	d912      	bls.n	81086d6 <_strtod_l+0x216>
 81086b0:	2201      	movs	r2, #1
 81086b2:	e7c2      	b.n	810863a <_strtod_l+0x17a>
 81086b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81086b6:	1c5a      	adds	r2, r3, #1
 81086b8:	921d      	str	r2, [sp, #116]	; 0x74
 81086ba:	785b      	ldrb	r3, [r3, #1]
 81086bc:	3001      	adds	r0, #1
 81086be:	2b30      	cmp	r3, #48	; 0x30
 81086c0:	d0f8      	beq.n	81086b4 <_strtod_l+0x1f4>
 81086c2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 81086c6:	2a08      	cmp	r2, #8
 81086c8:	f200 84db 	bhi.w	8109082 <_strtod_l+0xbc2>
 81086cc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 81086ce:	9007      	str	r0, [sp, #28]
 81086d0:	2000      	movs	r0, #0
 81086d2:	920a      	str	r2, [sp, #40]	; 0x28
 81086d4:	4605      	mov	r5, r0
 81086d6:	3b30      	subs	r3, #48	; 0x30
 81086d8:	f100 0201 	add.w	r2, r0, #1
 81086dc:	d014      	beq.n	8108708 <_strtod_l+0x248>
 81086de:	9907      	ldr	r1, [sp, #28]
 81086e0:	4411      	add	r1, r2
 81086e2:	9107      	str	r1, [sp, #28]
 81086e4:	462a      	mov	r2, r5
 81086e6:	eb00 0e05 	add.w	lr, r0, r5
 81086ea:	210a      	movs	r1, #10
 81086ec:	4572      	cmp	r2, lr
 81086ee:	d113      	bne.n	8108718 <_strtod_l+0x258>
 81086f0:	182a      	adds	r2, r5, r0
 81086f2:	2a08      	cmp	r2, #8
 81086f4:	f105 0501 	add.w	r5, r5, #1
 81086f8:	4405      	add	r5, r0
 81086fa:	dc1c      	bgt.n	8108736 <_strtod_l+0x276>
 81086fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 81086fe:	220a      	movs	r2, #10
 8108700:	fb02 3301 	mla	r3, r2, r1, r3
 8108704:	9309      	str	r3, [sp, #36]	; 0x24
 8108706:	2200      	movs	r2, #0
 8108708:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810870a:	1c59      	adds	r1, r3, #1
 810870c:	911d      	str	r1, [sp, #116]	; 0x74
 810870e:	785b      	ldrb	r3, [r3, #1]
 8108710:	4610      	mov	r0, r2
 8108712:	e7c9      	b.n	81086a8 <_strtod_l+0x1e8>
 8108714:	4638      	mov	r0, r7
 8108716:	e7d2      	b.n	81086be <_strtod_l+0x1fe>
 8108718:	2a08      	cmp	r2, #8
 810871a:	dc04      	bgt.n	8108726 <_strtod_l+0x266>
 810871c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 810871e:	434e      	muls	r6, r1
 8108720:	9609      	str	r6, [sp, #36]	; 0x24
 8108722:	3201      	adds	r2, #1
 8108724:	e7e2      	b.n	81086ec <_strtod_l+0x22c>
 8108726:	f102 0c01 	add.w	ip, r2, #1
 810872a:	f1bc 0f10 	cmp.w	ip, #16
 810872e:	bfd8      	it	le
 8108730:	fb01 f909 	mulle.w	r9, r1, r9
 8108734:	e7f5      	b.n	8108722 <_strtod_l+0x262>
 8108736:	2d10      	cmp	r5, #16
 8108738:	bfdc      	itt	le
 810873a:	220a      	movle	r2, #10
 810873c:	fb02 3909 	mlale	r9, r2, r9, r3
 8108740:	e7e1      	b.n	8108706 <_strtod_l+0x246>
 8108742:	2300      	movs	r3, #0
 8108744:	9307      	str	r3, [sp, #28]
 8108746:	2201      	movs	r2, #1
 8108748:	e77c      	b.n	8108644 <_strtod_l+0x184>
 810874a:	f04f 0c00 	mov.w	ip, #0
 810874e:	f108 0302 	add.w	r3, r8, #2
 8108752:	931d      	str	r3, [sp, #116]	; 0x74
 8108754:	f898 3002 	ldrb.w	r3, [r8, #2]
 8108758:	e785      	b.n	8108666 <_strtod_l+0x1a6>
 810875a:	f04f 0c01 	mov.w	ip, #1
 810875e:	e7f6      	b.n	810874e <_strtod_l+0x28e>
 8108760:	0810c064 	.word	0x0810c064
 8108764:	0810bdac 	.word	0x0810bdac
 8108768:	7ff00000 	.word	0x7ff00000
 810876c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810876e:	1c59      	adds	r1, r3, #1
 8108770:	911d      	str	r1, [sp, #116]	; 0x74
 8108772:	785b      	ldrb	r3, [r3, #1]
 8108774:	2b30      	cmp	r3, #48	; 0x30
 8108776:	d0f9      	beq.n	810876c <_strtod_l+0x2ac>
 8108778:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 810877c:	2908      	cmp	r1, #8
 810877e:	f63f af79 	bhi.w	8108674 <_strtod_l+0x1b4>
 8108782:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8108786:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8108788:	9308      	str	r3, [sp, #32]
 810878a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810878c:	1c59      	adds	r1, r3, #1
 810878e:	911d      	str	r1, [sp, #116]	; 0x74
 8108790:	785b      	ldrb	r3, [r3, #1]
 8108792:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8108796:	2e09      	cmp	r6, #9
 8108798:	d937      	bls.n	810880a <_strtod_l+0x34a>
 810879a:	9e08      	ldr	r6, [sp, #32]
 810879c:	1b89      	subs	r1, r1, r6
 810879e:	2908      	cmp	r1, #8
 81087a0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 81087a4:	dc02      	bgt.n	81087ac <_strtod_l+0x2ec>
 81087a6:	4576      	cmp	r6, lr
 81087a8:	bfa8      	it	ge
 81087aa:	4676      	movge	r6, lr
 81087ac:	f1bc 0f00 	cmp.w	ip, #0
 81087b0:	d000      	beq.n	81087b4 <_strtod_l+0x2f4>
 81087b2:	4276      	negs	r6, r6
 81087b4:	2d00      	cmp	r5, #0
 81087b6:	d14f      	bne.n	8108858 <_strtod_l+0x398>
 81087b8:	9904      	ldr	r1, [sp, #16]
 81087ba:	4301      	orrs	r1, r0
 81087bc:	f47f aec2 	bne.w	8108544 <_strtod_l+0x84>
 81087c0:	2a00      	cmp	r2, #0
 81087c2:	f47f aedb 	bne.w	810857c <_strtod_l+0xbc>
 81087c6:	2b69      	cmp	r3, #105	; 0x69
 81087c8:	d027      	beq.n	810881a <_strtod_l+0x35a>
 81087ca:	dc24      	bgt.n	8108816 <_strtod_l+0x356>
 81087cc:	2b49      	cmp	r3, #73	; 0x49
 81087ce:	d024      	beq.n	810881a <_strtod_l+0x35a>
 81087d0:	2b4e      	cmp	r3, #78	; 0x4e
 81087d2:	f47f aed3 	bne.w	810857c <_strtod_l+0xbc>
 81087d6:	499e      	ldr	r1, [pc, #632]	; (8108a50 <_strtod_l+0x590>)
 81087d8:	a81d      	add	r0, sp, #116	; 0x74
 81087da:	f002 f8bb 	bl	810a954 <__match>
 81087de:	2800      	cmp	r0, #0
 81087e0:	f43f aecc 	beq.w	810857c <_strtod_l+0xbc>
 81087e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 81087e6:	781b      	ldrb	r3, [r3, #0]
 81087e8:	2b28      	cmp	r3, #40	; 0x28
 81087ea:	d12d      	bne.n	8108848 <_strtod_l+0x388>
 81087ec:	4999      	ldr	r1, [pc, #612]	; (8108a54 <_strtod_l+0x594>)
 81087ee:	aa20      	add	r2, sp, #128	; 0x80
 81087f0:	a81d      	add	r0, sp, #116	; 0x74
 81087f2:	f002 f8c3 	bl	810a97c <__hexnan>
 81087f6:	2805      	cmp	r0, #5
 81087f8:	d126      	bne.n	8108848 <_strtod_l+0x388>
 81087fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81087fc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8108800:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8108804:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8108808:	e69c      	b.n	8108544 <_strtod_l+0x84>
 810880a:	210a      	movs	r1, #10
 810880c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8108810:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8108814:	e7b9      	b.n	810878a <_strtod_l+0x2ca>
 8108816:	2b6e      	cmp	r3, #110	; 0x6e
 8108818:	e7db      	b.n	81087d2 <_strtod_l+0x312>
 810881a:	498f      	ldr	r1, [pc, #572]	; (8108a58 <_strtod_l+0x598>)
 810881c:	a81d      	add	r0, sp, #116	; 0x74
 810881e:	f002 f899 	bl	810a954 <__match>
 8108822:	2800      	cmp	r0, #0
 8108824:	f43f aeaa 	beq.w	810857c <_strtod_l+0xbc>
 8108828:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810882a:	498c      	ldr	r1, [pc, #560]	; (8108a5c <_strtod_l+0x59c>)
 810882c:	3b01      	subs	r3, #1
 810882e:	a81d      	add	r0, sp, #116	; 0x74
 8108830:	931d      	str	r3, [sp, #116]	; 0x74
 8108832:	f002 f88f 	bl	810a954 <__match>
 8108836:	b910      	cbnz	r0, 810883e <_strtod_l+0x37e>
 8108838:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810883a:	3301      	adds	r3, #1
 810883c:	931d      	str	r3, [sp, #116]	; 0x74
 810883e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8108a6c <_strtod_l+0x5ac>
 8108842:	f04f 0a00 	mov.w	sl, #0
 8108846:	e67d      	b.n	8108544 <_strtod_l+0x84>
 8108848:	4885      	ldr	r0, [pc, #532]	; (8108a60 <_strtod_l+0x5a0>)
 810884a:	f003 f825 	bl	810b898 <nan>
 810884e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8108852:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8108856:	e675      	b.n	8108544 <_strtod_l+0x84>
 8108858:	9b07      	ldr	r3, [sp, #28]
 810885a:	9809      	ldr	r0, [sp, #36]	; 0x24
 810885c:	1af3      	subs	r3, r6, r3
 810885e:	2f00      	cmp	r7, #0
 8108860:	bf08      	it	eq
 8108862:	462f      	moveq	r7, r5
 8108864:	2d10      	cmp	r5, #16
 8108866:	9308      	str	r3, [sp, #32]
 8108868:	46a8      	mov	r8, r5
 810886a:	bfa8      	it	ge
 810886c:	f04f 0810 	movge.w	r8, #16
 8108870:	f7f7 fee0 	bl	8100634 <__aeabi_ui2d>
 8108874:	2d09      	cmp	r5, #9
 8108876:	4682      	mov	sl, r0
 8108878:	468b      	mov	fp, r1
 810887a:	dd13      	ble.n	81088a4 <_strtod_l+0x3e4>
 810887c:	4b79      	ldr	r3, [pc, #484]	; (8108a64 <_strtod_l+0x5a4>)
 810887e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8108882:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8108886:	f7f7 ff4f 	bl	8100728 <__aeabi_dmul>
 810888a:	4682      	mov	sl, r0
 810888c:	4648      	mov	r0, r9
 810888e:	468b      	mov	fp, r1
 8108890:	f7f7 fed0 	bl	8100634 <__aeabi_ui2d>
 8108894:	4602      	mov	r2, r0
 8108896:	460b      	mov	r3, r1
 8108898:	4650      	mov	r0, sl
 810889a:	4659      	mov	r1, fp
 810889c:	f7f7 fd8e 	bl	81003bc <__adddf3>
 81088a0:	4682      	mov	sl, r0
 81088a2:	468b      	mov	fp, r1
 81088a4:	2d0f      	cmp	r5, #15
 81088a6:	dc38      	bgt.n	810891a <_strtod_l+0x45a>
 81088a8:	9b08      	ldr	r3, [sp, #32]
 81088aa:	2b00      	cmp	r3, #0
 81088ac:	f43f ae4a 	beq.w	8108544 <_strtod_l+0x84>
 81088b0:	dd24      	ble.n	81088fc <_strtod_l+0x43c>
 81088b2:	2b16      	cmp	r3, #22
 81088b4:	dc0b      	bgt.n	81088ce <_strtod_l+0x40e>
 81088b6:	4d6b      	ldr	r5, [pc, #428]	; (8108a64 <_strtod_l+0x5a4>)
 81088b8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 81088bc:	e9d5 0100 	ldrd	r0, r1, [r5]
 81088c0:	4652      	mov	r2, sl
 81088c2:	465b      	mov	r3, fp
 81088c4:	f7f7 ff30 	bl	8100728 <__aeabi_dmul>
 81088c8:	4682      	mov	sl, r0
 81088ca:	468b      	mov	fp, r1
 81088cc:	e63a      	b.n	8108544 <_strtod_l+0x84>
 81088ce:	9a08      	ldr	r2, [sp, #32]
 81088d0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 81088d4:	4293      	cmp	r3, r2
 81088d6:	db20      	blt.n	810891a <_strtod_l+0x45a>
 81088d8:	4c62      	ldr	r4, [pc, #392]	; (8108a64 <_strtod_l+0x5a4>)
 81088da:	f1c5 050f 	rsb	r5, r5, #15
 81088de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 81088e2:	4652      	mov	r2, sl
 81088e4:	465b      	mov	r3, fp
 81088e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 81088ea:	f7f7 ff1d 	bl	8100728 <__aeabi_dmul>
 81088ee:	9b08      	ldr	r3, [sp, #32]
 81088f0:	1b5d      	subs	r5, r3, r5
 81088f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 81088f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 81088fa:	e7e3      	b.n	81088c4 <_strtod_l+0x404>
 81088fc:	9b08      	ldr	r3, [sp, #32]
 81088fe:	3316      	adds	r3, #22
 8108900:	db0b      	blt.n	810891a <_strtod_l+0x45a>
 8108902:	9b07      	ldr	r3, [sp, #28]
 8108904:	4a57      	ldr	r2, [pc, #348]	; (8108a64 <_strtod_l+0x5a4>)
 8108906:	1b9e      	subs	r6, r3, r6
 8108908:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 810890c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8108910:	4650      	mov	r0, sl
 8108912:	4659      	mov	r1, fp
 8108914:	f7f8 f832 	bl	810097c <__aeabi_ddiv>
 8108918:	e7d6      	b.n	81088c8 <_strtod_l+0x408>
 810891a:	9b08      	ldr	r3, [sp, #32]
 810891c:	eba5 0808 	sub.w	r8, r5, r8
 8108920:	4498      	add	r8, r3
 8108922:	f1b8 0f00 	cmp.w	r8, #0
 8108926:	dd71      	ble.n	8108a0c <_strtod_l+0x54c>
 8108928:	f018 030f 	ands.w	r3, r8, #15
 810892c:	d00a      	beq.n	8108944 <_strtod_l+0x484>
 810892e:	494d      	ldr	r1, [pc, #308]	; (8108a64 <_strtod_l+0x5a4>)
 8108930:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8108934:	4652      	mov	r2, sl
 8108936:	465b      	mov	r3, fp
 8108938:	e9d1 0100 	ldrd	r0, r1, [r1]
 810893c:	f7f7 fef4 	bl	8100728 <__aeabi_dmul>
 8108940:	4682      	mov	sl, r0
 8108942:	468b      	mov	fp, r1
 8108944:	f038 080f 	bics.w	r8, r8, #15
 8108948:	d04d      	beq.n	81089e6 <_strtod_l+0x526>
 810894a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 810894e:	dd22      	ble.n	8108996 <_strtod_l+0x4d6>
 8108950:	2500      	movs	r5, #0
 8108952:	462e      	mov	r6, r5
 8108954:	9509      	str	r5, [sp, #36]	; 0x24
 8108956:	9507      	str	r5, [sp, #28]
 8108958:	2322      	movs	r3, #34	; 0x22
 810895a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8108a6c <_strtod_l+0x5ac>
 810895e:	6023      	str	r3, [r4, #0]
 8108960:	f04f 0a00 	mov.w	sl, #0
 8108964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108966:	2b00      	cmp	r3, #0
 8108968:	f43f adec 	beq.w	8108544 <_strtod_l+0x84>
 810896c:	991e      	ldr	r1, [sp, #120]	; 0x78
 810896e:	4620      	mov	r0, r4
 8108970:	f002 f984 	bl	810ac7c <_Bfree>
 8108974:	9907      	ldr	r1, [sp, #28]
 8108976:	4620      	mov	r0, r4
 8108978:	f002 f980 	bl	810ac7c <_Bfree>
 810897c:	4631      	mov	r1, r6
 810897e:	4620      	mov	r0, r4
 8108980:	f002 f97c 	bl	810ac7c <_Bfree>
 8108984:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108986:	4620      	mov	r0, r4
 8108988:	f002 f978 	bl	810ac7c <_Bfree>
 810898c:	4629      	mov	r1, r5
 810898e:	4620      	mov	r0, r4
 8108990:	f002 f974 	bl	810ac7c <_Bfree>
 8108994:	e5d6      	b.n	8108544 <_strtod_l+0x84>
 8108996:	2300      	movs	r3, #0
 8108998:	ea4f 1828 	mov.w	r8, r8, asr #4
 810899c:	4650      	mov	r0, sl
 810899e:	4659      	mov	r1, fp
 81089a0:	4699      	mov	r9, r3
 81089a2:	f1b8 0f01 	cmp.w	r8, #1
 81089a6:	dc21      	bgt.n	81089ec <_strtod_l+0x52c>
 81089a8:	b10b      	cbz	r3, 81089ae <_strtod_l+0x4ee>
 81089aa:	4682      	mov	sl, r0
 81089ac:	468b      	mov	fp, r1
 81089ae:	4b2e      	ldr	r3, [pc, #184]	; (8108a68 <_strtod_l+0x5a8>)
 81089b0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 81089b4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 81089b8:	4652      	mov	r2, sl
 81089ba:	465b      	mov	r3, fp
 81089bc:	e9d9 0100 	ldrd	r0, r1, [r9]
 81089c0:	f7f7 feb2 	bl	8100728 <__aeabi_dmul>
 81089c4:	4b29      	ldr	r3, [pc, #164]	; (8108a6c <_strtod_l+0x5ac>)
 81089c6:	460a      	mov	r2, r1
 81089c8:	400b      	ands	r3, r1
 81089ca:	4929      	ldr	r1, [pc, #164]	; (8108a70 <_strtod_l+0x5b0>)
 81089cc:	428b      	cmp	r3, r1
 81089ce:	4682      	mov	sl, r0
 81089d0:	d8be      	bhi.n	8108950 <_strtod_l+0x490>
 81089d2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 81089d6:	428b      	cmp	r3, r1
 81089d8:	bf86      	itte	hi
 81089da:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8108a74 <_strtod_l+0x5b4>
 81089de:	f04f 3aff 	movhi.w	sl, #4294967295
 81089e2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 81089e6:	2300      	movs	r3, #0
 81089e8:	9304      	str	r3, [sp, #16]
 81089ea:	e081      	b.n	8108af0 <_strtod_l+0x630>
 81089ec:	f018 0f01 	tst.w	r8, #1
 81089f0:	d007      	beq.n	8108a02 <_strtod_l+0x542>
 81089f2:	4b1d      	ldr	r3, [pc, #116]	; (8108a68 <_strtod_l+0x5a8>)
 81089f4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 81089f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81089fc:	f7f7 fe94 	bl	8100728 <__aeabi_dmul>
 8108a00:	2301      	movs	r3, #1
 8108a02:	f109 0901 	add.w	r9, r9, #1
 8108a06:	ea4f 0868 	mov.w	r8, r8, asr #1
 8108a0a:	e7ca      	b.n	81089a2 <_strtod_l+0x4e2>
 8108a0c:	d0eb      	beq.n	81089e6 <_strtod_l+0x526>
 8108a0e:	f1c8 0800 	rsb	r8, r8, #0
 8108a12:	f018 020f 	ands.w	r2, r8, #15
 8108a16:	d00a      	beq.n	8108a2e <_strtod_l+0x56e>
 8108a18:	4b12      	ldr	r3, [pc, #72]	; (8108a64 <_strtod_l+0x5a4>)
 8108a1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8108a1e:	4650      	mov	r0, sl
 8108a20:	4659      	mov	r1, fp
 8108a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108a26:	f7f7 ffa9 	bl	810097c <__aeabi_ddiv>
 8108a2a:	4682      	mov	sl, r0
 8108a2c:	468b      	mov	fp, r1
 8108a2e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8108a32:	d0d8      	beq.n	81089e6 <_strtod_l+0x526>
 8108a34:	f1b8 0f1f 	cmp.w	r8, #31
 8108a38:	dd1e      	ble.n	8108a78 <_strtod_l+0x5b8>
 8108a3a:	2500      	movs	r5, #0
 8108a3c:	462e      	mov	r6, r5
 8108a3e:	9509      	str	r5, [sp, #36]	; 0x24
 8108a40:	9507      	str	r5, [sp, #28]
 8108a42:	2322      	movs	r3, #34	; 0x22
 8108a44:	f04f 0a00 	mov.w	sl, #0
 8108a48:	f04f 0b00 	mov.w	fp, #0
 8108a4c:	6023      	str	r3, [r4, #0]
 8108a4e:	e789      	b.n	8108964 <_strtod_l+0x4a4>
 8108a50:	0810bd7e 	.word	0x0810bd7e
 8108a54:	0810bdc0 	.word	0x0810bdc0
 8108a58:	0810bd76 	.word	0x0810bd76
 8108a5c:	0810bf04 	.word	0x0810bf04
 8108a60:	0810bd59 	.word	0x0810bd59
 8108a64:	0810c100 	.word	0x0810c100
 8108a68:	0810c0d8 	.word	0x0810c0d8
 8108a6c:	7ff00000 	.word	0x7ff00000
 8108a70:	7ca00000 	.word	0x7ca00000
 8108a74:	7fefffff 	.word	0x7fefffff
 8108a78:	f018 0310 	ands.w	r3, r8, #16
 8108a7c:	bf18      	it	ne
 8108a7e:	236a      	movne	r3, #106	; 0x6a
 8108a80:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8108e38 <_strtod_l+0x978>
 8108a84:	9304      	str	r3, [sp, #16]
 8108a86:	4650      	mov	r0, sl
 8108a88:	4659      	mov	r1, fp
 8108a8a:	2300      	movs	r3, #0
 8108a8c:	f018 0f01 	tst.w	r8, #1
 8108a90:	d004      	beq.n	8108a9c <_strtod_l+0x5dc>
 8108a92:	e9d9 2300 	ldrd	r2, r3, [r9]
 8108a96:	f7f7 fe47 	bl	8100728 <__aeabi_dmul>
 8108a9a:	2301      	movs	r3, #1
 8108a9c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8108aa0:	f109 0908 	add.w	r9, r9, #8
 8108aa4:	d1f2      	bne.n	8108a8c <_strtod_l+0x5cc>
 8108aa6:	b10b      	cbz	r3, 8108aac <_strtod_l+0x5ec>
 8108aa8:	4682      	mov	sl, r0
 8108aaa:	468b      	mov	fp, r1
 8108aac:	9b04      	ldr	r3, [sp, #16]
 8108aae:	b1bb      	cbz	r3, 8108ae0 <_strtod_l+0x620>
 8108ab0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8108ab4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8108ab8:	2b00      	cmp	r3, #0
 8108aba:	4659      	mov	r1, fp
 8108abc:	dd10      	ble.n	8108ae0 <_strtod_l+0x620>
 8108abe:	2b1f      	cmp	r3, #31
 8108ac0:	f340 8128 	ble.w	8108d14 <_strtod_l+0x854>
 8108ac4:	2b34      	cmp	r3, #52	; 0x34
 8108ac6:	bfde      	ittt	le
 8108ac8:	3b20      	suble	r3, #32
 8108aca:	f04f 32ff 	movle.w	r2, #4294967295
 8108ace:	fa02 f303 	lslle.w	r3, r2, r3
 8108ad2:	f04f 0a00 	mov.w	sl, #0
 8108ad6:	bfcc      	ite	gt
 8108ad8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8108adc:	ea03 0b01 	andle.w	fp, r3, r1
 8108ae0:	2200      	movs	r2, #0
 8108ae2:	2300      	movs	r3, #0
 8108ae4:	4650      	mov	r0, sl
 8108ae6:	4659      	mov	r1, fp
 8108ae8:	f7f8 f886 	bl	8100bf8 <__aeabi_dcmpeq>
 8108aec:	2800      	cmp	r0, #0
 8108aee:	d1a4      	bne.n	8108a3a <_strtod_l+0x57a>
 8108af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108af2:	9300      	str	r3, [sp, #0]
 8108af4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8108af6:	462b      	mov	r3, r5
 8108af8:	463a      	mov	r2, r7
 8108afa:	4620      	mov	r0, r4
 8108afc:	f002 f92a 	bl	810ad54 <__s2b>
 8108b00:	9009      	str	r0, [sp, #36]	; 0x24
 8108b02:	2800      	cmp	r0, #0
 8108b04:	f43f af24 	beq.w	8108950 <_strtod_l+0x490>
 8108b08:	9b07      	ldr	r3, [sp, #28]
 8108b0a:	1b9e      	subs	r6, r3, r6
 8108b0c:	9b08      	ldr	r3, [sp, #32]
 8108b0e:	2b00      	cmp	r3, #0
 8108b10:	bfb4      	ite	lt
 8108b12:	4633      	movlt	r3, r6
 8108b14:	2300      	movge	r3, #0
 8108b16:	9310      	str	r3, [sp, #64]	; 0x40
 8108b18:	9b08      	ldr	r3, [sp, #32]
 8108b1a:	2500      	movs	r5, #0
 8108b1c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8108b20:	9318      	str	r3, [sp, #96]	; 0x60
 8108b22:	462e      	mov	r6, r5
 8108b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108b26:	4620      	mov	r0, r4
 8108b28:	6859      	ldr	r1, [r3, #4]
 8108b2a:	f002 f867 	bl	810abfc <_Balloc>
 8108b2e:	9007      	str	r0, [sp, #28]
 8108b30:	2800      	cmp	r0, #0
 8108b32:	f43f af11 	beq.w	8108958 <_strtod_l+0x498>
 8108b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108b38:	691a      	ldr	r2, [r3, #16]
 8108b3a:	3202      	adds	r2, #2
 8108b3c:	f103 010c 	add.w	r1, r3, #12
 8108b40:	0092      	lsls	r2, r2, #2
 8108b42:	300c      	adds	r0, #12
 8108b44:	f7fe fbb0 	bl	81072a8 <memcpy>
 8108b48:	ec4b ab10 	vmov	d0, sl, fp
 8108b4c:	aa20      	add	r2, sp, #128	; 0x80
 8108b4e:	a91f      	add	r1, sp, #124	; 0x7c
 8108b50:	4620      	mov	r0, r4
 8108b52:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8108b56:	f002 fc39 	bl	810b3cc <__d2b>
 8108b5a:	901e      	str	r0, [sp, #120]	; 0x78
 8108b5c:	2800      	cmp	r0, #0
 8108b5e:	f43f aefb 	beq.w	8108958 <_strtod_l+0x498>
 8108b62:	2101      	movs	r1, #1
 8108b64:	4620      	mov	r0, r4
 8108b66:	f002 f98f 	bl	810ae88 <__i2b>
 8108b6a:	4606      	mov	r6, r0
 8108b6c:	2800      	cmp	r0, #0
 8108b6e:	f43f aef3 	beq.w	8108958 <_strtod_l+0x498>
 8108b72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8108b74:	9904      	ldr	r1, [sp, #16]
 8108b76:	2b00      	cmp	r3, #0
 8108b78:	bfab      	itete	ge
 8108b7a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8108b7c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8108b7e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8108b80:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8108b84:	bfac      	ite	ge
 8108b86:	eb03 0902 	addge.w	r9, r3, r2
 8108b8a:	1ad7      	sublt	r7, r2, r3
 8108b8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8108b8e:	eba3 0801 	sub.w	r8, r3, r1
 8108b92:	4490      	add	r8, r2
 8108b94:	4ba3      	ldr	r3, [pc, #652]	; (8108e24 <_strtod_l+0x964>)
 8108b96:	f108 38ff 	add.w	r8, r8, #4294967295
 8108b9a:	4598      	cmp	r8, r3
 8108b9c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8108ba0:	f280 80cc 	bge.w	8108d3c <_strtod_l+0x87c>
 8108ba4:	eba3 0308 	sub.w	r3, r3, r8
 8108ba8:	2b1f      	cmp	r3, #31
 8108baa:	eba2 0203 	sub.w	r2, r2, r3
 8108bae:	f04f 0101 	mov.w	r1, #1
 8108bb2:	f300 80b6 	bgt.w	8108d22 <_strtod_l+0x862>
 8108bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8108bba:	9311      	str	r3, [sp, #68]	; 0x44
 8108bbc:	2300      	movs	r3, #0
 8108bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8108bc0:	eb09 0802 	add.w	r8, r9, r2
 8108bc4:	9b04      	ldr	r3, [sp, #16]
 8108bc6:	45c1      	cmp	r9, r8
 8108bc8:	4417      	add	r7, r2
 8108bca:	441f      	add	r7, r3
 8108bcc:	464b      	mov	r3, r9
 8108bce:	bfa8      	it	ge
 8108bd0:	4643      	movge	r3, r8
 8108bd2:	42bb      	cmp	r3, r7
 8108bd4:	bfa8      	it	ge
 8108bd6:	463b      	movge	r3, r7
 8108bd8:	2b00      	cmp	r3, #0
 8108bda:	bfc2      	ittt	gt
 8108bdc:	eba8 0803 	subgt.w	r8, r8, r3
 8108be0:	1aff      	subgt	r7, r7, r3
 8108be2:	eba9 0903 	subgt.w	r9, r9, r3
 8108be6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8108be8:	2b00      	cmp	r3, #0
 8108bea:	dd17      	ble.n	8108c1c <_strtod_l+0x75c>
 8108bec:	4631      	mov	r1, r6
 8108bee:	461a      	mov	r2, r3
 8108bf0:	4620      	mov	r0, r4
 8108bf2:	f002 fa05 	bl	810b000 <__pow5mult>
 8108bf6:	4606      	mov	r6, r0
 8108bf8:	2800      	cmp	r0, #0
 8108bfa:	f43f aead 	beq.w	8108958 <_strtod_l+0x498>
 8108bfe:	4601      	mov	r1, r0
 8108c00:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8108c02:	4620      	mov	r0, r4
 8108c04:	f002 f956 	bl	810aeb4 <__multiply>
 8108c08:	900f      	str	r0, [sp, #60]	; 0x3c
 8108c0a:	2800      	cmp	r0, #0
 8108c0c:	f43f aea4 	beq.w	8108958 <_strtod_l+0x498>
 8108c10:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108c12:	4620      	mov	r0, r4
 8108c14:	f002 f832 	bl	810ac7c <_Bfree>
 8108c18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108c1a:	931e      	str	r3, [sp, #120]	; 0x78
 8108c1c:	f1b8 0f00 	cmp.w	r8, #0
 8108c20:	f300 8091 	bgt.w	8108d46 <_strtod_l+0x886>
 8108c24:	9b08      	ldr	r3, [sp, #32]
 8108c26:	2b00      	cmp	r3, #0
 8108c28:	dd08      	ble.n	8108c3c <_strtod_l+0x77c>
 8108c2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8108c2c:	9907      	ldr	r1, [sp, #28]
 8108c2e:	4620      	mov	r0, r4
 8108c30:	f002 f9e6 	bl	810b000 <__pow5mult>
 8108c34:	9007      	str	r0, [sp, #28]
 8108c36:	2800      	cmp	r0, #0
 8108c38:	f43f ae8e 	beq.w	8108958 <_strtod_l+0x498>
 8108c3c:	2f00      	cmp	r7, #0
 8108c3e:	dd08      	ble.n	8108c52 <_strtod_l+0x792>
 8108c40:	9907      	ldr	r1, [sp, #28]
 8108c42:	463a      	mov	r2, r7
 8108c44:	4620      	mov	r0, r4
 8108c46:	f002 fa35 	bl	810b0b4 <__lshift>
 8108c4a:	9007      	str	r0, [sp, #28]
 8108c4c:	2800      	cmp	r0, #0
 8108c4e:	f43f ae83 	beq.w	8108958 <_strtod_l+0x498>
 8108c52:	f1b9 0f00 	cmp.w	r9, #0
 8108c56:	dd08      	ble.n	8108c6a <_strtod_l+0x7aa>
 8108c58:	4631      	mov	r1, r6
 8108c5a:	464a      	mov	r2, r9
 8108c5c:	4620      	mov	r0, r4
 8108c5e:	f002 fa29 	bl	810b0b4 <__lshift>
 8108c62:	4606      	mov	r6, r0
 8108c64:	2800      	cmp	r0, #0
 8108c66:	f43f ae77 	beq.w	8108958 <_strtod_l+0x498>
 8108c6a:	9a07      	ldr	r2, [sp, #28]
 8108c6c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108c6e:	4620      	mov	r0, r4
 8108c70:	f002 faa8 	bl	810b1c4 <__mdiff>
 8108c74:	4605      	mov	r5, r0
 8108c76:	2800      	cmp	r0, #0
 8108c78:	f43f ae6e 	beq.w	8108958 <_strtod_l+0x498>
 8108c7c:	68c3      	ldr	r3, [r0, #12]
 8108c7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8108c80:	2300      	movs	r3, #0
 8108c82:	60c3      	str	r3, [r0, #12]
 8108c84:	4631      	mov	r1, r6
 8108c86:	f002 fa81 	bl	810b18c <__mcmp>
 8108c8a:	2800      	cmp	r0, #0
 8108c8c:	da65      	bge.n	8108d5a <_strtod_l+0x89a>
 8108c8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108c90:	ea53 030a 	orrs.w	r3, r3, sl
 8108c94:	f040 8087 	bne.w	8108da6 <_strtod_l+0x8e6>
 8108c98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108c9c:	2b00      	cmp	r3, #0
 8108c9e:	f040 8082 	bne.w	8108da6 <_strtod_l+0x8e6>
 8108ca2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8108ca6:	0d1b      	lsrs	r3, r3, #20
 8108ca8:	051b      	lsls	r3, r3, #20
 8108caa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8108cae:	d97a      	bls.n	8108da6 <_strtod_l+0x8e6>
 8108cb0:	696b      	ldr	r3, [r5, #20]
 8108cb2:	b913      	cbnz	r3, 8108cba <_strtod_l+0x7fa>
 8108cb4:	692b      	ldr	r3, [r5, #16]
 8108cb6:	2b01      	cmp	r3, #1
 8108cb8:	dd75      	ble.n	8108da6 <_strtod_l+0x8e6>
 8108cba:	4629      	mov	r1, r5
 8108cbc:	2201      	movs	r2, #1
 8108cbe:	4620      	mov	r0, r4
 8108cc0:	f002 f9f8 	bl	810b0b4 <__lshift>
 8108cc4:	4631      	mov	r1, r6
 8108cc6:	4605      	mov	r5, r0
 8108cc8:	f002 fa60 	bl	810b18c <__mcmp>
 8108ccc:	2800      	cmp	r0, #0
 8108cce:	dd6a      	ble.n	8108da6 <_strtod_l+0x8e6>
 8108cd0:	9904      	ldr	r1, [sp, #16]
 8108cd2:	4a55      	ldr	r2, [pc, #340]	; (8108e28 <_strtod_l+0x968>)
 8108cd4:	465b      	mov	r3, fp
 8108cd6:	2900      	cmp	r1, #0
 8108cd8:	f000 8085 	beq.w	8108de6 <_strtod_l+0x926>
 8108cdc:	ea02 010b 	and.w	r1, r2, fp
 8108ce0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8108ce4:	dc7f      	bgt.n	8108de6 <_strtod_l+0x926>
 8108ce6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8108cea:	f77f aeaa 	ble.w	8108a42 <_strtod_l+0x582>
 8108cee:	4a4f      	ldr	r2, [pc, #316]	; (8108e2c <_strtod_l+0x96c>)
 8108cf0:	2300      	movs	r3, #0
 8108cf2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8108cf6:	4650      	mov	r0, sl
 8108cf8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8108cfc:	4659      	mov	r1, fp
 8108cfe:	f7f7 fd13 	bl	8100728 <__aeabi_dmul>
 8108d02:	460b      	mov	r3, r1
 8108d04:	4303      	orrs	r3, r0
 8108d06:	bf08      	it	eq
 8108d08:	2322      	moveq	r3, #34	; 0x22
 8108d0a:	4682      	mov	sl, r0
 8108d0c:	468b      	mov	fp, r1
 8108d0e:	bf08      	it	eq
 8108d10:	6023      	streq	r3, [r4, #0]
 8108d12:	e62b      	b.n	810896c <_strtod_l+0x4ac>
 8108d14:	f04f 32ff 	mov.w	r2, #4294967295
 8108d18:	fa02 f303 	lsl.w	r3, r2, r3
 8108d1c:	ea03 0a0a 	and.w	sl, r3, sl
 8108d20:	e6de      	b.n	8108ae0 <_strtod_l+0x620>
 8108d22:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8108d26:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8108d2a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8108d2e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8108d32:	fa01 f308 	lsl.w	r3, r1, r8
 8108d36:	930c      	str	r3, [sp, #48]	; 0x30
 8108d38:	9111      	str	r1, [sp, #68]	; 0x44
 8108d3a:	e741      	b.n	8108bc0 <_strtod_l+0x700>
 8108d3c:	2300      	movs	r3, #0
 8108d3e:	930c      	str	r3, [sp, #48]	; 0x30
 8108d40:	2301      	movs	r3, #1
 8108d42:	9311      	str	r3, [sp, #68]	; 0x44
 8108d44:	e73c      	b.n	8108bc0 <_strtod_l+0x700>
 8108d46:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108d48:	4642      	mov	r2, r8
 8108d4a:	4620      	mov	r0, r4
 8108d4c:	f002 f9b2 	bl	810b0b4 <__lshift>
 8108d50:	901e      	str	r0, [sp, #120]	; 0x78
 8108d52:	2800      	cmp	r0, #0
 8108d54:	f47f af66 	bne.w	8108c24 <_strtod_l+0x764>
 8108d58:	e5fe      	b.n	8108958 <_strtod_l+0x498>
 8108d5a:	465f      	mov	r7, fp
 8108d5c:	d16e      	bne.n	8108e3c <_strtod_l+0x97c>
 8108d5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8108d60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108d64:	b342      	cbz	r2, 8108db8 <_strtod_l+0x8f8>
 8108d66:	4a32      	ldr	r2, [pc, #200]	; (8108e30 <_strtod_l+0x970>)
 8108d68:	4293      	cmp	r3, r2
 8108d6a:	d128      	bne.n	8108dbe <_strtod_l+0x8fe>
 8108d6c:	9b04      	ldr	r3, [sp, #16]
 8108d6e:	4650      	mov	r0, sl
 8108d70:	b1eb      	cbz	r3, 8108dae <_strtod_l+0x8ee>
 8108d72:	4a2d      	ldr	r2, [pc, #180]	; (8108e28 <_strtod_l+0x968>)
 8108d74:	403a      	ands	r2, r7
 8108d76:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8108d7a:	f04f 31ff 	mov.w	r1, #4294967295
 8108d7e:	d819      	bhi.n	8108db4 <_strtod_l+0x8f4>
 8108d80:	0d12      	lsrs	r2, r2, #20
 8108d82:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8108d86:	fa01 f303 	lsl.w	r3, r1, r3
 8108d8a:	4298      	cmp	r0, r3
 8108d8c:	d117      	bne.n	8108dbe <_strtod_l+0x8fe>
 8108d8e:	4b29      	ldr	r3, [pc, #164]	; (8108e34 <_strtod_l+0x974>)
 8108d90:	429f      	cmp	r7, r3
 8108d92:	d102      	bne.n	8108d9a <_strtod_l+0x8da>
 8108d94:	3001      	adds	r0, #1
 8108d96:	f43f addf 	beq.w	8108958 <_strtod_l+0x498>
 8108d9a:	4b23      	ldr	r3, [pc, #140]	; (8108e28 <_strtod_l+0x968>)
 8108d9c:	403b      	ands	r3, r7
 8108d9e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8108da2:	f04f 0a00 	mov.w	sl, #0
 8108da6:	9b04      	ldr	r3, [sp, #16]
 8108da8:	2b00      	cmp	r3, #0
 8108daa:	d1a0      	bne.n	8108cee <_strtod_l+0x82e>
 8108dac:	e5de      	b.n	810896c <_strtod_l+0x4ac>
 8108dae:	f04f 33ff 	mov.w	r3, #4294967295
 8108db2:	e7ea      	b.n	8108d8a <_strtod_l+0x8ca>
 8108db4:	460b      	mov	r3, r1
 8108db6:	e7e8      	b.n	8108d8a <_strtod_l+0x8ca>
 8108db8:	ea53 030a 	orrs.w	r3, r3, sl
 8108dbc:	d088      	beq.n	8108cd0 <_strtod_l+0x810>
 8108dbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8108dc0:	b1db      	cbz	r3, 8108dfa <_strtod_l+0x93a>
 8108dc2:	423b      	tst	r3, r7
 8108dc4:	d0ef      	beq.n	8108da6 <_strtod_l+0x8e6>
 8108dc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108dc8:	9a04      	ldr	r2, [sp, #16]
 8108dca:	4650      	mov	r0, sl
 8108dcc:	4659      	mov	r1, fp
 8108dce:	b1c3      	cbz	r3, 8108e02 <_strtod_l+0x942>
 8108dd0:	f7ff fb59 	bl	8108486 <sulp>
 8108dd4:	4602      	mov	r2, r0
 8108dd6:	460b      	mov	r3, r1
 8108dd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8108ddc:	f7f7 faee 	bl	81003bc <__adddf3>
 8108de0:	4682      	mov	sl, r0
 8108de2:	468b      	mov	fp, r1
 8108de4:	e7df      	b.n	8108da6 <_strtod_l+0x8e6>
 8108de6:	4013      	ands	r3, r2
 8108de8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8108dec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8108df0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8108df4:	f04f 3aff 	mov.w	sl, #4294967295
 8108df8:	e7d5      	b.n	8108da6 <_strtod_l+0x8e6>
 8108dfa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8108dfc:	ea13 0f0a 	tst.w	r3, sl
 8108e00:	e7e0      	b.n	8108dc4 <_strtod_l+0x904>
 8108e02:	f7ff fb40 	bl	8108486 <sulp>
 8108e06:	4602      	mov	r2, r0
 8108e08:	460b      	mov	r3, r1
 8108e0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8108e0e:	f7f7 fad3 	bl	81003b8 <__aeabi_dsub>
 8108e12:	2200      	movs	r2, #0
 8108e14:	2300      	movs	r3, #0
 8108e16:	4682      	mov	sl, r0
 8108e18:	468b      	mov	fp, r1
 8108e1a:	f7f7 feed 	bl	8100bf8 <__aeabi_dcmpeq>
 8108e1e:	2800      	cmp	r0, #0
 8108e20:	d0c1      	beq.n	8108da6 <_strtod_l+0x8e6>
 8108e22:	e60e      	b.n	8108a42 <_strtod_l+0x582>
 8108e24:	fffffc02 	.word	0xfffffc02
 8108e28:	7ff00000 	.word	0x7ff00000
 8108e2c:	39500000 	.word	0x39500000
 8108e30:	000fffff 	.word	0x000fffff
 8108e34:	7fefffff 	.word	0x7fefffff
 8108e38:	0810bdd8 	.word	0x0810bdd8
 8108e3c:	4631      	mov	r1, r6
 8108e3e:	4628      	mov	r0, r5
 8108e40:	f002 fb20 	bl	810b484 <__ratio>
 8108e44:	ec59 8b10 	vmov	r8, r9, d0
 8108e48:	ee10 0a10 	vmov	r0, s0
 8108e4c:	2200      	movs	r2, #0
 8108e4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8108e52:	4649      	mov	r1, r9
 8108e54:	f7f7 fee4 	bl	8100c20 <__aeabi_dcmple>
 8108e58:	2800      	cmp	r0, #0
 8108e5a:	d07c      	beq.n	8108f56 <_strtod_l+0xa96>
 8108e5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108e5e:	2b00      	cmp	r3, #0
 8108e60:	d04c      	beq.n	8108efc <_strtod_l+0xa3c>
 8108e62:	4b95      	ldr	r3, [pc, #596]	; (81090b8 <_strtod_l+0xbf8>)
 8108e64:	2200      	movs	r2, #0
 8108e66:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8108e6a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 81090b8 <_strtod_l+0xbf8>
 8108e6e:	f04f 0800 	mov.w	r8, #0
 8108e72:	4b92      	ldr	r3, [pc, #584]	; (81090bc <_strtod_l+0xbfc>)
 8108e74:	403b      	ands	r3, r7
 8108e76:	9311      	str	r3, [sp, #68]	; 0x44
 8108e78:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8108e7a:	4b91      	ldr	r3, [pc, #580]	; (81090c0 <_strtod_l+0xc00>)
 8108e7c:	429a      	cmp	r2, r3
 8108e7e:	f040 80b2 	bne.w	8108fe6 <_strtod_l+0xb26>
 8108e82:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8108e86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8108e8a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8108e8e:	ec4b ab10 	vmov	d0, sl, fp
 8108e92:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8108e96:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8108e9a:	f002 fa1b 	bl	810b2d4 <__ulp>
 8108e9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8108ea2:	ec53 2b10 	vmov	r2, r3, d0
 8108ea6:	f7f7 fc3f 	bl	8100728 <__aeabi_dmul>
 8108eaa:	4652      	mov	r2, sl
 8108eac:	465b      	mov	r3, fp
 8108eae:	f7f7 fa85 	bl	81003bc <__adddf3>
 8108eb2:	460b      	mov	r3, r1
 8108eb4:	4981      	ldr	r1, [pc, #516]	; (81090bc <_strtod_l+0xbfc>)
 8108eb6:	4a83      	ldr	r2, [pc, #524]	; (81090c4 <_strtod_l+0xc04>)
 8108eb8:	4019      	ands	r1, r3
 8108eba:	4291      	cmp	r1, r2
 8108ebc:	4682      	mov	sl, r0
 8108ebe:	d95e      	bls.n	8108f7e <_strtod_l+0xabe>
 8108ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108ec2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8108ec6:	4293      	cmp	r3, r2
 8108ec8:	d103      	bne.n	8108ed2 <_strtod_l+0xa12>
 8108eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108ecc:	3301      	adds	r3, #1
 8108ece:	f43f ad43 	beq.w	8108958 <_strtod_l+0x498>
 8108ed2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 81090d0 <_strtod_l+0xc10>
 8108ed6:	f04f 3aff 	mov.w	sl, #4294967295
 8108eda:	991e      	ldr	r1, [sp, #120]	; 0x78
 8108edc:	4620      	mov	r0, r4
 8108ede:	f001 fecd 	bl	810ac7c <_Bfree>
 8108ee2:	9907      	ldr	r1, [sp, #28]
 8108ee4:	4620      	mov	r0, r4
 8108ee6:	f001 fec9 	bl	810ac7c <_Bfree>
 8108eea:	4631      	mov	r1, r6
 8108eec:	4620      	mov	r0, r4
 8108eee:	f001 fec5 	bl	810ac7c <_Bfree>
 8108ef2:	4629      	mov	r1, r5
 8108ef4:	4620      	mov	r0, r4
 8108ef6:	f001 fec1 	bl	810ac7c <_Bfree>
 8108efa:	e613      	b.n	8108b24 <_strtod_l+0x664>
 8108efc:	f1ba 0f00 	cmp.w	sl, #0
 8108f00:	d11b      	bne.n	8108f3a <_strtod_l+0xa7a>
 8108f02:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108f06:	b9f3      	cbnz	r3, 8108f46 <_strtod_l+0xa86>
 8108f08:	4b6b      	ldr	r3, [pc, #428]	; (81090b8 <_strtod_l+0xbf8>)
 8108f0a:	2200      	movs	r2, #0
 8108f0c:	4640      	mov	r0, r8
 8108f0e:	4649      	mov	r1, r9
 8108f10:	f7f7 fe7c 	bl	8100c0c <__aeabi_dcmplt>
 8108f14:	b9d0      	cbnz	r0, 8108f4c <_strtod_l+0xa8c>
 8108f16:	4640      	mov	r0, r8
 8108f18:	4649      	mov	r1, r9
 8108f1a:	4b6b      	ldr	r3, [pc, #428]	; (81090c8 <_strtod_l+0xc08>)
 8108f1c:	2200      	movs	r2, #0
 8108f1e:	f7f7 fc03 	bl	8100728 <__aeabi_dmul>
 8108f22:	4680      	mov	r8, r0
 8108f24:	4689      	mov	r9, r1
 8108f26:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8108f2a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8108f2e:	931b      	str	r3, [sp, #108]	; 0x6c
 8108f30:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8108f34:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8108f38:	e79b      	b.n	8108e72 <_strtod_l+0x9b2>
 8108f3a:	f1ba 0f01 	cmp.w	sl, #1
 8108f3e:	d102      	bne.n	8108f46 <_strtod_l+0xa86>
 8108f40:	2f00      	cmp	r7, #0
 8108f42:	f43f ad7e 	beq.w	8108a42 <_strtod_l+0x582>
 8108f46:	4b61      	ldr	r3, [pc, #388]	; (81090cc <_strtod_l+0xc0c>)
 8108f48:	2200      	movs	r2, #0
 8108f4a:	e78c      	b.n	8108e66 <_strtod_l+0x9a6>
 8108f4c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 81090c8 <_strtod_l+0xc08>
 8108f50:	f04f 0800 	mov.w	r8, #0
 8108f54:	e7e7      	b.n	8108f26 <_strtod_l+0xa66>
 8108f56:	4b5c      	ldr	r3, [pc, #368]	; (81090c8 <_strtod_l+0xc08>)
 8108f58:	4640      	mov	r0, r8
 8108f5a:	4649      	mov	r1, r9
 8108f5c:	2200      	movs	r2, #0
 8108f5e:	f7f7 fbe3 	bl	8100728 <__aeabi_dmul>
 8108f62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8108f64:	4680      	mov	r8, r0
 8108f66:	4689      	mov	r9, r1
 8108f68:	b933      	cbnz	r3, 8108f78 <_strtod_l+0xab8>
 8108f6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8108f6e:	9012      	str	r0, [sp, #72]	; 0x48
 8108f70:	9313      	str	r3, [sp, #76]	; 0x4c
 8108f72:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8108f76:	e7dd      	b.n	8108f34 <_strtod_l+0xa74>
 8108f78:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8108f7c:	e7f9      	b.n	8108f72 <_strtod_l+0xab2>
 8108f7e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8108f82:	9b04      	ldr	r3, [sp, #16]
 8108f84:	2b00      	cmp	r3, #0
 8108f86:	d1a8      	bne.n	8108eda <_strtod_l+0xa1a>
 8108f88:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8108f8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8108f8e:	0d1b      	lsrs	r3, r3, #20
 8108f90:	051b      	lsls	r3, r3, #20
 8108f92:	429a      	cmp	r2, r3
 8108f94:	d1a1      	bne.n	8108eda <_strtod_l+0xa1a>
 8108f96:	4640      	mov	r0, r8
 8108f98:	4649      	mov	r1, r9
 8108f9a:	f7f7 ff0d 	bl	8100db8 <__aeabi_d2lz>
 8108f9e:	f7f7 fb95 	bl	81006cc <__aeabi_l2d>
 8108fa2:	4602      	mov	r2, r0
 8108fa4:	460b      	mov	r3, r1
 8108fa6:	4640      	mov	r0, r8
 8108fa8:	4649      	mov	r1, r9
 8108faa:	f7f7 fa05 	bl	81003b8 <__aeabi_dsub>
 8108fae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8108fb0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8108fb4:	ea43 030a 	orr.w	r3, r3, sl
 8108fb8:	4313      	orrs	r3, r2
 8108fba:	4680      	mov	r8, r0
 8108fbc:	4689      	mov	r9, r1
 8108fbe:	d053      	beq.n	8109068 <_strtod_l+0xba8>
 8108fc0:	a335      	add	r3, pc, #212	; (adr r3, 8109098 <_strtod_l+0xbd8>)
 8108fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108fc6:	f7f7 fe21 	bl	8100c0c <__aeabi_dcmplt>
 8108fca:	2800      	cmp	r0, #0
 8108fcc:	f47f acce 	bne.w	810896c <_strtod_l+0x4ac>
 8108fd0:	a333      	add	r3, pc, #204	; (adr r3, 81090a0 <_strtod_l+0xbe0>)
 8108fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108fd6:	4640      	mov	r0, r8
 8108fd8:	4649      	mov	r1, r9
 8108fda:	f7f7 fe35 	bl	8100c48 <__aeabi_dcmpgt>
 8108fde:	2800      	cmp	r0, #0
 8108fe0:	f43f af7b 	beq.w	8108eda <_strtod_l+0xa1a>
 8108fe4:	e4c2      	b.n	810896c <_strtod_l+0x4ac>
 8108fe6:	9b04      	ldr	r3, [sp, #16]
 8108fe8:	b333      	cbz	r3, 8109038 <_strtod_l+0xb78>
 8108fea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8108fec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8108ff0:	d822      	bhi.n	8109038 <_strtod_l+0xb78>
 8108ff2:	a32d      	add	r3, pc, #180	; (adr r3, 81090a8 <_strtod_l+0xbe8>)
 8108ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108ff8:	4640      	mov	r0, r8
 8108ffa:	4649      	mov	r1, r9
 8108ffc:	f7f7 fe10 	bl	8100c20 <__aeabi_dcmple>
 8109000:	b1a0      	cbz	r0, 810902c <_strtod_l+0xb6c>
 8109002:	4649      	mov	r1, r9
 8109004:	4640      	mov	r0, r8
 8109006:	f7f7 fe67 	bl	8100cd8 <__aeabi_d2uiz>
 810900a:	2801      	cmp	r0, #1
 810900c:	bf38      	it	cc
 810900e:	2001      	movcc	r0, #1
 8109010:	f7f7 fb10 	bl	8100634 <__aeabi_ui2d>
 8109014:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109016:	4680      	mov	r8, r0
 8109018:	4689      	mov	r9, r1
 810901a:	bb13      	cbnz	r3, 8109062 <_strtod_l+0xba2>
 810901c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109020:	9014      	str	r0, [sp, #80]	; 0x50
 8109022:	9315      	str	r3, [sp, #84]	; 0x54
 8109024:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8109028:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 810902c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810902e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8109030:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8109034:	1a9b      	subs	r3, r3, r2
 8109036:	930d      	str	r3, [sp, #52]	; 0x34
 8109038:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810903c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8109040:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8109044:	f002 f946 	bl	810b2d4 <__ulp>
 8109048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 810904c:	ec53 2b10 	vmov	r2, r3, d0
 8109050:	f7f7 fb6a 	bl	8100728 <__aeabi_dmul>
 8109054:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8109058:	f7f7 f9b0 	bl	81003bc <__adddf3>
 810905c:	4682      	mov	sl, r0
 810905e:	468b      	mov	fp, r1
 8109060:	e78f      	b.n	8108f82 <_strtod_l+0xac2>
 8109062:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8109066:	e7dd      	b.n	8109024 <_strtod_l+0xb64>
 8109068:	a311      	add	r3, pc, #68	; (adr r3, 81090b0 <_strtod_l+0xbf0>)
 810906a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810906e:	f7f7 fdcd 	bl	8100c0c <__aeabi_dcmplt>
 8109072:	e7b4      	b.n	8108fde <_strtod_l+0xb1e>
 8109074:	2300      	movs	r3, #0
 8109076:	930e      	str	r3, [sp, #56]	; 0x38
 8109078:	9a19      	ldr	r2, [sp, #100]	; 0x64
 810907a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 810907c:	6013      	str	r3, [r2, #0]
 810907e:	f7ff ba65 	b.w	810854c <_strtod_l+0x8c>
 8109082:	2b65      	cmp	r3, #101	; 0x65
 8109084:	f43f ab5d 	beq.w	8108742 <_strtod_l+0x282>
 8109088:	2b45      	cmp	r3, #69	; 0x45
 810908a:	f43f ab5a 	beq.w	8108742 <_strtod_l+0x282>
 810908e:	2201      	movs	r2, #1
 8109090:	f7ff bb92 	b.w	81087b8 <_strtod_l+0x2f8>
 8109094:	f3af 8000 	nop.w
 8109098:	94a03595 	.word	0x94a03595
 810909c:	3fdfffff 	.word	0x3fdfffff
 81090a0:	35afe535 	.word	0x35afe535
 81090a4:	3fe00000 	.word	0x3fe00000
 81090a8:	ffc00000 	.word	0xffc00000
 81090ac:	41dfffff 	.word	0x41dfffff
 81090b0:	94a03595 	.word	0x94a03595
 81090b4:	3fcfffff 	.word	0x3fcfffff
 81090b8:	3ff00000 	.word	0x3ff00000
 81090bc:	7ff00000 	.word	0x7ff00000
 81090c0:	7fe00000 	.word	0x7fe00000
 81090c4:	7c9fffff 	.word	0x7c9fffff
 81090c8:	3fe00000 	.word	0x3fe00000
 81090cc:	bff00000 	.word	0xbff00000
 81090d0:	7fefffff 	.word	0x7fefffff

081090d4 <_strtod_r>:
 81090d4:	4b01      	ldr	r3, [pc, #4]	; (81090dc <_strtod_r+0x8>)
 81090d6:	f7ff b9f3 	b.w	81084c0 <_strtod_l>
 81090da:	bf00      	nop
 81090dc:	10000120 	.word	0x10000120

081090e0 <_strtol_l.isra.0>:
 81090e0:	2b01      	cmp	r3, #1
 81090e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81090e6:	d001      	beq.n	81090ec <_strtol_l.isra.0+0xc>
 81090e8:	2b24      	cmp	r3, #36	; 0x24
 81090ea:	d906      	bls.n	81090fa <_strtol_l.isra.0+0x1a>
 81090ec:	f7fe f890 	bl	8107210 <__errno>
 81090f0:	2316      	movs	r3, #22
 81090f2:	6003      	str	r3, [r0, #0]
 81090f4:	2000      	movs	r0, #0
 81090f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81090fa:	4f3a      	ldr	r7, [pc, #232]	; (81091e4 <_strtol_l.isra.0+0x104>)
 81090fc:	468e      	mov	lr, r1
 81090fe:	4676      	mov	r6, lr
 8109100:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8109104:	5de5      	ldrb	r5, [r4, r7]
 8109106:	f015 0508 	ands.w	r5, r5, #8
 810910a:	d1f8      	bne.n	81090fe <_strtol_l.isra.0+0x1e>
 810910c:	2c2d      	cmp	r4, #45	; 0x2d
 810910e:	d134      	bne.n	810917a <_strtol_l.isra.0+0x9a>
 8109110:	f89e 4000 	ldrb.w	r4, [lr]
 8109114:	f04f 0801 	mov.w	r8, #1
 8109118:	f106 0e02 	add.w	lr, r6, #2
 810911c:	2b00      	cmp	r3, #0
 810911e:	d05c      	beq.n	81091da <_strtol_l.isra.0+0xfa>
 8109120:	2b10      	cmp	r3, #16
 8109122:	d10c      	bne.n	810913e <_strtol_l.isra.0+0x5e>
 8109124:	2c30      	cmp	r4, #48	; 0x30
 8109126:	d10a      	bne.n	810913e <_strtol_l.isra.0+0x5e>
 8109128:	f89e 4000 	ldrb.w	r4, [lr]
 810912c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8109130:	2c58      	cmp	r4, #88	; 0x58
 8109132:	d14d      	bne.n	81091d0 <_strtol_l.isra.0+0xf0>
 8109134:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8109138:	2310      	movs	r3, #16
 810913a:	f10e 0e02 	add.w	lr, lr, #2
 810913e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8109142:	f10c 3cff 	add.w	ip, ip, #4294967295
 8109146:	2600      	movs	r6, #0
 8109148:	fbbc f9f3 	udiv	r9, ip, r3
 810914c:	4635      	mov	r5, r6
 810914e:	fb03 ca19 	mls	sl, r3, r9, ip
 8109152:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8109156:	2f09      	cmp	r7, #9
 8109158:	d818      	bhi.n	810918c <_strtol_l.isra.0+0xac>
 810915a:	463c      	mov	r4, r7
 810915c:	42a3      	cmp	r3, r4
 810915e:	dd24      	ble.n	81091aa <_strtol_l.isra.0+0xca>
 8109160:	2e00      	cmp	r6, #0
 8109162:	db1f      	blt.n	81091a4 <_strtol_l.isra.0+0xc4>
 8109164:	45a9      	cmp	r9, r5
 8109166:	d31d      	bcc.n	81091a4 <_strtol_l.isra.0+0xc4>
 8109168:	d101      	bne.n	810916e <_strtol_l.isra.0+0x8e>
 810916a:	45a2      	cmp	sl, r4
 810916c:	db1a      	blt.n	81091a4 <_strtol_l.isra.0+0xc4>
 810916e:	fb05 4503 	mla	r5, r5, r3, r4
 8109172:	2601      	movs	r6, #1
 8109174:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8109178:	e7eb      	b.n	8109152 <_strtol_l.isra.0+0x72>
 810917a:	2c2b      	cmp	r4, #43	; 0x2b
 810917c:	bf08      	it	eq
 810917e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8109182:	46a8      	mov	r8, r5
 8109184:	bf08      	it	eq
 8109186:	f106 0e02 	addeq.w	lr, r6, #2
 810918a:	e7c7      	b.n	810911c <_strtol_l.isra.0+0x3c>
 810918c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8109190:	2f19      	cmp	r7, #25
 8109192:	d801      	bhi.n	8109198 <_strtol_l.isra.0+0xb8>
 8109194:	3c37      	subs	r4, #55	; 0x37
 8109196:	e7e1      	b.n	810915c <_strtol_l.isra.0+0x7c>
 8109198:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 810919c:	2f19      	cmp	r7, #25
 810919e:	d804      	bhi.n	81091aa <_strtol_l.isra.0+0xca>
 81091a0:	3c57      	subs	r4, #87	; 0x57
 81091a2:	e7db      	b.n	810915c <_strtol_l.isra.0+0x7c>
 81091a4:	f04f 36ff 	mov.w	r6, #4294967295
 81091a8:	e7e4      	b.n	8109174 <_strtol_l.isra.0+0x94>
 81091aa:	2e00      	cmp	r6, #0
 81091ac:	da05      	bge.n	81091ba <_strtol_l.isra.0+0xda>
 81091ae:	2322      	movs	r3, #34	; 0x22
 81091b0:	6003      	str	r3, [r0, #0]
 81091b2:	4665      	mov	r5, ip
 81091b4:	b942      	cbnz	r2, 81091c8 <_strtol_l.isra.0+0xe8>
 81091b6:	4628      	mov	r0, r5
 81091b8:	e79d      	b.n	81090f6 <_strtol_l.isra.0+0x16>
 81091ba:	f1b8 0f00 	cmp.w	r8, #0
 81091be:	d000      	beq.n	81091c2 <_strtol_l.isra.0+0xe2>
 81091c0:	426d      	negs	r5, r5
 81091c2:	2a00      	cmp	r2, #0
 81091c4:	d0f7      	beq.n	81091b6 <_strtol_l.isra.0+0xd6>
 81091c6:	b10e      	cbz	r6, 81091cc <_strtol_l.isra.0+0xec>
 81091c8:	f10e 31ff 	add.w	r1, lr, #4294967295
 81091cc:	6011      	str	r1, [r2, #0]
 81091ce:	e7f2      	b.n	81091b6 <_strtol_l.isra.0+0xd6>
 81091d0:	2430      	movs	r4, #48	; 0x30
 81091d2:	2b00      	cmp	r3, #0
 81091d4:	d1b3      	bne.n	810913e <_strtol_l.isra.0+0x5e>
 81091d6:	2308      	movs	r3, #8
 81091d8:	e7b1      	b.n	810913e <_strtol_l.isra.0+0x5e>
 81091da:	2c30      	cmp	r4, #48	; 0x30
 81091dc:	d0a4      	beq.n	8109128 <_strtol_l.isra.0+0x48>
 81091de:	230a      	movs	r3, #10
 81091e0:	e7ad      	b.n	810913e <_strtol_l.isra.0+0x5e>
 81091e2:	bf00      	nop
 81091e4:	0810be01 	.word	0x0810be01

081091e8 <_strtol_r>:
 81091e8:	f7ff bf7a 	b.w	81090e0 <_strtol_l.isra.0>

081091ec <__swbuf_r>:
 81091ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81091ee:	460e      	mov	r6, r1
 81091f0:	4614      	mov	r4, r2
 81091f2:	4605      	mov	r5, r0
 81091f4:	b118      	cbz	r0, 81091fe <__swbuf_r+0x12>
 81091f6:	6983      	ldr	r3, [r0, #24]
 81091f8:	b90b      	cbnz	r3, 81091fe <__swbuf_r+0x12>
 81091fa:	f001 f84f 	bl	810a29c <__sinit>
 81091fe:	4b21      	ldr	r3, [pc, #132]	; (8109284 <__swbuf_r+0x98>)
 8109200:	429c      	cmp	r4, r3
 8109202:	d12b      	bne.n	810925c <__swbuf_r+0x70>
 8109204:	686c      	ldr	r4, [r5, #4]
 8109206:	69a3      	ldr	r3, [r4, #24]
 8109208:	60a3      	str	r3, [r4, #8]
 810920a:	89a3      	ldrh	r3, [r4, #12]
 810920c:	071a      	lsls	r2, r3, #28
 810920e:	d52f      	bpl.n	8109270 <__swbuf_r+0x84>
 8109210:	6923      	ldr	r3, [r4, #16]
 8109212:	b36b      	cbz	r3, 8109270 <__swbuf_r+0x84>
 8109214:	6923      	ldr	r3, [r4, #16]
 8109216:	6820      	ldr	r0, [r4, #0]
 8109218:	1ac0      	subs	r0, r0, r3
 810921a:	6963      	ldr	r3, [r4, #20]
 810921c:	b2f6      	uxtb	r6, r6
 810921e:	4283      	cmp	r3, r0
 8109220:	4637      	mov	r7, r6
 8109222:	dc04      	bgt.n	810922e <__swbuf_r+0x42>
 8109224:	4621      	mov	r1, r4
 8109226:	4628      	mov	r0, r5
 8109228:	f000 ffa4 	bl	810a174 <_fflush_r>
 810922c:	bb30      	cbnz	r0, 810927c <__swbuf_r+0x90>
 810922e:	68a3      	ldr	r3, [r4, #8]
 8109230:	3b01      	subs	r3, #1
 8109232:	60a3      	str	r3, [r4, #8]
 8109234:	6823      	ldr	r3, [r4, #0]
 8109236:	1c5a      	adds	r2, r3, #1
 8109238:	6022      	str	r2, [r4, #0]
 810923a:	701e      	strb	r6, [r3, #0]
 810923c:	6963      	ldr	r3, [r4, #20]
 810923e:	3001      	adds	r0, #1
 8109240:	4283      	cmp	r3, r0
 8109242:	d004      	beq.n	810924e <__swbuf_r+0x62>
 8109244:	89a3      	ldrh	r3, [r4, #12]
 8109246:	07db      	lsls	r3, r3, #31
 8109248:	d506      	bpl.n	8109258 <__swbuf_r+0x6c>
 810924a:	2e0a      	cmp	r6, #10
 810924c:	d104      	bne.n	8109258 <__swbuf_r+0x6c>
 810924e:	4621      	mov	r1, r4
 8109250:	4628      	mov	r0, r5
 8109252:	f000 ff8f 	bl	810a174 <_fflush_r>
 8109256:	b988      	cbnz	r0, 810927c <__swbuf_r+0x90>
 8109258:	4638      	mov	r0, r7
 810925a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810925c:	4b0a      	ldr	r3, [pc, #40]	; (8109288 <__swbuf_r+0x9c>)
 810925e:	429c      	cmp	r4, r3
 8109260:	d101      	bne.n	8109266 <__swbuf_r+0x7a>
 8109262:	68ac      	ldr	r4, [r5, #8]
 8109264:	e7cf      	b.n	8109206 <__swbuf_r+0x1a>
 8109266:	4b09      	ldr	r3, [pc, #36]	; (810928c <__swbuf_r+0xa0>)
 8109268:	429c      	cmp	r4, r3
 810926a:	bf08      	it	eq
 810926c:	68ec      	ldreq	r4, [r5, #12]
 810926e:	e7ca      	b.n	8109206 <__swbuf_r+0x1a>
 8109270:	4621      	mov	r1, r4
 8109272:	4628      	mov	r0, r5
 8109274:	f000 f80c 	bl	8109290 <__swsetup_r>
 8109278:	2800      	cmp	r0, #0
 810927a:	d0cb      	beq.n	8109214 <__swbuf_r+0x28>
 810927c:	f04f 37ff 	mov.w	r7, #4294967295
 8109280:	e7ea      	b.n	8109258 <__swbuf_r+0x6c>
 8109282:	bf00      	nop
 8109284:	0810bfb8 	.word	0x0810bfb8
 8109288:	0810bfd8 	.word	0x0810bfd8
 810928c:	0810bf98 	.word	0x0810bf98

08109290 <__swsetup_r>:
 8109290:	4b32      	ldr	r3, [pc, #200]	; (810935c <__swsetup_r+0xcc>)
 8109292:	b570      	push	{r4, r5, r6, lr}
 8109294:	681d      	ldr	r5, [r3, #0]
 8109296:	4606      	mov	r6, r0
 8109298:	460c      	mov	r4, r1
 810929a:	b125      	cbz	r5, 81092a6 <__swsetup_r+0x16>
 810929c:	69ab      	ldr	r3, [r5, #24]
 810929e:	b913      	cbnz	r3, 81092a6 <__swsetup_r+0x16>
 81092a0:	4628      	mov	r0, r5
 81092a2:	f000 fffb 	bl	810a29c <__sinit>
 81092a6:	4b2e      	ldr	r3, [pc, #184]	; (8109360 <__swsetup_r+0xd0>)
 81092a8:	429c      	cmp	r4, r3
 81092aa:	d10f      	bne.n	81092cc <__swsetup_r+0x3c>
 81092ac:	686c      	ldr	r4, [r5, #4]
 81092ae:	89a3      	ldrh	r3, [r4, #12]
 81092b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 81092b4:	0719      	lsls	r1, r3, #28
 81092b6:	d42c      	bmi.n	8109312 <__swsetup_r+0x82>
 81092b8:	06dd      	lsls	r5, r3, #27
 81092ba:	d411      	bmi.n	81092e0 <__swsetup_r+0x50>
 81092bc:	2309      	movs	r3, #9
 81092be:	6033      	str	r3, [r6, #0]
 81092c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 81092c4:	81a3      	strh	r3, [r4, #12]
 81092c6:	f04f 30ff 	mov.w	r0, #4294967295
 81092ca:	e03e      	b.n	810934a <__swsetup_r+0xba>
 81092cc:	4b25      	ldr	r3, [pc, #148]	; (8109364 <__swsetup_r+0xd4>)
 81092ce:	429c      	cmp	r4, r3
 81092d0:	d101      	bne.n	81092d6 <__swsetup_r+0x46>
 81092d2:	68ac      	ldr	r4, [r5, #8]
 81092d4:	e7eb      	b.n	81092ae <__swsetup_r+0x1e>
 81092d6:	4b24      	ldr	r3, [pc, #144]	; (8109368 <__swsetup_r+0xd8>)
 81092d8:	429c      	cmp	r4, r3
 81092da:	bf08      	it	eq
 81092dc:	68ec      	ldreq	r4, [r5, #12]
 81092de:	e7e6      	b.n	81092ae <__swsetup_r+0x1e>
 81092e0:	0758      	lsls	r0, r3, #29
 81092e2:	d512      	bpl.n	810930a <__swsetup_r+0x7a>
 81092e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 81092e6:	b141      	cbz	r1, 81092fa <__swsetup_r+0x6a>
 81092e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 81092ec:	4299      	cmp	r1, r3
 81092ee:	d002      	beq.n	81092f6 <__swsetup_r+0x66>
 81092f0:	4630      	mov	r0, r6
 81092f2:	f7fd ffef 	bl	81072d4 <_free_r>
 81092f6:	2300      	movs	r3, #0
 81092f8:	6363      	str	r3, [r4, #52]	; 0x34
 81092fa:	89a3      	ldrh	r3, [r4, #12]
 81092fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8109300:	81a3      	strh	r3, [r4, #12]
 8109302:	2300      	movs	r3, #0
 8109304:	6063      	str	r3, [r4, #4]
 8109306:	6923      	ldr	r3, [r4, #16]
 8109308:	6023      	str	r3, [r4, #0]
 810930a:	89a3      	ldrh	r3, [r4, #12]
 810930c:	f043 0308 	orr.w	r3, r3, #8
 8109310:	81a3      	strh	r3, [r4, #12]
 8109312:	6923      	ldr	r3, [r4, #16]
 8109314:	b94b      	cbnz	r3, 810932a <__swsetup_r+0x9a>
 8109316:	89a3      	ldrh	r3, [r4, #12]
 8109318:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810931c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8109320:	d003      	beq.n	810932a <__swsetup_r+0x9a>
 8109322:	4621      	mov	r1, r4
 8109324:	4630      	mov	r0, r6
 8109326:	f001 fbf1 	bl	810ab0c <__smakebuf_r>
 810932a:	89a0      	ldrh	r0, [r4, #12]
 810932c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8109330:	f010 0301 	ands.w	r3, r0, #1
 8109334:	d00a      	beq.n	810934c <__swsetup_r+0xbc>
 8109336:	2300      	movs	r3, #0
 8109338:	60a3      	str	r3, [r4, #8]
 810933a:	6963      	ldr	r3, [r4, #20]
 810933c:	425b      	negs	r3, r3
 810933e:	61a3      	str	r3, [r4, #24]
 8109340:	6923      	ldr	r3, [r4, #16]
 8109342:	b943      	cbnz	r3, 8109356 <__swsetup_r+0xc6>
 8109344:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8109348:	d1ba      	bne.n	81092c0 <__swsetup_r+0x30>
 810934a:	bd70      	pop	{r4, r5, r6, pc}
 810934c:	0781      	lsls	r1, r0, #30
 810934e:	bf58      	it	pl
 8109350:	6963      	ldrpl	r3, [r4, #20]
 8109352:	60a3      	str	r3, [r4, #8]
 8109354:	e7f4      	b.n	8109340 <__swsetup_r+0xb0>
 8109356:	2000      	movs	r0, #0
 8109358:	e7f7      	b.n	810934a <__swsetup_r+0xba>
 810935a:	bf00      	nop
 810935c:	100000b8 	.word	0x100000b8
 8109360:	0810bfb8 	.word	0x0810bfb8
 8109364:	0810bfd8 	.word	0x0810bfd8
 8109368:	0810bf98 	.word	0x0810bf98

0810936c <abort>:
 810936c:	b508      	push	{r3, lr}
 810936e:	2006      	movs	r0, #6
 8109370:	f002 fac2 	bl	810b8f8 <raise>
 8109374:	2001      	movs	r0, #1
 8109376:	f7f8 f913 	bl	81015a0 <_exit>

0810937a <quorem>:
 810937a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810937e:	6903      	ldr	r3, [r0, #16]
 8109380:	690c      	ldr	r4, [r1, #16]
 8109382:	42a3      	cmp	r3, r4
 8109384:	4607      	mov	r7, r0
 8109386:	f2c0 8081 	blt.w	810948c <quorem+0x112>
 810938a:	3c01      	subs	r4, #1
 810938c:	f101 0814 	add.w	r8, r1, #20
 8109390:	f100 0514 	add.w	r5, r0, #20
 8109394:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8109398:	9301      	str	r3, [sp, #4]
 810939a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810939e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 81093a2:	3301      	adds	r3, #1
 81093a4:	429a      	cmp	r2, r3
 81093a6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 81093aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 81093ae:	fbb2 f6f3 	udiv	r6, r2, r3
 81093b2:	d331      	bcc.n	8109418 <quorem+0x9e>
 81093b4:	f04f 0e00 	mov.w	lr, #0
 81093b8:	4640      	mov	r0, r8
 81093ba:	46ac      	mov	ip, r5
 81093bc:	46f2      	mov	sl, lr
 81093be:	f850 2b04 	ldr.w	r2, [r0], #4
 81093c2:	b293      	uxth	r3, r2
 81093c4:	fb06 e303 	mla	r3, r6, r3, lr
 81093c8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 81093cc:	b29b      	uxth	r3, r3
 81093ce:	ebaa 0303 	sub.w	r3, sl, r3
 81093d2:	0c12      	lsrs	r2, r2, #16
 81093d4:	f8dc a000 	ldr.w	sl, [ip]
 81093d8:	fb06 e202 	mla	r2, r6, r2, lr
 81093dc:	fa13 f38a 	uxtah	r3, r3, sl
 81093e0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 81093e4:	fa1f fa82 	uxth.w	sl, r2
 81093e8:	f8dc 2000 	ldr.w	r2, [ip]
 81093ec:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 81093f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 81093f4:	b29b      	uxth	r3, r3
 81093f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81093fa:	4581      	cmp	r9, r0
 81093fc:	f84c 3b04 	str.w	r3, [ip], #4
 8109400:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8109404:	d2db      	bcs.n	81093be <quorem+0x44>
 8109406:	f855 300b 	ldr.w	r3, [r5, fp]
 810940a:	b92b      	cbnz	r3, 8109418 <quorem+0x9e>
 810940c:	9b01      	ldr	r3, [sp, #4]
 810940e:	3b04      	subs	r3, #4
 8109410:	429d      	cmp	r5, r3
 8109412:	461a      	mov	r2, r3
 8109414:	d32e      	bcc.n	8109474 <quorem+0xfa>
 8109416:	613c      	str	r4, [r7, #16]
 8109418:	4638      	mov	r0, r7
 810941a:	f001 feb7 	bl	810b18c <__mcmp>
 810941e:	2800      	cmp	r0, #0
 8109420:	db24      	blt.n	810946c <quorem+0xf2>
 8109422:	3601      	adds	r6, #1
 8109424:	4628      	mov	r0, r5
 8109426:	f04f 0c00 	mov.w	ip, #0
 810942a:	f858 2b04 	ldr.w	r2, [r8], #4
 810942e:	f8d0 e000 	ldr.w	lr, [r0]
 8109432:	b293      	uxth	r3, r2
 8109434:	ebac 0303 	sub.w	r3, ip, r3
 8109438:	0c12      	lsrs	r2, r2, #16
 810943a:	fa13 f38e 	uxtah	r3, r3, lr
 810943e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8109442:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8109446:	b29b      	uxth	r3, r3
 8109448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810944c:	45c1      	cmp	r9, r8
 810944e:	f840 3b04 	str.w	r3, [r0], #4
 8109452:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8109456:	d2e8      	bcs.n	810942a <quorem+0xb0>
 8109458:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810945c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8109460:	b922      	cbnz	r2, 810946c <quorem+0xf2>
 8109462:	3b04      	subs	r3, #4
 8109464:	429d      	cmp	r5, r3
 8109466:	461a      	mov	r2, r3
 8109468:	d30a      	bcc.n	8109480 <quorem+0x106>
 810946a:	613c      	str	r4, [r7, #16]
 810946c:	4630      	mov	r0, r6
 810946e:	b003      	add	sp, #12
 8109470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109474:	6812      	ldr	r2, [r2, #0]
 8109476:	3b04      	subs	r3, #4
 8109478:	2a00      	cmp	r2, #0
 810947a:	d1cc      	bne.n	8109416 <quorem+0x9c>
 810947c:	3c01      	subs	r4, #1
 810947e:	e7c7      	b.n	8109410 <quorem+0x96>
 8109480:	6812      	ldr	r2, [r2, #0]
 8109482:	3b04      	subs	r3, #4
 8109484:	2a00      	cmp	r2, #0
 8109486:	d1f0      	bne.n	810946a <quorem+0xf0>
 8109488:	3c01      	subs	r4, #1
 810948a:	e7eb      	b.n	8109464 <quorem+0xea>
 810948c:	2000      	movs	r0, #0
 810948e:	e7ee      	b.n	810946e <quorem+0xf4>

08109490 <_dtoa_r>:
 8109490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109494:	ed2d 8b02 	vpush	{d8}
 8109498:	ec57 6b10 	vmov	r6, r7, d0
 810949c:	b095      	sub	sp, #84	; 0x54
 810949e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 81094a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 81094a4:	9105      	str	r1, [sp, #20]
 81094a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 81094aa:	4604      	mov	r4, r0
 81094ac:	9209      	str	r2, [sp, #36]	; 0x24
 81094ae:	930f      	str	r3, [sp, #60]	; 0x3c
 81094b0:	b975      	cbnz	r5, 81094d0 <_dtoa_r+0x40>
 81094b2:	2010      	movs	r0, #16
 81094b4:	f7fd fee8 	bl	8107288 <malloc>
 81094b8:	4602      	mov	r2, r0
 81094ba:	6260      	str	r0, [r4, #36]	; 0x24
 81094bc:	b920      	cbnz	r0, 81094c8 <_dtoa_r+0x38>
 81094be:	4bb2      	ldr	r3, [pc, #712]	; (8109788 <_dtoa_r+0x2f8>)
 81094c0:	21ea      	movs	r1, #234	; 0xea
 81094c2:	48b2      	ldr	r0, [pc, #712]	; (810978c <_dtoa_r+0x2fc>)
 81094c4:	f7fd fe86 	bl	81071d4 <__assert_func>
 81094c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 81094cc:	6005      	str	r5, [r0, #0]
 81094ce:	60c5      	str	r5, [r0, #12]
 81094d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81094d2:	6819      	ldr	r1, [r3, #0]
 81094d4:	b151      	cbz	r1, 81094ec <_dtoa_r+0x5c>
 81094d6:	685a      	ldr	r2, [r3, #4]
 81094d8:	604a      	str	r2, [r1, #4]
 81094da:	2301      	movs	r3, #1
 81094dc:	4093      	lsls	r3, r2
 81094de:	608b      	str	r3, [r1, #8]
 81094e0:	4620      	mov	r0, r4
 81094e2:	f001 fbcb 	bl	810ac7c <_Bfree>
 81094e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81094e8:	2200      	movs	r2, #0
 81094ea:	601a      	str	r2, [r3, #0]
 81094ec:	1e3b      	subs	r3, r7, #0
 81094ee:	bfb9      	ittee	lt
 81094f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 81094f4:	9303      	strlt	r3, [sp, #12]
 81094f6:	2300      	movge	r3, #0
 81094f8:	f8c8 3000 	strge.w	r3, [r8]
 81094fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8109500:	4ba3      	ldr	r3, [pc, #652]	; (8109790 <_dtoa_r+0x300>)
 8109502:	bfbc      	itt	lt
 8109504:	2201      	movlt	r2, #1
 8109506:	f8c8 2000 	strlt.w	r2, [r8]
 810950a:	ea33 0309 	bics.w	r3, r3, r9
 810950e:	d11b      	bne.n	8109548 <_dtoa_r+0xb8>
 8109510:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8109512:	f242 730f 	movw	r3, #9999	; 0x270f
 8109516:	6013      	str	r3, [r2, #0]
 8109518:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810951c:	4333      	orrs	r3, r6
 810951e:	f000 857a 	beq.w	810a016 <_dtoa_r+0xb86>
 8109522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109524:	b963      	cbnz	r3, 8109540 <_dtoa_r+0xb0>
 8109526:	4b9b      	ldr	r3, [pc, #620]	; (8109794 <_dtoa_r+0x304>)
 8109528:	e024      	b.n	8109574 <_dtoa_r+0xe4>
 810952a:	4b9b      	ldr	r3, [pc, #620]	; (8109798 <_dtoa_r+0x308>)
 810952c:	9300      	str	r3, [sp, #0]
 810952e:	3308      	adds	r3, #8
 8109530:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8109532:	6013      	str	r3, [r2, #0]
 8109534:	9800      	ldr	r0, [sp, #0]
 8109536:	b015      	add	sp, #84	; 0x54
 8109538:	ecbd 8b02 	vpop	{d8}
 810953c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109540:	4b94      	ldr	r3, [pc, #592]	; (8109794 <_dtoa_r+0x304>)
 8109542:	9300      	str	r3, [sp, #0]
 8109544:	3303      	adds	r3, #3
 8109546:	e7f3      	b.n	8109530 <_dtoa_r+0xa0>
 8109548:	ed9d 7b02 	vldr	d7, [sp, #8]
 810954c:	2200      	movs	r2, #0
 810954e:	ec51 0b17 	vmov	r0, r1, d7
 8109552:	2300      	movs	r3, #0
 8109554:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8109558:	f7f7 fb4e 	bl	8100bf8 <__aeabi_dcmpeq>
 810955c:	4680      	mov	r8, r0
 810955e:	b158      	cbz	r0, 8109578 <_dtoa_r+0xe8>
 8109560:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8109562:	2301      	movs	r3, #1
 8109564:	6013      	str	r3, [r2, #0]
 8109566:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109568:	2b00      	cmp	r3, #0
 810956a:	f000 8551 	beq.w	810a010 <_dtoa_r+0xb80>
 810956e:	488b      	ldr	r0, [pc, #556]	; (810979c <_dtoa_r+0x30c>)
 8109570:	6018      	str	r0, [r3, #0]
 8109572:	1e43      	subs	r3, r0, #1
 8109574:	9300      	str	r3, [sp, #0]
 8109576:	e7dd      	b.n	8109534 <_dtoa_r+0xa4>
 8109578:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 810957c:	aa12      	add	r2, sp, #72	; 0x48
 810957e:	a913      	add	r1, sp, #76	; 0x4c
 8109580:	4620      	mov	r0, r4
 8109582:	f001 ff23 	bl	810b3cc <__d2b>
 8109586:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810958a:	4683      	mov	fp, r0
 810958c:	2d00      	cmp	r5, #0
 810958e:	d07c      	beq.n	810968a <_dtoa_r+0x1fa>
 8109590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109592:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8109596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810959a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 810959e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 81095a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 81095a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 81095aa:	4b7d      	ldr	r3, [pc, #500]	; (81097a0 <_dtoa_r+0x310>)
 81095ac:	2200      	movs	r2, #0
 81095ae:	4630      	mov	r0, r6
 81095b0:	4639      	mov	r1, r7
 81095b2:	f7f6 ff01 	bl	81003b8 <__aeabi_dsub>
 81095b6:	a36e      	add	r3, pc, #440	; (adr r3, 8109770 <_dtoa_r+0x2e0>)
 81095b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81095bc:	f7f7 f8b4 	bl	8100728 <__aeabi_dmul>
 81095c0:	a36d      	add	r3, pc, #436	; (adr r3, 8109778 <_dtoa_r+0x2e8>)
 81095c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81095c6:	f7f6 fef9 	bl	81003bc <__adddf3>
 81095ca:	4606      	mov	r6, r0
 81095cc:	4628      	mov	r0, r5
 81095ce:	460f      	mov	r7, r1
 81095d0:	f7f7 f840 	bl	8100654 <__aeabi_i2d>
 81095d4:	a36a      	add	r3, pc, #424	; (adr r3, 8109780 <_dtoa_r+0x2f0>)
 81095d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81095da:	f7f7 f8a5 	bl	8100728 <__aeabi_dmul>
 81095de:	4602      	mov	r2, r0
 81095e0:	460b      	mov	r3, r1
 81095e2:	4630      	mov	r0, r6
 81095e4:	4639      	mov	r1, r7
 81095e6:	f7f6 fee9 	bl	81003bc <__adddf3>
 81095ea:	4606      	mov	r6, r0
 81095ec:	460f      	mov	r7, r1
 81095ee:	f7f7 fb4b 	bl	8100c88 <__aeabi_d2iz>
 81095f2:	2200      	movs	r2, #0
 81095f4:	4682      	mov	sl, r0
 81095f6:	2300      	movs	r3, #0
 81095f8:	4630      	mov	r0, r6
 81095fa:	4639      	mov	r1, r7
 81095fc:	f7f7 fb06 	bl	8100c0c <__aeabi_dcmplt>
 8109600:	b148      	cbz	r0, 8109616 <_dtoa_r+0x186>
 8109602:	4650      	mov	r0, sl
 8109604:	f7f7 f826 	bl	8100654 <__aeabi_i2d>
 8109608:	4632      	mov	r2, r6
 810960a:	463b      	mov	r3, r7
 810960c:	f7f7 faf4 	bl	8100bf8 <__aeabi_dcmpeq>
 8109610:	b908      	cbnz	r0, 8109616 <_dtoa_r+0x186>
 8109612:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109616:	f1ba 0f16 	cmp.w	sl, #22
 810961a:	d854      	bhi.n	81096c6 <_dtoa_r+0x236>
 810961c:	4b61      	ldr	r3, [pc, #388]	; (81097a4 <_dtoa_r+0x314>)
 810961e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8109622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109626:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 810962a:	f7f7 faef 	bl	8100c0c <__aeabi_dcmplt>
 810962e:	2800      	cmp	r0, #0
 8109630:	d04b      	beq.n	81096ca <_dtoa_r+0x23a>
 8109632:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109636:	2300      	movs	r3, #0
 8109638:	930e      	str	r3, [sp, #56]	; 0x38
 810963a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 810963c:	1b5d      	subs	r5, r3, r5
 810963e:	1e6b      	subs	r3, r5, #1
 8109640:	9304      	str	r3, [sp, #16]
 8109642:	bf43      	ittte	mi
 8109644:	2300      	movmi	r3, #0
 8109646:	f1c5 0801 	rsbmi	r8, r5, #1
 810964a:	9304      	strmi	r3, [sp, #16]
 810964c:	f04f 0800 	movpl.w	r8, #0
 8109650:	f1ba 0f00 	cmp.w	sl, #0
 8109654:	db3b      	blt.n	81096ce <_dtoa_r+0x23e>
 8109656:	9b04      	ldr	r3, [sp, #16]
 8109658:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 810965c:	4453      	add	r3, sl
 810965e:	9304      	str	r3, [sp, #16]
 8109660:	2300      	movs	r3, #0
 8109662:	9306      	str	r3, [sp, #24]
 8109664:	9b05      	ldr	r3, [sp, #20]
 8109666:	2b09      	cmp	r3, #9
 8109668:	d869      	bhi.n	810973e <_dtoa_r+0x2ae>
 810966a:	2b05      	cmp	r3, #5
 810966c:	bfc4      	itt	gt
 810966e:	3b04      	subgt	r3, #4
 8109670:	9305      	strgt	r3, [sp, #20]
 8109672:	9b05      	ldr	r3, [sp, #20]
 8109674:	f1a3 0302 	sub.w	r3, r3, #2
 8109678:	bfcc      	ite	gt
 810967a:	2500      	movgt	r5, #0
 810967c:	2501      	movle	r5, #1
 810967e:	2b03      	cmp	r3, #3
 8109680:	d869      	bhi.n	8109756 <_dtoa_r+0x2c6>
 8109682:	e8df f003 	tbb	[pc, r3]
 8109686:	4e2c      	.short	0x4e2c
 8109688:	5a4c      	.short	0x5a4c
 810968a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 810968e:	441d      	add	r5, r3
 8109690:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8109694:	2b20      	cmp	r3, #32
 8109696:	bfc1      	itttt	gt
 8109698:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 810969c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 81096a0:	fa09 f303 	lslgt.w	r3, r9, r3
 81096a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 81096a8:	bfda      	itte	le
 81096aa:	f1c3 0320 	rsble	r3, r3, #32
 81096ae:	fa06 f003 	lslle.w	r0, r6, r3
 81096b2:	4318      	orrgt	r0, r3
 81096b4:	f7f6 ffbe 	bl	8100634 <__aeabi_ui2d>
 81096b8:	2301      	movs	r3, #1
 81096ba:	4606      	mov	r6, r0
 81096bc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 81096c0:	3d01      	subs	r5, #1
 81096c2:	9310      	str	r3, [sp, #64]	; 0x40
 81096c4:	e771      	b.n	81095aa <_dtoa_r+0x11a>
 81096c6:	2301      	movs	r3, #1
 81096c8:	e7b6      	b.n	8109638 <_dtoa_r+0x1a8>
 81096ca:	900e      	str	r0, [sp, #56]	; 0x38
 81096cc:	e7b5      	b.n	810963a <_dtoa_r+0x1aa>
 81096ce:	f1ca 0300 	rsb	r3, sl, #0
 81096d2:	9306      	str	r3, [sp, #24]
 81096d4:	2300      	movs	r3, #0
 81096d6:	eba8 080a 	sub.w	r8, r8, sl
 81096da:	930d      	str	r3, [sp, #52]	; 0x34
 81096dc:	e7c2      	b.n	8109664 <_dtoa_r+0x1d4>
 81096de:	2300      	movs	r3, #0
 81096e0:	9308      	str	r3, [sp, #32]
 81096e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81096e4:	2b00      	cmp	r3, #0
 81096e6:	dc39      	bgt.n	810975c <_dtoa_r+0x2cc>
 81096e8:	f04f 0901 	mov.w	r9, #1
 81096ec:	f8cd 9004 	str.w	r9, [sp, #4]
 81096f0:	464b      	mov	r3, r9
 81096f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 81096f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 81096f8:	2200      	movs	r2, #0
 81096fa:	6042      	str	r2, [r0, #4]
 81096fc:	2204      	movs	r2, #4
 81096fe:	f102 0614 	add.w	r6, r2, #20
 8109702:	429e      	cmp	r6, r3
 8109704:	6841      	ldr	r1, [r0, #4]
 8109706:	d92f      	bls.n	8109768 <_dtoa_r+0x2d8>
 8109708:	4620      	mov	r0, r4
 810970a:	f001 fa77 	bl	810abfc <_Balloc>
 810970e:	9000      	str	r0, [sp, #0]
 8109710:	2800      	cmp	r0, #0
 8109712:	d14b      	bne.n	81097ac <_dtoa_r+0x31c>
 8109714:	4b24      	ldr	r3, [pc, #144]	; (81097a8 <_dtoa_r+0x318>)
 8109716:	4602      	mov	r2, r0
 8109718:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 810971c:	e6d1      	b.n	81094c2 <_dtoa_r+0x32>
 810971e:	2301      	movs	r3, #1
 8109720:	e7de      	b.n	81096e0 <_dtoa_r+0x250>
 8109722:	2300      	movs	r3, #0
 8109724:	9308      	str	r3, [sp, #32]
 8109726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109728:	eb0a 0903 	add.w	r9, sl, r3
 810972c:	f109 0301 	add.w	r3, r9, #1
 8109730:	2b01      	cmp	r3, #1
 8109732:	9301      	str	r3, [sp, #4]
 8109734:	bfb8      	it	lt
 8109736:	2301      	movlt	r3, #1
 8109738:	e7dd      	b.n	81096f6 <_dtoa_r+0x266>
 810973a:	2301      	movs	r3, #1
 810973c:	e7f2      	b.n	8109724 <_dtoa_r+0x294>
 810973e:	2501      	movs	r5, #1
 8109740:	2300      	movs	r3, #0
 8109742:	9305      	str	r3, [sp, #20]
 8109744:	9508      	str	r5, [sp, #32]
 8109746:	f04f 39ff 	mov.w	r9, #4294967295
 810974a:	2200      	movs	r2, #0
 810974c:	f8cd 9004 	str.w	r9, [sp, #4]
 8109750:	2312      	movs	r3, #18
 8109752:	9209      	str	r2, [sp, #36]	; 0x24
 8109754:	e7cf      	b.n	81096f6 <_dtoa_r+0x266>
 8109756:	2301      	movs	r3, #1
 8109758:	9308      	str	r3, [sp, #32]
 810975a:	e7f4      	b.n	8109746 <_dtoa_r+0x2b6>
 810975c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8109760:	f8cd 9004 	str.w	r9, [sp, #4]
 8109764:	464b      	mov	r3, r9
 8109766:	e7c6      	b.n	81096f6 <_dtoa_r+0x266>
 8109768:	3101      	adds	r1, #1
 810976a:	6041      	str	r1, [r0, #4]
 810976c:	0052      	lsls	r2, r2, #1
 810976e:	e7c6      	b.n	81096fe <_dtoa_r+0x26e>
 8109770:	636f4361 	.word	0x636f4361
 8109774:	3fd287a7 	.word	0x3fd287a7
 8109778:	8b60c8b3 	.word	0x8b60c8b3
 810977c:	3fc68a28 	.word	0x3fc68a28
 8109780:	509f79fb 	.word	0x509f79fb
 8109784:	3fd34413 	.word	0x3fd34413
 8109788:	0810bf0e 	.word	0x0810bf0e
 810978c:	0810bf25 	.word	0x0810bf25
 8109790:	7ff00000 	.word	0x7ff00000
 8109794:	0810bf0a 	.word	0x0810bf0a
 8109798:	0810bf01 	.word	0x0810bf01
 810979c:	0810bd82 	.word	0x0810bd82
 81097a0:	3ff80000 	.word	0x3ff80000
 81097a4:	0810c100 	.word	0x0810c100
 81097a8:	0810bf84 	.word	0x0810bf84
 81097ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81097ae:	9a00      	ldr	r2, [sp, #0]
 81097b0:	601a      	str	r2, [r3, #0]
 81097b2:	9b01      	ldr	r3, [sp, #4]
 81097b4:	2b0e      	cmp	r3, #14
 81097b6:	f200 80ad 	bhi.w	8109914 <_dtoa_r+0x484>
 81097ba:	2d00      	cmp	r5, #0
 81097bc:	f000 80aa 	beq.w	8109914 <_dtoa_r+0x484>
 81097c0:	f1ba 0f00 	cmp.w	sl, #0
 81097c4:	dd36      	ble.n	8109834 <_dtoa_r+0x3a4>
 81097c6:	4ac3      	ldr	r2, [pc, #780]	; (8109ad4 <_dtoa_r+0x644>)
 81097c8:	f00a 030f 	and.w	r3, sl, #15
 81097cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 81097d0:	ed93 7b00 	vldr	d7, [r3]
 81097d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 81097d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 81097dc:	eeb0 8a47 	vmov.f32	s16, s14
 81097e0:	eef0 8a67 	vmov.f32	s17, s15
 81097e4:	d016      	beq.n	8109814 <_dtoa_r+0x384>
 81097e6:	4bbc      	ldr	r3, [pc, #752]	; (8109ad8 <_dtoa_r+0x648>)
 81097e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 81097ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 81097f0:	f7f7 f8c4 	bl	810097c <__aeabi_ddiv>
 81097f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 81097f8:	f007 070f 	and.w	r7, r7, #15
 81097fc:	2503      	movs	r5, #3
 81097fe:	4eb6      	ldr	r6, [pc, #728]	; (8109ad8 <_dtoa_r+0x648>)
 8109800:	b957      	cbnz	r7, 8109818 <_dtoa_r+0x388>
 8109802:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8109806:	ec53 2b18 	vmov	r2, r3, d8
 810980a:	f7f7 f8b7 	bl	810097c <__aeabi_ddiv>
 810980e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109812:	e029      	b.n	8109868 <_dtoa_r+0x3d8>
 8109814:	2502      	movs	r5, #2
 8109816:	e7f2      	b.n	81097fe <_dtoa_r+0x36e>
 8109818:	07f9      	lsls	r1, r7, #31
 810981a:	d508      	bpl.n	810982e <_dtoa_r+0x39e>
 810981c:	ec51 0b18 	vmov	r0, r1, d8
 8109820:	e9d6 2300 	ldrd	r2, r3, [r6]
 8109824:	f7f6 ff80 	bl	8100728 <__aeabi_dmul>
 8109828:	ec41 0b18 	vmov	d8, r0, r1
 810982c:	3501      	adds	r5, #1
 810982e:	107f      	asrs	r7, r7, #1
 8109830:	3608      	adds	r6, #8
 8109832:	e7e5      	b.n	8109800 <_dtoa_r+0x370>
 8109834:	f000 80a6 	beq.w	8109984 <_dtoa_r+0x4f4>
 8109838:	f1ca 0600 	rsb	r6, sl, #0
 810983c:	4ba5      	ldr	r3, [pc, #660]	; (8109ad4 <_dtoa_r+0x644>)
 810983e:	4fa6      	ldr	r7, [pc, #664]	; (8109ad8 <_dtoa_r+0x648>)
 8109840:	f006 020f 	and.w	r2, r6, #15
 8109844:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8109848:	e9d3 2300 	ldrd	r2, r3, [r3]
 810984c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8109850:	f7f6 ff6a 	bl	8100728 <__aeabi_dmul>
 8109854:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8109858:	1136      	asrs	r6, r6, #4
 810985a:	2300      	movs	r3, #0
 810985c:	2502      	movs	r5, #2
 810985e:	2e00      	cmp	r6, #0
 8109860:	f040 8085 	bne.w	810996e <_dtoa_r+0x4de>
 8109864:	2b00      	cmp	r3, #0
 8109866:	d1d2      	bne.n	810980e <_dtoa_r+0x37e>
 8109868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 810986a:	2b00      	cmp	r3, #0
 810986c:	f000 808c 	beq.w	8109988 <_dtoa_r+0x4f8>
 8109870:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8109874:	4b99      	ldr	r3, [pc, #612]	; (8109adc <_dtoa_r+0x64c>)
 8109876:	2200      	movs	r2, #0
 8109878:	4630      	mov	r0, r6
 810987a:	4639      	mov	r1, r7
 810987c:	f7f7 f9c6 	bl	8100c0c <__aeabi_dcmplt>
 8109880:	2800      	cmp	r0, #0
 8109882:	f000 8081 	beq.w	8109988 <_dtoa_r+0x4f8>
 8109886:	9b01      	ldr	r3, [sp, #4]
 8109888:	2b00      	cmp	r3, #0
 810988a:	d07d      	beq.n	8109988 <_dtoa_r+0x4f8>
 810988c:	f1b9 0f00 	cmp.w	r9, #0
 8109890:	dd3c      	ble.n	810990c <_dtoa_r+0x47c>
 8109892:	f10a 33ff 	add.w	r3, sl, #4294967295
 8109896:	9307      	str	r3, [sp, #28]
 8109898:	2200      	movs	r2, #0
 810989a:	4b91      	ldr	r3, [pc, #580]	; (8109ae0 <_dtoa_r+0x650>)
 810989c:	4630      	mov	r0, r6
 810989e:	4639      	mov	r1, r7
 81098a0:	f7f6 ff42 	bl	8100728 <__aeabi_dmul>
 81098a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 81098a8:	3501      	adds	r5, #1
 81098aa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 81098ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 81098b2:	4628      	mov	r0, r5
 81098b4:	f7f6 fece 	bl	8100654 <__aeabi_i2d>
 81098b8:	4632      	mov	r2, r6
 81098ba:	463b      	mov	r3, r7
 81098bc:	f7f6 ff34 	bl	8100728 <__aeabi_dmul>
 81098c0:	4b88      	ldr	r3, [pc, #544]	; (8109ae4 <_dtoa_r+0x654>)
 81098c2:	2200      	movs	r2, #0
 81098c4:	f7f6 fd7a 	bl	81003bc <__adddf3>
 81098c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 81098cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 81098d0:	9303      	str	r3, [sp, #12]
 81098d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 81098d4:	2b00      	cmp	r3, #0
 81098d6:	d15c      	bne.n	8109992 <_dtoa_r+0x502>
 81098d8:	4b83      	ldr	r3, [pc, #524]	; (8109ae8 <_dtoa_r+0x658>)
 81098da:	2200      	movs	r2, #0
 81098dc:	4630      	mov	r0, r6
 81098de:	4639      	mov	r1, r7
 81098e0:	f7f6 fd6a 	bl	81003b8 <__aeabi_dsub>
 81098e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81098e8:	4606      	mov	r6, r0
 81098ea:	460f      	mov	r7, r1
 81098ec:	f7f7 f9ac 	bl	8100c48 <__aeabi_dcmpgt>
 81098f0:	2800      	cmp	r0, #0
 81098f2:	f040 8296 	bne.w	8109e22 <_dtoa_r+0x992>
 81098f6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 81098fa:	4630      	mov	r0, r6
 81098fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109900:	4639      	mov	r1, r7
 8109902:	f7f7 f983 	bl	8100c0c <__aeabi_dcmplt>
 8109906:	2800      	cmp	r0, #0
 8109908:	f040 8288 	bne.w	8109e1c <_dtoa_r+0x98c>
 810990c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8109910:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8109914:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8109916:	2b00      	cmp	r3, #0
 8109918:	f2c0 8158 	blt.w	8109bcc <_dtoa_r+0x73c>
 810991c:	f1ba 0f0e 	cmp.w	sl, #14
 8109920:	f300 8154 	bgt.w	8109bcc <_dtoa_r+0x73c>
 8109924:	4b6b      	ldr	r3, [pc, #428]	; (8109ad4 <_dtoa_r+0x644>)
 8109926:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 810992a:	e9d3 8900 	ldrd	r8, r9, [r3]
 810992e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109930:	2b00      	cmp	r3, #0
 8109932:	f280 80e3 	bge.w	8109afc <_dtoa_r+0x66c>
 8109936:	9b01      	ldr	r3, [sp, #4]
 8109938:	2b00      	cmp	r3, #0
 810993a:	f300 80df 	bgt.w	8109afc <_dtoa_r+0x66c>
 810993e:	f040 826d 	bne.w	8109e1c <_dtoa_r+0x98c>
 8109942:	4b69      	ldr	r3, [pc, #420]	; (8109ae8 <_dtoa_r+0x658>)
 8109944:	2200      	movs	r2, #0
 8109946:	4640      	mov	r0, r8
 8109948:	4649      	mov	r1, r9
 810994a:	f7f6 feed 	bl	8100728 <__aeabi_dmul>
 810994e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8109952:	f7f7 f96f 	bl	8100c34 <__aeabi_dcmpge>
 8109956:	9e01      	ldr	r6, [sp, #4]
 8109958:	4637      	mov	r7, r6
 810995a:	2800      	cmp	r0, #0
 810995c:	f040 8243 	bne.w	8109de6 <_dtoa_r+0x956>
 8109960:	9d00      	ldr	r5, [sp, #0]
 8109962:	2331      	movs	r3, #49	; 0x31
 8109964:	f805 3b01 	strb.w	r3, [r5], #1
 8109968:	f10a 0a01 	add.w	sl, sl, #1
 810996c:	e23f      	b.n	8109dee <_dtoa_r+0x95e>
 810996e:	07f2      	lsls	r2, r6, #31
 8109970:	d505      	bpl.n	810997e <_dtoa_r+0x4ee>
 8109972:	e9d7 2300 	ldrd	r2, r3, [r7]
 8109976:	f7f6 fed7 	bl	8100728 <__aeabi_dmul>
 810997a:	3501      	adds	r5, #1
 810997c:	2301      	movs	r3, #1
 810997e:	1076      	asrs	r6, r6, #1
 8109980:	3708      	adds	r7, #8
 8109982:	e76c      	b.n	810985e <_dtoa_r+0x3ce>
 8109984:	2502      	movs	r5, #2
 8109986:	e76f      	b.n	8109868 <_dtoa_r+0x3d8>
 8109988:	9b01      	ldr	r3, [sp, #4]
 810998a:	f8cd a01c 	str.w	sl, [sp, #28]
 810998e:	930c      	str	r3, [sp, #48]	; 0x30
 8109990:	e78d      	b.n	81098ae <_dtoa_r+0x41e>
 8109992:	9900      	ldr	r1, [sp, #0]
 8109994:	980c      	ldr	r0, [sp, #48]	; 0x30
 8109996:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8109998:	4b4e      	ldr	r3, [pc, #312]	; (8109ad4 <_dtoa_r+0x644>)
 810999a:	ed9d 7b02 	vldr	d7, [sp, #8]
 810999e:	4401      	add	r1, r0
 81099a0:	9102      	str	r1, [sp, #8]
 81099a2:	9908      	ldr	r1, [sp, #32]
 81099a4:	eeb0 8a47 	vmov.f32	s16, s14
 81099a8:	eef0 8a67 	vmov.f32	s17, s15
 81099ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81099b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 81099b4:	2900      	cmp	r1, #0
 81099b6:	d045      	beq.n	8109a44 <_dtoa_r+0x5b4>
 81099b8:	494c      	ldr	r1, [pc, #304]	; (8109aec <_dtoa_r+0x65c>)
 81099ba:	2000      	movs	r0, #0
 81099bc:	f7f6 ffde 	bl	810097c <__aeabi_ddiv>
 81099c0:	ec53 2b18 	vmov	r2, r3, d8
 81099c4:	f7f6 fcf8 	bl	81003b8 <__aeabi_dsub>
 81099c8:	9d00      	ldr	r5, [sp, #0]
 81099ca:	ec41 0b18 	vmov	d8, r0, r1
 81099ce:	4639      	mov	r1, r7
 81099d0:	4630      	mov	r0, r6
 81099d2:	f7f7 f959 	bl	8100c88 <__aeabi_d2iz>
 81099d6:	900c      	str	r0, [sp, #48]	; 0x30
 81099d8:	f7f6 fe3c 	bl	8100654 <__aeabi_i2d>
 81099dc:	4602      	mov	r2, r0
 81099de:	460b      	mov	r3, r1
 81099e0:	4630      	mov	r0, r6
 81099e2:	4639      	mov	r1, r7
 81099e4:	f7f6 fce8 	bl	81003b8 <__aeabi_dsub>
 81099e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 81099ea:	3330      	adds	r3, #48	; 0x30
 81099ec:	f805 3b01 	strb.w	r3, [r5], #1
 81099f0:	ec53 2b18 	vmov	r2, r3, d8
 81099f4:	4606      	mov	r6, r0
 81099f6:	460f      	mov	r7, r1
 81099f8:	f7f7 f908 	bl	8100c0c <__aeabi_dcmplt>
 81099fc:	2800      	cmp	r0, #0
 81099fe:	d165      	bne.n	8109acc <_dtoa_r+0x63c>
 8109a00:	4632      	mov	r2, r6
 8109a02:	463b      	mov	r3, r7
 8109a04:	4935      	ldr	r1, [pc, #212]	; (8109adc <_dtoa_r+0x64c>)
 8109a06:	2000      	movs	r0, #0
 8109a08:	f7f6 fcd6 	bl	81003b8 <__aeabi_dsub>
 8109a0c:	ec53 2b18 	vmov	r2, r3, d8
 8109a10:	f7f7 f8fc 	bl	8100c0c <__aeabi_dcmplt>
 8109a14:	2800      	cmp	r0, #0
 8109a16:	f040 80b9 	bne.w	8109b8c <_dtoa_r+0x6fc>
 8109a1a:	9b02      	ldr	r3, [sp, #8]
 8109a1c:	429d      	cmp	r5, r3
 8109a1e:	f43f af75 	beq.w	810990c <_dtoa_r+0x47c>
 8109a22:	4b2f      	ldr	r3, [pc, #188]	; (8109ae0 <_dtoa_r+0x650>)
 8109a24:	ec51 0b18 	vmov	r0, r1, d8
 8109a28:	2200      	movs	r2, #0
 8109a2a:	f7f6 fe7d 	bl	8100728 <__aeabi_dmul>
 8109a2e:	4b2c      	ldr	r3, [pc, #176]	; (8109ae0 <_dtoa_r+0x650>)
 8109a30:	ec41 0b18 	vmov	d8, r0, r1
 8109a34:	2200      	movs	r2, #0
 8109a36:	4630      	mov	r0, r6
 8109a38:	4639      	mov	r1, r7
 8109a3a:	f7f6 fe75 	bl	8100728 <__aeabi_dmul>
 8109a3e:	4606      	mov	r6, r0
 8109a40:	460f      	mov	r7, r1
 8109a42:	e7c4      	b.n	81099ce <_dtoa_r+0x53e>
 8109a44:	ec51 0b17 	vmov	r0, r1, d7
 8109a48:	f7f6 fe6e 	bl	8100728 <__aeabi_dmul>
 8109a4c:	9b02      	ldr	r3, [sp, #8]
 8109a4e:	9d00      	ldr	r5, [sp, #0]
 8109a50:	930c      	str	r3, [sp, #48]	; 0x30
 8109a52:	ec41 0b18 	vmov	d8, r0, r1
 8109a56:	4639      	mov	r1, r7
 8109a58:	4630      	mov	r0, r6
 8109a5a:	f7f7 f915 	bl	8100c88 <__aeabi_d2iz>
 8109a5e:	9011      	str	r0, [sp, #68]	; 0x44
 8109a60:	f7f6 fdf8 	bl	8100654 <__aeabi_i2d>
 8109a64:	4602      	mov	r2, r0
 8109a66:	460b      	mov	r3, r1
 8109a68:	4630      	mov	r0, r6
 8109a6a:	4639      	mov	r1, r7
 8109a6c:	f7f6 fca4 	bl	81003b8 <__aeabi_dsub>
 8109a70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8109a72:	3330      	adds	r3, #48	; 0x30
 8109a74:	f805 3b01 	strb.w	r3, [r5], #1
 8109a78:	9b02      	ldr	r3, [sp, #8]
 8109a7a:	429d      	cmp	r5, r3
 8109a7c:	4606      	mov	r6, r0
 8109a7e:	460f      	mov	r7, r1
 8109a80:	f04f 0200 	mov.w	r2, #0
 8109a84:	d134      	bne.n	8109af0 <_dtoa_r+0x660>
 8109a86:	4b19      	ldr	r3, [pc, #100]	; (8109aec <_dtoa_r+0x65c>)
 8109a88:	ec51 0b18 	vmov	r0, r1, d8
 8109a8c:	f7f6 fc96 	bl	81003bc <__adddf3>
 8109a90:	4602      	mov	r2, r0
 8109a92:	460b      	mov	r3, r1
 8109a94:	4630      	mov	r0, r6
 8109a96:	4639      	mov	r1, r7
 8109a98:	f7f7 f8d6 	bl	8100c48 <__aeabi_dcmpgt>
 8109a9c:	2800      	cmp	r0, #0
 8109a9e:	d175      	bne.n	8109b8c <_dtoa_r+0x6fc>
 8109aa0:	ec53 2b18 	vmov	r2, r3, d8
 8109aa4:	4911      	ldr	r1, [pc, #68]	; (8109aec <_dtoa_r+0x65c>)
 8109aa6:	2000      	movs	r0, #0
 8109aa8:	f7f6 fc86 	bl	81003b8 <__aeabi_dsub>
 8109aac:	4602      	mov	r2, r0
 8109aae:	460b      	mov	r3, r1
 8109ab0:	4630      	mov	r0, r6
 8109ab2:	4639      	mov	r1, r7
 8109ab4:	f7f7 f8aa 	bl	8100c0c <__aeabi_dcmplt>
 8109ab8:	2800      	cmp	r0, #0
 8109aba:	f43f af27 	beq.w	810990c <_dtoa_r+0x47c>
 8109abe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8109ac0:	1e6b      	subs	r3, r5, #1
 8109ac2:	930c      	str	r3, [sp, #48]	; 0x30
 8109ac4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8109ac8:	2b30      	cmp	r3, #48	; 0x30
 8109aca:	d0f8      	beq.n	8109abe <_dtoa_r+0x62e>
 8109acc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8109ad0:	e04a      	b.n	8109b68 <_dtoa_r+0x6d8>
 8109ad2:	bf00      	nop
 8109ad4:	0810c100 	.word	0x0810c100
 8109ad8:	0810c0d8 	.word	0x0810c0d8
 8109adc:	3ff00000 	.word	0x3ff00000
 8109ae0:	40240000 	.word	0x40240000
 8109ae4:	401c0000 	.word	0x401c0000
 8109ae8:	40140000 	.word	0x40140000
 8109aec:	3fe00000 	.word	0x3fe00000
 8109af0:	4baf      	ldr	r3, [pc, #700]	; (8109db0 <_dtoa_r+0x920>)
 8109af2:	f7f6 fe19 	bl	8100728 <__aeabi_dmul>
 8109af6:	4606      	mov	r6, r0
 8109af8:	460f      	mov	r7, r1
 8109afa:	e7ac      	b.n	8109a56 <_dtoa_r+0x5c6>
 8109afc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8109b00:	9d00      	ldr	r5, [sp, #0]
 8109b02:	4642      	mov	r2, r8
 8109b04:	464b      	mov	r3, r9
 8109b06:	4630      	mov	r0, r6
 8109b08:	4639      	mov	r1, r7
 8109b0a:	f7f6 ff37 	bl	810097c <__aeabi_ddiv>
 8109b0e:	f7f7 f8bb 	bl	8100c88 <__aeabi_d2iz>
 8109b12:	9002      	str	r0, [sp, #8]
 8109b14:	f7f6 fd9e 	bl	8100654 <__aeabi_i2d>
 8109b18:	4642      	mov	r2, r8
 8109b1a:	464b      	mov	r3, r9
 8109b1c:	f7f6 fe04 	bl	8100728 <__aeabi_dmul>
 8109b20:	4602      	mov	r2, r0
 8109b22:	460b      	mov	r3, r1
 8109b24:	4630      	mov	r0, r6
 8109b26:	4639      	mov	r1, r7
 8109b28:	f7f6 fc46 	bl	81003b8 <__aeabi_dsub>
 8109b2c:	9e02      	ldr	r6, [sp, #8]
 8109b2e:	9f01      	ldr	r7, [sp, #4]
 8109b30:	3630      	adds	r6, #48	; 0x30
 8109b32:	f805 6b01 	strb.w	r6, [r5], #1
 8109b36:	9e00      	ldr	r6, [sp, #0]
 8109b38:	1bae      	subs	r6, r5, r6
 8109b3a:	42b7      	cmp	r7, r6
 8109b3c:	4602      	mov	r2, r0
 8109b3e:	460b      	mov	r3, r1
 8109b40:	d137      	bne.n	8109bb2 <_dtoa_r+0x722>
 8109b42:	f7f6 fc3b 	bl	81003bc <__adddf3>
 8109b46:	4642      	mov	r2, r8
 8109b48:	464b      	mov	r3, r9
 8109b4a:	4606      	mov	r6, r0
 8109b4c:	460f      	mov	r7, r1
 8109b4e:	f7f7 f87b 	bl	8100c48 <__aeabi_dcmpgt>
 8109b52:	b9c8      	cbnz	r0, 8109b88 <_dtoa_r+0x6f8>
 8109b54:	4642      	mov	r2, r8
 8109b56:	464b      	mov	r3, r9
 8109b58:	4630      	mov	r0, r6
 8109b5a:	4639      	mov	r1, r7
 8109b5c:	f7f7 f84c 	bl	8100bf8 <__aeabi_dcmpeq>
 8109b60:	b110      	cbz	r0, 8109b68 <_dtoa_r+0x6d8>
 8109b62:	9b02      	ldr	r3, [sp, #8]
 8109b64:	07d9      	lsls	r1, r3, #31
 8109b66:	d40f      	bmi.n	8109b88 <_dtoa_r+0x6f8>
 8109b68:	4620      	mov	r0, r4
 8109b6a:	4659      	mov	r1, fp
 8109b6c:	f001 f886 	bl	810ac7c <_Bfree>
 8109b70:	2300      	movs	r3, #0
 8109b72:	702b      	strb	r3, [r5, #0]
 8109b74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8109b76:	f10a 0001 	add.w	r0, sl, #1
 8109b7a:	6018      	str	r0, [r3, #0]
 8109b7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8109b7e:	2b00      	cmp	r3, #0
 8109b80:	f43f acd8 	beq.w	8109534 <_dtoa_r+0xa4>
 8109b84:	601d      	str	r5, [r3, #0]
 8109b86:	e4d5      	b.n	8109534 <_dtoa_r+0xa4>
 8109b88:	f8cd a01c 	str.w	sl, [sp, #28]
 8109b8c:	462b      	mov	r3, r5
 8109b8e:	461d      	mov	r5, r3
 8109b90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8109b94:	2a39      	cmp	r2, #57	; 0x39
 8109b96:	d108      	bne.n	8109baa <_dtoa_r+0x71a>
 8109b98:	9a00      	ldr	r2, [sp, #0]
 8109b9a:	429a      	cmp	r2, r3
 8109b9c:	d1f7      	bne.n	8109b8e <_dtoa_r+0x6fe>
 8109b9e:	9a07      	ldr	r2, [sp, #28]
 8109ba0:	9900      	ldr	r1, [sp, #0]
 8109ba2:	3201      	adds	r2, #1
 8109ba4:	9207      	str	r2, [sp, #28]
 8109ba6:	2230      	movs	r2, #48	; 0x30
 8109ba8:	700a      	strb	r2, [r1, #0]
 8109baa:	781a      	ldrb	r2, [r3, #0]
 8109bac:	3201      	adds	r2, #1
 8109bae:	701a      	strb	r2, [r3, #0]
 8109bb0:	e78c      	b.n	8109acc <_dtoa_r+0x63c>
 8109bb2:	4b7f      	ldr	r3, [pc, #508]	; (8109db0 <_dtoa_r+0x920>)
 8109bb4:	2200      	movs	r2, #0
 8109bb6:	f7f6 fdb7 	bl	8100728 <__aeabi_dmul>
 8109bba:	2200      	movs	r2, #0
 8109bbc:	2300      	movs	r3, #0
 8109bbe:	4606      	mov	r6, r0
 8109bc0:	460f      	mov	r7, r1
 8109bc2:	f7f7 f819 	bl	8100bf8 <__aeabi_dcmpeq>
 8109bc6:	2800      	cmp	r0, #0
 8109bc8:	d09b      	beq.n	8109b02 <_dtoa_r+0x672>
 8109bca:	e7cd      	b.n	8109b68 <_dtoa_r+0x6d8>
 8109bcc:	9a08      	ldr	r2, [sp, #32]
 8109bce:	2a00      	cmp	r2, #0
 8109bd0:	f000 80c4 	beq.w	8109d5c <_dtoa_r+0x8cc>
 8109bd4:	9a05      	ldr	r2, [sp, #20]
 8109bd6:	2a01      	cmp	r2, #1
 8109bd8:	f300 80a8 	bgt.w	8109d2c <_dtoa_r+0x89c>
 8109bdc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8109bde:	2a00      	cmp	r2, #0
 8109be0:	f000 80a0 	beq.w	8109d24 <_dtoa_r+0x894>
 8109be4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8109be8:	9e06      	ldr	r6, [sp, #24]
 8109bea:	4645      	mov	r5, r8
 8109bec:	9a04      	ldr	r2, [sp, #16]
 8109bee:	2101      	movs	r1, #1
 8109bf0:	441a      	add	r2, r3
 8109bf2:	4620      	mov	r0, r4
 8109bf4:	4498      	add	r8, r3
 8109bf6:	9204      	str	r2, [sp, #16]
 8109bf8:	f001 f946 	bl	810ae88 <__i2b>
 8109bfc:	4607      	mov	r7, r0
 8109bfe:	2d00      	cmp	r5, #0
 8109c00:	dd0b      	ble.n	8109c1a <_dtoa_r+0x78a>
 8109c02:	9b04      	ldr	r3, [sp, #16]
 8109c04:	2b00      	cmp	r3, #0
 8109c06:	dd08      	ble.n	8109c1a <_dtoa_r+0x78a>
 8109c08:	42ab      	cmp	r3, r5
 8109c0a:	9a04      	ldr	r2, [sp, #16]
 8109c0c:	bfa8      	it	ge
 8109c0e:	462b      	movge	r3, r5
 8109c10:	eba8 0803 	sub.w	r8, r8, r3
 8109c14:	1aed      	subs	r5, r5, r3
 8109c16:	1ad3      	subs	r3, r2, r3
 8109c18:	9304      	str	r3, [sp, #16]
 8109c1a:	9b06      	ldr	r3, [sp, #24]
 8109c1c:	b1fb      	cbz	r3, 8109c5e <_dtoa_r+0x7ce>
 8109c1e:	9b08      	ldr	r3, [sp, #32]
 8109c20:	2b00      	cmp	r3, #0
 8109c22:	f000 809f 	beq.w	8109d64 <_dtoa_r+0x8d4>
 8109c26:	2e00      	cmp	r6, #0
 8109c28:	dd11      	ble.n	8109c4e <_dtoa_r+0x7be>
 8109c2a:	4639      	mov	r1, r7
 8109c2c:	4632      	mov	r2, r6
 8109c2e:	4620      	mov	r0, r4
 8109c30:	f001 f9e6 	bl	810b000 <__pow5mult>
 8109c34:	465a      	mov	r2, fp
 8109c36:	4601      	mov	r1, r0
 8109c38:	4607      	mov	r7, r0
 8109c3a:	4620      	mov	r0, r4
 8109c3c:	f001 f93a 	bl	810aeb4 <__multiply>
 8109c40:	4659      	mov	r1, fp
 8109c42:	9007      	str	r0, [sp, #28]
 8109c44:	4620      	mov	r0, r4
 8109c46:	f001 f819 	bl	810ac7c <_Bfree>
 8109c4a:	9b07      	ldr	r3, [sp, #28]
 8109c4c:	469b      	mov	fp, r3
 8109c4e:	9b06      	ldr	r3, [sp, #24]
 8109c50:	1b9a      	subs	r2, r3, r6
 8109c52:	d004      	beq.n	8109c5e <_dtoa_r+0x7ce>
 8109c54:	4659      	mov	r1, fp
 8109c56:	4620      	mov	r0, r4
 8109c58:	f001 f9d2 	bl	810b000 <__pow5mult>
 8109c5c:	4683      	mov	fp, r0
 8109c5e:	2101      	movs	r1, #1
 8109c60:	4620      	mov	r0, r4
 8109c62:	f001 f911 	bl	810ae88 <__i2b>
 8109c66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109c68:	2b00      	cmp	r3, #0
 8109c6a:	4606      	mov	r6, r0
 8109c6c:	dd7c      	ble.n	8109d68 <_dtoa_r+0x8d8>
 8109c6e:	461a      	mov	r2, r3
 8109c70:	4601      	mov	r1, r0
 8109c72:	4620      	mov	r0, r4
 8109c74:	f001 f9c4 	bl	810b000 <__pow5mult>
 8109c78:	9b05      	ldr	r3, [sp, #20]
 8109c7a:	2b01      	cmp	r3, #1
 8109c7c:	4606      	mov	r6, r0
 8109c7e:	dd76      	ble.n	8109d6e <_dtoa_r+0x8de>
 8109c80:	2300      	movs	r3, #0
 8109c82:	9306      	str	r3, [sp, #24]
 8109c84:	6933      	ldr	r3, [r6, #16]
 8109c86:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8109c8a:	6918      	ldr	r0, [r3, #16]
 8109c8c:	f001 f8ac 	bl	810ade8 <__hi0bits>
 8109c90:	f1c0 0020 	rsb	r0, r0, #32
 8109c94:	9b04      	ldr	r3, [sp, #16]
 8109c96:	4418      	add	r0, r3
 8109c98:	f010 001f 	ands.w	r0, r0, #31
 8109c9c:	f000 8086 	beq.w	8109dac <_dtoa_r+0x91c>
 8109ca0:	f1c0 0320 	rsb	r3, r0, #32
 8109ca4:	2b04      	cmp	r3, #4
 8109ca6:	dd7f      	ble.n	8109da8 <_dtoa_r+0x918>
 8109ca8:	f1c0 001c 	rsb	r0, r0, #28
 8109cac:	9b04      	ldr	r3, [sp, #16]
 8109cae:	4403      	add	r3, r0
 8109cb0:	4480      	add	r8, r0
 8109cb2:	4405      	add	r5, r0
 8109cb4:	9304      	str	r3, [sp, #16]
 8109cb6:	f1b8 0f00 	cmp.w	r8, #0
 8109cba:	dd05      	ble.n	8109cc8 <_dtoa_r+0x838>
 8109cbc:	4659      	mov	r1, fp
 8109cbe:	4642      	mov	r2, r8
 8109cc0:	4620      	mov	r0, r4
 8109cc2:	f001 f9f7 	bl	810b0b4 <__lshift>
 8109cc6:	4683      	mov	fp, r0
 8109cc8:	9b04      	ldr	r3, [sp, #16]
 8109cca:	2b00      	cmp	r3, #0
 8109ccc:	dd05      	ble.n	8109cda <_dtoa_r+0x84a>
 8109cce:	4631      	mov	r1, r6
 8109cd0:	461a      	mov	r2, r3
 8109cd2:	4620      	mov	r0, r4
 8109cd4:	f001 f9ee 	bl	810b0b4 <__lshift>
 8109cd8:	4606      	mov	r6, r0
 8109cda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8109cdc:	2b00      	cmp	r3, #0
 8109cde:	d069      	beq.n	8109db4 <_dtoa_r+0x924>
 8109ce0:	4631      	mov	r1, r6
 8109ce2:	4658      	mov	r0, fp
 8109ce4:	f001 fa52 	bl	810b18c <__mcmp>
 8109ce8:	2800      	cmp	r0, #0
 8109cea:	da63      	bge.n	8109db4 <_dtoa_r+0x924>
 8109cec:	2300      	movs	r3, #0
 8109cee:	4659      	mov	r1, fp
 8109cf0:	220a      	movs	r2, #10
 8109cf2:	4620      	mov	r0, r4
 8109cf4:	f000 ffe4 	bl	810acc0 <__multadd>
 8109cf8:	9b08      	ldr	r3, [sp, #32]
 8109cfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109cfe:	4683      	mov	fp, r0
 8109d00:	2b00      	cmp	r3, #0
 8109d02:	f000 818f 	beq.w	810a024 <_dtoa_r+0xb94>
 8109d06:	4639      	mov	r1, r7
 8109d08:	2300      	movs	r3, #0
 8109d0a:	220a      	movs	r2, #10
 8109d0c:	4620      	mov	r0, r4
 8109d0e:	f000 ffd7 	bl	810acc0 <__multadd>
 8109d12:	f1b9 0f00 	cmp.w	r9, #0
 8109d16:	4607      	mov	r7, r0
 8109d18:	f300 808e 	bgt.w	8109e38 <_dtoa_r+0x9a8>
 8109d1c:	9b05      	ldr	r3, [sp, #20]
 8109d1e:	2b02      	cmp	r3, #2
 8109d20:	dc50      	bgt.n	8109dc4 <_dtoa_r+0x934>
 8109d22:	e089      	b.n	8109e38 <_dtoa_r+0x9a8>
 8109d24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8109d26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8109d2a:	e75d      	b.n	8109be8 <_dtoa_r+0x758>
 8109d2c:	9b01      	ldr	r3, [sp, #4]
 8109d2e:	1e5e      	subs	r6, r3, #1
 8109d30:	9b06      	ldr	r3, [sp, #24]
 8109d32:	42b3      	cmp	r3, r6
 8109d34:	bfbf      	itttt	lt
 8109d36:	9b06      	ldrlt	r3, [sp, #24]
 8109d38:	9606      	strlt	r6, [sp, #24]
 8109d3a:	1af2      	sublt	r2, r6, r3
 8109d3c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8109d3e:	bfb6      	itet	lt
 8109d40:	189b      	addlt	r3, r3, r2
 8109d42:	1b9e      	subge	r6, r3, r6
 8109d44:	930d      	strlt	r3, [sp, #52]	; 0x34
 8109d46:	9b01      	ldr	r3, [sp, #4]
 8109d48:	bfb8      	it	lt
 8109d4a:	2600      	movlt	r6, #0
 8109d4c:	2b00      	cmp	r3, #0
 8109d4e:	bfb5      	itete	lt
 8109d50:	eba8 0503 	sublt.w	r5, r8, r3
 8109d54:	9b01      	ldrge	r3, [sp, #4]
 8109d56:	2300      	movlt	r3, #0
 8109d58:	4645      	movge	r5, r8
 8109d5a:	e747      	b.n	8109bec <_dtoa_r+0x75c>
 8109d5c:	9e06      	ldr	r6, [sp, #24]
 8109d5e:	9f08      	ldr	r7, [sp, #32]
 8109d60:	4645      	mov	r5, r8
 8109d62:	e74c      	b.n	8109bfe <_dtoa_r+0x76e>
 8109d64:	9a06      	ldr	r2, [sp, #24]
 8109d66:	e775      	b.n	8109c54 <_dtoa_r+0x7c4>
 8109d68:	9b05      	ldr	r3, [sp, #20]
 8109d6a:	2b01      	cmp	r3, #1
 8109d6c:	dc18      	bgt.n	8109da0 <_dtoa_r+0x910>
 8109d6e:	9b02      	ldr	r3, [sp, #8]
 8109d70:	b9b3      	cbnz	r3, 8109da0 <_dtoa_r+0x910>
 8109d72:	9b03      	ldr	r3, [sp, #12]
 8109d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8109d78:	b9a3      	cbnz	r3, 8109da4 <_dtoa_r+0x914>
 8109d7a:	9b03      	ldr	r3, [sp, #12]
 8109d7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8109d80:	0d1b      	lsrs	r3, r3, #20
 8109d82:	051b      	lsls	r3, r3, #20
 8109d84:	b12b      	cbz	r3, 8109d92 <_dtoa_r+0x902>
 8109d86:	9b04      	ldr	r3, [sp, #16]
 8109d88:	3301      	adds	r3, #1
 8109d8a:	9304      	str	r3, [sp, #16]
 8109d8c:	f108 0801 	add.w	r8, r8, #1
 8109d90:	2301      	movs	r3, #1
 8109d92:	9306      	str	r3, [sp, #24]
 8109d94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109d96:	2b00      	cmp	r3, #0
 8109d98:	f47f af74 	bne.w	8109c84 <_dtoa_r+0x7f4>
 8109d9c:	2001      	movs	r0, #1
 8109d9e:	e779      	b.n	8109c94 <_dtoa_r+0x804>
 8109da0:	2300      	movs	r3, #0
 8109da2:	e7f6      	b.n	8109d92 <_dtoa_r+0x902>
 8109da4:	9b02      	ldr	r3, [sp, #8]
 8109da6:	e7f4      	b.n	8109d92 <_dtoa_r+0x902>
 8109da8:	d085      	beq.n	8109cb6 <_dtoa_r+0x826>
 8109daa:	4618      	mov	r0, r3
 8109dac:	301c      	adds	r0, #28
 8109dae:	e77d      	b.n	8109cac <_dtoa_r+0x81c>
 8109db0:	40240000 	.word	0x40240000
 8109db4:	9b01      	ldr	r3, [sp, #4]
 8109db6:	2b00      	cmp	r3, #0
 8109db8:	dc38      	bgt.n	8109e2c <_dtoa_r+0x99c>
 8109dba:	9b05      	ldr	r3, [sp, #20]
 8109dbc:	2b02      	cmp	r3, #2
 8109dbe:	dd35      	ble.n	8109e2c <_dtoa_r+0x99c>
 8109dc0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8109dc4:	f1b9 0f00 	cmp.w	r9, #0
 8109dc8:	d10d      	bne.n	8109de6 <_dtoa_r+0x956>
 8109dca:	4631      	mov	r1, r6
 8109dcc:	464b      	mov	r3, r9
 8109dce:	2205      	movs	r2, #5
 8109dd0:	4620      	mov	r0, r4
 8109dd2:	f000 ff75 	bl	810acc0 <__multadd>
 8109dd6:	4601      	mov	r1, r0
 8109dd8:	4606      	mov	r6, r0
 8109dda:	4658      	mov	r0, fp
 8109ddc:	f001 f9d6 	bl	810b18c <__mcmp>
 8109de0:	2800      	cmp	r0, #0
 8109de2:	f73f adbd 	bgt.w	8109960 <_dtoa_r+0x4d0>
 8109de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109de8:	9d00      	ldr	r5, [sp, #0]
 8109dea:	ea6f 0a03 	mvn.w	sl, r3
 8109dee:	f04f 0800 	mov.w	r8, #0
 8109df2:	4631      	mov	r1, r6
 8109df4:	4620      	mov	r0, r4
 8109df6:	f000 ff41 	bl	810ac7c <_Bfree>
 8109dfa:	2f00      	cmp	r7, #0
 8109dfc:	f43f aeb4 	beq.w	8109b68 <_dtoa_r+0x6d8>
 8109e00:	f1b8 0f00 	cmp.w	r8, #0
 8109e04:	d005      	beq.n	8109e12 <_dtoa_r+0x982>
 8109e06:	45b8      	cmp	r8, r7
 8109e08:	d003      	beq.n	8109e12 <_dtoa_r+0x982>
 8109e0a:	4641      	mov	r1, r8
 8109e0c:	4620      	mov	r0, r4
 8109e0e:	f000 ff35 	bl	810ac7c <_Bfree>
 8109e12:	4639      	mov	r1, r7
 8109e14:	4620      	mov	r0, r4
 8109e16:	f000 ff31 	bl	810ac7c <_Bfree>
 8109e1a:	e6a5      	b.n	8109b68 <_dtoa_r+0x6d8>
 8109e1c:	2600      	movs	r6, #0
 8109e1e:	4637      	mov	r7, r6
 8109e20:	e7e1      	b.n	8109de6 <_dtoa_r+0x956>
 8109e22:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8109e24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8109e28:	4637      	mov	r7, r6
 8109e2a:	e599      	b.n	8109960 <_dtoa_r+0x4d0>
 8109e2c:	9b08      	ldr	r3, [sp, #32]
 8109e2e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8109e32:	2b00      	cmp	r3, #0
 8109e34:	f000 80fd 	beq.w	810a032 <_dtoa_r+0xba2>
 8109e38:	2d00      	cmp	r5, #0
 8109e3a:	dd05      	ble.n	8109e48 <_dtoa_r+0x9b8>
 8109e3c:	4639      	mov	r1, r7
 8109e3e:	462a      	mov	r2, r5
 8109e40:	4620      	mov	r0, r4
 8109e42:	f001 f937 	bl	810b0b4 <__lshift>
 8109e46:	4607      	mov	r7, r0
 8109e48:	9b06      	ldr	r3, [sp, #24]
 8109e4a:	2b00      	cmp	r3, #0
 8109e4c:	d05c      	beq.n	8109f08 <_dtoa_r+0xa78>
 8109e4e:	6879      	ldr	r1, [r7, #4]
 8109e50:	4620      	mov	r0, r4
 8109e52:	f000 fed3 	bl	810abfc <_Balloc>
 8109e56:	4605      	mov	r5, r0
 8109e58:	b928      	cbnz	r0, 8109e66 <_dtoa_r+0x9d6>
 8109e5a:	4b80      	ldr	r3, [pc, #512]	; (810a05c <_dtoa_r+0xbcc>)
 8109e5c:	4602      	mov	r2, r0
 8109e5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8109e62:	f7ff bb2e 	b.w	81094c2 <_dtoa_r+0x32>
 8109e66:	693a      	ldr	r2, [r7, #16]
 8109e68:	3202      	adds	r2, #2
 8109e6a:	0092      	lsls	r2, r2, #2
 8109e6c:	f107 010c 	add.w	r1, r7, #12
 8109e70:	300c      	adds	r0, #12
 8109e72:	f7fd fa19 	bl	81072a8 <memcpy>
 8109e76:	2201      	movs	r2, #1
 8109e78:	4629      	mov	r1, r5
 8109e7a:	4620      	mov	r0, r4
 8109e7c:	f001 f91a 	bl	810b0b4 <__lshift>
 8109e80:	9b00      	ldr	r3, [sp, #0]
 8109e82:	3301      	adds	r3, #1
 8109e84:	9301      	str	r3, [sp, #4]
 8109e86:	9b00      	ldr	r3, [sp, #0]
 8109e88:	444b      	add	r3, r9
 8109e8a:	9307      	str	r3, [sp, #28]
 8109e8c:	9b02      	ldr	r3, [sp, #8]
 8109e8e:	f003 0301 	and.w	r3, r3, #1
 8109e92:	46b8      	mov	r8, r7
 8109e94:	9306      	str	r3, [sp, #24]
 8109e96:	4607      	mov	r7, r0
 8109e98:	9b01      	ldr	r3, [sp, #4]
 8109e9a:	4631      	mov	r1, r6
 8109e9c:	3b01      	subs	r3, #1
 8109e9e:	4658      	mov	r0, fp
 8109ea0:	9302      	str	r3, [sp, #8]
 8109ea2:	f7ff fa6a 	bl	810937a <quorem>
 8109ea6:	4603      	mov	r3, r0
 8109ea8:	3330      	adds	r3, #48	; 0x30
 8109eaa:	9004      	str	r0, [sp, #16]
 8109eac:	4641      	mov	r1, r8
 8109eae:	4658      	mov	r0, fp
 8109eb0:	9308      	str	r3, [sp, #32]
 8109eb2:	f001 f96b 	bl	810b18c <__mcmp>
 8109eb6:	463a      	mov	r2, r7
 8109eb8:	4681      	mov	r9, r0
 8109eba:	4631      	mov	r1, r6
 8109ebc:	4620      	mov	r0, r4
 8109ebe:	f001 f981 	bl	810b1c4 <__mdiff>
 8109ec2:	68c2      	ldr	r2, [r0, #12]
 8109ec4:	9b08      	ldr	r3, [sp, #32]
 8109ec6:	4605      	mov	r5, r0
 8109ec8:	bb02      	cbnz	r2, 8109f0c <_dtoa_r+0xa7c>
 8109eca:	4601      	mov	r1, r0
 8109ecc:	4658      	mov	r0, fp
 8109ece:	f001 f95d 	bl	810b18c <__mcmp>
 8109ed2:	9b08      	ldr	r3, [sp, #32]
 8109ed4:	4602      	mov	r2, r0
 8109ed6:	4629      	mov	r1, r5
 8109ed8:	4620      	mov	r0, r4
 8109eda:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8109ede:	f000 fecd 	bl	810ac7c <_Bfree>
 8109ee2:	9b05      	ldr	r3, [sp, #20]
 8109ee4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8109ee6:	9d01      	ldr	r5, [sp, #4]
 8109ee8:	ea43 0102 	orr.w	r1, r3, r2
 8109eec:	9b06      	ldr	r3, [sp, #24]
 8109eee:	430b      	orrs	r3, r1
 8109ef0:	9b08      	ldr	r3, [sp, #32]
 8109ef2:	d10d      	bne.n	8109f10 <_dtoa_r+0xa80>
 8109ef4:	2b39      	cmp	r3, #57	; 0x39
 8109ef6:	d029      	beq.n	8109f4c <_dtoa_r+0xabc>
 8109ef8:	f1b9 0f00 	cmp.w	r9, #0
 8109efc:	dd01      	ble.n	8109f02 <_dtoa_r+0xa72>
 8109efe:	9b04      	ldr	r3, [sp, #16]
 8109f00:	3331      	adds	r3, #49	; 0x31
 8109f02:	9a02      	ldr	r2, [sp, #8]
 8109f04:	7013      	strb	r3, [r2, #0]
 8109f06:	e774      	b.n	8109df2 <_dtoa_r+0x962>
 8109f08:	4638      	mov	r0, r7
 8109f0a:	e7b9      	b.n	8109e80 <_dtoa_r+0x9f0>
 8109f0c:	2201      	movs	r2, #1
 8109f0e:	e7e2      	b.n	8109ed6 <_dtoa_r+0xa46>
 8109f10:	f1b9 0f00 	cmp.w	r9, #0
 8109f14:	db06      	blt.n	8109f24 <_dtoa_r+0xa94>
 8109f16:	9905      	ldr	r1, [sp, #20]
 8109f18:	ea41 0909 	orr.w	r9, r1, r9
 8109f1c:	9906      	ldr	r1, [sp, #24]
 8109f1e:	ea59 0101 	orrs.w	r1, r9, r1
 8109f22:	d120      	bne.n	8109f66 <_dtoa_r+0xad6>
 8109f24:	2a00      	cmp	r2, #0
 8109f26:	ddec      	ble.n	8109f02 <_dtoa_r+0xa72>
 8109f28:	4659      	mov	r1, fp
 8109f2a:	2201      	movs	r2, #1
 8109f2c:	4620      	mov	r0, r4
 8109f2e:	9301      	str	r3, [sp, #4]
 8109f30:	f001 f8c0 	bl	810b0b4 <__lshift>
 8109f34:	4631      	mov	r1, r6
 8109f36:	4683      	mov	fp, r0
 8109f38:	f001 f928 	bl	810b18c <__mcmp>
 8109f3c:	2800      	cmp	r0, #0
 8109f3e:	9b01      	ldr	r3, [sp, #4]
 8109f40:	dc02      	bgt.n	8109f48 <_dtoa_r+0xab8>
 8109f42:	d1de      	bne.n	8109f02 <_dtoa_r+0xa72>
 8109f44:	07da      	lsls	r2, r3, #31
 8109f46:	d5dc      	bpl.n	8109f02 <_dtoa_r+0xa72>
 8109f48:	2b39      	cmp	r3, #57	; 0x39
 8109f4a:	d1d8      	bne.n	8109efe <_dtoa_r+0xa6e>
 8109f4c:	9a02      	ldr	r2, [sp, #8]
 8109f4e:	2339      	movs	r3, #57	; 0x39
 8109f50:	7013      	strb	r3, [r2, #0]
 8109f52:	462b      	mov	r3, r5
 8109f54:	461d      	mov	r5, r3
 8109f56:	3b01      	subs	r3, #1
 8109f58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8109f5c:	2a39      	cmp	r2, #57	; 0x39
 8109f5e:	d050      	beq.n	810a002 <_dtoa_r+0xb72>
 8109f60:	3201      	adds	r2, #1
 8109f62:	701a      	strb	r2, [r3, #0]
 8109f64:	e745      	b.n	8109df2 <_dtoa_r+0x962>
 8109f66:	2a00      	cmp	r2, #0
 8109f68:	dd03      	ble.n	8109f72 <_dtoa_r+0xae2>
 8109f6a:	2b39      	cmp	r3, #57	; 0x39
 8109f6c:	d0ee      	beq.n	8109f4c <_dtoa_r+0xabc>
 8109f6e:	3301      	adds	r3, #1
 8109f70:	e7c7      	b.n	8109f02 <_dtoa_r+0xa72>
 8109f72:	9a01      	ldr	r2, [sp, #4]
 8109f74:	9907      	ldr	r1, [sp, #28]
 8109f76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8109f7a:	428a      	cmp	r2, r1
 8109f7c:	d02a      	beq.n	8109fd4 <_dtoa_r+0xb44>
 8109f7e:	4659      	mov	r1, fp
 8109f80:	2300      	movs	r3, #0
 8109f82:	220a      	movs	r2, #10
 8109f84:	4620      	mov	r0, r4
 8109f86:	f000 fe9b 	bl	810acc0 <__multadd>
 8109f8a:	45b8      	cmp	r8, r7
 8109f8c:	4683      	mov	fp, r0
 8109f8e:	f04f 0300 	mov.w	r3, #0
 8109f92:	f04f 020a 	mov.w	r2, #10
 8109f96:	4641      	mov	r1, r8
 8109f98:	4620      	mov	r0, r4
 8109f9a:	d107      	bne.n	8109fac <_dtoa_r+0xb1c>
 8109f9c:	f000 fe90 	bl	810acc0 <__multadd>
 8109fa0:	4680      	mov	r8, r0
 8109fa2:	4607      	mov	r7, r0
 8109fa4:	9b01      	ldr	r3, [sp, #4]
 8109fa6:	3301      	adds	r3, #1
 8109fa8:	9301      	str	r3, [sp, #4]
 8109faa:	e775      	b.n	8109e98 <_dtoa_r+0xa08>
 8109fac:	f000 fe88 	bl	810acc0 <__multadd>
 8109fb0:	4639      	mov	r1, r7
 8109fb2:	4680      	mov	r8, r0
 8109fb4:	2300      	movs	r3, #0
 8109fb6:	220a      	movs	r2, #10
 8109fb8:	4620      	mov	r0, r4
 8109fba:	f000 fe81 	bl	810acc0 <__multadd>
 8109fbe:	4607      	mov	r7, r0
 8109fc0:	e7f0      	b.n	8109fa4 <_dtoa_r+0xb14>
 8109fc2:	f1b9 0f00 	cmp.w	r9, #0
 8109fc6:	9a00      	ldr	r2, [sp, #0]
 8109fc8:	bfcc      	ite	gt
 8109fca:	464d      	movgt	r5, r9
 8109fcc:	2501      	movle	r5, #1
 8109fce:	4415      	add	r5, r2
 8109fd0:	f04f 0800 	mov.w	r8, #0
 8109fd4:	4659      	mov	r1, fp
 8109fd6:	2201      	movs	r2, #1
 8109fd8:	4620      	mov	r0, r4
 8109fda:	9301      	str	r3, [sp, #4]
 8109fdc:	f001 f86a 	bl	810b0b4 <__lshift>
 8109fe0:	4631      	mov	r1, r6
 8109fe2:	4683      	mov	fp, r0
 8109fe4:	f001 f8d2 	bl	810b18c <__mcmp>
 8109fe8:	2800      	cmp	r0, #0
 8109fea:	dcb2      	bgt.n	8109f52 <_dtoa_r+0xac2>
 8109fec:	d102      	bne.n	8109ff4 <_dtoa_r+0xb64>
 8109fee:	9b01      	ldr	r3, [sp, #4]
 8109ff0:	07db      	lsls	r3, r3, #31
 8109ff2:	d4ae      	bmi.n	8109f52 <_dtoa_r+0xac2>
 8109ff4:	462b      	mov	r3, r5
 8109ff6:	461d      	mov	r5, r3
 8109ff8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8109ffc:	2a30      	cmp	r2, #48	; 0x30
 8109ffe:	d0fa      	beq.n	8109ff6 <_dtoa_r+0xb66>
 810a000:	e6f7      	b.n	8109df2 <_dtoa_r+0x962>
 810a002:	9a00      	ldr	r2, [sp, #0]
 810a004:	429a      	cmp	r2, r3
 810a006:	d1a5      	bne.n	8109f54 <_dtoa_r+0xac4>
 810a008:	f10a 0a01 	add.w	sl, sl, #1
 810a00c:	2331      	movs	r3, #49	; 0x31
 810a00e:	e779      	b.n	8109f04 <_dtoa_r+0xa74>
 810a010:	4b13      	ldr	r3, [pc, #76]	; (810a060 <_dtoa_r+0xbd0>)
 810a012:	f7ff baaf 	b.w	8109574 <_dtoa_r+0xe4>
 810a016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a018:	2b00      	cmp	r3, #0
 810a01a:	f47f aa86 	bne.w	810952a <_dtoa_r+0x9a>
 810a01e:	4b11      	ldr	r3, [pc, #68]	; (810a064 <_dtoa_r+0xbd4>)
 810a020:	f7ff baa8 	b.w	8109574 <_dtoa_r+0xe4>
 810a024:	f1b9 0f00 	cmp.w	r9, #0
 810a028:	dc03      	bgt.n	810a032 <_dtoa_r+0xba2>
 810a02a:	9b05      	ldr	r3, [sp, #20]
 810a02c:	2b02      	cmp	r3, #2
 810a02e:	f73f aec9 	bgt.w	8109dc4 <_dtoa_r+0x934>
 810a032:	9d00      	ldr	r5, [sp, #0]
 810a034:	4631      	mov	r1, r6
 810a036:	4658      	mov	r0, fp
 810a038:	f7ff f99f 	bl	810937a <quorem>
 810a03c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 810a040:	f805 3b01 	strb.w	r3, [r5], #1
 810a044:	9a00      	ldr	r2, [sp, #0]
 810a046:	1aaa      	subs	r2, r5, r2
 810a048:	4591      	cmp	r9, r2
 810a04a:	ddba      	ble.n	8109fc2 <_dtoa_r+0xb32>
 810a04c:	4659      	mov	r1, fp
 810a04e:	2300      	movs	r3, #0
 810a050:	220a      	movs	r2, #10
 810a052:	4620      	mov	r0, r4
 810a054:	f000 fe34 	bl	810acc0 <__multadd>
 810a058:	4683      	mov	fp, r0
 810a05a:	e7eb      	b.n	810a034 <_dtoa_r+0xba4>
 810a05c:	0810bf84 	.word	0x0810bf84
 810a060:	0810bd81 	.word	0x0810bd81
 810a064:	0810bf01 	.word	0x0810bf01

0810a068 <__sflush_r>:
 810a068:	898a      	ldrh	r2, [r1, #12]
 810a06a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a06e:	4605      	mov	r5, r0
 810a070:	0710      	lsls	r0, r2, #28
 810a072:	460c      	mov	r4, r1
 810a074:	d458      	bmi.n	810a128 <__sflush_r+0xc0>
 810a076:	684b      	ldr	r3, [r1, #4]
 810a078:	2b00      	cmp	r3, #0
 810a07a:	dc05      	bgt.n	810a088 <__sflush_r+0x20>
 810a07c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810a07e:	2b00      	cmp	r3, #0
 810a080:	dc02      	bgt.n	810a088 <__sflush_r+0x20>
 810a082:	2000      	movs	r0, #0
 810a084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a088:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a08a:	2e00      	cmp	r6, #0
 810a08c:	d0f9      	beq.n	810a082 <__sflush_r+0x1a>
 810a08e:	2300      	movs	r3, #0
 810a090:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810a094:	682f      	ldr	r7, [r5, #0]
 810a096:	602b      	str	r3, [r5, #0]
 810a098:	d032      	beq.n	810a100 <__sflush_r+0x98>
 810a09a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810a09c:	89a3      	ldrh	r3, [r4, #12]
 810a09e:	075a      	lsls	r2, r3, #29
 810a0a0:	d505      	bpl.n	810a0ae <__sflush_r+0x46>
 810a0a2:	6863      	ldr	r3, [r4, #4]
 810a0a4:	1ac0      	subs	r0, r0, r3
 810a0a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810a0a8:	b10b      	cbz	r3, 810a0ae <__sflush_r+0x46>
 810a0aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810a0ac:	1ac0      	subs	r0, r0, r3
 810a0ae:	2300      	movs	r3, #0
 810a0b0:	4602      	mov	r2, r0
 810a0b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810a0b4:	6a21      	ldr	r1, [r4, #32]
 810a0b6:	4628      	mov	r0, r5
 810a0b8:	47b0      	blx	r6
 810a0ba:	1c43      	adds	r3, r0, #1
 810a0bc:	89a3      	ldrh	r3, [r4, #12]
 810a0be:	d106      	bne.n	810a0ce <__sflush_r+0x66>
 810a0c0:	6829      	ldr	r1, [r5, #0]
 810a0c2:	291d      	cmp	r1, #29
 810a0c4:	d82c      	bhi.n	810a120 <__sflush_r+0xb8>
 810a0c6:	4a2a      	ldr	r2, [pc, #168]	; (810a170 <__sflush_r+0x108>)
 810a0c8:	40ca      	lsrs	r2, r1
 810a0ca:	07d6      	lsls	r6, r2, #31
 810a0cc:	d528      	bpl.n	810a120 <__sflush_r+0xb8>
 810a0ce:	2200      	movs	r2, #0
 810a0d0:	6062      	str	r2, [r4, #4]
 810a0d2:	04d9      	lsls	r1, r3, #19
 810a0d4:	6922      	ldr	r2, [r4, #16]
 810a0d6:	6022      	str	r2, [r4, #0]
 810a0d8:	d504      	bpl.n	810a0e4 <__sflush_r+0x7c>
 810a0da:	1c42      	adds	r2, r0, #1
 810a0dc:	d101      	bne.n	810a0e2 <__sflush_r+0x7a>
 810a0de:	682b      	ldr	r3, [r5, #0]
 810a0e0:	b903      	cbnz	r3, 810a0e4 <__sflush_r+0x7c>
 810a0e2:	6560      	str	r0, [r4, #84]	; 0x54
 810a0e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a0e6:	602f      	str	r7, [r5, #0]
 810a0e8:	2900      	cmp	r1, #0
 810a0ea:	d0ca      	beq.n	810a082 <__sflush_r+0x1a>
 810a0ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a0f0:	4299      	cmp	r1, r3
 810a0f2:	d002      	beq.n	810a0fa <__sflush_r+0x92>
 810a0f4:	4628      	mov	r0, r5
 810a0f6:	f7fd f8ed 	bl	81072d4 <_free_r>
 810a0fa:	2000      	movs	r0, #0
 810a0fc:	6360      	str	r0, [r4, #52]	; 0x34
 810a0fe:	e7c1      	b.n	810a084 <__sflush_r+0x1c>
 810a100:	6a21      	ldr	r1, [r4, #32]
 810a102:	2301      	movs	r3, #1
 810a104:	4628      	mov	r0, r5
 810a106:	47b0      	blx	r6
 810a108:	1c41      	adds	r1, r0, #1
 810a10a:	d1c7      	bne.n	810a09c <__sflush_r+0x34>
 810a10c:	682b      	ldr	r3, [r5, #0]
 810a10e:	2b00      	cmp	r3, #0
 810a110:	d0c4      	beq.n	810a09c <__sflush_r+0x34>
 810a112:	2b1d      	cmp	r3, #29
 810a114:	d001      	beq.n	810a11a <__sflush_r+0xb2>
 810a116:	2b16      	cmp	r3, #22
 810a118:	d101      	bne.n	810a11e <__sflush_r+0xb6>
 810a11a:	602f      	str	r7, [r5, #0]
 810a11c:	e7b1      	b.n	810a082 <__sflush_r+0x1a>
 810a11e:	89a3      	ldrh	r3, [r4, #12]
 810a120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a124:	81a3      	strh	r3, [r4, #12]
 810a126:	e7ad      	b.n	810a084 <__sflush_r+0x1c>
 810a128:	690f      	ldr	r7, [r1, #16]
 810a12a:	2f00      	cmp	r7, #0
 810a12c:	d0a9      	beq.n	810a082 <__sflush_r+0x1a>
 810a12e:	0793      	lsls	r3, r2, #30
 810a130:	680e      	ldr	r6, [r1, #0]
 810a132:	bf08      	it	eq
 810a134:	694b      	ldreq	r3, [r1, #20]
 810a136:	600f      	str	r7, [r1, #0]
 810a138:	bf18      	it	ne
 810a13a:	2300      	movne	r3, #0
 810a13c:	eba6 0807 	sub.w	r8, r6, r7
 810a140:	608b      	str	r3, [r1, #8]
 810a142:	f1b8 0f00 	cmp.w	r8, #0
 810a146:	dd9c      	ble.n	810a082 <__sflush_r+0x1a>
 810a148:	6a21      	ldr	r1, [r4, #32]
 810a14a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810a14c:	4643      	mov	r3, r8
 810a14e:	463a      	mov	r2, r7
 810a150:	4628      	mov	r0, r5
 810a152:	47b0      	blx	r6
 810a154:	2800      	cmp	r0, #0
 810a156:	dc06      	bgt.n	810a166 <__sflush_r+0xfe>
 810a158:	89a3      	ldrh	r3, [r4, #12]
 810a15a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810a15e:	81a3      	strh	r3, [r4, #12]
 810a160:	f04f 30ff 	mov.w	r0, #4294967295
 810a164:	e78e      	b.n	810a084 <__sflush_r+0x1c>
 810a166:	4407      	add	r7, r0
 810a168:	eba8 0800 	sub.w	r8, r8, r0
 810a16c:	e7e9      	b.n	810a142 <__sflush_r+0xda>
 810a16e:	bf00      	nop
 810a170:	20400001 	.word	0x20400001

0810a174 <_fflush_r>:
 810a174:	b538      	push	{r3, r4, r5, lr}
 810a176:	690b      	ldr	r3, [r1, #16]
 810a178:	4605      	mov	r5, r0
 810a17a:	460c      	mov	r4, r1
 810a17c:	b913      	cbnz	r3, 810a184 <_fflush_r+0x10>
 810a17e:	2500      	movs	r5, #0
 810a180:	4628      	mov	r0, r5
 810a182:	bd38      	pop	{r3, r4, r5, pc}
 810a184:	b118      	cbz	r0, 810a18e <_fflush_r+0x1a>
 810a186:	6983      	ldr	r3, [r0, #24]
 810a188:	b90b      	cbnz	r3, 810a18e <_fflush_r+0x1a>
 810a18a:	f000 f887 	bl	810a29c <__sinit>
 810a18e:	4b14      	ldr	r3, [pc, #80]	; (810a1e0 <_fflush_r+0x6c>)
 810a190:	429c      	cmp	r4, r3
 810a192:	d11b      	bne.n	810a1cc <_fflush_r+0x58>
 810a194:	686c      	ldr	r4, [r5, #4]
 810a196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a19a:	2b00      	cmp	r3, #0
 810a19c:	d0ef      	beq.n	810a17e <_fflush_r+0xa>
 810a19e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810a1a0:	07d0      	lsls	r0, r2, #31
 810a1a2:	d404      	bmi.n	810a1ae <_fflush_r+0x3a>
 810a1a4:	0599      	lsls	r1, r3, #22
 810a1a6:	d402      	bmi.n	810a1ae <_fflush_r+0x3a>
 810a1a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a1aa:	f000 fc88 	bl	810aabe <__retarget_lock_acquire_recursive>
 810a1ae:	4628      	mov	r0, r5
 810a1b0:	4621      	mov	r1, r4
 810a1b2:	f7ff ff59 	bl	810a068 <__sflush_r>
 810a1b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810a1b8:	07da      	lsls	r2, r3, #31
 810a1ba:	4605      	mov	r5, r0
 810a1bc:	d4e0      	bmi.n	810a180 <_fflush_r+0xc>
 810a1be:	89a3      	ldrh	r3, [r4, #12]
 810a1c0:	059b      	lsls	r3, r3, #22
 810a1c2:	d4dd      	bmi.n	810a180 <_fflush_r+0xc>
 810a1c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810a1c6:	f000 fc7b 	bl	810aac0 <__retarget_lock_release_recursive>
 810a1ca:	e7d9      	b.n	810a180 <_fflush_r+0xc>
 810a1cc:	4b05      	ldr	r3, [pc, #20]	; (810a1e4 <_fflush_r+0x70>)
 810a1ce:	429c      	cmp	r4, r3
 810a1d0:	d101      	bne.n	810a1d6 <_fflush_r+0x62>
 810a1d2:	68ac      	ldr	r4, [r5, #8]
 810a1d4:	e7df      	b.n	810a196 <_fflush_r+0x22>
 810a1d6:	4b04      	ldr	r3, [pc, #16]	; (810a1e8 <_fflush_r+0x74>)
 810a1d8:	429c      	cmp	r4, r3
 810a1da:	bf08      	it	eq
 810a1dc:	68ec      	ldreq	r4, [r5, #12]
 810a1de:	e7da      	b.n	810a196 <_fflush_r+0x22>
 810a1e0:	0810bfb8 	.word	0x0810bfb8
 810a1e4:	0810bfd8 	.word	0x0810bfd8
 810a1e8:	0810bf98 	.word	0x0810bf98

0810a1ec <std>:
 810a1ec:	2300      	movs	r3, #0
 810a1ee:	b510      	push	{r4, lr}
 810a1f0:	4604      	mov	r4, r0
 810a1f2:	e9c0 3300 	strd	r3, r3, [r0]
 810a1f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810a1fa:	6083      	str	r3, [r0, #8]
 810a1fc:	8181      	strh	r1, [r0, #12]
 810a1fe:	6643      	str	r3, [r0, #100]	; 0x64
 810a200:	81c2      	strh	r2, [r0, #14]
 810a202:	6183      	str	r3, [r0, #24]
 810a204:	4619      	mov	r1, r3
 810a206:	2208      	movs	r2, #8
 810a208:	305c      	adds	r0, #92	; 0x5c
 810a20a:	f7fd f85b 	bl	81072c4 <memset>
 810a20e:	4b05      	ldr	r3, [pc, #20]	; (810a224 <std+0x38>)
 810a210:	6263      	str	r3, [r4, #36]	; 0x24
 810a212:	4b05      	ldr	r3, [pc, #20]	; (810a228 <std+0x3c>)
 810a214:	62a3      	str	r3, [r4, #40]	; 0x28
 810a216:	4b05      	ldr	r3, [pc, #20]	; (810a22c <std+0x40>)
 810a218:	62e3      	str	r3, [r4, #44]	; 0x2c
 810a21a:	4b05      	ldr	r3, [pc, #20]	; (810a230 <std+0x44>)
 810a21c:	6224      	str	r4, [r4, #32]
 810a21e:	6323      	str	r3, [r4, #48]	; 0x30
 810a220:	bd10      	pop	{r4, pc}
 810a222:	bf00      	nop
 810a224:	0810b931 	.word	0x0810b931
 810a228:	0810b953 	.word	0x0810b953
 810a22c:	0810b98b 	.word	0x0810b98b
 810a230:	0810b9af 	.word	0x0810b9af

0810a234 <_cleanup_r>:
 810a234:	4901      	ldr	r1, [pc, #4]	; (810a23c <_cleanup_r+0x8>)
 810a236:	f000 b8af 	b.w	810a398 <_fwalk_reent>
 810a23a:	bf00      	nop
 810a23c:	0810a175 	.word	0x0810a175

0810a240 <__sfmoreglue>:
 810a240:	b570      	push	{r4, r5, r6, lr}
 810a242:	1e4a      	subs	r2, r1, #1
 810a244:	2568      	movs	r5, #104	; 0x68
 810a246:	4355      	muls	r5, r2
 810a248:	460e      	mov	r6, r1
 810a24a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 810a24e:	f7fd f891 	bl	8107374 <_malloc_r>
 810a252:	4604      	mov	r4, r0
 810a254:	b140      	cbz	r0, 810a268 <__sfmoreglue+0x28>
 810a256:	2100      	movs	r1, #0
 810a258:	e9c0 1600 	strd	r1, r6, [r0]
 810a25c:	300c      	adds	r0, #12
 810a25e:	60a0      	str	r0, [r4, #8]
 810a260:	f105 0268 	add.w	r2, r5, #104	; 0x68
 810a264:	f7fd f82e 	bl	81072c4 <memset>
 810a268:	4620      	mov	r0, r4
 810a26a:	bd70      	pop	{r4, r5, r6, pc}

0810a26c <__sfp_lock_acquire>:
 810a26c:	4801      	ldr	r0, [pc, #4]	; (810a274 <__sfp_lock_acquire+0x8>)
 810a26e:	f000 bc26 	b.w	810aabe <__retarget_lock_acquire_recursive>
 810a272:	bf00      	nop
 810a274:	10000514 	.word	0x10000514

0810a278 <__sfp_lock_release>:
 810a278:	4801      	ldr	r0, [pc, #4]	; (810a280 <__sfp_lock_release+0x8>)
 810a27a:	f000 bc21 	b.w	810aac0 <__retarget_lock_release_recursive>
 810a27e:	bf00      	nop
 810a280:	10000514 	.word	0x10000514

0810a284 <__sinit_lock_acquire>:
 810a284:	4801      	ldr	r0, [pc, #4]	; (810a28c <__sinit_lock_acquire+0x8>)
 810a286:	f000 bc1a 	b.w	810aabe <__retarget_lock_acquire_recursive>
 810a28a:	bf00      	nop
 810a28c:	1000050f 	.word	0x1000050f

0810a290 <__sinit_lock_release>:
 810a290:	4801      	ldr	r0, [pc, #4]	; (810a298 <__sinit_lock_release+0x8>)
 810a292:	f000 bc15 	b.w	810aac0 <__retarget_lock_release_recursive>
 810a296:	bf00      	nop
 810a298:	1000050f 	.word	0x1000050f

0810a29c <__sinit>:
 810a29c:	b510      	push	{r4, lr}
 810a29e:	4604      	mov	r4, r0
 810a2a0:	f7ff fff0 	bl	810a284 <__sinit_lock_acquire>
 810a2a4:	69a3      	ldr	r3, [r4, #24]
 810a2a6:	b11b      	cbz	r3, 810a2b0 <__sinit+0x14>
 810a2a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a2ac:	f7ff bff0 	b.w	810a290 <__sinit_lock_release>
 810a2b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810a2b4:	6523      	str	r3, [r4, #80]	; 0x50
 810a2b6:	4b13      	ldr	r3, [pc, #76]	; (810a304 <__sinit+0x68>)
 810a2b8:	4a13      	ldr	r2, [pc, #76]	; (810a308 <__sinit+0x6c>)
 810a2ba:	681b      	ldr	r3, [r3, #0]
 810a2bc:	62a2      	str	r2, [r4, #40]	; 0x28
 810a2be:	42a3      	cmp	r3, r4
 810a2c0:	bf04      	itt	eq
 810a2c2:	2301      	moveq	r3, #1
 810a2c4:	61a3      	streq	r3, [r4, #24]
 810a2c6:	4620      	mov	r0, r4
 810a2c8:	f000 f820 	bl	810a30c <__sfp>
 810a2cc:	6060      	str	r0, [r4, #4]
 810a2ce:	4620      	mov	r0, r4
 810a2d0:	f000 f81c 	bl	810a30c <__sfp>
 810a2d4:	60a0      	str	r0, [r4, #8]
 810a2d6:	4620      	mov	r0, r4
 810a2d8:	f000 f818 	bl	810a30c <__sfp>
 810a2dc:	2200      	movs	r2, #0
 810a2de:	60e0      	str	r0, [r4, #12]
 810a2e0:	2104      	movs	r1, #4
 810a2e2:	6860      	ldr	r0, [r4, #4]
 810a2e4:	f7ff ff82 	bl	810a1ec <std>
 810a2e8:	68a0      	ldr	r0, [r4, #8]
 810a2ea:	2201      	movs	r2, #1
 810a2ec:	2109      	movs	r1, #9
 810a2ee:	f7ff ff7d 	bl	810a1ec <std>
 810a2f2:	68e0      	ldr	r0, [r4, #12]
 810a2f4:	2202      	movs	r2, #2
 810a2f6:	2112      	movs	r1, #18
 810a2f8:	f7ff ff78 	bl	810a1ec <std>
 810a2fc:	2301      	movs	r3, #1
 810a2fe:	61a3      	str	r3, [r4, #24]
 810a300:	e7d2      	b.n	810a2a8 <__sinit+0xc>
 810a302:	bf00      	nop
 810a304:	0810bd5c 	.word	0x0810bd5c
 810a308:	0810a235 	.word	0x0810a235

0810a30c <__sfp>:
 810a30c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a30e:	4607      	mov	r7, r0
 810a310:	f7ff ffac 	bl	810a26c <__sfp_lock_acquire>
 810a314:	4b1e      	ldr	r3, [pc, #120]	; (810a390 <__sfp+0x84>)
 810a316:	681e      	ldr	r6, [r3, #0]
 810a318:	69b3      	ldr	r3, [r6, #24]
 810a31a:	b913      	cbnz	r3, 810a322 <__sfp+0x16>
 810a31c:	4630      	mov	r0, r6
 810a31e:	f7ff ffbd 	bl	810a29c <__sinit>
 810a322:	3648      	adds	r6, #72	; 0x48
 810a324:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810a328:	3b01      	subs	r3, #1
 810a32a:	d503      	bpl.n	810a334 <__sfp+0x28>
 810a32c:	6833      	ldr	r3, [r6, #0]
 810a32e:	b30b      	cbz	r3, 810a374 <__sfp+0x68>
 810a330:	6836      	ldr	r6, [r6, #0]
 810a332:	e7f7      	b.n	810a324 <__sfp+0x18>
 810a334:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810a338:	b9d5      	cbnz	r5, 810a370 <__sfp+0x64>
 810a33a:	4b16      	ldr	r3, [pc, #88]	; (810a394 <__sfp+0x88>)
 810a33c:	60e3      	str	r3, [r4, #12]
 810a33e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810a342:	6665      	str	r5, [r4, #100]	; 0x64
 810a344:	f000 fbba 	bl	810aabc <__retarget_lock_init_recursive>
 810a348:	f7ff ff96 	bl	810a278 <__sfp_lock_release>
 810a34c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810a350:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810a354:	6025      	str	r5, [r4, #0]
 810a356:	61a5      	str	r5, [r4, #24]
 810a358:	2208      	movs	r2, #8
 810a35a:	4629      	mov	r1, r5
 810a35c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810a360:	f7fc ffb0 	bl	81072c4 <memset>
 810a364:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810a368:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810a36c:	4620      	mov	r0, r4
 810a36e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a370:	3468      	adds	r4, #104	; 0x68
 810a372:	e7d9      	b.n	810a328 <__sfp+0x1c>
 810a374:	2104      	movs	r1, #4
 810a376:	4638      	mov	r0, r7
 810a378:	f7ff ff62 	bl	810a240 <__sfmoreglue>
 810a37c:	4604      	mov	r4, r0
 810a37e:	6030      	str	r0, [r6, #0]
 810a380:	2800      	cmp	r0, #0
 810a382:	d1d5      	bne.n	810a330 <__sfp+0x24>
 810a384:	f7ff ff78 	bl	810a278 <__sfp_lock_release>
 810a388:	230c      	movs	r3, #12
 810a38a:	603b      	str	r3, [r7, #0]
 810a38c:	e7ee      	b.n	810a36c <__sfp+0x60>
 810a38e:	bf00      	nop
 810a390:	0810bd5c 	.word	0x0810bd5c
 810a394:	ffff0001 	.word	0xffff0001

0810a398 <_fwalk_reent>:
 810a398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a39c:	4606      	mov	r6, r0
 810a39e:	4688      	mov	r8, r1
 810a3a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810a3a4:	2700      	movs	r7, #0
 810a3a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810a3aa:	f1b9 0901 	subs.w	r9, r9, #1
 810a3ae:	d505      	bpl.n	810a3bc <_fwalk_reent+0x24>
 810a3b0:	6824      	ldr	r4, [r4, #0]
 810a3b2:	2c00      	cmp	r4, #0
 810a3b4:	d1f7      	bne.n	810a3a6 <_fwalk_reent+0xe>
 810a3b6:	4638      	mov	r0, r7
 810a3b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a3bc:	89ab      	ldrh	r3, [r5, #12]
 810a3be:	2b01      	cmp	r3, #1
 810a3c0:	d907      	bls.n	810a3d2 <_fwalk_reent+0x3a>
 810a3c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810a3c6:	3301      	adds	r3, #1
 810a3c8:	d003      	beq.n	810a3d2 <_fwalk_reent+0x3a>
 810a3ca:	4629      	mov	r1, r5
 810a3cc:	4630      	mov	r0, r6
 810a3ce:	47c0      	blx	r8
 810a3d0:	4307      	orrs	r7, r0
 810a3d2:	3568      	adds	r5, #104	; 0x68
 810a3d4:	e7e9      	b.n	810a3aa <_fwalk_reent+0x12>

0810a3d6 <rshift>:
 810a3d6:	6903      	ldr	r3, [r0, #16]
 810a3d8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810a3dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810a3e0:	ea4f 1261 	mov.w	r2, r1, asr #5
 810a3e4:	f100 0414 	add.w	r4, r0, #20
 810a3e8:	dd45      	ble.n	810a476 <rshift+0xa0>
 810a3ea:	f011 011f 	ands.w	r1, r1, #31
 810a3ee:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810a3f2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810a3f6:	d10c      	bne.n	810a412 <rshift+0x3c>
 810a3f8:	f100 0710 	add.w	r7, r0, #16
 810a3fc:	4629      	mov	r1, r5
 810a3fe:	42b1      	cmp	r1, r6
 810a400:	d334      	bcc.n	810a46c <rshift+0x96>
 810a402:	1a9b      	subs	r3, r3, r2
 810a404:	009b      	lsls	r3, r3, #2
 810a406:	1eea      	subs	r2, r5, #3
 810a408:	4296      	cmp	r6, r2
 810a40a:	bf38      	it	cc
 810a40c:	2300      	movcc	r3, #0
 810a40e:	4423      	add	r3, r4
 810a410:	e015      	b.n	810a43e <rshift+0x68>
 810a412:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810a416:	f1c1 0820 	rsb	r8, r1, #32
 810a41a:	40cf      	lsrs	r7, r1
 810a41c:	f105 0e04 	add.w	lr, r5, #4
 810a420:	46a1      	mov	r9, r4
 810a422:	4576      	cmp	r6, lr
 810a424:	46f4      	mov	ip, lr
 810a426:	d815      	bhi.n	810a454 <rshift+0x7e>
 810a428:	1a9b      	subs	r3, r3, r2
 810a42a:	009a      	lsls	r2, r3, #2
 810a42c:	3a04      	subs	r2, #4
 810a42e:	3501      	adds	r5, #1
 810a430:	42ae      	cmp	r6, r5
 810a432:	bf38      	it	cc
 810a434:	2200      	movcc	r2, #0
 810a436:	18a3      	adds	r3, r4, r2
 810a438:	50a7      	str	r7, [r4, r2]
 810a43a:	b107      	cbz	r7, 810a43e <rshift+0x68>
 810a43c:	3304      	adds	r3, #4
 810a43e:	1b1a      	subs	r2, r3, r4
 810a440:	42a3      	cmp	r3, r4
 810a442:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810a446:	bf08      	it	eq
 810a448:	2300      	moveq	r3, #0
 810a44a:	6102      	str	r2, [r0, #16]
 810a44c:	bf08      	it	eq
 810a44e:	6143      	streq	r3, [r0, #20]
 810a450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810a454:	f8dc c000 	ldr.w	ip, [ip]
 810a458:	fa0c fc08 	lsl.w	ip, ip, r8
 810a45c:	ea4c 0707 	orr.w	r7, ip, r7
 810a460:	f849 7b04 	str.w	r7, [r9], #4
 810a464:	f85e 7b04 	ldr.w	r7, [lr], #4
 810a468:	40cf      	lsrs	r7, r1
 810a46a:	e7da      	b.n	810a422 <rshift+0x4c>
 810a46c:	f851 cb04 	ldr.w	ip, [r1], #4
 810a470:	f847 cf04 	str.w	ip, [r7, #4]!
 810a474:	e7c3      	b.n	810a3fe <rshift+0x28>
 810a476:	4623      	mov	r3, r4
 810a478:	e7e1      	b.n	810a43e <rshift+0x68>

0810a47a <__hexdig_fun>:
 810a47a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810a47e:	2b09      	cmp	r3, #9
 810a480:	d802      	bhi.n	810a488 <__hexdig_fun+0xe>
 810a482:	3820      	subs	r0, #32
 810a484:	b2c0      	uxtb	r0, r0
 810a486:	4770      	bx	lr
 810a488:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810a48c:	2b05      	cmp	r3, #5
 810a48e:	d801      	bhi.n	810a494 <__hexdig_fun+0x1a>
 810a490:	3847      	subs	r0, #71	; 0x47
 810a492:	e7f7      	b.n	810a484 <__hexdig_fun+0xa>
 810a494:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810a498:	2b05      	cmp	r3, #5
 810a49a:	d801      	bhi.n	810a4a0 <__hexdig_fun+0x26>
 810a49c:	3827      	subs	r0, #39	; 0x27
 810a49e:	e7f1      	b.n	810a484 <__hexdig_fun+0xa>
 810a4a0:	2000      	movs	r0, #0
 810a4a2:	4770      	bx	lr

0810a4a4 <__gethex>:
 810a4a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a4a8:	ed2d 8b02 	vpush	{d8}
 810a4ac:	b089      	sub	sp, #36	; 0x24
 810a4ae:	ee08 0a10 	vmov	s16, r0
 810a4b2:	9304      	str	r3, [sp, #16]
 810a4b4:	4bbc      	ldr	r3, [pc, #752]	; (810a7a8 <__gethex+0x304>)
 810a4b6:	681b      	ldr	r3, [r3, #0]
 810a4b8:	9301      	str	r3, [sp, #4]
 810a4ba:	4618      	mov	r0, r3
 810a4bc:	468b      	mov	fp, r1
 810a4be:	4690      	mov	r8, r2
 810a4c0:	f7f5 ff18 	bl	81002f4 <strlen>
 810a4c4:	9b01      	ldr	r3, [sp, #4]
 810a4c6:	f8db 2000 	ldr.w	r2, [fp]
 810a4ca:	4403      	add	r3, r0
 810a4cc:	4682      	mov	sl, r0
 810a4ce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 810a4d2:	9305      	str	r3, [sp, #20]
 810a4d4:	1c93      	adds	r3, r2, #2
 810a4d6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810a4da:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810a4de:	32fe      	adds	r2, #254	; 0xfe
 810a4e0:	18d1      	adds	r1, r2, r3
 810a4e2:	461f      	mov	r7, r3
 810a4e4:	f813 0b01 	ldrb.w	r0, [r3], #1
 810a4e8:	9100      	str	r1, [sp, #0]
 810a4ea:	2830      	cmp	r0, #48	; 0x30
 810a4ec:	d0f8      	beq.n	810a4e0 <__gethex+0x3c>
 810a4ee:	f7ff ffc4 	bl	810a47a <__hexdig_fun>
 810a4f2:	4604      	mov	r4, r0
 810a4f4:	2800      	cmp	r0, #0
 810a4f6:	d13a      	bne.n	810a56e <__gethex+0xca>
 810a4f8:	9901      	ldr	r1, [sp, #4]
 810a4fa:	4652      	mov	r2, sl
 810a4fc:	4638      	mov	r0, r7
 810a4fe:	f7fd ff9d 	bl	810843c <strncmp>
 810a502:	4605      	mov	r5, r0
 810a504:	2800      	cmp	r0, #0
 810a506:	d168      	bne.n	810a5da <__gethex+0x136>
 810a508:	f817 000a 	ldrb.w	r0, [r7, sl]
 810a50c:	eb07 060a 	add.w	r6, r7, sl
 810a510:	f7ff ffb3 	bl	810a47a <__hexdig_fun>
 810a514:	2800      	cmp	r0, #0
 810a516:	d062      	beq.n	810a5de <__gethex+0x13a>
 810a518:	4633      	mov	r3, r6
 810a51a:	7818      	ldrb	r0, [r3, #0]
 810a51c:	2830      	cmp	r0, #48	; 0x30
 810a51e:	461f      	mov	r7, r3
 810a520:	f103 0301 	add.w	r3, r3, #1
 810a524:	d0f9      	beq.n	810a51a <__gethex+0x76>
 810a526:	f7ff ffa8 	bl	810a47a <__hexdig_fun>
 810a52a:	2301      	movs	r3, #1
 810a52c:	fab0 f480 	clz	r4, r0
 810a530:	0964      	lsrs	r4, r4, #5
 810a532:	4635      	mov	r5, r6
 810a534:	9300      	str	r3, [sp, #0]
 810a536:	463a      	mov	r2, r7
 810a538:	4616      	mov	r6, r2
 810a53a:	3201      	adds	r2, #1
 810a53c:	7830      	ldrb	r0, [r6, #0]
 810a53e:	f7ff ff9c 	bl	810a47a <__hexdig_fun>
 810a542:	2800      	cmp	r0, #0
 810a544:	d1f8      	bne.n	810a538 <__gethex+0x94>
 810a546:	9901      	ldr	r1, [sp, #4]
 810a548:	4652      	mov	r2, sl
 810a54a:	4630      	mov	r0, r6
 810a54c:	f7fd ff76 	bl	810843c <strncmp>
 810a550:	b980      	cbnz	r0, 810a574 <__gethex+0xd0>
 810a552:	b94d      	cbnz	r5, 810a568 <__gethex+0xc4>
 810a554:	eb06 050a 	add.w	r5, r6, sl
 810a558:	462a      	mov	r2, r5
 810a55a:	4616      	mov	r6, r2
 810a55c:	3201      	adds	r2, #1
 810a55e:	7830      	ldrb	r0, [r6, #0]
 810a560:	f7ff ff8b 	bl	810a47a <__hexdig_fun>
 810a564:	2800      	cmp	r0, #0
 810a566:	d1f8      	bne.n	810a55a <__gethex+0xb6>
 810a568:	1bad      	subs	r5, r5, r6
 810a56a:	00ad      	lsls	r5, r5, #2
 810a56c:	e004      	b.n	810a578 <__gethex+0xd4>
 810a56e:	2400      	movs	r4, #0
 810a570:	4625      	mov	r5, r4
 810a572:	e7e0      	b.n	810a536 <__gethex+0x92>
 810a574:	2d00      	cmp	r5, #0
 810a576:	d1f7      	bne.n	810a568 <__gethex+0xc4>
 810a578:	7833      	ldrb	r3, [r6, #0]
 810a57a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810a57e:	2b50      	cmp	r3, #80	; 0x50
 810a580:	d13b      	bne.n	810a5fa <__gethex+0x156>
 810a582:	7873      	ldrb	r3, [r6, #1]
 810a584:	2b2b      	cmp	r3, #43	; 0x2b
 810a586:	d02c      	beq.n	810a5e2 <__gethex+0x13e>
 810a588:	2b2d      	cmp	r3, #45	; 0x2d
 810a58a:	d02e      	beq.n	810a5ea <__gethex+0x146>
 810a58c:	1c71      	adds	r1, r6, #1
 810a58e:	f04f 0900 	mov.w	r9, #0
 810a592:	7808      	ldrb	r0, [r1, #0]
 810a594:	f7ff ff71 	bl	810a47a <__hexdig_fun>
 810a598:	1e43      	subs	r3, r0, #1
 810a59a:	b2db      	uxtb	r3, r3
 810a59c:	2b18      	cmp	r3, #24
 810a59e:	d82c      	bhi.n	810a5fa <__gethex+0x156>
 810a5a0:	f1a0 0210 	sub.w	r2, r0, #16
 810a5a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810a5a8:	f7ff ff67 	bl	810a47a <__hexdig_fun>
 810a5ac:	1e43      	subs	r3, r0, #1
 810a5ae:	b2db      	uxtb	r3, r3
 810a5b0:	2b18      	cmp	r3, #24
 810a5b2:	d91d      	bls.n	810a5f0 <__gethex+0x14c>
 810a5b4:	f1b9 0f00 	cmp.w	r9, #0
 810a5b8:	d000      	beq.n	810a5bc <__gethex+0x118>
 810a5ba:	4252      	negs	r2, r2
 810a5bc:	4415      	add	r5, r2
 810a5be:	f8cb 1000 	str.w	r1, [fp]
 810a5c2:	b1e4      	cbz	r4, 810a5fe <__gethex+0x15a>
 810a5c4:	9b00      	ldr	r3, [sp, #0]
 810a5c6:	2b00      	cmp	r3, #0
 810a5c8:	bf14      	ite	ne
 810a5ca:	2700      	movne	r7, #0
 810a5cc:	2706      	moveq	r7, #6
 810a5ce:	4638      	mov	r0, r7
 810a5d0:	b009      	add	sp, #36	; 0x24
 810a5d2:	ecbd 8b02 	vpop	{d8}
 810a5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a5da:	463e      	mov	r6, r7
 810a5dc:	4625      	mov	r5, r4
 810a5de:	2401      	movs	r4, #1
 810a5e0:	e7ca      	b.n	810a578 <__gethex+0xd4>
 810a5e2:	f04f 0900 	mov.w	r9, #0
 810a5e6:	1cb1      	adds	r1, r6, #2
 810a5e8:	e7d3      	b.n	810a592 <__gethex+0xee>
 810a5ea:	f04f 0901 	mov.w	r9, #1
 810a5ee:	e7fa      	b.n	810a5e6 <__gethex+0x142>
 810a5f0:	230a      	movs	r3, #10
 810a5f2:	fb03 0202 	mla	r2, r3, r2, r0
 810a5f6:	3a10      	subs	r2, #16
 810a5f8:	e7d4      	b.n	810a5a4 <__gethex+0x100>
 810a5fa:	4631      	mov	r1, r6
 810a5fc:	e7df      	b.n	810a5be <__gethex+0x11a>
 810a5fe:	1bf3      	subs	r3, r6, r7
 810a600:	3b01      	subs	r3, #1
 810a602:	4621      	mov	r1, r4
 810a604:	2b07      	cmp	r3, #7
 810a606:	dc0b      	bgt.n	810a620 <__gethex+0x17c>
 810a608:	ee18 0a10 	vmov	r0, s16
 810a60c:	f000 faf6 	bl	810abfc <_Balloc>
 810a610:	4604      	mov	r4, r0
 810a612:	b940      	cbnz	r0, 810a626 <__gethex+0x182>
 810a614:	4b65      	ldr	r3, [pc, #404]	; (810a7ac <__gethex+0x308>)
 810a616:	4602      	mov	r2, r0
 810a618:	21de      	movs	r1, #222	; 0xde
 810a61a:	4865      	ldr	r0, [pc, #404]	; (810a7b0 <__gethex+0x30c>)
 810a61c:	f7fc fdda 	bl	81071d4 <__assert_func>
 810a620:	3101      	adds	r1, #1
 810a622:	105b      	asrs	r3, r3, #1
 810a624:	e7ee      	b.n	810a604 <__gethex+0x160>
 810a626:	f100 0914 	add.w	r9, r0, #20
 810a62a:	f04f 0b00 	mov.w	fp, #0
 810a62e:	f1ca 0301 	rsb	r3, sl, #1
 810a632:	f8cd 9008 	str.w	r9, [sp, #8]
 810a636:	f8cd b000 	str.w	fp, [sp]
 810a63a:	9306      	str	r3, [sp, #24]
 810a63c:	42b7      	cmp	r7, r6
 810a63e:	d340      	bcc.n	810a6c2 <__gethex+0x21e>
 810a640:	9802      	ldr	r0, [sp, #8]
 810a642:	9b00      	ldr	r3, [sp, #0]
 810a644:	f840 3b04 	str.w	r3, [r0], #4
 810a648:	eba0 0009 	sub.w	r0, r0, r9
 810a64c:	1080      	asrs	r0, r0, #2
 810a64e:	0146      	lsls	r6, r0, #5
 810a650:	6120      	str	r0, [r4, #16]
 810a652:	4618      	mov	r0, r3
 810a654:	f000 fbc8 	bl	810ade8 <__hi0bits>
 810a658:	1a30      	subs	r0, r6, r0
 810a65a:	f8d8 6000 	ldr.w	r6, [r8]
 810a65e:	42b0      	cmp	r0, r6
 810a660:	dd63      	ble.n	810a72a <__gethex+0x286>
 810a662:	1b87      	subs	r7, r0, r6
 810a664:	4639      	mov	r1, r7
 810a666:	4620      	mov	r0, r4
 810a668:	f000 ff62 	bl	810b530 <__any_on>
 810a66c:	4682      	mov	sl, r0
 810a66e:	b1a8      	cbz	r0, 810a69c <__gethex+0x1f8>
 810a670:	1e7b      	subs	r3, r7, #1
 810a672:	1159      	asrs	r1, r3, #5
 810a674:	f003 021f 	and.w	r2, r3, #31
 810a678:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810a67c:	f04f 0a01 	mov.w	sl, #1
 810a680:	fa0a f202 	lsl.w	r2, sl, r2
 810a684:	420a      	tst	r2, r1
 810a686:	d009      	beq.n	810a69c <__gethex+0x1f8>
 810a688:	4553      	cmp	r3, sl
 810a68a:	dd05      	ble.n	810a698 <__gethex+0x1f4>
 810a68c:	1eb9      	subs	r1, r7, #2
 810a68e:	4620      	mov	r0, r4
 810a690:	f000 ff4e 	bl	810b530 <__any_on>
 810a694:	2800      	cmp	r0, #0
 810a696:	d145      	bne.n	810a724 <__gethex+0x280>
 810a698:	f04f 0a02 	mov.w	sl, #2
 810a69c:	4639      	mov	r1, r7
 810a69e:	4620      	mov	r0, r4
 810a6a0:	f7ff fe99 	bl	810a3d6 <rshift>
 810a6a4:	443d      	add	r5, r7
 810a6a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810a6aa:	42ab      	cmp	r3, r5
 810a6ac:	da4c      	bge.n	810a748 <__gethex+0x2a4>
 810a6ae:	ee18 0a10 	vmov	r0, s16
 810a6b2:	4621      	mov	r1, r4
 810a6b4:	f000 fae2 	bl	810ac7c <_Bfree>
 810a6b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810a6ba:	2300      	movs	r3, #0
 810a6bc:	6013      	str	r3, [r2, #0]
 810a6be:	27a3      	movs	r7, #163	; 0xa3
 810a6c0:	e785      	b.n	810a5ce <__gethex+0x12a>
 810a6c2:	1e73      	subs	r3, r6, #1
 810a6c4:	9a05      	ldr	r2, [sp, #20]
 810a6c6:	9303      	str	r3, [sp, #12]
 810a6c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810a6cc:	4293      	cmp	r3, r2
 810a6ce:	d019      	beq.n	810a704 <__gethex+0x260>
 810a6d0:	f1bb 0f20 	cmp.w	fp, #32
 810a6d4:	d107      	bne.n	810a6e6 <__gethex+0x242>
 810a6d6:	9b02      	ldr	r3, [sp, #8]
 810a6d8:	9a00      	ldr	r2, [sp, #0]
 810a6da:	f843 2b04 	str.w	r2, [r3], #4
 810a6de:	9302      	str	r3, [sp, #8]
 810a6e0:	2300      	movs	r3, #0
 810a6e2:	9300      	str	r3, [sp, #0]
 810a6e4:	469b      	mov	fp, r3
 810a6e6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810a6ea:	f7ff fec6 	bl	810a47a <__hexdig_fun>
 810a6ee:	9b00      	ldr	r3, [sp, #0]
 810a6f0:	f000 000f 	and.w	r0, r0, #15
 810a6f4:	fa00 f00b 	lsl.w	r0, r0, fp
 810a6f8:	4303      	orrs	r3, r0
 810a6fa:	9300      	str	r3, [sp, #0]
 810a6fc:	f10b 0b04 	add.w	fp, fp, #4
 810a700:	9b03      	ldr	r3, [sp, #12]
 810a702:	e00d      	b.n	810a720 <__gethex+0x27c>
 810a704:	9b03      	ldr	r3, [sp, #12]
 810a706:	9a06      	ldr	r2, [sp, #24]
 810a708:	4413      	add	r3, r2
 810a70a:	42bb      	cmp	r3, r7
 810a70c:	d3e0      	bcc.n	810a6d0 <__gethex+0x22c>
 810a70e:	4618      	mov	r0, r3
 810a710:	9901      	ldr	r1, [sp, #4]
 810a712:	9307      	str	r3, [sp, #28]
 810a714:	4652      	mov	r2, sl
 810a716:	f7fd fe91 	bl	810843c <strncmp>
 810a71a:	9b07      	ldr	r3, [sp, #28]
 810a71c:	2800      	cmp	r0, #0
 810a71e:	d1d7      	bne.n	810a6d0 <__gethex+0x22c>
 810a720:	461e      	mov	r6, r3
 810a722:	e78b      	b.n	810a63c <__gethex+0x198>
 810a724:	f04f 0a03 	mov.w	sl, #3
 810a728:	e7b8      	b.n	810a69c <__gethex+0x1f8>
 810a72a:	da0a      	bge.n	810a742 <__gethex+0x29e>
 810a72c:	1a37      	subs	r7, r6, r0
 810a72e:	4621      	mov	r1, r4
 810a730:	ee18 0a10 	vmov	r0, s16
 810a734:	463a      	mov	r2, r7
 810a736:	f000 fcbd 	bl	810b0b4 <__lshift>
 810a73a:	1bed      	subs	r5, r5, r7
 810a73c:	4604      	mov	r4, r0
 810a73e:	f100 0914 	add.w	r9, r0, #20
 810a742:	f04f 0a00 	mov.w	sl, #0
 810a746:	e7ae      	b.n	810a6a6 <__gethex+0x202>
 810a748:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810a74c:	42a8      	cmp	r0, r5
 810a74e:	dd72      	ble.n	810a836 <__gethex+0x392>
 810a750:	1b45      	subs	r5, r0, r5
 810a752:	42ae      	cmp	r6, r5
 810a754:	dc36      	bgt.n	810a7c4 <__gethex+0x320>
 810a756:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810a75a:	2b02      	cmp	r3, #2
 810a75c:	d02a      	beq.n	810a7b4 <__gethex+0x310>
 810a75e:	2b03      	cmp	r3, #3
 810a760:	d02c      	beq.n	810a7bc <__gethex+0x318>
 810a762:	2b01      	cmp	r3, #1
 810a764:	d115      	bne.n	810a792 <__gethex+0x2ee>
 810a766:	42ae      	cmp	r6, r5
 810a768:	d113      	bne.n	810a792 <__gethex+0x2ee>
 810a76a:	2e01      	cmp	r6, #1
 810a76c:	d10b      	bne.n	810a786 <__gethex+0x2e2>
 810a76e:	9a04      	ldr	r2, [sp, #16]
 810a770:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810a774:	6013      	str	r3, [r2, #0]
 810a776:	2301      	movs	r3, #1
 810a778:	6123      	str	r3, [r4, #16]
 810a77a:	f8c9 3000 	str.w	r3, [r9]
 810a77e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810a780:	2762      	movs	r7, #98	; 0x62
 810a782:	601c      	str	r4, [r3, #0]
 810a784:	e723      	b.n	810a5ce <__gethex+0x12a>
 810a786:	1e71      	subs	r1, r6, #1
 810a788:	4620      	mov	r0, r4
 810a78a:	f000 fed1 	bl	810b530 <__any_on>
 810a78e:	2800      	cmp	r0, #0
 810a790:	d1ed      	bne.n	810a76e <__gethex+0x2ca>
 810a792:	ee18 0a10 	vmov	r0, s16
 810a796:	4621      	mov	r1, r4
 810a798:	f000 fa70 	bl	810ac7c <_Bfree>
 810a79c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810a79e:	2300      	movs	r3, #0
 810a7a0:	6013      	str	r3, [r2, #0]
 810a7a2:	2750      	movs	r7, #80	; 0x50
 810a7a4:	e713      	b.n	810a5ce <__gethex+0x12a>
 810a7a6:	bf00      	nop
 810a7a8:	0810c064 	.word	0x0810c064
 810a7ac:	0810bf84 	.word	0x0810bf84
 810a7b0:	0810bff8 	.word	0x0810bff8
 810a7b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a7b6:	2b00      	cmp	r3, #0
 810a7b8:	d1eb      	bne.n	810a792 <__gethex+0x2ee>
 810a7ba:	e7d8      	b.n	810a76e <__gethex+0x2ca>
 810a7bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a7be:	2b00      	cmp	r3, #0
 810a7c0:	d1d5      	bne.n	810a76e <__gethex+0x2ca>
 810a7c2:	e7e6      	b.n	810a792 <__gethex+0x2ee>
 810a7c4:	1e6f      	subs	r7, r5, #1
 810a7c6:	f1ba 0f00 	cmp.w	sl, #0
 810a7ca:	d131      	bne.n	810a830 <__gethex+0x38c>
 810a7cc:	b127      	cbz	r7, 810a7d8 <__gethex+0x334>
 810a7ce:	4639      	mov	r1, r7
 810a7d0:	4620      	mov	r0, r4
 810a7d2:	f000 fead 	bl	810b530 <__any_on>
 810a7d6:	4682      	mov	sl, r0
 810a7d8:	117b      	asrs	r3, r7, #5
 810a7da:	2101      	movs	r1, #1
 810a7dc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810a7e0:	f007 071f 	and.w	r7, r7, #31
 810a7e4:	fa01 f707 	lsl.w	r7, r1, r7
 810a7e8:	421f      	tst	r7, r3
 810a7ea:	4629      	mov	r1, r5
 810a7ec:	4620      	mov	r0, r4
 810a7ee:	bf18      	it	ne
 810a7f0:	f04a 0a02 	orrne.w	sl, sl, #2
 810a7f4:	1b76      	subs	r6, r6, r5
 810a7f6:	f7ff fdee 	bl	810a3d6 <rshift>
 810a7fa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810a7fe:	2702      	movs	r7, #2
 810a800:	f1ba 0f00 	cmp.w	sl, #0
 810a804:	d048      	beq.n	810a898 <__gethex+0x3f4>
 810a806:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810a80a:	2b02      	cmp	r3, #2
 810a80c:	d015      	beq.n	810a83a <__gethex+0x396>
 810a80e:	2b03      	cmp	r3, #3
 810a810:	d017      	beq.n	810a842 <__gethex+0x39e>
 810a812:	2b01      	cmp	r3, #1
 810a814:	d109      	bne.n	810a82a <__gethex+0x386>
 810a816:	f01a 0f02 	tst.w	sl, #2
 810a81a:	d006      	beq.n	810a82a <__gethex+0x386>
 810a81c:	f8d9 0000 	ldr.w	r0, [r9]
 810a820:	ea4a 0a00 	orr.w	sl, sl, r0
 810a824:	f01a 0f01 	tst.w	sl, #1
 810a828:	d10e      	bne.n	810a848 <__gethex+0x3a4>
 810a82a:	f047 0710 	orr.w	r7, r7, #16
 810a82e:	e033      	b.n	810a898 <__gethex+0x3f4>
 810a830:	f04f 0a01 	mov.w	sl, #1
 810a834:	e7d0      	b.n	810a7d8 <__gethex+0x334>
 810a836:	2701      	movs	r7, #1
 810a838:	e7e2      	b.n	810a800 <__gethex+0x35c>
 810a83a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a83c:	f1c3 0301 	rsb	r3, r3, #1
 810a840:	9315      	str	r3, [sp, #84]	; 0x54
 810a842:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810a844:	2b00      	cmp	r3, #0
 810a846:	d0f0      	beq.n	810a82a <__gethex+0x386>
 810a848:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810a84c:	f104 0314 	add.w	r3, r4, #20
 810a850:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810a854:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810a858:	f04f 0c00 	mov.w	ip, #0
 810a85c:	4618      	mov	r0, r3
 810a85e:	f853 2b04 	ldr.w	r2, [r3], #4
 810a862:	f1b2 3fff 	cmp.w	r2, #4294967295
 810a866:	d01c      	beq.n	810a8a2 <__gethex+0x3fe>
 810a868:	3201      	adds	r2, #1
 810a86a:	6002      	str	r2, [r0, #0]
 810a86c:	2f02      	cmp	r7, #2
 810a86e:	f104 0314 	add.w	r3, r4, #20
 810a872:	d13f      	bne.n	810a8f4 <__gethex+0x450>
 810a874:	f8d8 2000 	ldr.w	r2, [r8]
 810a878:	3a01      	subs	r2, #1
 810a87a:	42b2      	cmp	r2, r6
 810a87c:	d10a      	bne.n	810a894 <__gethex+0x3f0>
 810a87e:	1171      	asrs	r1, r6, #5
 810a880:	2201      	movs	r2, #1
 810a882:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810a886:	f006 061f 	and.w	r6, r6, #31
 810a88a:	fa02 f606 	lsl.w	r6, r2, r6
 810a88e:	421e      	tst	r6, r3
 810a890:	bf18      	it	ne
 810a892:	4617      	movne	r7, r2
 810a894:	f047 0720 	orr.w	r7, r7, #32
 810a898:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810a89a:	601c      	str	r4, [r3, #0]
 810a89c:	9b04      	ldr	r3, [sp, #16]
 810a89e:	601d      	str	r5, [r3, #0]
 810a8a0:	e695      	b.n	810a5ce <__gethex+0x12a>
 810a8a2:	4299      	cmp	r1, r3
 810a8a4:	f843 cc04 	str.w	ip, [r3, #-4]
 810a8a8:	d8d8      	bhi.n	810a85c <__gethex+0x3b8>
 810a8aa:	68a3      	ldr	r3, [r4, #8]
 810a8ac:	459b      	cmp	fp, r3
 810a8ae:	db19      	blt.n	810a8e4 <__gethex+0x440>
 810a8b0:	6861      	ldr	r1, [r4, #4]
 810a8b2:	ee18 0a10 	vmov	r0, s16
 810a8b6:	3101      	adds	r1, #1
 810a8b8:	f000 f9a0 	bl	810abfc <_Balloc>
 810a8bc:	4681      	mov	r9, r0
 810a8be:	b918      	cbnz	r0, 810a8c8 <__gethex+0x424>
 810a8c0:	4b1a      	ldr	r3, [pc, #104]	; (810a92c <__gethex+0x488>)
 810a8c2:	4602      	mov	r2, r0
 810a8c4:	2184      	movs	r1, #132	; 0x84
 810a8c6:	e6a8      	b.n	810a61a <__gethex+0x176>
 810a8c8:	6922      	ldr	r2, [r4, #16]
 810a8ca:	3202      	adds	r2, #2
 810a8cc:	f104 010c 	add.w	r1, r4, #12
 810a8d0:	0092      	lsls	r2, r2, #2
 810a8d2:	300c      	adds	r0, #12
 810a8d4:	f7fc fce8 	bl	81072a8 <memcpy>
 810a8d8:	4621      	mov	r1, r4
 810a8da:	ee18 0a10 	vmov	r0, s16
 810a8de:	f000 f9cd 	bl	810ac7c <_Bfree>
 810a8e2:	464c      	mov	r4, r9
 810a8e4:	6923      	ldr	r3, [r4, #16]
 810a8e6:	1c5a      	adds	r2, r3, #1
 810a8e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810a8ec:	6122      	str	r2, [r4, #16]
 810a8ee:	2201      	movs	r2, #1
 810a8f0:	615a      	str	r2, [r3, #20]
 810a8f2:	e7bb      	b.n	810a86c <__gethex+0x3c8>
 810a8f4:	6922      	ldr	r2, [r4, #16]
 810a8f6:	455a      	cmp	r2, fp
 810a8f8:	dd0b      	ble.n	810a912 <__gethex+0x46e>
 810a8fa:	2101      	movs	r1, #1
 810a8fc:	4620      	mov	r0, r4
 810a8fe:	f7ff fd6a 	bl	810a3d6 <rshift>
 810a902:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810a906:	3501      	adds	r5, #1
 810a908:	42ab      	cmp	r3, r5
 810a90a:	f6ff aed0 	blt.w	810a6ae <__gethex+0x20a>
 810a90e:	2701      	movs	r7, #1
 810a910:	e7c0      	b.n	810a894 <__gethex+0x3f0>
 810a912:	f016 061f 	ands.w	r6, r6, #31
 810a916:	d0fa      	beq.n	810a90e <__gethex+0x46a>
 810a918:	449a      	add	sl, r3
 810a91a:	f1c6 0620 	rsb	r6, r6, #32
 810a91e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 810a922:	f000 fa61 	bl	810ade8 <__hi0bits>
 810a926:	42b0      	cmp	r0, r6
 810a928:	dbe7      	blt.n	810a8fa <__gethex+0x456>
 810a92a:	e7f0      	b.n	810a90e <__gethex+0x46a>
 810a92c:	0810bf84 	.word	0x0810bf84

0810a930 <L_shift>:
 810a930:	f1c2 0208 	rsb	r2, r2, #8
 810a934:	0092      	lsls	r2, r2, #2
 810a936:	b570      	push	{r4, r5, r6, lr}
 810a938:	f1c2 0620 	rsb	r6, r2, #32
 810a93c:	6843      	ldr	r3, [r0, #4]
 810a93e:	6804      	ldr	r4, [r0, #0]
 810a940:	fa03 f506 	lsl.w	r5, r3, r6
 810a944:	432c      	orrs	r4, r5
 810a946:	40d3      	lsrs	r3, r2
 810a948:	6004      	str	r4, [r0, #0]
 810a94a:	f840 3f04 	str.w	r3, [r0, #4]!
 810a94e:	4288      	cmp	r0, r1
 810a950:	d3f4      	bcc.n	810a93c <L_shift+0xc>
 810a952:	bd70      	pop	{r4, r5, r6, pc}

0810a954 <__match>:
 810a954:	b530      	push	{r4, r5, lr}
 810a956:	6803      	ldr	r3, [r0, #0]
 810a958:	3301      	adds	r3, #1
 810a95a:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a95e:	b914      	cbnz	r4, 810a966 <__match+0x12>
 810a960:	6003      	str	r3, [r0, #0]
 810a962:	2001      	movs	r0, #1
 810a964:	bd30      	pop	{r4, r5, pc}
 810a966:	f813 2b01 	ldrb.w	r2, [r3], #1
 810a96a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810a96e:	2d19      	cmp	r5, #25
 810a970:	bf98      	it	ls
 810a972:	3220      	addls	r2, #32
 810a974:	42a2      	cmp	r2, r4
 810a976:	d0f0      	beq.n	810a95a <__match+0x6>
 810a978:	2000      	movs	r0, #0
 810a97a:	e7f3      	b.n	810a964 <__match+0x10>

0810a97c <__hexnan>:
 810a97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a980:	680b      	ldr	r3, [r1, #0]
 810a982:	6801      	ldr	r1, [r0, #0]
 810a984:	115e      	asrs	r6, r3, #5
 810a986:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810a98a:	f013 031f 	ands.w	r3, r3, #31
 810a98e:	b087      	sub	sp, #28
 810a990:	bf18      	it	ne
 810a992:	3604      	addne	r6, #4
 810a994:	2500      	movs	r5, #0
 810a996:	1f37      	subs	r7, r6, #4
 810a998:	4682      	mov	sl, r0
 810a99a:	4690      	mov	r8, r2
 810a99c:	9301      	str	r3, [sp, #4]
 810a99e:	f846 5c04 	str.w	r5, [r6, #-4]
 810a9a2:	46b9      	mov	r9, r7
 810a9a4:	463c      	mov	r4, r7
 810a9a6:	9502      	str	r5, [sp, #8]
 810a9a8:	46ab      	mov	fp, r5
 810a9aa:	784a      	ldrb	r2, [r1, #1]
 810a9ac:	1c4b      	adds	r3, r1, #1
 810a9ae:	9303      	str	r3, [sp, #12]
 810a9b0:	b342      	cbz	r2, 810aa04 <__hexnan+0x88>
 810a9b2:	4610      	mov	r0, r2
 810a9b4:	9105      	str	r1, [sp, #20]
 810a9b6:	9204      	str	r2, [sp, #16]
 810a9b8:	f7ff fd5f 	bl	810a47a <__hexdig_fun>
 810a9bc:	2800      	cmp	r0, #0
 810a9be:	d14f      	bne.n	810aa60 <__hexnan+0xe4>
 810a9c0:	9a04      	ldr	r2, [sp, #16]
 810a9c2:	9905      	ldr	r1, [sp, #20]
 810a9c4:	2a20      	cmp	r2, #32
 810a9c6:	d818      	bhi.n	810a9fa <__hexnan+0x7e>
 810a9c8:	9b02      	ldr	r3, [sp, #8]
 810a9ca:	459b      	cmp	fp, r3
 810a9cc:	dd13      	ble.n	810a9f6 <__hexnan+0x7a>
 810a9ce:	454c      	cmp	r4, r9
 810a9d0:	d206      	bcs.n	810a9e0 <__hexnan+0x64>
 810a9d2:	2d07      	cmp	r5, #7
 810a9d4:	dc04      	bgt.n	810a9e0 <__hexnan+0x64>
 810a9d6:	462a      	mov	r2, r5
 810a9d8:	4649      	mov	r1, r9
 810a9da:	4620      	mov	r0, r4
 810a9dc:	f7ff ffa8 	bl	810a930 <L_shift>
 810a9e0:	4544      	cmp	r4, r8
 810a9e2:	d950      	bls.n	810aa86 <__hexnan+0x10a>
 810a9e4:	2300      	movs	r3, #0
 810a9e6:	f1a4 0904 	sub.w	r9, r4, #4
 810a9ea:	f844 3c04 	str.w	r3, [r4, #-4]
 810a9ee:	f8cd b008 	str.w	fp, [sp, #8]
 810a9f2:	464c      	mov	r4, r9
 810a9f4:	461d      	mov	r5, r3
 810a9f6:	9903      	ldr	r1, [sp, #12]
 810a9f8:	e7d7      	b.n	810a9aa <__hexnan+0x2e>
 810a9fa:	2a29      	cmp	r2, #41	; 0x29
 810a9fc:	d156      	bne.n	810aaac <__hexnan+0x130>
 810a9fe:	3102      	adds	r1, #2
 810aa00:	f8ca 1000 	str.w	r1, [sl]
 810aa04:	f1bb 0f00 	cmp.w	fp, #0
 810aa08:	d050      	beq.n	810aaac <__hexnan+0x130>
 810aa0a:	454c      	cmp	r4, r9
 810aa0c:	d206      	bcs.n	810aa1c <__hexnan+0xa0>
 810aa0e:	2d07      	cmp	r5, #7
 810aa10:	dc04      	bgt.n	810aa1c <__hexnan+0xa0>
 810aa12:	462a      	mov	r2, r5
 810aa14:	4649      	mov	r1, r9
 810aa16:	4620      	mov	r0, r4
 810aa18:	f7ff ff8a 	bl	810a930 <L_shift>
 810aa1c:	4544      	cmp	r4, r8
 810aa1e:	d934      	bls.n	810aa8a <__hexnan+0x10e>
 810aa20:	f1a8 0204 	sub.w	r2, r8, #4
 810aa24:	4623      	mov	r3, r4
 810aa26:	f853 1b04 	ldr.w	r1, [r3], #4
 810aa2a:	f842 1f04 	str.w	r1, [r2, #4]!
 810aa2e:	429f      	cmp	r7, r3
 810aa30:	d2f9      	bcs.n	810aa26 <__hexnan+0xaa>
 810aa32:	1b3b      	subs	r3, r7, r4
 810aa34:	f023 0303 	bic.w	r3, r3, #3
 810aa38:	3304      	adds	r3, #4
 810aa3a:	3401      	adds	r4, #1
 810aa3c:	3e03      	subs	r6, #3
 810aa3e:	42b4      	cmp	r4, r6
 810aa40:	bf88      	it	hi
 810aa42:	2304      	movhi	r3, #4
 810aa44:	4443      	add	r3, r8
 810aa46:	2200      	movs	r2, #0
 810aa48:	f843 2b04 	str.w	r2, [r3], #4
 810aa4c:	429f      	cmp	r7, r3
 810aa4e:	d2fb      	bcs.n	810aa48 <__hexnan+0xcc>
 810aa50:	683b      	ldr	r3, [r7, #0]
 810aa52:	b91b      	cbnz	r3, 810aa5c <__hexnan+0xe0>
 810aa54:	4547      	cmp	r7, r8
 810aa56:	d127      	bne.n	810aaa8 <__hexnan+0x12c>
 810aa58:	2301      	movs	r3, #1
 810aa5a:	603b      	str	r3, [r7, #0]
 810aa5c:	2005      	movs	r0, #5
 810aa5e:	e026      	b.n	810aaae <__hexnan+0x132>
 810aa60:	3501      	adds	r5, #1
 810aa62:	2d08      	cmp	r5, #8
 810aa64:	f10b 0b01 	add.w	fp, fp, #1
 810aa68:	dd06      	ble.n	810aa78 <__hexnan+0xfc>
 810aa6a:	4544      	cmp	r4, r8
 810aa6c:	d9c3      	bls.n	810a9f6 <__hexnan+0x7a>
 810aa6e:	2300      	movs	r3, #0
 810aa70:	f844 3c04 	str.w	r3, [r4, #-4]
 810aa74:	2501      	movs	r5, #1
 810aa76:	3c04      	subs	r4, #4
 810aa78:	6822      	ldr	r2, [r4, #0]
 810aa7a:	f000 000f 	and.w	r0, r0, #15
 810aa7e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810aa82:	6022      	str	r2, [r4, #0]
 810aa84:	e7b7      	b.n	810a9f6 <__hexnan+0x7a>
 810aa86:	2508      	movs	r5, #8
 810aa88:	e7b5      	b.n	810a9f6 <__hexnan+0x7a>
 810aa8a:	9b01      	ldr	r3, [sp, #4]
 810aa8c:	2b00      	cmp	r3, #0
 810aa8e:	d0df      	beq.n	810aa50 <__hexnan+0xd4>
 810aa90:	f04f 32ff 	mov.w	r2, #4294967295
 810aa94:	f1c3 0320 	rsb	r3, r3, #32
 810aa98:	fa22 f303 	lsr.w	r3, r2, r3
 810aa9c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810aaa0:	401a      	ands	r2, r3
 810aaa2:	f846 2c04 	str.w	r2, [r6, #-4]
 810aaa6:	e7d3      	b.n	810aa50 <__hexnan+0xd4>
 810aaa8:	3f04      	subs	r7, #4
 810aaaa:	e7d1      	b.n	810aa50 <__hexnan+0xd4>
 810aaac:	2004      	movs	r0, #4
 810aaae:	b007      	add	sp, #28
 810aab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810aab4 <_localeconv_r>:
 810aab4:	4800      	ldr	r0, [pc, #0]	; (810aab8 <_localeconv_r+0x4>)
 810aab6:	4770      	bx	lr
 810aab8:	10000210 	.word	0x10000210

0810aabc <__retarget_lock_init_recursive>:
 810aabc:	4770      	bx	lr

0810aabe <__retarget_lock_acquire_recursive>:
 810aabe:	4770      	bx	lr

0810aac0 <__retarget_lock_release_recursive>:
 810aac0:	4770      	bx	lr

0810aac2 <__swhatbuf_r>:
 810aac2:	b570      	push	{r4, r5, r6, lr}
 810aac4:	460e      	mov	r6, r1
 810aac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810aaca:	2900      	cmp	r1, #0
 810aacc:	b096      	sub	sp, #88	; 0x58
 810aace:	4614      	mov	r4, r2
 810aad0:	461d      	mov	r5, r3
 810aad2:	da07      	bge.n	810aae4 <__swhatbuf_r+0x22>
 810aad4:	2300      	movs	r3, #0
 810aad6:	602b      	str	r3, [r5, #0]
 810aad8:	89b3      	ldrh	r3, [r6, #12]
 810aada:	061a      	lsls	r2, r3, #24
 810aadc:	d410      	bmi.n	810ab00 <__swhatbuf_r+0x3e>
 810aade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810aae2:	e00e      	b.n	810ab02 <__swhatbuf_r+0x40>
 810aae4:	466a      	mov	r2, sp
 810aae6:	f000 ff95 	bl	810ba14 <_fstat_r>
 810aaea:	2800      	cmp	r0, #0
 810aaec:	dbf2      	blt.n	810aad4 <__swhatbuf_r+0x12>
 810aaee:	9a01      	ldr	r2, [sp, #4]
 810aaf0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810aaf4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810aaf8:	425a      	negs	r2, r3
 810aafa:	415a      	adcs	r2, r3
 810aafc:	602a      	str	r2, [r5, #0]
 810aafe:	e7ee      	b.n	810aade <__swhatbuf_r+0x1c>
 810ab00:	2340      	movs	r3, #64	; 0x40
 810ab02:	2000      	movs	r0, #0
 810ab04:	6023      	str	r3, [r4, #0]
 810ab06:	b016      	add	sp, #88	; 0x58
 810ab08:	bd70      	pop	{r4, r5, r6, pc}
	...

0810ab0c <__smakebuf_r>:
 810ab0c:	898b      	ldrh	r3, [r1, #12]
 810ab0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810ab10:	079d      	lsls	r5, r3, #30
 810ab12:	4606      	mov	r6, r0
 810ab14:	460c      	mov	r4, r1
 810ab16:	d507      	bpl.n	810ab28 <__smakebuf_r+0x1c>
 810ab18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810ab1c:	6023      	str	r3, [r4, #0]
 810ab1e:	6123      	str	r3, [r4, #16]
 810ab20:	2301      	movs	r3, #1
 810ab22:	6163      	str	r3, [r4, #20]
 810ab24:	b002      	add	sp, #8
 810ab26:	bd70      	pop	{r4, r5, r6, pc}
 810ab28:	ab01      	add	r3, sp, #4
 810ab2a:	466a      	mov	r2, sp
 810ab2c:	f7ff ffc9 	bl	810aac2 <__swhatbuf_r>
 810ab30:	9900      	ldr	r1, [sp, #0]
 810ab32:	4605      	mov	r5, r0
 810ab34:	4630      	mov	r0, r6
 810ab36:	f7fc fc1d 	bl	8107374 <_malloc_r>
 810ab3a:	b948      	cbnz	r0, 810ab50 <__smakebuf_r+0x44>
 810ab3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810ab40:	059a      	lsls	r2, r3, #22
 810ab42:	d4ef      	bmi.n	810ab24 <__smakebuf_r+0x18>
 810ab44:	f023 0303 	bic.w	r3, r3, #3
 810ab48:	f043 0302 	orr.w	r3, r3, #2
 810ab4c:	81a3      	strh	r3, [r4, #12]
 810ab4e:	e7e3      	b.n	810ab18 <__smakebuf_r+0xc>
 810ab50:	4b0d      	ldr	r3, [pc, #52]	; (810ab88 <__smakebuf_r+0x7c>)
 810ab52:	62b3      	str	r3, [r6, #40]	; 0x28
 810ab54:	89a3      	ldrh	r3, [r4, #12]
 810ab56:	6020      	str	r0, [r4, #0]
 810ab58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810ab5c:	81a3      	strh	r3, [r4, #12]
 810ab5e:	9b00      	ldr	r3, [sp, #0]
 810ab60:	6163      	str	r3, [r4, #20]
 810ab62:	9b01      	ldr	r3, [sp, #4]
 810ab64:	6120      	str	r0, [r4, #16]
 810ab66:	b15b      	cbz	r3, 810ab80 <__smakebuf_r+0x74>
 810ab68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810ab6c:	4630      	mov	r0, r6
 810ab6e:	f000 ff63 	bl	810ba38 <_isatty_r>
 810ab72:	b128      	cbz	r0, 810ab80 <__smakebuf_r+0x74>
 810ab74:	89a3      	ldrh	r3, [r4, #12]
 810ab76:	f023 0303 	bic.w	r3, r3, #3
 810ab7a:	f043 0301 	orr.w	r3, r3, #1
 810ab7e:	81a3      	strh	r3, [r4, #12]
 810ab80:	89a0      	ldrh	r0, [r4, #12]
 810ab82:	4305      	orrs	r5, r0
 810ab84:	81a5      	strh	r5, [r4, #12]
 810ab86:	e7cd      	b.n	810ab24 <__smakebuf_r+0x18>
 810ab88:	0810a235 	.word	0x0810a235

0810ab8c <__ascii_mbtowc>:
 810ab8c:	b082      	sub	sp, #8
 810ab8e:	b901      	cbnz	r1, 810ab92 <__ascii_mbtowc+0x6>
 810ab90:	a901      	add	r1, sp, #4
 810ab92:	b142      	cbz	r2, 810aba6 <__ascii_mbtowc+0x1a>
 810ab94:	b14b      	cbz	r3, 810abaa <__ascii_mbtowc+0x1e>
 810ab96:	7813      	ldrb	r3, [r2, #0]
 810ab98:	600b      	str	r3, [r1, #0]
 810ab9a:	7812      	ldrb	r2, [r2, #0]
 810ab9c:	1e10      	subs	r0, r2, #0
 810ab9e:	bf18      	it	ne
 810aba0:	2001      	movne	r0, #1
 810aba2:	b002      	add	sp, #8
 810aba4:	4770      	bx	lr
 810aba6:	4610      	mov	r0, r2
 810aba8:	e7fb      	b.n	810aba2 <__ascii_mbtowc+0x16>
 810abaa:	f06f 0001 	mvn.w	r0, #1
 810abae:	e7f8      	b.n	810aba2 <__ascii_mbtowc+0x16>

0810abb0 <memmove>:
 810abb0:	4288      	cmp	r0, r1
 810abb2:	b510      	push	{r4, lr}
 810abb4:	eb01 0402 	add.w	r4, r1, r2
 810abb8:	d902      	bls.n	810abc0 <memmove+0x10>
 810abba:	4284      	cmp	r4, r0
 810abbc:	4623      	mov	r3, r4
 810abbe:	d807      	bhi.n	810abd0 <memmove+0x20>
 810abc0:	1e43      	subs	r3, r0, #1
 810abc2:	42a1      	cmp	r1, r4
 810abc4:	d008      	beq.n	810abd8 <memmove+0x28>
 810abc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 810abca:	f803 2f01 	strb.w	r2, [r3, #1]!
 810abce:	e7f8      	b.n	810abc2 <memmove+0x12>
 810abd0:	4402      	add	r2, r0
 810abd2:	4601      	mov	r1, r0
 810abd4:	428a      	cmp	r2, r1
 810abd6:	d100      	bne.n	810abda <memmove+0x2a>
 810abd8:	bd10      	pop	{r4, pc}
 810abda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810abde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810abe2:	e7f7      	b.n	810abd4 <memmove+0x24>

0810abe4 <__malloc_lock>:
 810abe4:	4801      	ldr	r0, [pc, #4]	; (810abec <__malloc_lock+0x8>)
 810abe6:	f7ff bf6a 	b.w	810aabe <__retarget_lock_acquire_recursive>
 810abea:	bf00      	nop
 810abec:	10000510 	.word	0x10000510

0810abf0 <__malloc_unlock>:
 810abf0:	4801      	ldr	r0, [pc, #4]	; (810abf8 <__malloc_unlock+0x8>)
 810abf2:	f7ff bf65 	b.w	810aac0 <__retarget_lock_release_recursive>
 810abf6:	bf00      	nop
 810abf8:	10000510 	.word	0x10000510

0810abfc <_Balloc>:
 810abfc:	b570      	push	{r4, r5, r6, lr}
 810abfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810ac00:	4604      	mov	r4, r0
 810ac02:	460d      	mov	r5, r1
 810ac04:	b976      	cbnz	r6, 810ac24 <_Balloc+0x28>
 810ac06:	2010      	movs	r0, #16
 810ac08:	f7fc fb3e 	bl	8107288 <malloc>
 810ac0c:	4602      	mov	r2, r0
 810ac0e:	6260      	str	r0, [r4, #36]	; 0x24
 810ac10:	b920      	cbnz	r0, 810ac1c <_Balloc+0x20>
 810ac12:	4b18      	ldr	r3, [pc, #96]	; (810ac74 <_Balloc+0x78>)
 810ac14:	4818      	ldr	r0, [pc, #96]	; (810ac78 <_Balloc+0x7c>)
 810ac16:	2166      	movs	r1, #102	; 0x66
 810ac18:	f7fc fadc 	bl	81071d4 <__assert_func>
 810ac1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810ac20:	6006      	str	r6, [r0, #0]
 810ac22:	60c6      	str	r6, [r0, #12]
 810ac24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810ac26:	68f3      	ldr	r3, [r6, #12]
 810ac28:	b183      	cbz	r3, 810ac4c <_Balloc+0x50>
 810ac2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810ac2c:	68db      	ldr	r3, [r3, #12]
 810ac2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810ac32:	b9b8      	cbnz	r0, 810ac64 <_Balloc+0x68>
 810ac34:	2101      	movs	r1, #1
 810ac36:	fa01 f605 	lsl.w	r6, r1, r5
 810ac3a:	1d72      	adds	r2, r6, #5
 810ac3c:	0092      	lsls	r2, r2, #2
 810ac3e:	4620      	mov	r0, r4
 810ac40:	f000 fc97 	bl	810b572 <_calloc_r>
 810ac44:	b160      	cbz	r0, 810ac60 <_Balloc+0x64>
 810ac46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810ac4a:	e00e      	b.n	810ac6a <_Balloc+0x6e>
 810ac4c:	2221      	movs	r2, #33	; 0x21
 810ac4e:	2104      	movs	r1, #4
 810ac50:	4620      	mov	r0, r4
 810ac52:	f000 fc8e 	bl	810b572 <_calloc_r>
 810ac56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810ac58:	60f0      	str	r0, [r6, #12]
 810ac5a:	68db      	ldr	r3, [r3, #12]
 810ac5c:	2b00      	cmp	r3, #0
 810ac5e:	d1e4      	bne.n	810ac2a <_Balloc+0x2e>
 810ac60:	2000      	movs	r0, #0
 810ac62:	bd70      	pop	{r4, r5, r6, pc}
 810ac64:	6802      	ldr	r2, [r0, #0]
 810ac66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810ac6a:	2300      	movs	r3, #0
 810ac6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810ac70:	e7f7      	b.n	810ac62 <_Balloc+0x66>
 810ac72:	bf00      	nop
 810ac74:	0810bf0e 	.word	0x0810bf0e
 810ac78:	0810c078 	.word	0x0810c078

0810ac7c <_Bfree>:
 810ac7c:	b570      	push	{r4, r5, r6, lr}
 810ac7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810ac80:	4605      	mov	r5, r0
 810ac82:	460c      	mov	r4, r1
 810ac84:	b976      	cbnz	r6, 810aca4 <_Bfree+0x28>
 810ac86:	2010      	movs	r0, #16
 810ac88:	f7fc fafe 	bl	8107288 <malloc>
 810ac8c:	4602      	mov	r2, r0
 810ac8e:	6268      	str	r0, [r5, #36]	; 0x24
 810ac90:	b920      	cbnz	r0, 810ac9c <_Bfree+0x20>
 810ac92:	4b09      	ldr	r3, [pc, #36]	; (810acb8 <_Bfree+0x3c>)
 810ac94:	4809      	ldr	r0, [pc, #36]	; (810acbc <_Bfree+0x40>)
 810ac96:	218a      	movs	r1, #138	; 0x8a
 810ac98:	f7fc fa9c 	bl	81071d4 <__assert_func>
 810ac9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810aca0:	6006      	str	r6, [r0, #0]
 810aca2:	60c6      	str	r6, [r0, #12]
 810aca4:	b13c      	cbz	r4, 810acb6 <_Bfree+0x3a>
 810aca6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810aca8:	6862      	ldr	r2, [r4, #4]
 810acaa:	68db      	ldr	r3, [r3, #12]
 810acac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810acb0:	6021      	str	r1, [r4, #0]
 810acb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810acb6:	bd70      	pop	{r4, r5, r6, pc}
 810acb8:	0810bf0e 	.word	0x0810bf0e
 810acbc:	0810c078 	.word	0x0810c078

0810acc0 <__multadd>:
 810acc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810acc4:	690e      	ldr	r6, [r1, #16]
 810acc6:	4607      	mov	r7, r0
 810acc8:	4698      	mov	r8, r3
 810acca:	460c      	mov	r4, r1
 810accc:	f101 0014 	add.w	r0, r1, #20
 810acd0:	2300      	movs	r3, #0
 810acd2:	6805      	ldr	r5, [r0, #0]
 810acd4:	b2a9      	uxth	r1, r5
 810acd6:	fb02 8101 	mla	r1, r2, r1, r8
 810acda:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 810acde:	0c2d      	lsrs	r5, r5, #16
 810ace0:	fb02 c505 	mla	r5, r2, r5, ip
 810ace4:	b289      	uxth	r1, r1
 810ace6:	3301      	adds	r3, #1
 810ace8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 810acec:	429e      	cmp	r6, r3
 810acee:	f840 1b04 	str.w	r1, [r0], #4
 810acf2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 810acf6:	dcec      	bgt.n	810acd2 <__multadd+0x12>
 810acf8:	f1b8 0f00 	cmp.w	r8, #0
 810acfc:	d022      	beq.n	810ad44 <__multadd+0x84>
 810acfe:	68a3      	ldr	r3, [r4, #8]
 810ad00:	42b3      	cmp	r3, r6
 810ad02:	dc19      	bgt.n	810ad38 <__multadd+0x78>
 810ad04:	6861      	ldr	r1, [r4, #4]
 810ad06:	4638      	mov	r0, r7
 810ad08:	3101      	adds	r1, #1
 810ad0a:	f7ff ff77 	bl	810abfc <_Balloc>
 810ad0e:	4605      	mov	r5, r0
 810ad10:	b928      	cbnz	r0, 810ad1e <__multadd+0x5e>
 810ad12:	4602      	mov	r2, r0
 810ad14:	4b0d      	ldr	r3, [pc, #52]	; (810ad4c <__multadd+0x8c>)
 810ad16:	480e      	ldr	r0, [pc, #56]	; (810ad50 <__multadd+0x90>)
 810ad18:	21b5      	movs	r1, #181	; 0xb5
 810ad1a:	f7fc fa5b 	bl	81071d4 <__assert_func>
 810ad1e:	6922      	ldr	r2, [r4, #16]
 810ad20:	3202      	adds	r2, #2
 810ad22:	f104 010c 	add.w	r1, r4, #12
 810ad26:	0092      	lsls	r2, r2, #2
 810ad28:	300c      	adds	r0, #12
 810ad2a:	f7fc fabd 	bl	81072a8 <memcpy>
 810ad2e:	4621      	mov	r1, r4
 810ad30:	4638      	mov	r0, r7
 810ad32:	f7ff ffa3 	bl	810ac7c <_Bfree>
 810ad36:	462c      	mov	r4, r5
 810ad38:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 810ad3c:	3601      	adds	r6, #1
 810ad3e:	f8c3 8014 	str.w	r8, [r3, #20]
 810ad42:	6126      	str	r6, [r4, #16]
 810ad44:	4620      	mov	r0, r4
 810ad46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810ad4a:	bf00      	nop
 810ad4c:	0810bf84 	.word	0x0810bf84
 810ad50:	0810c078 	.word	0x0810c078

0810ad54 <__s2b>:
 810ad54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810ad58:	460c      	mov	r4, r1
 810ad5a:	4615      	mov	r5, r2
 810ad5c:	461f      	mov	r7, r3
 810ad5e:	2209      	movs	r2, #9
 810ad60:	3308      	adds	r3, #8
 810ad62:	4606      	mov	r6, r0
 810ad64:	fb93 f3f2 	sdiv	r3, r3, r2
 810ad68:	2100      	movs	r1, #0
 810ad6a:	2201      	movs	r2, #1
 810ad6c:	429a      	cmp	r2, r3
 810ad6e:	db09      	blt.n	810ad84 <__s2b+0x30>
 810ad70:	4630      	mov	r0, r6
 810ad72:	f7ff ff43 	bl	810abfc <_Balloc>
 810ad76:	b940      	cbnz	r0, 810ad8a <__s2b+0x36>
 810ad78:	4602      	mov	r2, r0
 810ad7a:	4b19      	ldr	r3, [pc, #100]	; (810ade0 <__s2b+0x8c>)
 810ad7c:	4819      	ldr	r0, [pc, #100]	; (810ade4 <__s2b+0x90>)
 810ad7e:	21ce      	movs	r1, #206	; 0xce
 810ad80:	f7fc fa28 	bl	81071d4 <__assert_func>
 810ad84:	0052      	lsls	r2, r2, #1
 810ad86:	3101      	adds	r1, #1
 810ad88:	e7f0      	b.n	810ad6c <__s2b+0x18>
 810ad8a:	9b08      	ldr	r3, [sp, #32]
 810ad8c:	6143      	str	r3, [r0, #20]
 810ad8e:	2d09      	cmp	r5, #9
 810ad90:	f04f 0301 	mov.w	r3, #1
 810ad94:	6103      	str	r3, [r0, #16]
 810ad96:	dd16      	ble.n	810adc6 <__s2b+0x72>
 810ad98:	f104 0909 	add.w	r9, r4, #9
 810ad9c:	46c8      	mov	r8, r9
 810ad9e:	442c      	add	r4, r5
 810ada0:	f818 3b01 	ldrb.w	r3, [r8], #1
 810ada4:	4601      	mov	r1, r0
 810ada6:	3b30      	subs	r3, #48	; 0x30
 810ada8:	220a      	movs	r2, #10
 810adaa:	4630      	mov	r0, r6
 810adac:	f7ff ff88 	bl	810acc0 <__multadd>
 810adb0:	45a0      	cmp	r8, r4
 810adb2:	d1f5      	bne.n	810ada0 <__s2b+0x4c>
 810adb4:	f1a5 0408 	sub.w	r4, r5, #8
 810adb8:	444c      	add	r4, r9
 810adba:	1b2d      	subs	r5, r5, r4
 810adbc:	1963      	adds	r3, r4, r5
 810adbe:	42bb      	cmp	r3, r7
 810adc0:	db04      	blt.n	810adcc <__s2b+0x78>
 810adc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810adc6:	340a      	adds	r4, #10
 810adc8:	2509      	movs	r5, #9
 810adca:	e7f6      	b.n	810adba <__s2b+0x66>
 810adcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 810add0:	4601      	mov	r1, r0
 810add2:	3b30      	subs	r3, #48	; 0x30
 810add4:	220a      	movs	r2, #10
 810add6:	4630      	mov	r0, r6
 810add8:	f7ff ff72 	bl	810acc0 <__multadd>
 810addc:	e7ee      	b.n	810adbc <__s2b+0x68>
 810adde:	bf00      	nop
 810ade0:	0810bf84 	.word	0x0810bf84
 810ade4:	0810c078 	.word	0x0810c078

0810ade8 <__hi0bits>:
 810ade8:	0c03      	lsrs	r3, r0, #16
 810adea:	041b      	lsls	r3, r3, #16
 810adec:	b9d3      	cbnz	r3, 810ae24 <__hi0bits+0x3c>
 810adee:	0400      	lsls	r0, r0, #16
 810adf0:	2310      	movs	r3, #16
 810adf2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810adf6:	bf04      	itt	eq
 810adf8:	0200      	lsleq	r0, r0, #8
 810adfa:	3308      	addeq	r3, #8
 810adfc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810ae00:	bf04      	itt	eq
 810ae02:	0100      	lsleq	r0, r0, #4
 810ae04:	3304      	addeq	r3, #4
 810ae06:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810ae0a:	bf04      	itt	eq
 810ae0c:	0080      	lsleq	r0, r0, #2
 810ae0e:	3302      	addeq	r3, #2
 810ae10:	2800      	cmp	r0, #0
 810ae12:	db05      	blt.n	810ae20 <__hi0bits+0x38>
 810ae14:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810ae18:	f103 0301 	add.w	r3, r3, #1
 810ae1c:	bf08      	it	eq
 810ae1e:	2320      	moveq	r3, #32
 810ae20:	4618      	mov	r0, r3
 810ae22:	4770      	bx	lr
 810ae24:	2300      	movs	r3, #0
 810ae26:	e7e4      	b.n	810adf2 <__hi0bits+0xa>

0810ae28 <__lo0bits>:
 810ae28:	6803      	ldr	r3, [r0, #0]
 810ae2a:	f013 0207 	ands.w	r2, r3, #7
 810ae2e:	4601      	mov	r1, r0
 810ae30:	d00b      	beq.n	810ae4a <__lo0bits+0x22>
 810ae32:	07da      	lsls	r2, r3, #31
 810ae34:	d424      	bmi.n	810ae80 <__lo0bits+0x58>
 810ae36:	0798      	lsls	r0, r3, #30
 810ae38:	bf49      	itett	mi
 810ae3a:	085b      	lsrmi	r3, r3, #1
 810ae3c:	089b      	lsrpl	r3, r3, #2
 810ae3e:	2001      	movmi	r0, #1
 810ae40:	600b      	strmi	r3, [r1, #0]
 810ae42:	bf5c      	itt	pl
 810ae44:	600b      	strpl	r3, [r1, #0]
 810ae46:	2002      	movpl	r0, #2
 810ae48:	4770      	bx	lr
 810ae4a:	b298      	uxth	r0, r3
 810ae4c:	b9b0      	cbnz	r0, 810ae7c <__lo0bits+0x54>
 810ae4e:	0c1b      	lsrs	r3, r3, #16
 810ae50:	2010      	movs	r0, #16
 810ae52:	f013 0fff 	tst.w	r3, #255	; 0xff
 810ae56:	bf04      	itt	eq
 810ae58:	0a1b      	lsreq	r3, r3, #8
 810ae5a:	3008      	addeq	r0, #8
 810ae5c:	071a      	lsls	r2, r3, #28
 810ae5e:	bf04      	itt	eq
 810ae60:	091b      	lsreq	r3, r3, #4
 810ae62:	3004      	addeq	r0, #4
 810ae64:	079a      	lsls	r2, r3, #30
 810ae66:	bf04      	itt	eq
 810ae68:	089b      	lsreq	r3, r3, #2
 810ae6a:	3002      	addeq	r0, #2
 810ae6c:	07da      	lsls	r2, r3, #31
 810ae6e:	d403      	bmi.n	810ae78 <__lo0bits+0x50>
 810ae70:	085b      	lsrs	r3, r3, #1
 810ae72:	f100 0001 	add.w	r0, r0, #1
 810ae76:	d005      	beq.n	810ae84 <__lo0bits+0x5c>
 810ae78:	600b      	str	r3, [r1, #0]
 810ae7a:	4770      	bx	lr
 810ae7c:	4610      	mov	r0, r2
 810ae7e:	e7e8      	b.n	810ae52 <__lo0bits+0x2a>
 810ae80:	2000      	movs	r0, #0
 810ae82:	4770      	bx	lr
 810ae84:	2020      	movs	r0, #32
 810ae86:	4770      	bx	lr

0810ae88 <__i2b>:
 810ae88:	b510      	push	{r4, lr}
 810ae8a:	460c      	mov	r4, r1
 810ae8c:	2101      	movs	r1, #1
 810ae8e:	f7ff feb5 	bl	810abfc <_Balloc>
 810ae92:	4602      	mov	r2, r0
 810ae94:	b928      	cbnz	r0, 810aea2 <__i2b+0x1a>
 810ae96:	4b05      	ldr	r3, [pc, #20]	; (810aeac <__i2b+0x24>)
 810ae98:	4805      	ldr	r0, [pc, #20]	; (810aeb0 <__i2b+0x28>)
 810ae9a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810ae9e:	f7fc f999 	bl	81071d4 <__assert_func>
 810aea2:	2301      	movs	r3, #1
 810aea4:	6144      	str	r4, [r0, #20]
 810aea6:	6103      	str	r3, [r0, #16]
 810aea8:	bd10      	pop	{r4, pc}
 810aeaa:	bf00      	nop
 810aeac:	0810bf84 	.word	0x0810bf84
 810aeb0:	0810c078 	.word	0x0810c078

0810aeb4 <__multiply>:
 810aeb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810aeb8:	4614      	mov	r4, r2
 810aeba:	690a      	ldr	r2, [r1, #16]
 810aebc:	6923      	ldr	r3, [r4, #16]
 810aebe:	429a      	cmp	r2, r3
 810aec0:	bfb8      	it	lt
 810aec2:	460b      	movlt	r3, r1
 810aec4:	460d      	mov	r5, r1
 810aec6:	bfbc      	itt	lt
 810aec8:	4625      	movlt	r5, r4
 810aeca:	461c      	movlt	r4, r3
 810aecc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 810aed0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 810aed4:	68ab      	ldr	r3, [r5, #8]
 810aed6:	6869      	ldr	r1, [r5, #4]
 810aed8:	eb0a 0709 	add.w	r7, sl, r9
 810aedc:	42bb      	cmp	r3, r7
 810aede:	b085      	sub	sp, #20
 810aee0:	bfb8      	it	lt
 810aee2:	3101      	addlt	r1, #1
 810aee4:	f7ff fe8a 	bl	810abfc <_Balloc>
 810aee8:	b930      	cbnz	r0, 810aef8 <__multiply+0x44>
 810aeea:	4602      	mov	r2, r0
 810aeec:	4b42      	ldr	r3, [pc, #264]	; (810aff8 <__multiply+0x144>)
 810aeee:	4843      	ldr	r0, [pc, #268]	; (810affc <__multiply+0x148>)
 810aef0:	f240 115d 	movw	r1, #349	; 0x15d
 810aef4:	f7fc f96e 	bl	81071d4 <__assert_func>
 810aef8:	f100 0614 	add.w	r6, r0, #20
 810aefc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 810af00:	4633      	mov	r3, r6
 810af02:	2200      	movs	r2, #0
 810af04:	4543      	cmp	r3, r8
 810af06:	d31e      	bcc.n	810af46 <__multiply+0x92>
 810af08:	f105 0c14 	add.w	ip, r5, #20
 810af0c:	f104 0314 	add.w	r3, r4, #20
 810af10:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 810af14:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 810af18:	9202      	str	r2, [sp, #8]
 810af1a:	ebac 0205 	sub.w	r2, ip, r5
 810af1e:	3a15      	subs	r2, #21
 810af20:	f022 0203 	bic.w	r2, r2, #3
 810af24:	3204      	adds	r2, #4
 810af26:	f105 0115 	add.w	r1, r5, #21
 810af2a:	458c      	cmp	ip, r1
 810af2c:	bf38      	it	cc
 810af2e:	2204      	movcc	r2, #4
 810af30:	9201      	str	r2, [sp, #4]
 810af32:	9a02      	ldr	r2, [sp, #8]
 810af34:	9303      	str	r3, [sp, #12]
 810af36:	429a      	cmp	r2, r3
 810af38:	d808      	bhi.n	810af4c <__multiply+0x98>
 810af3a:	2f00      	cmp	r7, #0
 810af3c:	dc55      	bgt.n	810afea <__multiply+0x136>
 810af3e:	6107      	str	r7, [r0, #16]
 810af40:	b005      	add	sp, #20
 810af42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810af46:	f843 2b04 	str.w	r2, [r3], #4
 810af4a:	e7db      	b.n	810af04 <__multiply+0x50>
 810af4c:	f8b3 a000 	ldrh.w	sl, [r3]
 810af50:	f1ba 0f00 	cmp.w	sl, #0
 810af54:	d020      	beq.n	810af98 <__multiply+0xe4>
 810af56:	f105 0e14 	add.w	lr, r5, #20
 810af5a:	46b1      	mov	r9, r6
 810af5c:	2200      	movs	r2, #0
 810af5e:	f85e 4b04 	ldr.w	r4, [lr], #4
 810af62:	f8d9 b000 	ldr.w	fp, [r9]
 810af66:	b2a1      	uxth	r1, r4
 810af68:	fa1f fb8b 	uxth.w	fp, fp
 810af6c:	fb0a b101 	mla	r1, sl, r1, fp
 810af70:	4411      	add	r1, r2
 810af72:	f8d9 2000 	ldr.w	r2, [r9]
 810af76:	0c24      	lsrs	r4, r4, #16
 810af78:	0c12      	lsrs	r2, r2, #16
 810af7a:	fb0a 2404 	mla	r4, sl, r4, r2
 810af7e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 810af82:	b289      	uxth	r1, r1
 810af84:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 810af88:	45f4      	cmp	ip, lr
 810af8a:	f849 1b04 	str.w	r1, [r9], #4
 810af8e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 810af92:	d8e4      	bhi.n	810af5e <__multiply+0xaa>
 810af94:	9901      	ldr	r1, [sp, #4]
 810af96:	5072      	str	r2, [r6, r1]
 810af98:	9a03      	ldr	r2, [sp, #12]
 810af9a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810af9e:	3304      	adds	r3, #4
 810afa0:	f1b9 0f00 	cmp.w	r9, #0
 810afa4:	d01f      	beq.n	810afe6 <__multiply+0x132>
 810afa6:	6834      	ldr	r4, [r6, #0]
 810afa8:	f105 0114 	add.w	r1, r5, #20
 810afac:	46b6      	mov	lr, r6
 810afae:	f04f 0a00 	mov.w	sl, #0
 810afb2:	880a      	ldrh	r2, [r1, #0]
 810afb4:	f8be b002 	ldrh.w	fp, [lr, #2]
 810afb8:	fb09 b202 	mla	r2, r9, r2, fp
 810afbc:	4492      	add	sl, r2
 810afbe:	b2a4      	uxth	r4, r4
 810afc0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 810afc4:	f84e 4b04 	str.w	r4, [lr], #4
 810afc8:	f851 4b04 	ldr.w	r4, [r1], #4
 810afcc:	f8be 2000 	ldrh.w	r2, [lr]
 810afd0:	0c24      	lsrs	r4, r4, #16
 810afd2:	fb09 2404 	mla	r4, r9, r4, r2
 810afd6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 810afda:	458c      	cmp	ip, r1
 810afdc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 810afe0:	d8e7      	bhi.n	810afb2 <__multiply+0xfe>
 810afe2:	9a01      	ldr	r2, [sp, #4]
 810afe4:	50b4      	str	r4, [r6, r2]
 810afe6:	3604      	adds	r6, #4
 810afe8:	e7a3      	b.n	810af32 <__multiply+0x7e>
 810afea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810afee:	2b00      	cmp	r3, #0
 810aff0:	d1a5      	bne.n	810af3e <__multiply+0x8a>
 810aff2:	3f01      	subs	r7, #1
 810aff4:	e7a1      	b.n	810af3a <__multiply+0x86>
 810aff6:	bf00      	nop
 810aff8:	0810bf84 	.word	0x0810bf84
 810affc:	0810c078 	.word	0x0810c078

0810b000 <__pow5mult>:
 810b000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b004:	4615      	mov	r5, r2
 810b006:	f012 0203 	ands.w	r2, r2, #3
 810b00a:	4606      	mov	r6, r0
 810b00c:	460f      	mov	r7, r1
 810b00e:	d007      	beq.n	810b020 <__pow5mult+0x20>
 810b010:	4c25      	ldr	r4, [pc, #148]	; (810b0a8 <__pow5mult+0xa8>)
 810b012:	3a01      	subs	r2, #1
 810b014:	2300      	movs	r3, #0
 810b016:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810b01a:	f7ff fe51 	bl	810acc0 <__multadd>
 810b01e:	4607      	mov	r7, r0
 810b020:	10ad      	asrs	r5, r5, #2
 810b022:	d03d      	beq.n	810b0a0 <__pow5mult+0xa0>
 810b024:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810b026:	b97c      	cbnz	r4, 810b048 <__pow5mult+0x48>
 810b028:	2010      	movs	r0, #16
 810b02a:	f7fc f92d 	bl	8107288 <malloc>
 810b02e:	4602      	mov	r2, r0
 810b030:	6270      	str	r0, [r6, #36]	; 0x24
 810b032:	b928      	cbnz	r0, 810b040 <__pow5mult+0x40>
 810b034:	4b1d      	ldr	r3, [pc, #116]	; (810b0ac <__pow5mult+0xac>)
 810b036:	481e      	ldr	r0, [pc, #120]	; (810b0b0 <__pow5mult+0xb0>)
 810b038:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810b03c:	f7fc f8ca 	bl	81071d4 <__assert_func>
 810b040:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810b044:	6004      	str	r4, [r0, #0]
 810b046:	60c4      	str	r4, [r0, #12]
 810b048:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810b04c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810b050:	b94c      	cbnz	r4, 810b066 <__pow5mult+0x66>
 810b052:	f240 2171 	movw	r1, #625	; 0x271
 810b056:	4630      	mov	r0, r6
 810b058:	f7ff ff16 	bl	810ae88 <__i2b>
 810b05c:	2300      	movs	r3, #0
 810b05e:	f8c8 0008 	str.w	r0, [r8, #8]
 810b062:	4604      	mov	r4, r0
 810b064:	6003      	str	r3, [r0, #0]
 810b066:	f04f 0900 	mov.w	r9, #0
 810b06a:	07eb      	lsls	r3, r5, #31
 810b06c:	d50a      	bpl.n	810b084 <__pow5mult+0x84>
 810b06e:	4639      	mov	r1, r7
 810b070:	4622      	mov	r2, r4
 810b072:	4630      	mov	r0, r6
 810b074:	f7ff ff1e 	bl	810aeb4 <__multiply>
 810b078:	4639      	mov	r1, r7
 810b07a:	4680      	mov	r8, r0
 810b07c:	4630      	mov	r0, r6
 810b07e:	f7ff fdfd 	bl	810ac7c <_Bfree>
 810b082:	4647      	mov	r7, r8
 810b084:	106d      	asrs	r5, r5, #1
 810b086:	d00b      	beq.n	810b0a0 <__pow5mult+0xa0>
 810b088:	6820      	ldr	r0, [r4, #0]
 810b08a:	b938      	cbnz	r0, 810b09c <__pow5mult+0x9c>
 810b08c:	4622      	mov	r2, r4
 810b08e:	4621      	mov	r1, r4
 810b090:	4630      	mov	r0, r6
 810b092:	f7ff ff0f 	bl	810aeb4 <__multiply>
 810b096:	6020      	str	r0, [r4, #0]
 810b098:	f8c0 9000 	str.w	r9, [r0]
 810b09c:	4604      	mov	r4, r0
 810b09e:	e7e4      	b.n	810b06a <__pow5mult+0x6a>
 810b0a0:	4638      	mov	r0, r7
 810b0a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b0a6:	bf00      	nop
 810b0a8:	0810c1c8 	.word	0x0810c1c8
 810b0ac:	0810bf0e 	.word	0x0810bf0e
 810b0b0:	0810c078 	.word	0x0810c078

0810b0b4 <__lshift>:
 810b0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b0b8:	460c      	mov	r4, r1
 810b0ba:	6849      	ldr	r1, [r1, #4]
 810b0bc:	6923      	ldr	r3, [r4, #16]
 810b0be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810b0c2:	68a3      	ldr	r3, [r4, #8]
 810b0c4:	4607      	mov	r7, r0
 810b0c6:	4691      	mov	r9, r2
 810b0c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810b0cc:	f108 0601 	add.w	r6, r8, #1
 810b0d0:	42b3      	cmp	r3, r6
 810b0d2:	db0b      	blt.n	810b0ec <__lshift+0x38>
 810b0d4:	4638      	mov	r0, r7
 810b0d6:	f7ff fd91 	bl	810abfc <_Balloc>
 810b0da:	4605      	mov	r5, r0
 810b0dc:	b948      	cbnz	r0, 810b0f2 <__lshift+0x3e>
 810b0de:	4602      	mov	r2, r0
 810b0e0:	4b28      	ldr	r3, [pc, #160]	; (810b184 <__lshift+0xd0>)
 810b0e2:	4829      	ldr	r0, [pc, #164]	; (810b188 <__lshift+0xd4>)
 810b0e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 810b0e8:	f7fc f874 	bl	81071d4 <__assert_func>
 810b0ec:	3101      	adds	r1, #1
 810b0ee:	005b      	lsls	r3, r3, #1
 810b0f0:	e7ee      	b.n	810b0d0 <__lshift+0x1c>
 810b0f2:	2300      	movs	r3, #0
 810b0f4:	f100 0114 	add.w	r1, r0, #20
 810b0f8:	f100 0210 	add.w	r2, r0, #16
 810b0fc:	4618      	mov	r0, r3
 810b0fe:	4553      	cmp	r3, sl
 810b100:	db33      	blt.n	810b16a <__lshift+0xb6>
 810b102:	6920      	ldr	r0, [r4, #16]
 810b104:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810b108:	f104 0314 	add.w	r3, r4, #20
 810b10c:	f019 091f 	ands.w	r9, r9, #31
 810b110:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810b114:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810b118:	d02b      	beq.n	810b172 <__lshift+0xbe>
 810b11a:	f1c9 0e20 	rsb	lr, r9, #32
 810b11e:	468a      	mov	sl, r1
 810b120:	2200      	movs	r2, #0
 810b122:	6818      	ldr	r0, [r3, #0]
 810b124:	fa00 f009 	lsl.w	r0, r0, r9
 810b128:	4302      	orrs	r2, r0
 810b12a:	f84a 2b04 	str.w	r2, [sl], #4
 810b12e:	f853 2b04 	ldr.w	r2, [r3], #4
 810b132:	459c      	cmp	ip, r3
 810b134:	fa22 f20e 	lsr.w	r2, r2, lr
 810b138:	d8f3      	bhi.n	810b122 <__lshift+0x6e>
 810b13a:	ebac 0304 	sub.w	r3, ip, r4
 810b13e:	3b15      	subs	r3, #21
 810b140:	f023 0303 	bic.w	r3, r3, #3
 810b144:	3304      	adds	r3, #4
 810b146:	f104 0015 	add.w	r0, r4, #21
 810b14a:	4584      	cmp	ip, r0
 810b14c:	bf38      	it	cc
 810b14e:	2304      	movcc	r3, #4
 810b150:	50ca      	str	r2, [r1, r3]
 810b152:	b10a      	cbz	r2, 810b158 <__lshift+0xa4>
 810b154:	f108 0602 	add.w	r6, r8, #2
 810b158:	3e01      	subs	r6, #1
 810b15a:	4638      	mov	r0, r7
 810b15c:	612e      	str	r6, [r5, #16]
 810b15e:	4621      	mov	r1, r4
 810b160:	f7ff fd8c 	bl	810ac7c <_Bfree>
 810b164:	4628      	mov	r0, r5
 810b166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b16a:	f842 0f04 	str.w	r0, [r2, #4]!
 810b16e:	3301      	adds	r3, #1
 810b170:	e7c5      	b.n	810b0fe <__lshift+0x4a>
 810b172:	3904      	subs	r1, #4
 810b174:	f853 2b04 	ldr.w	r2, [r3], #4
 810b178:	f841 2f04 	str.w	r2, [r1, #4]!
 810b17c:	459c      	cmp	ip, r3
 810b17e:	d8f9      	bhi.n	810b174 <__lshift+0xc0>
 810b180:	e7ea      	b.n	810b158 <__lshift+0xa4>
 810b182:	bf00      	nop
 810b184:	0810bf84 	.word	0x0810bf84
 810b188:	0810c078 	.word	0x0810c078

0810b18c <__mcmp>:
 810b18c:	b530      	push	{r4, r5, lr}
 810b18e:	6902      	ldr	r2, [r0, #16]
 810b190:	690c      	ldr	r4, [r1, #16]
 810b192:	1b12      	subs	r2, r2, r4
 810b194:	d10e      	bne.n	810b1b4 <__mcmp+0x28>
 810b196:	f100 0314 	add.w	r3, r0, #20
 810b19a:	3114      	adds	r1, #20
 810b19c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810b1a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810b1a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810b1a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810b1ac:	42a5      	cmp	r5, r4
 810b1ae:	d003      	beq.n	810b1b8 <__mcmp+0x2c>
 810b1b0:	d305      	bcc.n	810b1be <__mcmp+0x32>
 810b1b2:	2201      	movs	r2, #1
 810b1b4:	4610      	mov	r0, r2
 810b1b6:	bd30      	pop	{r4, r5, pc}
 810b1b8:	4283      	cmp	r3, r0
 810b1ba:	d3f3      	bcc.n	810b1a4 <__mcmp+0x18>
 810b1bc:	e7fa      	b.n	810b1b4 <__mcmp+0x28>
 810b1be:	f04f 32ff 	mov.w	r2, #4294967295
 810b1c2:	e7f7      	b.n	810b1b4 <__mcmp+0x28>

0810b1c4 <__mdiff>:
 810b1c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b1c8:	460c      	mov	r4, r1
 810b1ca:	4606      	mov	r6, r0
 810b1cc:	4611      	mov	r1, r2
 810b1ce:	4620      	mov	r0, r4
 810b1d0:	4617      	mov	r7, r2
 810b1d2:	f7ff ffdb 	bl	810b18c <__mcmp>
 810b1d6:	1e05      	subs	r5, r0, #0
 810b1d8:	d110      	bne.n	810b1fc <__mdiff+0x38>
 810b1da:	4629      	mov	r1, r5
 810b1dc:	4630      	mov	r0, r6
 810b1de:	f7ff fd0d 	bl	810abfc <_Balloc>
 810b1e2:	b930      	cbnz	r0, 810b1f2 <__mdiff+0x2e>
 810b1e4:	4b39      	ldr	r3, [pc, #228]	; (810b2cc <__mdiff+0x108>)
 810b1e6:	4602      	mov	r2, r0
 810b1e8:	f240 2132 	movw	r1, #562	; 0x232
 810b1ec:	4838      	ldr	r0, [pc, #224]	; (810b2d0 <__mdiff+0x10c>)
 810b1ee:	f7fb fff1 	bl	81071d4 <__assert_func>
 810b1f2:	2301      	movs	r3, #1
 810b1f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810b1f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b1fc:	bfa4      	itt	ge
 810b1fe:	463b      	movge	r3, r7
 810b200:	4627      	movge	r7, r4
 810b202:	4630      	mov	r0, r6
 810b204:	6879      	ldr	r1, [r7, #4]
 810b206:	bfa6      	itte	ge
 810b208:	461c      	movge	r4, r3
 810b20a:	2500      	movge	r5, #0
 810b20c:	2501      	movlt	r5, #1
 810b20e:	f7ff fcf5 	bl	810abfc <_Balloc>
 810b212:	b920      	cbnz	r0, 810b21e <__mdiff+0x5a>
 810b214:	4b2d      	ldr	r3, [pc, #180]	; (810b2cc <__mdiff+0x108>)
 810b216:	4602      	mov	r2, r0
 810b218:	f44f 7110 	mov.w	r1, #576	; 0x240
 810b21c:	e7e6      	b.n	810b1ec <__mdiff+0x28>
 810b21e:	693e      	ldr	r6, [r7, #16]
 810b220:	60c5      	str	r5, [r0, #12]
 810b222:	6925      	ldr	r5, [r4, #16]
 810b224:	f107 0114 	add.w	r1, r7, #20
 810b228:	f104 0914 	add.w	r9, r4, #20
 810b22c:	f100 0e14 	add.w	lr, r0, #20
 810b230:	f107 0210 	add.w	r2, r7, #16
 810b234:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 810b238:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 810b23c:	46f2      	mov	sl, lr
 810b23e:	2700      	movs	r7, #0
 810b240:	f859 3b04 	ldr.w	r3, [r9], #4
 810b244:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810b248:	fa1f f883 	uxth.w	r8, r3
 810b24c:	fa17 f78b 	uxtah	r7, r7, fp
 810b250:	0c1b      	lsrs	r3, r3, #16
 810b252:	eba7 0808 	sub.w	r8, r7, r8
 810b256:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810b25a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810b25e:	fa1f f888 	uxth.w	r8, r8
 810b262:	141f      	asrs	r7, r3, #16
 810b264:	454d      	cmp	r5, r9
 810b266:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810b26a:	f84a 3b04 	str.w	r3, [sl], #4
 810b26e:	d8e7      	bhi.n	810b240 <__mdiff+0x7c>
 810b270:	1b2b      	subs	r3, r5, r4
 810b272:	3b15      	subs	r3, #21
 810b274:	f023 0303 	bic.w	r3, r3, #3
 810b278:	3304      	adds	r3, #4
 810b27a:	3415      	adds	r4, #21
 810b27c:	42a5      	cmp	r5, r4
 810b27e:	bf38      	it	cc
 810b280:	2304      	movcc	r3, #4
 810b282:	4419      	add	r1, r3
 810b284:	4473      	add	r3, lr
 810b286:	469e      	mov	lr, r3
 810b288:	460d      	mov	r5, r1
 810b28a:	4565      	cmp	r5, ip
 810b28c:	d30e      	bcc.n	810b2ac <__mdiff+0xe8>
 810b28e:	f10c 0203 	add.w	r2, ip, #3
 810b292:	1a52      	subs	r2, r2, r1
 810b294:	f022 0203 	bic.w	r2, r2, #3
 810b298:	3903      	subs	r1, #3
 810b29a:	458c      	cmp	ip, r1
 810b29c:	bf38      	it	cc
 810b29e:	2200      	movcc	r2, #0
 810b2a0:	441a      	add	r2, r3
 810b2a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810b2a6:	b17b      	cbz	r3, 810b2c8 <__mdiff+0x104>
 810b2a8:	6106      	str	r6, [r0, #16]
 810b2aa:	e7a5      	b.n	810b1f8 <__mdiff+0x34>
 810b2ac:	f855 8b04 	ldr.w	r8, [r5], #4
 810b2b0:	fa17 f488 	uxtah	r4, r7, r8
 810b2b4:	1422      	asrs	r2, r4, #16
 810b2b6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 810b2ba:	b2a4      	uxth	r4, r4
 810b2bc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 810b2c0:	f84e 4b04 	str.w	r4, [lr], #4
 810b2c4:	1417      	asrs	r7, r2, #16
 810b2c6:	e7e0      	b.n	810b28a <__mdiff+0xc6>
 810b2c8:	3e01      	subs	r6, #1
 810b2ca:	e7ea      	b.n	810b2a2 <__mdiff+0xde>
 810b2cc:	0810bf84 	.word	0x0810bf84
 810b2d0:	0810c078 	.word	0x0810c078

0810b2d4 <__ulp>:
 810b2d4:	b082      	sub	sp, #8
 810b2d6:	ed8d 0b00 	vstr	d0, [sp]
 810b2da:	9b01      	ldr	r3, [sp, #4]
 810b2dc:	4912      	ldr	r1, [pc, #72]	; (810b328 <__ulp+0x54>)
 810b2de:	4019      	ands	r1, r3
 810b2e0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810b2e4:	2900      	cmp	r1, #0
 810b2e6:	dd05      	ble.n	810b2f4 <__ulp+0x20>
 810b2e8:	2200      	movs	r2, #0
 810b2ea:	460b      	mov	r3, r1
 810b2ec:	ec43 2b10 	vmov	d0, r2, r3
 810b2f0:	b002      	add	sp, #8
 810b2f2:	4770      	bx	lr
 810b2f4:	4249      	negs	r1, r1
 810b2f6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810b2fa:	ea4f 5021 	mov.w	r0, r1, asr #20
 810b2fe:	f04f 0200 	mov.w	r2, #0
 810b302:	f04f 0300 	mov.w	r3, #0
 810b306:	da04      	bge.n	810b312 <__ulp+0x3e>
 810b308:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810b30c:	fa41 f300 	asr.w	r3, r1, r0
 810b310:	e7ec      	b.n	810b2ec <__ulp+0x18>
 810b312:	f1a0 0114 	sub.w	r1, r0, #20
 810b316:	291e      	cmp	r1, #30
 810b318:	bfda      	itte	le
 810b31a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810b31e:	fa20 f101 	lsrle.w	r1, r0, r1
 810b322:	2101      	movgt	r1, #1
 810b324:	460a      	mov	r2, r1
 810b326:	e7e1      	b.n	810b2ec <__ulp+0x18>
 810b328:	7ff00000 	.word	0x7ff00000

0810b32c <__b2d>:
 810b32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b32e:	6905      	ldr	r5, [r0, #16]
 810b330:	f100 0714 	add.w	r7, r0, #20
 810b334:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810b338:	1f2e      	subs	r6, r5, #4
 810b33a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810b33e:	4620      	mov	r0, r4
 810b340:	f7ff fd52 	bl	810ade8 <__hi0bits>
 810b344:	f1c0 0320 	rsb	r3, r0, #32
 810b348:	280a      	cmp	r0, #10
 810b34a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810b3c8 <__b2d+0x9c>
 810b34e:	600b      	str	r3, [r1, #0]
 810b350:	dc14      	bgt.n	810b37c <__b2d+0x50>
 810b352:	f1c0 0e0b 	rsb	lr, r0, #11
 810b356:	fa24 f10e 	lsr.w	r1, r4, lr
 810b35a:	42b7      	cmp	r7, r6
 810b35c:	ea41 030c 	orr.w	r3, r1, ip
 810b360:	bf34      	ite	cc
 810b362:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810b366:	2100      	movcs	r1, #0
 810b368:	3015      	adds	r0, #21
 810b36a:	fa04 f000 	lsl.w	r0, r4, r0
 810b36e:	fa21 f10e 	lsr.w	r1, r1, lr
 810b372:	ea40 0201 	orr.w	r2, r0, r1
 810b376:	ec43 2b10 	vmov	d0, r2, r3
 810b37a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b37c:	42b7      	cmp	r7, r6
 810b37e:	bf3a      	itte	cc
 810b380:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810b384:	f1a5 0608 	subcc.w	r6, r5, #8
 810b388:	2100      	movcs	r1, #0
 810b38a:	380b      	subs	r0, #11
 810b38c:	d017      	beq.n	810b3be <__b2d+0x92>
 810b38e:	f1c0 0c20 	rsb	ip, r0, #32
 810b392:	fa04 f500 	lsl.w	r5, r4, r0
 810b396:	42be      	cmp	r6, r7
 810b398:	fa21 f40c 	lsr.w	r4, r1, ip
 810b39c:	ea45 0504 	orr.w	r5, r5, r4
 810b3a0:	bf8c      	ite	hi
 810b3a2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810b3a6:	2400      	movls	r4, #0
 810b3a8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810b3ac:	fa01 f000 	lsl.w	r0, r1, r0
 810b3b0:	fa24 f40c 	lsr.w	r4, r4, ip
 810b3b4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810b3b8:	ea40 0204 	orr.w	r2, r0, r4
 810b3bc:	e7db      	b.n	810b376 <__b2d+0x4a>
 810b3be:	ea44 030c 	orr.w	r3, r4, ip
 810b3c2:	460a      	mov	r2, r1
 810b3c4:	e7d7      	b.n	810b376 <__b2d+0x4a>
 810b3c6:	bf00      	nop
 810b3c8:	3ff00000 	.word	0x3ff00000

0810b3cc <__d2b>:
 810b3cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810b3d0:	4689      	mov	r9, r1
 810b3d2:	2101      	movs	r1, #1
 810b3d4:	ec57 6b10 	vmov	r6, r7, d0
 810b3d8:	4690      	mov	r8, r2
 810b3da:	f7ff fc0f 	bl	810abfc <_Balloc>
 810b3de:	4604      	mov	r4, r0
 810b3e0:	b930      	cbnz	r0, 810b3f0 <__d2b+0x24>
 810b3e2:	4602      	mov	r2, r0
 810b3e4:	4b25      	ldr	r3, [pc, #148]	; (810b47c <__d2b+0xb0>)
 810b3e6:	4826      	ldr	r0, [pc, #152]	; (810b480 <__d2b+0xb4>)
 810b3e8:	f240 310a 	movw	r1, #778	; 0x30a
 810b3ec:	f7fb fef2 	bl	81071d4 <__assert_func>
 810b3f0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810b3f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810b3f8:	bb35      	cbnz	r5, 810b448 <__d2b+0x7c>
 810b3fa:	2e00      	cmp	r6, #0
 810b3fc:	9301      	str	r3, [sp, #4]
 810b3fe:	d028      	beq.n	810b452 <__d2b+0x86>
 810b400:	4668      	mov	r0, sp
 810b402:	9600      	str	r6, [sp, #0]
 810b404:	f7ff fd10 	bl	810ae28 <__lo0bits>
 810b408:	9900      	ldr	r1, [sp, #0]
 810b40a:	b300      	cbz	r0, 810b44e <__d2b+0x82>
 810b40c:	9a01      	ldr	r2, [sp, #4]
 810b40e:	f1c0 0320 	rsb	r3, r0, #32
 810b412:	fa02 f303 	lsl.w	r3, r2, r3
 810b416:	430b      	orrs	r3, r1
 810b418:	40c2      	lsrs	r2, r0
 810b41a:	6163      	str	r3, [r4, #20]
 810b41c:	9201      	str	r2, [sp, #4]
 810b41e:	9b01      	ldr	r3, [sp, #4]
 810b420:	61a3      	str	r3, [r4, #24]
 810b422:	2b00      	cmp	r3, #0
 810b424:	bf14      	ite	ne
 810b426:	2202      	movne	r2, #2
 810b428:	2201      	moveq	r2, #1
 810b42a:	6122      	str	r2, [r4, #16]
 810b42c:	b1d5      	cbz	r5, 810b464 <__d2b+0x98>
 810b42e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810b432:	4405      	add	r5, r0
 810b434:	f8c9 5000 	str.w	r5, [r9]
 810b438:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810b43c:	f8c8 0000 	str.w	r0, [r8]
 810b440:	4620      	mov	r0, r4
 810b442:	b003      	add	sp, #12
 810b444:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810b448:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810b44c:	e7d5      	b.n	810b3fa <__d2b+0x2e>
 810b44e:	6161      	str	r1, [r4, #20]
 810b450:	e7e5      	b.n	810b41e <__d2b+0x52>
 810b452:	a801      	add	r0, sp, #4
 810b454:	f7ff fce8 	bl	810ae28 <__lo0bits>
 810b458:	9b01      	ldr	r3, [sp, #4]
 810b45a:	6163      	str	r3, [r4, #20]
 810b45c:	2201      	movs	r2, #1
 810b45e:	6122      	str	r2, [r4, #16]
 810b460:	3020      	adds	r0, #32
 810b462:	e7e3      	b.n	810b42c <__d2b+0x60>
 810b464:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810b468:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810b46c:	f8c9 0000 	str.w	r0, [r9]
 810b470:	6918      	ldr	r0, [r3, #16]
 810b472:	f7ff fcb9 	bl	810ade8 <__hi0bits>
 810b476:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810b47a:	e7df      	b.n	810b43c <__d2b+0x70>
 810b47c:	0810bf84 	.word	0x0810bf84
 810b480:	0810c078 	.word	0x0810c078

0810b484 <__ratio>:
 810b484:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b488:	4688      	mov	r8, r1
 810b48a:	4669      	mov	r1, sp
 810b48c:	4681      	mov	r9, r0
 810b48e:	f7ff ff4d 	bl	810b32c <__b2d>
 810b492:	a901      	add	r1, sp, #4
 810b494:	4640      	mov	r0, r8
 810b496:	ec55 4b10 	vmov	r4, r5, d0
 810b49a:	f7ff ff47 	bl	810b32c <__b2d>
 810b49e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810b4a2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810b4a6:	eba3 0c02 	sub.w	ip, r3, r2
 810b4aa:	e9dd 3200 	ldrd	r3, r2, [sp]
 810b4ae:	1a9b      	subs	r3, r3, r2
 810b4b0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810b4b4:	ec51 0b10 	vmov	r0, r1, d0
 810b4b8:	2b00      	cmp	r3, #0
 810b4ba:	bfd6      	itet	le
 810b4bc:	460a      	movle	r2, r1
 810b4be:	462a      	movgt	r2, r5
 810b4c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810b4c4:	468b      	mov	fp, r1
 810b4c6:	462f      	mov	r7, r5
 810b4c8:	bfd4      	ite	le
 810b4ca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810b4ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810b4d2:	4620      	mov	r0, r4
 810b4d4:	ee10 2a10 	vmov	r2, s0
 810b4d8:	465b      	mov	r3, fp
 810b4da:	4639      	mov	r1, r7
 810b4dc:	f7f5 fa4e 	bl	810097c <__aeabi_ddiv>
 810b4e0:	ec41 0b10 	vmov	d0, r0, r1
 810b4e4:	b003      	add	sp, #12
 810b4e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810b4ea <__copybits>:
 810b4ea:	3901      	subs	r1, #1
 810b4ec:	b570      	push	{r4, r5, r6, lr}
 810b4ee:	1149      	asrs	r1, r1, #5
 810b4f0:	6914      	ldr	r4, [r2, #16]
 810b4f2:	3101      	adds	r1, #1
 810b4f4:	f102 0314 	add.w	r3, r2, #20
 810b4f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810b4fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810b500:	1f05      	subs	r5, r0, #4
 810b502:	42a3      	cmp	r3, r4
 810b504:	d30c      	bcc.n	810b520 <__copybits+0x36>
 810b506:	1aa3      	subs	r3, r4, r2
 810b508:	3b11      	subs	r3, #17
 810b50a:	f023 0303 	bic.w	r3, r3, #3
 810b50e:	3211      	adds	r2, #17
 810b510:	42a2      	cmp	r2, r4
 810b512:	bf88      	it	hi
 810b514:	2300      	movhi	r3, #0
 810b516:	4418      	add	r0, r3
 810b518:	2300      	movs	r3, #0
 810b51a:	4288      	cmp	r0, r1
 810b51c:	d305      	bcc.n	810b52a <__copybits+0x40>
 810b51e:	bd70      	pop	{r4, r5, r6, pc}
 810b520:	f853 6b04 	ldr.w	r6, [r3], #4
 810b524:	f845 6f04 	str.w	r6, [r5, #4]!
 810b528:	e7eb      	b.n	810b502 <__copybits+0x18>
 810b52a:	f840 3b04 	str.w	r3, [r0], #4
 810b52e:	e7f4      	b.n	810b51a <__copybits+0x30>

0810b530 <__any_on>:
 810b530:	f100 0214 	add.w	r2, r0, #20
 810b534:	6900      	ldr	r0, [r0, #16]
 810b536:	114b      	asrs	r3, r1, #5
 810b538:	4298      	cmp	r0, r3
 810b53a:	b510      	push	{r4, lr}
 810b53c:	db11      	blt.n	810b562 <__any_on+0x32>
 810b53e:	dd0a      	ble.n	810b556 <__any_on+0x26>
 810b540:	f011 011f 	ands.w	r1, r1, #31
 810b544:	d007      	beq.n	810b556 <__any_on+0x26>
 810b546:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810b54a:	fa24 f001 	lsr.w	r0, r4, r1
 810b54e:	fa00 f101 	lsl.w	r1, r0, r1
 810b552:	428c      	cmp	r4, r1
 810b554:	d10b      	bne.n	810b56e <__any_on+0x3e>
 810b556:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810b55a:	4293      	cmp	r3, r2
 810b55c:	d803      	bhi.n	810b566 <__any_on+0x36>
 810b55e:	2000      	movs	r0, #0
 810b560:	bd10      	pop	{r4, pc}
 810b562:	4603      	mov	r3, r0
 810b564:	e7f7      	b.n	810b556 <__any_on+0x26>
 810b566:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810b56a:	2900      	cmp	r1, #0
 810b56c:	d0f5      	beq.n	810b55a <__any_on+0x2a>
 810b56e:	2001      	movs	r0, #1
 810b570:	e7f6      	b.n	810b560 <__any_on+0x30>

0810b572 <_calloc_r>:
 810b572:	b513      	push	{r0, r1, r4, lr}
 810b574:	434a      	muls	r2, r1
 810b576:	4611      	mov	r1, r2
 810b578:	9201      	str	r2, [sp, #4]
 810b57a:	f7fb fefb 	bl	8107374 <_malloc_r>
 810b57e:	4604      	mov	r4, r0
 810b580:	b118      	cbz	r0, 810b58a <_calloc_r+0x18>
 810b582:	9a01      	ldr	r2, [sp, #4]
 810b584:	2100      	movs	r1, #0
 810b586:	f7fb fe9d 	bl	81072c4 <memset>
 810b58a:	4620      	mov	r0, r4
 810b58c:	b002      	add	sp, #8
 810b58e:	bd10      	pop	{r4, pc}

0810b590 <_realloc_r>:
 810b590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b592:	4607      	mov	r7, r0
 810b594:	4614      	mov	r4, r2
 810b596:	460e      	mov	r6, r1
 810b598:	b921      	cbnz	r1, 810b5a4 <_realloc_r+0x14>
 810b59a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 810b59e:	4611      	mov	r1, r2
 810b5a0:	f7fb bee8 	b.w	8107374 <_malloc_r>
 810b5a4:	b922      	cbnz	r2, 810b5b0 <_realloc_r+0x20>
 810b5a6:	f7fb fe95 	bl	81072d4 <_free_r>
 810b5aa:	4625      	mov	r5, r4
 810b5ac:	4628      	mov	r0, r5
 810b5ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b5b0:	f000 fa64 	bl	810ba7c <_malloc_usable_size_r>
 810b5b4:	42a0      	cmp	r0, r4
 810b5b6:	d20f      	bcs.n	810b5d8 <_realloc_r+0x48>
 810b5b8:	4621      	mov	r1, r4
 810b5ba:	4638      	mov	r0, r7
 810b5bc:	f7fb feda 	bl	8107374 <_malloc_r>
 810b5c0:	4605      	mov	r5, r0
 810b5c2:	2800      	cmp	r0, #0
 810b5c4:	d0f2      	beq.n	810b5ac <_realloc_r+0x1c>
 810b5c6:	4631      	mov	r1, r6
 810b5c8:	4622      	mov	r2, r4
 810b5ca:	f7fb fe6d 	bl	81072a8 <memcpy>
 810b5ce:	4631      	mov	r1, r6
 810b5d0:	4638      	mov	r0, r7
 810b5d2:	f7fb fe7f 	bl	81072d4 <_free_r>
 810b5d6:	e7e9      	b.n	810b5ac <_realloc_r+0x1c>
 810b5d8:	4635      	mov	r5, r6
 810b5da:	e7e7      	b.n	810b5ac <_realloc_r+0x1c>

0810b5dc <__ssputs_r>:
 810b5dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810b5e0:	688e      	ldr	r6, [r1, #8]
 810b5e2:	429e      	cmp	r6, r3
 810b5e4:	4682      	mov	sl, r0
 810b5e6:	460c      	mov	r4, r1
 810b5e8:	4690      	mov	r8, r2
 810b5ea:	461f      	mov	r7, r3
 810b5ec:	d838      	bhi.n	810b660 <__ssputs_r+0x84>
 810b5ee:	898a      	ldrh	r2, [r1, #12]
 810b5f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810b5f4:	d032      	beq.n	810b65c <__ssputs_r+0x80>
 810b5f6:	6825      	ldr	r5, [r4, #0]
 810b5f8:	6909      	ldr	r1, [r1, #16]
 810b5fa:	eba5 0901 	sub.w	r9, r5, r1
 810b5fe:	6965      	ldr	r5, [r4, #20]
 810b600:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810b604:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810b608:	3301      	adds	r3, #1
 810b60a:	444b      	add	r3, r9
 810b60c:	106d      	asrs	r5, r5, #1
 810b60e:	429d      	cmp	r5, r3
 810b610:	bf38      	it	cc
 810b612:	461d      	movcc	r5, r3
 810b614:	0553      	lsls	r3, r2, #21
 810b616:	d531      	bpl.n	810b67c <__ssputs_r+0xa0>
 810b618:	4629      	mov	r1, r5
 810b61a:	f7fb feab 	bl	8107374 <_malloc_r>
 810b61e:	4606      	mov	r6, r0
 810b620:	b950      	cbnz	r0, 810b638 <__ssputs_r+0x5c>
 810b622:	230c      	movs	r3, #12
 810b624:	f8ca 3000 	str.w	r3, [sl]
 810b628:	89a3      	ldrh	r3, [r4, #12]
 810b62a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810b62e:	81a3      	strh	r3, [r4, #12]
 810b630:	f04f 30ff 	mov.w	r0, #4294967295
 810b634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810b638:	6921      	ldr	r1, [r4, #16]
 810b63a:	464a      	mov	r2, r9
 810b63c:	f7fb fe34 	bl	81072a8 <memcpy>
 810b640:	89a3      	ldrh	r3, [r4, #12]
 810b642:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810b646:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810b64a:	81a3      	strh	r3, [r4, #12]
 810b64c:	6126      	str	r6, [r4, #16]
 810b64e:	6165      	str	r5, [r4, #20]
 810b650:	444e      	add	r6, r9
 810b652:	eba5 0509 	sub.w	r5, r5, r9
 810b656:	6026      	str	r6, [r4, #0]
 810b658:	60a5      	str	r5, [r4, #8]
 810b65a:	463e      	mov	r6, r7
 810b65c:	42be      	cmp	r6, r7
 810b65e:	d900      	bls.n	810b662 <__ssputs_r+0x86>
 810b660:	463e      	mov	r6, r7
 810b662:	4632      	mov	r2, r6
 810b664:	6820      	ldr	r0, [r4, #0]
 810b666:	4641      	mov	r1, r8
 810b668:	f7ff faa2 	bl	810abb0 <memmove>
 810b66c:	68a3      	ldr	r3, [r4, #8]
 810b66e:	6822      	ldr	r2, [r4, #0]
 810b670:	1b9b      	subs	r3, r3, r6
 810b672:	4432      	add	r2, r6
 810b674:	60a3      	str	r3, [r4, #8]
 810b676:	6022      	str	r2, [r4, #0]
 810b678:	2000      	movs	r0, #0
 810b67a:	e7db      	b.n	810b634 <__ssputs_r+0x58>
 810b67c:	462a      	mov	r2, r5
 810b67e:	f7ff ff87 	bl	810b590 <_realloc_r>
 810b682:	4606      	mov	r6, r0
 810b684:	2800      	cmp	r0, #0
 810b686:	d1e1      	bne.n	810b64c <__ssputs_r+0x70>
 810b688:	6921      	ldr	r1, [r4, #16]
 810b68a:	4650      	mov	r0, sl
 810b68c:	f7fb fe22 	bl	81072d4 <_free_r>
 810b690:	e7c7      	b.n	810b622 <__ssputs_r+0x46>
	...

0810b694 <_svfiprintf_r>:
 810b694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b698:	4698      	mov	r8, r3
 810b69a:	898b      	ldrh	r3, [r1, #12]
 810b69c:	061b      	lsls	r3, r3, #24
 810b69e:	b09d      	sub	sp, #116	; 0x74
 810b6a0:	4607      	mov	r7, r0
 810b6a2:	460d      	mov	r5, r1
 810b6a4:	4614      	mov	r4, r2
 810b6a6:	d50e      	bpl.n	810b6c6 <_svfiprintf_r+0x32>
 810b6a8:	690b      	ldr	r3, [r1, #16]
 810b6aa:	b963      	cbnz	r3, 810b6c6 <_svfiprintf_r+0x32>
 810b6ac:	2140      	movs	r1, #64	; 0x40
 810b6ae:	f7fb fe61 	bl	8107374 <_malloc_r>
 810b6b2:	6028      	str	r0, [r5, #0]
 810b6b4:	6128      	str	r0, [r5, #16]
 810b6b6:	b920      	cbnz	r0, 810b6c2 <_svfiprintf_r+0x2e>
 810b6b8:	230c      	movs	r3, #12
 810b6ba:	603b      	str	r3, [r7, #0]
 810b6bc:	f04f 30ff 	mov.w	r0, #4294967295
 810b6c0:	e0d1      	b.n	810b866 <_svfiprintf_r+0x1d2>
 810b6c2:	2340      	movs	r3, #64	; 0x40
 810b6c4:	616b      	str	r3, [r5, #20]
 810b6c6:	2300      	movs	r3, #0
 810b6c8:	9309      	str	r3, [sp, #36]	; 0x24
 810b6ca:	2320      	movs	r3, #32
 810b6cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810b6d0:	f8cd 800c 	str.w	r8, [sp, #12]
 810b6d4:	2330      	movs	r3, #48	; 0x30
 810b6d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810b880 <_svfiprintf_r+0x1ec>
 810b6da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810b6de:	f04f 0901 	mov.w	r9, #1
 810b6e2:	4623      	mov	r3, r4
 810b6e4:	469a      	mov	sl, r3
 810b6e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b6ea:	b10a      	cbz	r2, 810b6f0 <_svfiprintf_r+0x5c>
 810b6ec:	2a25      	cmp	r2, #37	; 0x25
 810b6ee:	d1f9      	bne.n	810b6e4 <_svfiprintf_r+0x50>
 810b6f0:	ebba 0b04 	subs.w	fp, sl, r4
 810b6f4:	d00b      	beq.n	810b70e <_svfiprintf_r+0x7a>
 810b6f6:	465b      	mov	r3, fp
 810b6f8:	4622      	mov	r2, r4
 810b6fa:	4629      	mov	r1, r5
 810b6fc:	4638      	mov	r0, r7
 810b6fe:	f7ff ff6d 	bl	810b5dc <__ssputs_r>
 810b702:	3001      	adds	r0, #1
 810b704:	f000 80aa 	beq.w	810b85c <_svfiprintf_r+0x1c8>
 810b708:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810b70a:	445a      	add	r2, fp
 810b70c:	9209      	str	r2, [sp, #36]	; 0x24
 810b70e:	f89a 3000 	ldrb.w	r3, [sl]
 810b712:	2b00      	cmp	r3, #0
 810b714:	f000 80a2 	beq.w	810b85c <_svfiprintf_r+0x1c8>
 810b718:	2300      	movs	r3, #0
 810b71a:	f04f 32ff 	mov.w	r2, #4294967295
 810b71e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810b722:	f10a 0a01 	add.w	sl, sl, #1
 810b726:	9304      	str	r3, [sp, #16]
 810b728:	9307      	str	r3, [sp, #28]
 810b72a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810b72e:	931a      	str	r3, [sp, #104]	; 0x68
 810b730:	4654      	mov	r4, sl
 810b732:	2205      	movs	r2, #5
 810b734:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b738:	4851      	ldr	r0, [pc, #324]	; (810b880 <_svfiprintf_r+0x1ec>)
 810b73a:	f7f4 fde9 	bl	8100310 <memchr>
 810b73e:	9a04      	ldr	r2, [sp, #16]
 810b740:	b9d8      	cbnz	r0, 810b77a <_svfiprintf_r+0xe6>
 810b742:	06d0      	lsls	r0, r2, #27
 810b744:	bf44      	itt	mi
 810b746:	2320      	movmi	r3, #32
 810b748:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b74c:	0711      	lsls	r1, r2, #28
 810b74e:	bf44      	itt	mi
 810b750:	232b      	movmi	r3, #43	; 0x2b
 810b752:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810b756:	f89a 3000 	ldrb.w	r3, [sl]
 810b75a:	2b2a      	cmp	r3, #42	; 0x2a
 810b75c:	d015      	beq.n	810b78a <_svfiprintf_r+0xf6>
 810b75e:	9a07      	ldr	r2, [sp, #28]
 810b760:	4654      	mov	r4, sl
 810b762:	2000      	movs	r0, #0
 810b764:	f04f 0c0a 	mov.w	ip, #10
 810b768:	4621      	mov	r1, r4
 810b76a:	f811 3b01 	ldrb.w	r3, [r1], #1
 810b76e:	3b30      	subs	r3, #48	; 0x30
 810b770:	2b09      	cmp	r3, #9
 810b772:	d94e      	bls.n	810b812 <_svfiprintf_r+0x17e>
 810b774:	b1b0      	cbz	r0, 810b7a4 <_svfiprintf_r+0x110>
 810b776:	9207      	str	r2, [sp, #28]
 810b778:	e014      	b.n	810b7a4 <_svfiprintf_r+0x110>
 810b77a:	eba0 0308 	sub.w	r3, r0, r8
 810b77e:	fa09 f303 	lsl.w	r3, r9, r3
 810b782:	4313      	orrs	r3, r2
 810b784:	9304      	str	r3, [sp, #16]
 810b786:	46a2      	mov	sl, r4
 810b788:	e7d2      	b.n	810b730 <_svfiprintf_r+0x9c>
 810b78a:	9b03      	ldr	r3, [sp, #12]
 810b78c:	1d19      	adds	r1, r3, #4
 810b78e:	681b      	ldr	r3, [r3, #0]
 810b790:	9103      	str	r1, [sp, #12]
 810b792:	2b00      	cmp	r3, #0
 810b794:	bfbb      	ittet	lt
 810b796:	425b      	neglt	r3, r3
 810b798:	f042 0202 	orrlt.w	r2, r2, #2
 810b79c:	9307      	strge	r3, [sp, #28]
 810b79e:	9307      	strlt	r3, [sp, #28]
 810b7a0:	bfb8      	it	lt
 810b7a2:	9204      	strlt	r2, [sp, #16]
 810b7a4:	7823      	ldrb	r3, [r4, #0]
 810b7a6:	2b2e      	cmp	r3, #46	; 0x2e
 810b7a8:	d10c      	bne.n	810b7c4 <_svfiprintf_r+0x130>
 810b7aa:	7863      	ldrb	r3, [r4, #1]
 810b7ac:	2b2a      	cmp	r3, #42	; 0x2a
 810b7ae:	d135      	bne.n	810b81c <_svfiprintf_r+0x188>
 810b7b0:	9b03      	ldr	r3, [sp, #12]
 810b7b2:	1d1a      	adds	r2, r3, #4
 810b7b4:	681b      	ldr	r3, [r3, #0]
 810b7b6:	9203      	str	r2, [sp, #12]
 810b7b8:	2b00      	cmp	r3, #0
 810b7ba:	bfb8      	it	lt
 810b7bc:	f04f 33ff 	movlt.w	r3, #4294967295
 810b7c0:	3402      	adds	r4, #2
 810b7c2:	9305      	str	r3, [sp, #20]
 810b7c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810b890 <_svfiprintf_r+0x1fc>
 810b7c8:	7821      	ldrb	r1, [r4, #0]
 810b7ca:	2203      	movs	r2, #3
 810b7cc:	4650      	mov	r0, sl
 810b7ce:	f7f4 fd9f 	bl	8100310 <memchr>
 810b7d2:	b140      	cbz	r0, 810b7e6 <_svfiprintf_r+0x152>
 810b7d4:	2340      	movs	r3, #64	; 0x40
 810b7d6:	eba0 000a 	sub.w	r0, r0, sl
 810b7da:	fa03 f000 	lsl.w	r0, r3, r0
 810b7de:	9b04      	ldr	r3, [sp, #16]
 810b7e0:	4303      	orrs	r3, r0
 810b7e2:	3401      	adds	r4, #1
 810b7e4:	9304      	str	r3, [sp, #16]
 810b7e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 810b7ea:	4826      	ldr	r0, [pc, #152]	; (810b884 <_svfiprintf_r+0x1f0>)
 810b7ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810b7f0:	2206      	movs	r2, #6
 810b7f2:	f7f4 fd8d 	bl	8100310 <memchr>
 810b7f6:	2800      	cmp	r0, #0
 810b7f8:	d038      	beq.n	810b86c <_svfiprintf_r+0x1d8>
 810b7fa:	4b23      	ldr	r3, [pc, #140]	; (810b888 <_svfiprintf_r+0x1f4>)
 810b7fc:	bb1b      	cbnz	r3, 810b846 <_svfiprintf_r+0x1b2>
 810b7fe:	9b03      	ldr	r3, [sp, #12]
 810b800:	3307      	adds	r3, #7
 810b802:	f023 0307 	bic.w	r3, r3, #7
 810b806:	3308      	adds	r3, #8
 810b808:	9303      	str	r3, [sp, #12]
 810b80a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810b80c:	4433      	add	r3, r6
 810b80e:	9309      	str	r3, [sp, #36]	; 0x24
 810b810:	e767      	b.n	810b6e2 <_svfiprintf_r+0x4e>
 810b812:	fb0c 3202 	mla	r2, ip, r2, r3
 810b816:	460c      	mov	r4, r1
 810b818:	2001      	movs	r0, #1
 810b81a:	e7a5      	b.n	810b768 <_svfiprintf_r+0xd4>
 810b81c:	2300      	movs	r3, #0
 810b81e:	3401      	adds	r4, #1
 810b820:	9305      	str	r3, [sp, #20]
 810b822:	4619      	mov	r1, r3
 810b824:	f04f 0c0a 	mov.w	ip, #10
 810b828:	4620      	mov	r0, r4
 810b82a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810b82e:	3a30      	subs	r2, #48	; 0x30
 810b830:	2a09      	cmp	r2, #9
 810b832:	d903      	bls.n	810b83c <_svfiprintf_r+0x1a8>
 810b834:	2b00      	cmp	r3, #0
 810b836:	d0c5      	beq.n	810b7c4 <_svfiprintf_r+0x130>
 810b838:	9105      	str	r1, [sp, #20]
 810b83a:	e7c3      	b.n	810b7c4 <_svfiprintf_r+0x130>
 810b83c:	fb0c 2101 	mla	r1, ip, r1, r2
 810b840:	4604      	mov	r4, r0
 810b842:	2301      	movs	r3, #1
 810b844:	e7f0      	b.n	810b828 <_svfiprintf_r+0x194>
 810b846:	ab03      	add	r3, sp, #12
 810b848:	9300      	str	r3, [sp, #0]
 810b84a:	462a      	mov	r2, r5
 810b84c:	4b0f      	ldr	r3, [pc, #60]	; (810b88c <_svfiprintf_r+0x1f8>)
 810b84e:	a904      	add	r1, sp, #16
 810b850:	4638      	mov	r0, r7
 810b852:	f7fb ffe3 	bl	810781c <_printf_float>
 810b856:	1c42      	adds	r2, r0, #1
 810b858:	4606      	mov	r6, r0
 810b85a:	d1d6      	bne.n	810b80a <_svfiprintf_r+0x176>
 810b85c:	89ab      	ldrh	r3, [r5, #12]
 810b85e:	065b      	lsls	r3, r3, #25
 810b860:	f53f af2c 	bmi.w	810b6bc <_svfiprintf_r+0x28>
 810b864:	9809      	ldr	r0, [sp, #36]	; 0x24
 810b866:	b01d      	add	sp, #116	; 0x74
 810b868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b86c:	ab03      	add	r3, sp, #12
 810b86e:	9300      	str	r3, [sp, #0]
 810b870:	462a      	mov	r2, r5
 810b872:	4b06      	ldr	r3, [pc, #24]	; (810b88c <_svfiprintf_r+0x1f8>)
 810b874:	a904      	add	r1, sp, #16
 810b876:	4638      	mov	r0, r7
 810b878:	f7fc fa74 	bl	8107d64 <_printf_i>
 810b87c:	e7eb      	b.n	810b856 <_svfiprintf_r+0x1c2>
 810b87e:	bf00      	nop
 810b880:	0810bd60 	.word	0x0810bd60
 810b884:	0810bd6a 	.word	0x0810bd6a
 810b888:	0810781d 	.word	0x0810781d
 810b88c:	0810b5dd 	.word	0x0810b5dd
 810b890:	0810bd66 	.word	0x0810bd66
 810b894:	00000000 	.word	0x00000000

0810b898 <nan>:
 810b898:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810b8a0 <nan+0x8>
 810b89c:	4770      	bx	lr
 810b89e:	bf00      	nop
 810b8a0:	00000000 	.word	0x00000000
 810b8a4:	7ff80000 	.word	0x7ff80000

0810b8a8 <_raise_r>:
 810b8a8:	291f      	cmp	r1, #31
 810b8aa:	b538      	push	{r3, r4, r5, lr}
 810b8ac:	4604      	mov	r4, r0
 810b8ae:	460d      	mov	r5, r1
 810b8b0:	d904      	bls.n	810b8bc <_raise_r+0x14>
 810b8b2:	2316      	movs	r3, #22
 810b8b4:	6003      	str	r3, [r0, #0]
 810b8b6:	f04f 30ff 	mov.w	r0, #4294967295
 810b8ba:	bd38      	pop	{r3, r4, r5, pc}
 810b8bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810b8be:	b112      	cbz	r2, 810b8c6 <_raise_r+0x1e>
 810b8c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810b8c4:	b94b      	cbnz	r3, 810b8da <_raise_r+0x32>
 810b8c6:	4620      	mov	r0, r4
 810b8c8:	f000 f830 	bl	810b92c <_getpid_r>
 810b8cc:	462a      	mov	r2, r5
 810b8ce:	4601      	mov	r1, r0
 810b8d0:	4620      	mov	r0, r4
 810b8d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810b8d6:	f000 b817 	b.w	810b908 <_kill_r>
 810b8da:	2b01      	cmp	r3, #1
 810b8dc:	d00a      	beq.n	810b8f4 <_raise_r+0x4c>
 810b8de:	1c59      	adds	r1, r3, #1
 810b8e0:	d103      	bne.n	810b8ea <_raise_r+0x42>
 810b8e2:	2316      	movs	r3, #22
 810b8e4:	6003      	str	r3, [r0, #0]
 810b8e6:	2001      	movs	r0, #1
 810b8e8:	e7e7      	b.n	810b8ba <_raise_r+0x12>
 810b8ea:	2400      	movs	r4, #0
 810b8ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810b8f0:	4628      	mov	r0, r5
 810b8f2:	4798      	blx	r3
 810b8f4:	2000      	movs	r0, #0
 810b8f6:	e7e0      	b.n	810b8ba <_raise_r+0x12>

0810b8f8 <raise>:
 810b8f8:	4b02      	ldr	r3, [pc, #8]	; (810b904 <raise+0xc>)
 810b8fa:	4601      	mov	r1, r0
 810b8fc:	6818      	ldr	r0, [r3, #0]
 810b8fe:	f7ff bfd3 	b.w	810b8a8 <_raise_r>
 810b902:	bf00      	nop
 810b904:	100000b8 	.word	0x100000b8

0810b908 <_kill_r>:
 810b908:	b538      	push	{r3, r4, r5, lr}
 810b90a:	4d07      	ldr	r5, [pc, #28]	; (810b928 <_kill_r+0x20>)
 810b90c:	2300      	movs	r3, #0
 810b90e:	4604      	mov	r4, r0
 810b910:	4608      	mov	r0, r1
 810b912:	4611      	mov	r1, r2
 810b914:	602b      	str	r3, [r5, #0]
 810b916:	f7f5 fe33 	bl	8101580 <_kill>
 810b91a:	1c43      	adds	r3, r0, #1
 810b91c:	d102      	bne.n	810b924 <_kill_r+0x1c>
 810b91e:	682b      	ldr	r3, [r5, #0]
 810b920:	b103      	cbz	r3, 810b924 <_kill_r+0x1c>
 810b922:	6023      	str	r3, [r4, #0]
 810b924:	bd38      	pop	{r3, r4, r5, pc}
 810b926:	bf00      	nop
 810b928:	10000518 	.word	0x10000518

0810b92c <_getpid_r>:
 810b92c:	f7f5 be20 	b.w	8101570 <_getpid>

0810b930 <__sread>:
 810b930:	b510      	push	{r4, lr}
 810b932:	460c      	mov	r4, r1
 810b934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b938:	f000 f8a8 	bl	810ba8c <_read_r>
 810b93c:	2800      	cmp	r0, #0
 810b93e:	bfab      	itete	ge
 810b940:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810b942:	89a3      	ldrhlt	r3, [r4, #12]
 810b944:	181b      	addge	r3, r3, r0
 810b946:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810b94a:	bfac      	ite	ge
 810b94c:	6563      	strge	r3, [r4, #84]	; 0x54
 810b94e:	81a3      	strhlt	r3, [r4, #12]
 810b950:	bd10      	pop	{r4, pc}

0810b952 <__swrite>:
 810b952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b956:	461f      	mov	r7, r3
 810b958:	898b      	ldrh	r3, [r1, #12]
 810b95a:	05db      	lsls	r3, r3, #23
 810b95c:	4605      	mov	r5, r0
 810b95e:	460c      	mov	r4, r1
 810b960:	4616      	mov	r6, r2
 810b962:	d505      	bpl.n	810b970 <__swrite+0x1e>
 810b964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b968:	2302      	movs	r3, #2
 810b96a:	2200      	movs	r2, #0
 810b96c:	f000 f874 	bl	810ba58 <_lseek_r>
 810b970:	89a3      	ldrh	r3, [r4, #12]
 810b972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810b976:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810b97a:	81a3      	strh	r3, [r4, #12]
 810b97c:	4632      	mov	r2, r6
 810b97e:	463b      	mov	r3, r7
 810b980:	4628      	mov	r0, r5
 810b982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810b986:	f000 b823 	b.w	810b9d0 <_write_r>

0810b98a <__sseek>:
 810b98a:	b510      	push	{r4, lr}
 810b98c:	460c      	mov	r4, r1
 810b98e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b992:	f000 f861 	bl	810ba58 <_lseek_r>
 810b996:	1c43      	adds	r3, r0, #1
 810b998:	89a3      	ldrh	r3, [r4, #12]
 810b99a:	bf15      	itete	ne
 810b99c:	6560      	strne	r0, [r4, #84]	; 0x54
 810b99e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810b9a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810b9a6:	81a3      	strheq	r3, [r4, #12]
 810b9a8:	bf18      	it	ne
 810b9aa:	81a3      	strhne	r3, [r4, #12]
 810b9ac:	bd10      	pop	{r4, pc}

0810b9ae <__sclose>:
 810b9ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b9b2:	f000 b81f 	b.w	810b9f4 <_close_r>

0810b9b6 <__ascii_wctomb>:
 810b9b6:	b149      	cbz	r1, 810b9cc <__ascii_wctomb+0x16>
 810b9b8:	2aff      	cmp	r2, #255	; 0xff
 810b9ba:	bf85      	ittet	hi
 810b9bc:	238a      	movhi	r3, #138	; 0x8a
 810b9be:	6003      	strhi	r3, [r0, #0]
 810b9c0:	700a      	strbls	r2, [r1, #0]
 810b9c2:	f04f 30ff 	movhi.w	r0, #4294967295
 810b9c6:	bf98      	it	ls
 810b9c8:	2001      	movls	r0, #1
 810b9ca:	4770      	bx	lr
 810b9cc:	4608      	mov	r0, r1
 810b9ce:	4770      	bx	lr

0810b9d0 <_write_r>:
 810b9d0:	b538      	push	{r3, r4, r5, lr}
 810b9d2:	4d07      	ldr	r5, [pc, #28]	; (810b9f0 <_write_r+0x20>)
 810b9d4:	4604      	mov	r4, r0
 810b9d6:	4608      	mov	r0, r1
 810b9d8:	4611      	mov	r1, r2
 810b9da:	2200      	movs	r2, #0
 810b9dc:	602a      	str	r2, [r5, #0]
 810b9de:	461a      	mov	r2, r3
 810b9e0:	f7f5 fe05 	bl	81015ee <_write>
 810b9e4:	1c43      	adds	r3, r0, #1
 810b9e6:	d102      	bne.n	810b9ee <_write_r+0x1e>
 810b9e8:	682b      	ldr	r3, [r5, #0]
 810b9ea:	b103      	cbz	r3, 810b9ee <_write_r+0x1e>
 810b9ec:	6023      	str	r3, [r4, #0]
 810b9ee:	bd38      	pop	{r3, r4, r5, pc}
 810b9f0:	10000518 	.word	0x10000518

0810b9f4 <_close_r>:
 810b9f4:	b538      	push	{r3, r4, r5, lr}
 810b9f6:	4d06      	ldr	r5, [pc, #24]	; (810ba10 <_close_r+0x1c>)
 810b9f8:	2300      	movs	r3, #0
 810b9fa:	4604      	mov	r4, r0
 810b9fc:	4608      	mov	r0, r1
 810b9fe:	602b      	str	r3, [r5, #0]
 810ba00:	f7f5 fe11 	bl	8101626 <_close>
 810ba04:	1c43      	adds	r3, r0, #1
 810ba06:	d102      	bne.n	810ba0e <_close_r+0x1a>
 810ba08:	682b      	ldr	r3, [r5, #0]
 810ba0a:	b103      	cbz	r3, 810ba0e <_close_r+0x1a>
 810ba0c:	6023      	str	r3, [r4, #0]
 810ba0e:	bd38      	pop	{r3, r4, r5, pc}
 810ba10:	10000518 	.word	0x10000518

0810ba14 <_fstat_r>:
 810ba14:	b538      	push	{r3, r4, r5, lr}
 810ba16:	4d07      	ldr	r5, [pc, #28]	; (810ba34 <_fstat_r+0x20>)
 810ba18:	2300      	movs	r3, #0
 810ba1a:	4604      	mov	r4, r0
 810ba1c:	4608      	mov	r0, r1
 810ba1e:	4611      	mov	r1, r2
 810ba20:	602b      	str	r3, [r5, #0]
 810ba22:	f7f5 fe0c 	bl	810163e <_fstat>
 810ba26:	1c43      	adds	r3, r0, #1
 810ba28:	d102      	bne.n	810ba30 <_fstat_r+0x1c>
 810ba2a:	682b      	ldr	r3, [r5, #0]
 810ba2c:	b103      	cbz	r3, 810ba30 <_fstat_r+0x1c>
 810ba2e:	6023      	str	r3, [r4, #0]
 810ba30:	bd38      	pop	{r3, r4, r5, pc}
 810ba32:	bf00      	nop
 810ba34:	10000518 	.word	0x10000518

0810ba38 <_isatty_r>:
 810ba38:	b538      	push	{r3, r4, r5, lr}
 810ba3a:	4d06      	ldr	r5, [pc, #24]	; (810ba54 <_isatty_r+0x1c>)
 810ba3c:	2300      	movs	r3, #0
 810ba3e:	4604      	mov	r4, r0
 810ba40:	4608      	mov	r0, r1
 810ba42:	602b      	str	r3, [r5, #0]
 810ba44:	f7f5 fe0b 	bl	810165e <_isatty>
 810ba48:	1c43      	adds	r3, r0, #1
 810ba4a:	d102      	bne.n	810ba52 <_isatty_r+0x1a>
 810ba4c:	682b      	ldr	r3, [r5, #0]
 810ba4e:	b103      	cbz	r3, 810ba52 <_isatty_r+0x1a>
 810ba50:	6023      	str	r3, [r4, #0]
 810ba52:	bd38      	pop	{r3, r4, r5, pc}
 810ba54:	10000518 	.word	0x10000518

0810ba58 <_lseek_r>:
 810ba58:	b538      	push	{r3, r4, r5, lr}
 810ba5a:	4d07      	ldr	r5, [pc, #28]	; (810ba78 <_lseek_r+0x20>)
 810ba5c:	4604      	mov	r4, r0
 810ba5e:	4608      	mov	r0, r1
 810ba60:	4611      	mov	r1, r2
 810ba62:	2200      	movs	r2, #0
 810ba64:	602a      	str	r2, [r5, #0]
 810ba66:	461a      	mov	r2, r3
 810ba68:	f7f5 fe04 	bl	8101674 <_lseek>
 810ba6c:	1c43      	adds	r3, r0, #1
 810ba6e:	d102      	bne.n	810ba76 <_lseek_r+0x1e>
 810ba70:	682b      	ldr	r3, [r5, #0]
 810ba72:	b103      	cbz	r3, 810ba76 <_lseek_r+0x1e>
 810ba74:	6023      	str	r3, [r4, #0]
 810ba76:	bd38      	pop	{r3, r4, r5, pc}
 810ba78:	10000518 	.word	0x10000518

0810ba7c <_malloc_usable_size_r>:
 810ba7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810ba80:	1f18      	subs	r0, r3, #4
 810ba82:	2b00      	cmp	r3, #0
 810ba84:	bfbc      	itt	lt
 810ba86:	580b      	ldrlt	r3, [r1, r0]
 810ba88:	18c0      	addlt	r0, r0, r3
 810ba8a:	4770      	bx	lr

0810ba8c <_read_r>:
 810ba8c:	b538      	push	{r3, r4, r5, lr}
 810ba8e:	4d07      	ldr	r5, [pc, #28]	; (810baac <_read_r+0x20>)
 810ba90:	4604      	mov	r4, r0
 810ba92:	4608      	mov	r0, r1
 810ba94:	4611      	mov	r1, r2
 810ba96:	2200      	movs	r2, #0
 810ba98:	602a      	str	r2, [r5, #0]
 810ba9a:	461a      	mov	r2, r3
 810ba9c:	f7f5 fd8a 	bl	81015b4 <_read>
 810baa0:	1c43      	adds	r3, r0, #1
 810baa2:	d102      	bne.n	810baaa <_read_r+0x1e>
 810baa4:	682b      	ldr	r3, [r5, #0]
 810baa6:	b103      	cbz	r3, 810baaa <_read_r+0x1e>
 810baa8:	6023      	str	r3, [r4, #0]
 810baaa:	bd38      	pop	{r3, r4, r5, pc}
 810baac:	10000518 	.word	0x10000518

0810bab0 <_init>:
 810bab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810bab2:	bf00      	nop
 810bab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810bab6:	bc08      	pop	{r3}
 810bab8:	469e      	mov	lr, r3
 810baba:	4770      	bx	lr

0810babc <_fini>:
 810babc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810babe:	bf00      	nop
 810bac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810bac2:	bc08      	pop	{r3}
 810bac4:	469e      	mov	lr, r3
 810bac6:	4770      	bx	lr
