
---------- Begin Simulation Statistics ----------
final_tick                               92808531261000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35145                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828644                       # Number of bytes of host memory used
host_op_rate                                    56950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   284.54                       # Real time elapsed on the host
host_tick_rate                               96422426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16204569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027436                       # Number of seconds simulated
sim_ticks                                 27435834750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       426251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        860713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1962195                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       181085                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4290170                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1588009                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1962195                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       374186                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4298189                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             213                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        27361                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13265461                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9644796                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       181085                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        694054                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     14483717                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204551                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52835747                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.306697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.165697                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47307294     89.54%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1949797      3.69%     93.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1271720      2.41%     95.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       781171      1.48%     97.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       575302      1.09%     98.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        79658      0.15%     98.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       121386      0.23%     98.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55365      0.10%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       694054      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52835747                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204187                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575706     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204551                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.487164                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.487164                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      48695006                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       32351250                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1643925                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2835222                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         181246                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1515320                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4855635                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44490                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1583241                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1602                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4298189                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2922337                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              51649417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         22393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23444210                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles         1267                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          362492                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078332                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3038798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1588222                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.427255                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54870728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.686058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.072463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         48784204     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           110217      0.20%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           569447      1.04%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           306369      0.56%     90.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           442805      0.81%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           369825      0.67%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1153478      2.10%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           139987      0.26%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2994396      5.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54870728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       192730                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2411020                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.449035                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6856355                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1583241                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        30033503                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6675037                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2180417                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     30665199                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5273114                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       252072                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24639291                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         398042                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1669622                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         181246                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2634616                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       232222                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        51411                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3108004                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1118604                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        96615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        96115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28509578                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23940352                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.632383                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          18028972                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.436297                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23956400                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33796818                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19946281                       # number of integer regfile writes
system.switch_cpus.ipc                       0.182243                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.182243                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        15856      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17871610     71.80%     71.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2538      0.01%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5346530     21.48%     93.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1654829      6.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24891363                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              291436                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011708                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           78781     27.03%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          71790     24.63%     51.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        140865     48.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25166943                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    104966830                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23940352                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     45126058                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           30665199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24891363                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     14460643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        21940                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     23633237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54870728                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.453636                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.165917                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     44117987     80.40%     80.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4661709      8.50%     88.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2404703      4.38%     93.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1624043      2.96%     96.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       875296      1.60%     97.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       502470      0.92%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       365918      0.67%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       209739      0.38%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       108863      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54870728                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.453629                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2922550                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   215                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       378332                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       495206                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6675037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2180417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12762709                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 54871648                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        39661908                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622242                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4783741                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2097669                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1609681                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        182185                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      83515590                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       31439266                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     39754238                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3582439                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2934507                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         181246                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9347457                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         19131984                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     47411301                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9409288                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             82829961                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            63415170                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10077                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183941                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10077                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             355351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135055                       # Transaction distribution
system.membus.trans_dist::CleanEvict           291196                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79111                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        355351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1295175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1295175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1295175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36449088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36449088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36449088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            434462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  434462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              434462                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1493563500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2291789750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27435834750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       293467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2227332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79765                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012710                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6276395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6276431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    144056576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              144057728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          429351                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8643520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2521844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2511767     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10077      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2521844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2250380500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138703500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1658030                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1658030                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1658030                       # number of overall hits
system.l2.overall_hits::total                 1658030                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       434442                       # number of demand (read+write) misses
system.l2.demand_misses::total                 434463                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       434442                       # number of overall misses
system.l2.overall_misses::total                434463                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  35654004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35655519000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  35654004000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35655519000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092493                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092493                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.207621                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207629                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.207621                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207629                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82068.501664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82068.021903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82068.501664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82068.021903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              135055                       # number of writebacks
system.l2.writebacks::total                    135055                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       434442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            434459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       434442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           434459                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  31309594000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31310939000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  31309594000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31310939000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.207621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.207621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207627                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72068.524682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72068.800508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72068.524682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72068.800508                       # average overall mshr miss latency
system.l2.replacements                         429351                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       158412                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           158412                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       158412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       158412                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6978                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6978                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   654                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79111                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6621474500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6621474500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83698.531178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83698.531178                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5830364500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5830364500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73698.531178                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73698.531178                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1657376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1657376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       355331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          355334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  29032529500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  29032529500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.176544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.176545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81705.591406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81704.901586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       355331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       355331                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  25479229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25479229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.176544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71705.619549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71705.619549                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8096.259160                       # Cycle average of tags in use
system.l2.tags.total_refs                     3524862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    429351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.209744                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.870483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.011746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.080808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.142554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8083.153569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988313                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          918                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8805425                       # Number of tag accesses
system.l2.tags.data_accesses                  8805425                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     27804224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27805568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8643520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8643520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       434441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              434462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       135055                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135055                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              6998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        39656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1013427302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1013476289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        39656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      315044907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315044907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      315044907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             6998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        39656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1013427302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1328521196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    135054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    434395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000123417750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8304                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8304                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              982064                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             126991                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      434458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135055                       # Number of write requests accepted
system.mem_ctrls.readBursts                    434458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135055                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5277599250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2172060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13422824250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12148.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30898.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   359581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                434458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135055                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  298992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  111200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.794329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.089925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.155728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32069     31.40%     31.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22715     22.24%     53.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10684     10.46%     64.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7528      7.37%     71.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5349      5.24%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3967      3.88%     80.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3289      3.22%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2805      2.75%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13728     13.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102134                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.297808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.291730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.272012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8149     98.13%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          147      1.77%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8304                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7290     87.79%     87.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      1.63%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              647      7.79%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              196      2.36%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.39%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8304                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27802368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8641856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27805312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8643520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1013.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       314.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1013.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    315.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27435715000                       # Total gap between requests
system.mem_ctrls.avgGap                      48173.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     27801280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8641856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 39656.165373280652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1013319997.489779353142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 314984256.128747820854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       434441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       135055                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13422180000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 666945585500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30895.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4938325.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            427321860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            227111775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2136937740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          355904820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2165376720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11901560670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        512933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17727146865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.131128                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1182648250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    915980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25337195750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            301950600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            160486755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           964763940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          348946560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2165376720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10635730320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1578930720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16156185615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.871662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3975953250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    915980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22543890750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27435824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2922310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2922322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2922310                       # number of overall hits
system.cpu.icache.overall_hits::total         2922322                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2922337                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2922350                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2922337                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2922350                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2922310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2922322                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2922337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2922350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000296                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5844718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5844718                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3472104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3472105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3472104                       # number of overall hits
system.cpu.dcache.overall_hits::total         3472105                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2379721                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2379724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2379721                       # number of overall misses
system.cpu.dcache.overall_misses::total       2379724                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  68384987448                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68384987448                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  68384987448                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68384987448                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5851825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5851829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5851825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5851829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.406663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.406663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.406663                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.406663                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28736.556701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28736.520474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28736.556701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28736.520474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6783595                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            392939                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.263736                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       158412                       # number of writebacks
system.cpu.dcache.writebacks::total            158412                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       287249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       287249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       287249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       287249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092472                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092472                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092472                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57171749948                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57171749948                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57171749948                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57171749948                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.357576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.357576                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.357576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.357576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27322.587804                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27322.587804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27322.587804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27322.587804                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091448                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2490059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2490060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2299953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2299956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  61542753000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  61542753000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4790012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4790016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.480156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.480156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26758.265495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26758.230592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       287246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       287246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  50409396500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50409396500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.420188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.420188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25045.571213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25045.571213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982045                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982045                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6842234448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6842234448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85776.682981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85776.682981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6762353448                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6762353448                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84778.454811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84778.454811                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92808531261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.302455                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5563216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.659983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.302453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13796130                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13796130                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92915335592500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45438                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829136                       # Number of bytes of host memory used
host_op_rate                                    73141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   880.33                       # Real time elapsed on the host
host_tick_rate                              121323690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      64387777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.106804                       # Number of seconds simulated
sim_ticks                                106804331500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2186107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4372216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5419475                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       421671                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11075779                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4090461                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5419475                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1329014                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11094181                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             676                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        63113                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36834328                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27196202                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       421701                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2180954                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     35369540                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183208                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    208717568                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.230854                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.033344                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    192508262     92.23%     92.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5844116      2.80%     95.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3588706      1.72%     96.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2335478      1.12%     97.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1395384      0.67%     98.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       271636      0.13%     98.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       383326      0.18%     98.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       209706      0.10%     98.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2180954      1.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    208717568                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182482                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410175                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222062     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410175     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550971      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183208                       # Class of committed instruction
system.switch_cpus.commit.refs               13961146                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.120288                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.120288                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     197191486                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       87482503                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4279907                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6992908                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         422345                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4720996                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13331869                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120008                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4949949                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4232                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11094181                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8126014                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             204771365                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         51533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63257545                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         4798                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          844690                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.051937                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8409110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4091137                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.296138                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    213607642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.468413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.733589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        197174432     92.31%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310090      0.15%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1698794      0.80%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           760947      0.36%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1332480      0.62%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1187366      0.56%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2959786      1.39%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           429352      0.20%     96.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7754395      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    213607642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       446293                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6723278                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.321690                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19576014                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4949949                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       133538257                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17694979                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841043                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     83516316                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14626065                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       500539                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68715724                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1311700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5933531                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         422345                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9180657                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       700707                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       172229                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          871                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7284782                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3290056                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          871                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       228987                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       217306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          79019685                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66761068                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.617369                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48784267                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.312539                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66819840                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         96854156                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        55110370                       # number of integer regfile writes
system.switch_cpus.ipc                       0.140444                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.140444                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        36234      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49337087     71.28%     71.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5945      0.01%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14698670     21.24%     92.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5138331      7.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69216267                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              739298                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010681                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          187245     25.33%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         156581     21.18%     46.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        395472     53.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69919331                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    352828828                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66761068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    118850136                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           83516316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69216267                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35332962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        49358                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     58882676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    213607642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.324035                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.971203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    181527651     84.98%     84.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     15434257      7.23%     92.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6791980      3.18%     95.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4618297      2.16%     97.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2352296      1.10%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1290974      0.60%     99.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       904436      0.42%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       449519      0.21%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       238232      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    213607642                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.324033                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8126713                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   700                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1416675                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2038614                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17694979                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35563307                       # number of misc regfile reads
system.switch_cpus.numCycles                213608663                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       167394022                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16575778                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5648620                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3909459                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        338277                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     227237085                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       85301677                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    106991510                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9415328                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11446505                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         422345                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30727327                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         46073323                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    130938775                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          29762799                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            290089362                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           172003797                       # The number of ROB writes
system.switch_cpus.timesIdled                      26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5706626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        31267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11413253                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          31267                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 106804331500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1967954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       400007                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1786100                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218153                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1967956                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6558323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6558323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6558323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    165511296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    165511296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165511296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2186109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2186109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2186109                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6463070500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11531623000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 106804331500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 106804331500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 106804331500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 106804331500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820202                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7086104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5486596                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17119878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17119880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    392116544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              392116608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2199680                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25600448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7906307                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003955                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062762                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7875040     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  31267      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7906307                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6126821500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8559939000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 106804331500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      3520518                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3520518                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      3520518                       # number of overall hits
system.l2.overall_hits::total                 3520518                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2186108                       # number of demand (read+write) misses
system.l2.demand_misses::total                2186109                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2186108                       # number of overall misses
system.l2.overall_misses::total               2186109                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 177389144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     177389268500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 177389144000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    177389268500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5706626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5706627                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5706626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5706627                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.383082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.383083                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.383082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.383083                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81143.815402                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81143.835234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81143.815402                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81143.835234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              400007                       # number of writebacks
system.l2.writebacks::total                    400007                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2186108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2186109                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2186108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2186109                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 155528084000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 155528198500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 155528084000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 155528198500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.383082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.383083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.383082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.383083                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst       114500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71143.824550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71143.844383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst       114500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71143.824550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71143.844383                       # average overall mshr miss latency
system.l2.replacements                        2199680                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       420195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           420195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       420195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       420195                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17693                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17693                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1876                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218154                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18329596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18329596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84021.361057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84021.361057                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16148066000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16148066000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74021.406896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74021.406896                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       124500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       124500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       114500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       114500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst       114500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       114500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3518642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3518642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1967954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1967954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 159059548000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 159059548000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5486596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5486596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.358684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.358684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80824.830255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80824.830255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1967954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1967954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 139380018000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 139380018000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.358684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.358684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70824.835337                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70824.835337                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 106804331500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    12047658                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2207872                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.456683                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.444227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8169.554808                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.997260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25026186                       # Number of tag accesses
system.l2.tags.data_accesses                 25026186                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 106804331500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    139910848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          139910912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25600448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25600448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2186107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2186108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       400007                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             400007                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1309973538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1309974137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      239694848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            239694848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      239694848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1309973538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1549668985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    399959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2185729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000219784750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24803                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24803                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4677485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2186109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     400007                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2186109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   400007                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    48                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            148876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            134260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            119446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            116447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             98486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            136239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            168276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           161243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           149781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           145049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           157848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25109                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24506730500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10928650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             65489168000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11212.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29962.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1836019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  333574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2186109                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               400007                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1307696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  681699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  170033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       416096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    397.708221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.313813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.141447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       130148     31.28%     31.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83397     20.04%     51.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35592      8.55%     59.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26670      6.41%     66.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22524      5.41%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14872      3.57%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12158      2.92%     78.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11207      2.69%     80.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        79528     19.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       416096                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.121518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.051349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    128.062696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          16395     66.10%     66.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         4084     16.47%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1737      7.00%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          836      3.37%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          461      1.86%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          329      1.33%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          223      0.90%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          173      0.70%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          136      0.55%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          120      0.48%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           83      0.33%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           65      0.26%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           45      0.18%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           35      0.14%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           23      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           15      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           23      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24803                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.125469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.117717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.522826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23289     93.90%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              282      1.14%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              924      3.73%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              257      1.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24803                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139886720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25597440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               139910976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25600448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1309.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       239.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1309.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  106804365500                       # Total gap between requests
system.mem_ctrls.avgGap                      41299.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    139886656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25597440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 599.226633425443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1309747030.250360250473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 239666684.304840207100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2186108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       400007                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        73750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  65489094250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2618276320000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     73750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29956.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6545576.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1593740820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            847097130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8513371860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1048066380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8431016880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44627982420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3431404320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        68492679810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.291218                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8300268250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3566420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  94937643250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1377191760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            731987190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7092740340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039724820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8431016880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43146250890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4679178240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        66498090120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.616042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11563457750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3566420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  91674453750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   134240155500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11048323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11048335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11048323                       # number of overall hits
system.cpu.icache.overall_hits::total        11048335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2191500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2191500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2191500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2191500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11048351                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11048364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11048351                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11048364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78267.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75568.965517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78267.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75568.965517                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1667000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1667000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92611.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92611.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92611.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92611.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11048323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11048335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11048351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11048364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78267.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75568.965517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1667000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1667000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92611.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92611.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.026658                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11048354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          581492.315789                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.025213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22096747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22096747                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13589953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13589954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13589953                       # number of overall hits
system.cpu.dcache.overall_hits::total        13589954                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8937715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8937718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8937715                       # number of overall misses
system.cpu.dcache.overall_misses::total       8937718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 337509537852                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 337509537852                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 337509537852                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 337509537852                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22527668                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22527672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22527668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22527672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.396744                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.396744                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.396744                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.396744                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37762.396524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37762.383849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37762.396524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37762.383849                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     33200548                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1555394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.345426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       578607                       # number of writebacks
system.cpu.dcache.writebacks::total            578607                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1138617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1138617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1138617                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1138617                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7799098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7799098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7799098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7799098                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 282058725852                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 282058725852                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 282058725852                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 282058725852                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.346201                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.346201                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.346201                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.346201                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36165.557331                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36165.557331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36165.557331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36165.557331                       # average overall mshr miss latency
system.cpu.dcache.replacements                7798074                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9276988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9276989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8637907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8637910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 311747839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 311747839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17914895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17914899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.482163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.482163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36090.668608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36090.656073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1138600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1138600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7499307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7499307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 256597177500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 256597177500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.418607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.418607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34216.118569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34216.118569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299808                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299808                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  25761698852                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25761698852                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85927.322993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85927.322993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25461548352                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25461548352                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84930.996434                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84930.996434                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92915335592500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.479175                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21389052                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7799098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.742503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.479173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          517                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52854442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52854442                       # Number of data accesses

---------- End Simulation Statistics   ----------
