Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_TB_behav xil_defaultlib.OTTER_MCU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_2x4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Cache
Compiling module xil_defaultlib.CacheFSM
Compiling module xil_defaultlib.MemoryBase
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.Branch_DCDR
Compiling module xil_defaultlib.Hazard_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_MCU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_MCU_TB_behav
