#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: 王凯的r9000p
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun  5 17:13:24 2024
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/NHJSQ.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/NHJSQ.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/NHJSQ.v(line number: 1)] Analyzing module NHJSQ (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/NHJSQ.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS194.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/gate74LS194.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/gate74LS194.v(line number: 1)] Analyzing module gate74LS194 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS194.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS20.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/gate74LS20.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/gate74LS20.v(line number: 1)] Analyzing module gate74LS20 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS20.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS00.v
I: Verilog-0001: Analyzing file C:/Users/r9000/project1/project/source/gate74LS00.v
I: Verilog-0002: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Analyzing module gate74LS00 (library work)
E: Verilog-4005: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 7)] Syntax error near :
E: Verilog-4099: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 2)] Port Al is missing from port list
E: Verilog-4099: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 3)] Port Bl is missing from port list
E: Verilog-4099: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 4)] Port Yl is missing from port list
E: Verilog-4039: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Identifier A1 is not declared
E: Verilog-4039: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Identifier BI is not declared
E: Verilog-4091: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Port Y1 in the port list has no direction
E: Verilog-4091: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Port Y2 in the port list has no direction
E: Verilog-4039: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 1)] Identifier A3 is not declared
E: Verilog-4039: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 14)] Identifier A1 is not declared
E: Verilog-4039: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 14)] Identifier B1 is not declared
E: Verilog-4039: [C:/Users/r9000/project1/project/source/gate74LS00.v(line number: 16)] Identifier A3 is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {C:/Users/r9000/project1/project} C:/Users/r9000/project1/project/source/gate74LS00.v successfully.
I: Module "NHJSQ" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jun  5 17:13:30 2024
Action compile: Peak memory pool usage is 179 MB
