# Single-Port RAM | ASIC Flow | Cadence EDA Tools

## üìò Project Overview
This repository presents a complete **ASIC digital implementation** of a **Single-Port RAM** using industry-standard **Cadence EDA tools**. The project demonstrates a practical end-to-end flow ‚Äî from **RTL coding in Verilog** to **GDSII layout generation** ‚Äî aligning with professional VLSI design practices.

It serves as a valuable reference for **students**, **VLSI enthusiasts**, and **aspiring chip designers** who wish to gain hands-on experience with Cadence tools while strengthening their portfolio with real ASIC design examples.

## üõ†Ô∏è Tools and Technologies
- **Design Language:** Verilog HDL  
- **Simulation & Verification:** Cadence Incisive  
- **Synthesis:** Cadence Genus  
- **Physical Design:** Cadence Innovus  
- **Timing Analysis:** Cadence Tempus  
- **Final Layout (GDSII):** Cadence Innovus  

## üîÅ Design Flow
1. **RTL Design**  
   - Verilog code implementation of a parameterized single-port RAM.
2. **Functional Verification**  
   - Testbench-driven simulation to verify read/write operations.
3. **Logic Synthesis**  
   - Netlist generation using Genus with area/timing constraints.
4. **Floorplanning**  
   - Die/core dimensions setup, IO placement, and power planning.
5. **Placement & CTS**  
   - Standard cell placement, clock tree synthesis, and optimization.
6. **Routing**  
   - Metal layer routing with DRC-compliant paths.
7. **Static Timing Analysis (STA)**  
   - Ensuring timing closure with realistic delays.
8. **GDSII Generation**  
   - Tapeout-ready layout extraction.

## ‚úÖ Key Learning Outcomes
- Full ASIC design cycle applied to a **real memory-based module**.
- Mastery of Cadence tools for synthesis, layout, and STA.
- Practical exposure to **memory design** in a custom ASIC flow.
- Portfolio-quality project for job applications in **VLSI/Physical Design roles**.

## üöÄ Getting Started
> ‚ö†Ô∏è Requires access to licensed Cadence tools

1. Clone the repository:
```bash
git clone https://github.com/saisripooja/single-port-ram-RTL-to-GDS-II-using-cadence.git
```
2. Review the RTL and testbenches.
3. Follow the flow from synthesis to GDSII using Genus and Innovus.
4. Validate timing using Cadence Tempus.

## üë©‚Äçüíª About the Author
**Pentapati Sai Sri Pooja**  
- VLSI Intern at NIELIT  
- Focused on ASIC Physical Design, RTL-GDSII Flow, STA & DFT  
- LinkedIn: [@saisripooja](https://www.linkedin.com/in/sai-sri-pooja-pentapati/)  
