<module name="WKUP_CTRL_MMR0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_WKUP_PID" acronym="CTRLMMR_WKUP_PID" offset="0x0" width="32" description="Peripheral release details.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business unit" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x1" description="RTL revision" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MMR_CFG1" acronym="CTRLMMR_WKUP_MMR_CFG1" offset="0x8" width="32" description="Indicates the MMR configuration.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARTITIONS" width="8" begin="7" end="0" resetval="0xDF" description="Indicates present partitions" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_JTAGID" acronym="CTRLMMR_WKUP_JTAGID" offset="0x14" width="32" description="The register must be readable by the configuration bus so that this can be accessed via the JTAG and CPU. In Boundary Scan mode, this ID should also be readable with only TCLK present. This means without a valid CPU clock running and also implies that Fusefarm scan is not necessary. The Variant field should be set in the top metal mask so that this may be changed if a future PG is necessary. All other fields may be hard coded.">
    <bitfield id="VARIANT" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="" rwaccess="R"/>
    <bitfield id="PARTNO" width="16" begin="27" end="12" resetval="0xBB64" description="Part number for boundary scan" range="" rwaccess="R"/>
    <bitfield id="MFG" width="11" begin="11" end="1" resetval="0x17" description="Indicates manufacturer" range="" rwaccess="R"/>
    <bitfield id="LSB" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID0" acronym="CTRLMMR_WKUP_DIE_ID0" offset="0x20" width="32" description="Contains information to identify this particular die.">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID1" acronym="CTRLMMR_WKUP_DIE_ID1" offset="0x24" width="32" description="Contains information to identify this particular die.">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID2" acronym="CTRLMMR_WKUP_DIE_ID2" offset="0x28" width="32" description="Contains information to identify this particular die.">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID3" acronym="CTRLMMR_WKUP_DIE_ID3" offset="0x2C" width="32" description="Contains information to identify this particular die.">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVSTAT" acronym="CTRLMMR_WKUP_DEVSTAT" offset="0x30" width="32" description="Indicates MCU bootstrap selection. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="10" begin="9" end="0" resetval="0xX" description="Indicates MCU bootstrap selection. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted. However, this register can be written before a warm boot to invoke a different boot mode than that latched from the BOOTMODE pins." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_BOOTCFG" acronym="CTRLMMR_WKUP_BOOTCFG" offset="0x34" width="32" description="Indicates MCU bootstrap selection latched at power-on reset by PORz. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted and will remain until the MCU bootstrap pins are re-latched on a subsequent por_boot_cfg_srst_n rising edge.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="10" begin="9" end="0" resetval="0xX" description="Indicates MCU boot mode as latched at power-on reset. These bits always contain the values latched." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POST_SEL_STAT" acronym="CTRLMMR_WKUP_POST_SEL_STAT" offset="0x38" width="32" description="Indicates which power-on self test option was performed.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_SEL_STAT" width="2" begin="1" end="0" resetval="0xX" description="Indicates which POST option was selected at power-up" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POST_OPT" acronym="CTRLMMR_WKUP_POST_OPT" offset="0x3C" width="32" description="Indicates the 3 available power-on self test (POST) options: Bits 3:0 - POST Option 1 Bits 11:8 - POST Option 2 Bits 19:16 - POST Option 3">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPT3_MCU_PBIST_EN" width="1" begin="19" end="19" resetval="0xX" description="MCU R5 PBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT3_MCU_LBIST_EN" width="1" begin="18" end="18" resetval="0xX" description="MCU R5 LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT3_DMSC_LBIST_EN" width="1" begin="17" end="17" resetval="0xX" description="DMSC LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT3_PARALLEL_EN" width="1" begin="16" end="16" resetval="0xX" description="Selects DMSC/MCU R5 LBIST sequencing" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPT2_MCU_PBIST_EN" width="1" begin="11" end="11" resetval="0xX" description="MCU R5 PBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT2_MCU_LBIST_EN" width="1" begin="10" end="10" resetval="0xX" description="MCU R5 LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT2_DMSC_LBIST_EN" width="1" begin="9" end="9" resetval="0xX" description="DMSC LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT2_PARALLEL_EN" width="1" begin="8" end="8" resetval="0xX" description="Selects DMSC/MCU R5 LBIST sequencing" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPT1_MCU_PBIST_EN" width="1" begin="3" end="3" resetval="0xX" description="MCU R5 PBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT1_MCU_LBIST_EN" width="1" begin="2" end="2" resetval="0xX" description="MCU R5 LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT1_DMSC_LBIST_EN" width="1" begin="1" end="1" resetval="0xX" description="DMSC LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT1_PARALLEL_EN" width="1" begin="0" end="0" resetval="0xX" description="Selects DMSC/MCU R5 LBIST sequencing" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_RESET_SRC_STAT" acronym="CTRLMMR_WKUP_RESET_SRC_STAT" offset="0x50" width="32" description="Indicates source of last device reset.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THERMAL_RST" width="1" begin="24" end="24" resetval="0x0" description="When set, indicates that a VTM Max Temp Thermal reset occurred." range="" rwaccess="REC"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBUGSS_RST" width="1" begin="20" end="20" resetval="0x0" description="When set, indicates that a Debug reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="COLD_OUT_RST" width="1" begin="19" end="19" resetval="0x0" description="When set, indicates that a DMSC Cold reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="2" begin="18" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WARM_OUT_RST" width="1" begin="16" end="16" resetval="0x0" description="When set, indicates that a DSMC Warm reset occured." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORZ_PIN" width="1" begin="11" end="11" resetval="0x0" description="When set indicates that a PORz pin reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET_REQZ_PIN" width="1" begin="9" end="9" resetval="0x0" description="When set indicates that a RESET_REQz pin reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="MCU_RSTZ_PIN" width="1" begin="8" end="8" resetval="0x0" description="When set indicates that a MCU_RESETz pin reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_MAIN_POR" width="1" begin="3" end="3" resetval="0x0" description="When set, indicates that a Software MAIN Power-on reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_MAIN_WARMRST" width="1" begin="1" end="1" resetval="0x0" description="When set indicates that a Software MAIN Warm reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="SW_MCU_WARMRST" width="1" begin="0" end="0" resetval="0x0" description="When set indicates that a Software MCU Warm reset occurred." range="" rwaccess="FEC"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE0" acronym="CTRLMMR_WKUP_DEVICE_FEATURE0" offset="0x60" width="32" description="Indicates enabled MPU processing elements on the device.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0xX" description="MPU Cluster0 Core 1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0xX" description="MPU Cluster0 Core 0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE1" acronym="CTRLMMR_WKUP_DEVICE_FEATURE1" offset="0x64" width="32" description="Indicates enabled non-MPU processing elements on the device.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C71_CORE0" width="1" begin="16" end="16" resetval="0xX" description="C71 Core0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPU" width="1" begin="12" end="12" resetval="0xX" description="GPU is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C66_CORE1" width="1" begin="9" end="9" resetval="0xX" description="C66 Core1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="C66_CORE0" width="1" begin="8" end="8" resetval="0xX" description="C66 Core0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_CLUSTER1_CORE1" width="1" begin="3" end="3" resetval="0xX" description="MAIN MCU Cluster1 Core1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_CLUSTER1_CORE0" width="1" begin="2" end="2" resetval="0xX" description="MAIN MCU Cluster1 Core0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0xX" description="MAIN MCU Cluster0 Core1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0xX" description="MAIN MCU Cluster0 Core0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE2" acronym="CTRLMMR_WKUP_DEVICE_FEATURE2" offset="0x68" width="32" description="Indicates enabled MCU domain interface elements on the device.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_PKA_EN" width="1" begin="10" end="10" resetval="0xX" description="MCU SA2_UL Crypto Module PKA enabled" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_ENCR_EN" width="1" begin="9" end="9" resetval="0xX" description="MCU SA2_UL Crypto Module AES/3DES/DBRG enabled" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_SHA_EN" width="1" begin="8" end="8" resetval="0xX" description="MCU SA2_UL Crypto Module SHA/MD5 enabled" range="" rwaccess="R"/>
    <bitfield id="AES_AUTH_EN" width="1" begin="7" end="7" resetval="0xX" description="AES authentication is enabled in MCU_FlashSS and DMSC when set" range="" rwaccess="R"/>
    <bitfield id="HYPERBUS" width="1" begin="6" end="6" resetval="0xX" description="MCU_FSS0_HPB0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="OSPI1" width="1" begin="5" end="5" resetval="0xX" description="MCU_OSPI1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="OSPI0" width="1" begin="4" end="4" resetval="0xX" description="MCU_OSPI0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_MCAN1" width="1" begin="3" end="3" resetval="0xX" description="MCU_MCAN1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_MCAN0" width="1" begin="1" end="1" resetval="0xX" description="MCU_MCAN0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_MCAN_FD_MODE" width="1" begin="0" end="0" resetval="0xX" description="FD mode is supported on MCU_MCAN[1:0] when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE3" acronym="CTRLMMR_WKUP_DEVICE_FEATURE3" offset="0x6C" width="32" description="Indicates enabled MAIN domain interface elements on the device.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF0" width="1" begin="28" end="28" resetval="0xX" description="EMIF0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="27" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMC_4B0" width="1" begin="21" end="21" resetval="0xX" description="4-bit MMCSD1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MMC_8B" width="1" begin="20" end="20" resetval="0xX" description="8-bit MMCSD0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ICSS_G1" width="1" begin="17" end="17" resetval="0xX" description="ICSS_G1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="ICSS_G0" width="1" begin="16" end="16" resetval="0xX" description="ICSS_G0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SERDES4" width="1" begin="12" end="12" resetval="0xX" description="10G SERDES4 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="SERDES3" width="1" begin="11" end="11" resetval="0xX" description="16G SERDES3 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="SERDES2" width="1" begin="10" end="10" resetval="0xX" description="16G SERDES2 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="SERDES1" width="1" begin="9" end="9" resetval="0xX" description="16G SERDES1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="SERDES0" width="1" begin="8" end="8" resetval="0xX" description="16G SERDES0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="PCIE3" width="1" begin="7" end="7" resetval="0xX" description="PCIe3 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="PCIE2" width="1" begin="6" end="6" resetval="0xX" description="PCIe2 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="PCIE1" width="1" begin="5" end="5" resetval="0xX" description="PCIe1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="PCIE0" width="1" begin="4" end="4" resetval="0xX" description="PCIe0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USB1" width="1" begin="1" end="1" resetval="0xX" description="USB1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="USB0" width="1" begin="0" end="0" resetval="0xX" description="USB0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE4" acronym="CTRLMMR_WKUP_DEVICE_FEATURE4" offset="0x70" width="32" description="Indicates enabled MAIN domain interface elements on the device.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DECODER" width="1" begin="25" end="25" resetval="0xX" description="Video decoder is enabled when set" range="" rwaccess="R"/>
    <bitfield id="ENCODER" width="1" begin="24" end="24" resetval="0xX" description="Video encoder is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VPFE" width="1" begin="20" end="20" resetval="0xX" description="VPFE is enabled when set" range="" rwaccess="R"/>
    <bitfield id="VPE" width="1" begin="19" end="19" resetval="0xX" description="Video processing engine is enabled when set" range="" rwaccess="R"/>
    <bitfield id="VPAC" width="1" begin="18" end="18" resetval="0xX" description="VPAC is enabled when set" range="" rwaccess="R"/>
    <bitfield id="SDE" width="1" begin="17" end="17" resetval="0xX" description="DMPAC Stereo Disparity Engine is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DMPAC" width="1" begin="16" end="16" resetval="0xX" description="DMPAC is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EDP0" width="1" begin="12" end="12" resetval="0xX" description="Embedded display port 0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CSITX0" width="1" begin="8" end="8" resetval="0xX" description="CSI_TX0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CSIRX1" width="1" begin="5" end="5" resetval="0xX" description="CSI_RX1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="CSIRX0" width="1" begin="4" end="4" resetval="0xX" description="CSI_RX0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSI" width="1" begin="2" end="2" resetval="0xX" description="DSI is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSS" width="1" begin="0" end="0" resetval="0xX" description="DSS is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE5" acronym="CTRLMMR_WKUP_DEVICE_FEATURE5" offset="0x74" width="32" description="Indicates enabled MAIN domain interface elements on the device.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCAN13" width="1" begin="13" end="13" resetval="0xX" description="MCAN13 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN12" width="1" begin="12" end="12" resetval="0xX" description="MCAN12 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN11" width="1" begin="11" end="11" resetval="0xX" description="MCAN11 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN10" width="1" begin="10" end="10" resetval="0xX" description="MCAN10 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN9" width="1" begin="9" end="9" resetval="0xX" description="MCAN9 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN8" width="1" begin="8" end="8" resetval="0xX" description="MCAN8 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN7" width="1" begin="7" end="7" resetval="0xX" description="MCAN7 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN6" width="1" begin="6" end="6" resetval="0xX" description="MCAN6 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN5" width="1" begin="5" end="5" resetval="0xX" description="MCAN5 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN4" width="1" begin="4" end="4" resetval="0xX" description="MCAN4 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN3" width="1" begin="3" end="3" resetval="0xX" description="MCAN3 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN2" width="1" begin="2" end="2" resetval="0xX" description="MCAN2 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN1" width="1" begin="1" end="1" resetval="0xX" description="MCAN1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN0" width="1" begin="0" end="0" resetval="0xX" description="MCAN0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE6" acronym="CTRLMMR_WKUP_DEVICE_FEATURE6" offset="0x78" width="32" description="Indicates enabled MAIN domain interface elements on the device.">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="I3C" width="1" begin="9" end="9" resetval="0xX" description="MAIN domain I3C is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MOTOR_PER" width="1" begin="8" end="8" resetval="0xX" description="Motor control peripherals (eCAP, eQEP, eHRPWM) are enabled when set" range="" rwaccess="R"/>
    <bitfield id="ATL" width="1" begin="7" end="7" resetval="0xX" description="Audio tracking logic is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MLB" width="1" begin="6" end="6" resetval="0xX" description="Media local bus is enabled when set" range="" rwaccess="R"/>
    <bitfield id="SA2_UL" width="1" begin="5" end="5" resetval="0xX" description="MAIN domain security accelerator is enabled when set" range="" rwaccess="R"/>
    <bitfield id="CPSW9G" width="1" begin="4" end="4" resetval="0xX" description="8 Channel Q/SGMII Ethernet switch enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UFS0" width="1" begin="0" end="0" resetval="0xX" description="UFS interface 0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK0_KICK0" acronym="CTRLMMR_WKUP_LOCK0_KICK0" offset="0x1008" width="32" description="Lower 32-bits of Partition0 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK0_KICK1" acronym="CTRLMMR_WKUP_LOCK0_KICK1" offset="0x100C" width="32" description="Upper 32-bits of Partition 0 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_RAW_STAT" acronym="CTRLMMR_WKUP_INTR_RAW_STAT" offset="0x1010" width="32" description="Shows the interrupt status (before enabling) and allows setting of the interrupt status (for test).">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Lock violation occurred (attempt to write a write-locked register with partition locked)" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Address violation occurred (attempt to read or write an invalid register address)" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation occurred (attempt to read or write a register with insufficient security or privilege access rights)" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_STAT_CLR" acronym="CTRLMMR_WKUP_INTR_STAT_CLR" offset="0x1014" width="32" description="Shows the enabled interrupt status and allows the interrupt to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TC"/>
    <bitfield id="EN_LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled lock interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled address interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled protection interrupt event status" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_EN_SET" acronym="CTRLMMR_WKUP_INTR_EN_SET" offset="0x1018" width="32" description="Allows interrupt enables to be set.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR_EN_SET" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR_EN_SET" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR_EN_SET" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt enable" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_EN_CLR" acronym="CTRLMMR_WKUP_INTR_EN_CLR" offset="0x101C" width="32" description="Allows interrupt enables to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TC"/>
    <bitfield id="LOCK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt disable" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_EOI" acronym="CTRLMMR_WKUP_EOI" offset="0x1020" width="32" description="EOI Vector value. This register should be written with interrupt distribution value required by the device architecture to indicate service completion of the MMR interrupt. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_ADDR" acronym="CTRLMMR_WKUP_FAULT_ADDR" offset="0x1024" width="32" description="Indicates the address of the first transfer that caused a fault to occur.">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address of the faulted access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_TYPE" acronym="CTRLMMR_WKUP_FAULT_TYPE" offset="0x1028" width="32" description="Indicates the access type of the first transfer that caused a fault to occur.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Type of access which faulted 0h - No fault 1h - User execute access 2h - User write access 4h - User read access 8h - Supervisor execute access 10h - Supervisor write access 20h - Supervisor read access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_ATTR" acronym="CTRLMMR_WKUP_FAULT_ATTR" offset="0x102C" width="32" description="Indicates the attributes of the first transfer that caused a fault to occur.">
    <bitfield id="XID" width="12" begin="31" end="20" resetval="0x0" description="Transaction ID" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_CLR" acronym="CTRLMMR_WKUP_FAULT_CLR" offset="0x1030" width="32" description="Allows software to clear the current fault. Clearing the current fault allows the , , and registers to latch the attributes of the next fault that occurs. This does not affect the fault interrupt event itself. The interrupt must be cleared using the appropriate INTR_STATUS_CLR register bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PWR_CTRL" acronym="CTRLMMR_WKUP_MAIN_PWR_CTRL" offset="0x4004" width="32" description="Controls power options for the MAIN voltage domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWR_EN" width="1" begin="0" end="0" resetval="0x1" description="When set, drives the PMIC_POWER_EN1 output pin causing PMIC to turn on the MAIN voltage domain" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_GPIO_CTRL" acronym="CTRLMMR_WKUP_GPIO_CTRL" offset="0x4020" width="32" description="Controls operation of the WKUP_GPIO module.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKEN" width="1" begin="0" end="0" resetval="0x0" description="Enables WKUP_GPIO wakeup event operation by controling the WKUP_GPIO LPSC clockstop_ack behavior. 0h - No WKUP_GPIO wakeup support. WKUP_GPIO vbus clock is gated on clkstop_ack from WKUP_GPIO to LPSC 1h - WKUP_GPIO wakeup enabled. WKUP_GPIO vbus clock is NOT gated on LPSC clockstop_req. WKUP_GPIO LPSC clkstop_ack input is driven by clkstop_req output." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_I2C0_CTRL" acronym="CTRLMMR_WKUP_I2C0_CTRL" offset="0x4030" width="32" description="Controls WKUP_I2C0 operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG1" acronym="CTRLMMR_WKUP_DBOUNCE_CFG1" offset="0x4084" width="32" description="Configures IO debounce selections.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL set to 1h." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG2" acronym="CTRLMMR_WKUP_DBOUNCE_CFG2" offset="0x4088" width="32" description="Configures IO debounce selections.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL set to 2h." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG3" acronym="CTRLMMR_WKUP_DBOUNCE_CFG3" offset="0x408C" width="32" description="Configures IO debounce selections.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL set to 3h." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG4" acronym="CTRLMMR_WKUP_DBOUNCE_CFG4" offset="0x4090" width="32" description="Configures IO debounce selections.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL set to 4h." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG5" acronym="CTRLMMR_WKUP_DBOUNCE_CFG5" offset="0x4094" width="32" description="Configures IO debounce selections.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL set to 5h." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG6" acronym="CTRLMMR_WKUP_DBOUNCE_CFG6" offset="0x4098" width="32" description="Configures IO debounce selections.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL set to 6h." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK1_KICK0" acronym="CTRLMMR_WKUP_LOCK1_KICK0" offset="0x5008" width="32" description="Lower 32-bits of Partition1 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK1_KICK1" acronym="CTRLMMR_WKUP_LOCK1_KICK1" offset="0x500C" width="32" description="Upper 32-bits of Partition 1 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_OBSCLK_CTRL" acronym="CTRLMMR_WKUP_MCU_OBSCLK_CTRL" offset="0x8000" width="32" description="Controls which internal clock is made observable on the MCU_OBSCLK output pin.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_SEL" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output divider" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="MCU_OBSCLK pin clock selection 0h - CLK_12M_RC 1h - '0' 2h - MCU_PLL0_HSDIV0_CLKOUT 3h - MCU_PLLCTL_OBSCLK 4h - MCU_PLL1_HSDIV1_CLKOUT 5h - MCU_PLL1_HSDIV2_CLKOUT 6h - MCU_PLL1_HSDIV3_CLKOUT 7h - MCU_PLL1_HSDIV4_CLKOUT 8h - MCU_PLL2_HSDIV0_CLKOUT 9h - CLK_32K Ah - MCU_PLL2_HSDIV1_CLKOUT Bh - MCU_PLL2_HSDIV2_CLKOUT Ch - MCU_PLL2_HSDIV3_CLKOUT Dh - MCU_PLL2_HSDIV4_CLKOUT Eh - WKUP_HFOSC0_CLKOUT Fh - WKUP_LFOSC0_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LFXOSC_CTRL" acronym="CTRLMMR_WKUP_LFXOSC_CTRL" offset="0x8030" width="32" description="Controls the operation of the low frequency oscillator.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PD_C" width="1" begin="7" end="7" resetval="0x1" description="Oscillator powerdown control. When set, oscillator is disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LFXOSC_TRIM" acronym="CTRLMMR_WKUP_LFXOSC_TRIM" offset="0x8034" width="32" description="Provides frequency trimming for the low frequency oscillator module.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="I_MULT" width="3" begin="18" end="16" resetval="0xX" description="AGC AMP current multiplication gain 0h - 3x AMP_AGC IBIAS 1h - 4x AMP_AGC IBIAS 2h - 5x AMP_AGC IBIAS 3h - 6x AMP_AGC IBIAS 4h - 7x AMP_AGC IBIAS 5h - 8x AMP_AGC IBIAS 6h - 9x AMP_AGC IBIAS 7h - 10x AMP_AGC IBIAS" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_PLL_CLKSEL" acronym="CTRLMMR_WKUP_MCU_PLL_CLKSEL" offset="0x8050" width="32" description="Controls the clock source for MCU voltage domain PLL[2:0].">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="22" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKLOSS_SWTCH_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, enables automatic switching of MCU PLL[2:0] clock source to CLK_12M_RC if WKUP_HFOSC0 clock loss is detected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PER_CLKSEL" acronym="CTRLMMR_WKUP_PER_CLKSEL" offset="0x8060" width="32" description="Controls the wakeup peripheral functional clock source. Allows the main oscillator to be used as the functional clock source for the WKUP_USART and WKUP_I2C when PLLs are powered down.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCUPLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="Select the main oscillator clock rather than the PLL generated clock as the functional clock (PLL BYPASS mode)." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_USART_CLKSEL" acronym="CTRLMMR_WKUP_USART_CLKSEL" offset="0x8064" width="32" description="Controls the functional clock source for WKUP_USART0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="WKUP_USART0 FCLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_GPIO_CLKSEL" acronym="CTRLMMR_WKUP_GPIO_CLKSEL" offset="0x8070" width="32" description="Controls the functional clock source for WKUP_GPIO.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="WKUP_GPIO clock selection. Must be set to MCU_SYSCLK0/6 whenever WKUP_GPIO VBUS interface is enabled. Other clock source may be selected as a wake up clock for DeepSleep modes after WKUP_GPIO is gated off through LPSC. 0h - MCU_SYSCLK0 / 6 1h - MCU_SYSCLK0 / 6 2h - CLK_32K 3h - CLK_12M_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL0_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL0_CLKSEL" offset="0x8080" width="32" description="Controls the clock source for MAIN voltage domain PLL0.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL1_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL1_CLKSEL" offset="0x8084" width="32" description="Controls the clock source for MAIN voltage domain PLL1.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL2_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL2_CLKSEL" offset="0x8088" width="32" description="Controls the clock source for MAIN voltage domain PLL2.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL3_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL3_CLKSEL" offset="0x808C" width="32" description="Controls the clock source for MAIN voltage domain PLL3.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL4_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL4_CLKSEL" offset="0x8090" width="32" description="Controls the clock source for MAIN voltage domain PLL4.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="22" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XREF_SEL" width="1" begin="4" end="4" resetval="0x0" description="Selects the alternate clock source for MAIN PLL4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL5_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL5_CLKSEL" offset="0x8094" width="32" description="Controls the clock source for MAIN voltage domain PLL5.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL5" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL6_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL6_CLKSEL" offset="0x8098" width="32" description="Controls the clock source for MAIN voltage domain PLL6.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL6" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL7_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL7_CLKSEL" offset="0x809C" width="32" description="Controls the clock source for MAIN voltage domain PLL7.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL7" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL8_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL8_CLKSEL" offset="0x80A0" width="32" description="Controls the clock source for MAIN voltage domain PLL8.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL8" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL12_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL12_CLKSEL" offset="0x80B0" width="32" description="Controls the clock source for MAIN voltage domain PLL12.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL12" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL13_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL13_CLKSEL" offset="0x80B4" width="32" description="Controls the clock source for MAIN voltage domain PLL13.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL13" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL14_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL14_CLKSEL" offset="0x80B8" width="32" description="Controls the clock source for MAIN voltage domain PLL14.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL14" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL15_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL15_CLKSEL" offset="0x80BC" width="32" description="Controls the clock source for MAIN voltage domain PLL15.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="22" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XREF_SEL" width="1" begin="4" end="4" resetval="0x0" description="Selects the alternate clock source for MAIN PLL15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL16_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL16_CLKSEL" offset="0x80C0" width="32" description="Controls the clock source for MAIN voltage domain PLL16.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL16" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL17_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL17_CLKSEL" offset="0x80C4" width="32" description="Controls the clock source for MAIN voltage domain PLL17.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL17" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL18_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL18_CLKSEL" offset="0x80C8" width="32" description="Controls the clock source for MAIN voltage domain PLL18.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL18" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL19_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL19_CLKSEL" offset="0x80CC" width="32" description="Controls the clock source for MAIN voltage domain PLL19.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL19" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL23_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL23_CLKSEL" offset="0x80DC" width="32" description="Controls the clock source for MAIN voltage domain PLL23.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL23" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL24_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL24_CLKSEL" offset="0x80E0" width="32" description="Controls the clock source for MAIN voltage domain PLL24.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL24" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL25_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL25_CLKSEL" offset="0x80E4" width="32" description="Controls the clock source for MAIN voltage domain PLL25.">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL25" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_SYSCLK_CTRL" acronym="CTRLMMR_WKUP_MAIN_SYSCLK_CTRL" offset="0x8100" width="32" description="Controls clock gating of the MAIN PLL Controller SYSCLK outputs.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCLK1_GATE" width="1" begin="8" end="8" resetval="0x0" description="When set, gates off SYSCLK1 output of the MAIN PLL Controller" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCLK0_GATE" width="1" begin="0" end="0" resetval="0x0" description="When set, gates off SYSCLK0 (MCLK1) output of the MAIN PLL Controller" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_SPI0_CLKSEL" acronym="CTRLMMR_WKUP_MCU_SPI0_CLKSEL" offset="0x8110" width="32" description="MCU_SPI0 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_SPI1_CLKSEL" acronym="CTRLMMR_WKUP_MCU_SPI1_CLKSEL" offset="0x8114" width="32" description="MCU_SPI1 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK2_KICK0" acronym="CTRLMMR_WKUP_LOCK2_KICK0" offset="0x9008" width="32" description="Lower 32-bits of Partition2 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK2_KICK1" acronym="CTRLMMR_WKUP_LOCK2_KICK1" offset="0x900C" width="32" description="Upper 32-bits of Partition 2 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DMSC_LBIST_SIG" acronym="CTRLMMR_WKUP_DMSC_LBIST_SIG" offset="0xC280" width="32" description="Contains expected MISR output value.">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POST_STAT" acronym="CTRLMMR_WKUP_POST_STAT" offset="0xC2C0" width="32" description="Contains the result of power-on self tests.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FPOST_PLL_LOCK_TIMEOUT" width="1" begin="17" end="17" resetval="0xX" description="Indicates PLL lock timeout for Fast POST mode operation." range="" rwaccess="R"/>
    <bitfield id="FPOST_PLL_LOCKLOSS" width="1" begin="16" end="16" resetval="0xX" description="Indicates if PLL lock was lost during POST" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_FAIL" width="1" begin="15" end="15" resetval="0xX" description="MCU PBIST failed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_TIMEOUT" width="1" begin="9" end="9" resetval="0xX" description="MCU PBIST timed out" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_DONE" width="1" begin="8" end="8" resetval="0xX" description="MCU PBIST done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_LBIST_TIMEOUT" width="1" begin="5" end="5" resetval="0xX" description="MCU LBIST timed out" range="" rwaccess="R"/>
    <bitfield id="POST_DMSC_LBIST_TIMEOUT" width="1" begin="4" end="4" resetval="0xX" description="DMSC LBIST timed out" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_LBIST_DONE" width="1" begin="1" end="1" resetval="0xX" description="MCU LBIST done" range="" rwaccess="R"/>
    <bitfield id="POST_DMSC_LBIST_DONE" width="1" begin="0" end="0" resetval="0xX" description="DMSC LBIST done" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FUSE_CRC_STAT" acronym="CTRLMMR_WKUP_FUSE_CRC_STAT" offset="0xC320" width="32" description="Indicates status of fuse chain CRC.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_7" width="1" begin="7" end="7" resetval="0xX" description="Indicates eFuse CRC error on chain 7" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_6" width="1" begin="6" end="6" resetval="0xX" description="Indicates eFuse CRC error on chain 6" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_4" width="1" begin="4" end="4" resetval="0xX" description="Indicates eFuse CRC error on chain 4" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_3" width="1" begin="3" end="3" resetval="0xX" description="Indicates eFuse CRC error on chain 3" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_2" width="1" begin="2" end="2" resetval="0xX" description="Indicates eFuse CRC error on chain 2" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_1" width="1" begin="1" end="1" resetval="0xX" description="Indicates eFuse CRC error on chain 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK3_KICK0" acronym="CTRLMMR_WKUP_LOCK3_KICK0" offset="0xD008" width="32" description="Lower 32-bits of Partition3 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK3_KICK1" acronym="CTRLMMR_WKUP_LOCK3_KICK1" offset="0xD00C" width="32" description="Upper 32-bits of Partition 3 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_CTRL" acronym="CTRLMMR_WKUP_POR_CTRL" offset="0x18000" width="32" description="Configures POR module reset behavior.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVRD_SET5" width="1" begin="29" end="29" resetval="0x0" description="Reserved override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET4" width="1" begin="28" end="28" resetval="0x0" description="POKLVB override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET3" width="1" begin="27" end="27" resetval="0x0" description="POKLVA override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET2" width="1" begin="26" end="26" resetval="0x0" description="POKHV override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET1" width="1" begin="25" end="25" resetval="0x0" description="BGOK override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET0" width="1" begin="24" end="24" resetval="0x0" description="PORHV override set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVRD5" width="1" begin="21" end="21" resetval="0x0" description="Reserved override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD4" width="1" begin="20" end="20" resetval="0x0" description="POKLVB override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD3" width="1" begin="19" end="19" resetval="0x0" description="POKLVA override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD2" width="1" begin="18" end="18" resetval="0x0" description="POKHV override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD1" width="1" begin="17" end="17" resetval="0x0" description="BGOK override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD0" width="1" begin="16" end="16" resetval="0x0" description="PORHV override enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_SEL" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASK_HHV" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_STAT" acronym="CTRLMMR_WKUP_POR_STAT" offset="0x18004" width="32" description="Shows POR module status.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BGOK" width="1" begin="8" end="8" resetval="0xX" description="Bandgap OK status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOC_POR" width="1" begin="4" end="4" resetval="0xX" description="POR module status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG0_CTRL" acronym="CTRLMMR_WKUP_PRG0_CTRL" offset="0x18008" width="32" description="Configures the WKUP domain PRG0 controller.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="25" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_MCU_OV_EN" width="1" begin="13" end="13" resetval="0x1" description="Enable VDDR_MCU overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_OV_EN" width="1" begin="12" end="12" resetval="0x1" description="Enable VDDSHV_WKUP_GENERAL overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_MCU_OV_EN" width="1" begin="10" end="10" resetval="0x1" description="Enable VDD_MCU overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="9" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_MCU_UV_EN" width="1" begin="5" end="5" resetval="0x1" description="Enable VDDR_MCU undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_UV_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VDDSHV_WKUP_GENERAL undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDA_PMIC_IN_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable VDDA_PMIC_IN POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG0_STAT" acronym="CTRLMMR_WKUP_PRG0_STAT" offset="0x1800C" width="32" description="Provides WKUP domain PRG0 controller status and status clear control.">
    <bitfield id="POK_CLR" width="1" begin="31" end="31" resetval="0x0" description="When set, resets pgood sticky bits for VDDA_PMIC_IN, VDDR_MCU, VDDSHV_WKUP_GENERAL, and VDD_MCU_OV voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_MCU_OV" width="1" begin="13" end="13" resetval="0xX" description="VDDR_MCU overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_OV" width="1" begin="12" end="12" resetval="0xX" description="VDDSHV_WKUP_GENERAL overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_MCU_OV" width="1" begin="10" end="10" resetval="0xX" description="VDD_MCU overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="9" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_MCU_UV" width="1" begin="5" end="5" resetval="0xX" description="VDDR_MCU undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_UV" width="1" begin="4" end="4" resetval="0xX" description="VDDSHV_WKUP_GENERAL undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDA_PMIC_IN" width="1" begin="1" end="1" resetval="0xX" description="VDDA_PMIC_IN POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDA_PMIC_IN_CTRL" acronym="CTRLMMR_WKUP_POK_VDDA_PMIC_IN_CTRL" offset="0x18010" width="32" description="Controls operation of the VDDA_PMIC_IN POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="30" begin="30" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="0" end="0" resetval="0x0" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_UV_CTRL" offset="0x18014" width="32" description="Controls operation of the VDDSHV_WKUP_GENERAL undervoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_MCU_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_MCU_UV_CTRL" offset="0x18018" width="32" description="Controls operation of the VDDR_MCU undervoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_MCU_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_MCU_OV_CTRL" offset="0x18020" width="32" description="Controls operation of the VDD_MCU overvoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_OV_CTRL" offset="0x18024" width="32" description="Controls operation of the VDDSHV_WKUP_GENERAL overvoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_MCU_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_MCU_OV_CTRL" offset="0x18028" width="32" description="Controls operation of the VDDR_MCU overvoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG1_CTRL" acronym="CTRLMMR_WKUP_PRG1_CTRL" offset="0x18058" width="32" description="Configures the WKUP domain PRG1 controller.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="30" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POKHV_OV_EN" width="1" begin="8" end="8" resetval="0x1" description="Enable 1.8V VDDA_MCU overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POKLV_UV_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable VDD_MCU undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POKHV_UV_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable 1.8V VDDA_MCU undervoltage POK detection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG1_STAT" acronym="CTRLMMR_WKUP_PRG1_STAT" offset="0x1805C" width="32" description="Provides WKUP domain PRG1 controller status and status clear control.">
    <bitfield id="POK_CLR" width="1" begin="31" end="31" resetval="0x0" description="When set, resets pgood sticky bits for 1.8V VDDA_MCU and VDD_MCU_UV voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POKHV_OV" width="1" begin="8" end="8" resetval="0xX" description="1.8V VDDA_MCU overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POKLV_UV" width="1" begin="1" end="1" resetval="0xX" description="VDD_MCU under voltage POK" range="" rwaccess="R"/>
    <bitfield id="POKHV_UV" width="1" begin="0" end="0" resetval="0xX" description="1.8V VDDA_MCU undervoltage POK" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_VDOM_CTRL" acronym="CTRLMMR_WKUP_MAIN_VDOM_CTRL" offset="0x18070" width="32" description="Provides MAIN voltage domain isolation for deep sleep operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_VD_OFF" width="1" begin="0" end="0" resetval="0x0" description="MAIN deep sleep isolation enable. This bit should be set prior to powering off the MAIN voltage domain to ensure proper signal isolation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_POKHV_UV_CTRL" acronym="CTRLMMR_WKUP_POR_POKHV_UV_CTRL" offset="0x18080" width="32" description="Controls operation of the 1.8V VDDA_MCU undervoltage POK within the POR.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_POKLV_UV_CTRL" acronym="CTRLMMR_WKUP_POR_POKLV_UV_CTRL" offset="0x18084" width="32" description="Controls operation of the VDD_MCU undervoltage POK within the POR.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_POKHV_OV_CTRL" acronym="CTRLMMR_WKUP_POR_POKHV_OV_CTRL" offset="0x18088" width="32" description="Controls operation of the 1.8V VDDA_MCU overvoltage POK within the POR.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_BANDGAP_CTRL" acronym="CTRLMMR_WKUP_POR_BANDGAP_CTRL" offset="0x1808C" width="32" description="Controls the operation of the bandgap module within the POR.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BGAPI" width="4" begin="19" end="16" resetval="0xX" description="Bandgap output current trim bits" range="" rwaccess="RW"/>
    <bitfield id="BGAPV" width="8" begin="15" end="8" resetval="0xX" description="Bandgap output voltage magnitude trim bits" range="" rwaccess="RW"/>
    <bitfield id="BGAPC" width="8" begin="7" end="0" resetval="0xX" description="Bandgap slope trim bits. Bit7 is used to calculate the offset" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_TEMP_DIODE_TRIM" acronym="CTRLMMR_WKUP_TEMP_DIODE_TRIM" offset="0x180A0" width="32" description="Trims the silicon junction temperature diode calculation.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM" width="14" begin="13" end="0" resetval="0xX" description="Sets the diode non-ideality factor (n), starting from 100th place decimal and going down" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_IO_VOLTAGE_STAT" acronym="CTRLMMR_WKUP_IO_VOLTAGE_STAT" offset="0x180B0" width="32" description="Indicates the I/O voltage of each LVCMOS dual I/O group.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_RGMII6" width="1" begin="15" end="15" resetval="0xX" description="Indicates the voltage for the RGMII6 I/O group" range="" rwaccess="R"/>
    <bitfield id="MAIN_RGMII5" width="1" begin="14" end="14" resetval="0xX" description="Indicates the voltage for the RGMII5 I/O group" range="" rwaccess="R"/>
    <bitfield id="MAIN_PRG1" width="1" begin="13" end="13" resetval="0xX" description="Indicates the voltage for the PRG1 I/O group" range="" rwaccess="R"/>
    <bitfield id="MAIN_PRG0" width="1" begin="12" end="12" resetval="0xX" description="Indicates the voltage for the PRG0 I/O group" range="" rwaccess="R"/>
    <bitfield id="MAIN_MMC2" width="1" begin="11" end="11" resetval="0xX" description="Indicates the voltage for the MMC2 I/O group" range="" rwaccess="R"/>
    <bitfield id="MAIN_MMC1" width="1" begin="10" end="10" resetval="0xX" description="Indicates the voltage for the MMC1 I/O group" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_GEN" width="1" begin="8" end="8" resetval="0xX" description="Indicates the voltage for the General I/O group" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_RGMII" width="1" begin="2" end="2" resetval="0xX" description="Indicates the voltage for the MCU CPSW2G RGMII I/O group" range="" rwaccess="R"/>
    <bitfield id="MCU_FLASH" width="1" begin="1" end="1" resetval="0xX" description="Indicates the voltage for the MCU Flash I/O group" range="" rwaccess="R"/>
    <bitfield id="MCU_GEN" width="1" begin="0" end="0" resetval="0xX" description="Indicates the voltage for the MCU General I/O group" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_POR_TO_CTRL" acronym="CTRLMMR_WKUP_MAIN_POR_TO_CTRL" offset="0x18104" width="32" description="Indicates the MAIN PORz timeout period.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_PER" width="3" begin="2" end="0" resetval="0xX" description="MAIN PORz hardware timeout period. 0h - Immediate 1h - 100 microsec 2h - 200 microsec 3h - 300 microsec 4h - 400 microsec 5h - 500 microsec" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PRG_CTRL" acronym="CTRLMMR_WKUP_MAIN_PRG_CTRL" offset="0x18108" width="32" description="Configures the MAIN domain PRG controller.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDR_CORE_OV_EN" width="1" begin="14" end="14" resetval="0x1" description="Enable VDDR_CORE overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_OV_EN" width="1" begin="12" end="12" resetval="0x1" description="Enable VMON_EXT overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CPU_OV_EN" width="1" begin="9" end="9" resetval="0x1" description="Enable VDD_CORE overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_CORE_OV_EN" width="1" begin="8" end="8" resetval="0x1" description="Enable VDD_CORE overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_CORE_UV_EN" width="1" begin="6" end="6" resetval="0x1" description="Enable VDDR_CORE undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_UV_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VMON_EXT undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CPU_UV_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable VDD_CORE undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_CORE_UV_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable VDD_CORE undervoltage POK detection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PRG_STAT" acronym="CTRLMMR_WKUP_MAIN_PRG_STAT" offset="0x1810C" width="32" description="Provides MAIN domain PRG controller status.">
    <bitfield id="POK_CLR" width="1" begin="31" end="31" resetval="0x0" description="When set, resets pgood sticky bits for VDD_CORE, VDD_CPU, VMON_EXT, and CDDR_CORE voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_CORE_OV" width="1" begin="14" end="14" resetval="0xX" description="VDDR_CORE overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_OV" width="1" begin="12" end="12" resetval="0xX" description="VMON_EXT overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CPU_OV" width="1" begin="9" end="9" resetval="0xX" description="VDD_CPU overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CORE_OV" width="1" begin="8" end="8" resetval="0xX" description="VDD_CORE overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_CORE_UV" width="1" begin="6" end="6" resetval="0xX" description="VDDR_CORE undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_UV" width="1" begin="4" end="4" resetval="0xX" description="VMON_EXT undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CPU_UV" width="1" begin="1" end="1" resetval="0xX" description="VDD_CPU undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CORE_UV" width="1" begin="0" end="0" resetval="0xX" description="VDD_CORE undervoltage POK" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CORE_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CORE_UV_CTRL" offset="0x18110" width="32" description="Controls operation of the VDD_CORE undervoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CPU_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CPU_UV_CTRL" offset="0x18114" width="32" description="Controls operation of the VDD_CPU undervoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_UV_CTRL" offset="0x18118" width="32" description="Controls operation of the VMON_EXTC undervoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_CORE_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_CORE_UV_CTRL" offset="0x1811C" width="32" description="Controls operation of the VDDR_CORE undervoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CORE_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CORE_OV_CTRL" offset="0x18120" width="32" description="Controls operation of the VDD_CORE overvoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CPU_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CPU_OV_CTRL" offset="0x18124" width="32" description="Controls operation of the VDD_CPU overvoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_OV_CTRL" offset="0x18128" width="32" description="Controls operation of the VMON_EXT overvoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_CORE_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_CORE_OV_CTRL" offset="0x1812C" width="32" description="Controls operation of the VDDR_CORE overvoltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DEEPSLEEP_CTRL" acronym="CTRLMMR_WKUP_DEEPSLEEP_CTRL" offset="0x18160" width="32" description="Used to control IO deepsleep operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_MAIN" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_WKUP" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_RST_CTRL" acronym="CTRLMMR_WKUP_POR_RST_CTRL" offset="0x18170" width="32" description="Controls MAIN domain power-on reset behavior.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_PORZ_DAISYCHAIN_EN" width="1" begin="24" end="24" resetval="0x0" description="MAIN PORz daisy-chain event enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_MAIN_POR" width="4" begin="19" end="16" resetval="0xF" description="Main Domain software power-on reset. When set to 6h, a power-on is issued to the MAIN voltage domain. (Bits will reset to Fh on reset of the Main Domain)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_PORZ_DS_STRETCH" width="1" begin="12" end="12" resetval="0x0" description="DeepSleep mode MAIN PORz stretch." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POR_RST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low). This bit should be cleared only after reset isolation of the MAIN domain is complete." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_WARM_RST_CTRL" acronym="CTRLMMR_WKUP_MAIN_WARM_RST_CTRL" offset="0x18174" width="32" description="Controls warm reset propagation to the MAIN domain. This allows the DMSC to ensure that the MCU domain is properly isolated before the MAIN domain is reset.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_WARMRST" width="4" begin="19" end="16" resetval="0xF" description="Main Domain software warm reset. When set to 6h, a warm reset is issued to the MAIN voltage domain. (Bits will reset to Fh on reset of the Main Domain)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOC_WARMRST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low). This bit should be cleared only after reset isolation of the MAIN domain is complete." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_RST_STAT" acronym="CTRLMMR_WKUP_RST_STAT" offset="0x18178" width="32" description="Shows the reset status.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_RST_DONE" width="1" begin="16" end="16" resetval="0xX" description="Indicates MCU domain reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_RST_DONE" width="1" begin="0" end="0" resetval="0xX" description="Indicates MAIN domain Warm reset status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_WARM_RST_CTRL" acronym="CTRLMMR_WKUP_MCU_WARM_RST_CTRL" offset="0x1817C" width="32" description="Controls warm reset propagation to the MCU domain. This allows the DMSC to ensure that the WKUP domain is properly isolated before the MCU domain is reset.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_WARMRST" width="4" begin="19" end="16" resetval="0xF" description="Chip software warm reset. When set to 6h, a warm reset is issued to the device (all voltage domains). (Bits will reset to Fh on reset completion.)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CPU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDD_CPU_GLDTC_CTRL" offset="0x18180" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_CPU voltage domain.">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CORE_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDD_CORE_GLDTC_CTRL" offset="0x18190" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_CORE voltage domain.">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CPU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDDR_CPU_GLDTC_CTRL" offset="0x18194" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_CORE voltage domain.">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CORE_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDDR_CORE_GLDTC_CTRL" offset="0x18198" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_CPU voltage domain.">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CPU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDD_CPU_GLDTC_STAT" offset="0x181A0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CPU voltage domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CORE_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDD_CORE_GLDTC_STAT" offset="0x181B0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_CORE voltage domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CPU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDDR_CPU_GLDTC_STAT" offset="0x181B4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_CPU voltage domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CORE_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDDR_CORE_GLDTC_STAT" offset="0x181B8" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_CORE voltage domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_MCU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDD_MCU_GLDTC_CTRL" offset="0x181C0" width="32" description="Controls the voltage glitch detector circuit monitoring the VDD_MCU voltage domain.">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_MCU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDDR_MCU_GLDTC_CTRL" offset="0x181C4" width="32" description="Controls the voltage glitch detector circuit monitoring the VDDR_MCU voltage domain.">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_MCU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDD_MCU_GLDTC_STAT" offset="0x181D0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDD_MCU voltage domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_MCU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDDR_MCU_GLDTC_STAT" offset="0x181D4" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VDDR_MCU voltage domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK6_KICK0" acronym="CTRLMMR_WKUP_LOCK6_KICK0" offset="0x19008" width="32" description="Lower 32-bits of Partition6 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK6_KICK1" acronym="CTRLMMR_WKUP_LOCK6_KICK1" offset="0x1900C" width="32" description="Upper 32-bits of Partition 6 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG0" acronym="CTRLMMR_WKUP_PADCONFIG0" offset="0x1C000" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG1" acronym="CTRLMMR_WKUP_PADCONFIG1" offset="0x1C004" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG2" acronym="CTRLMMR_WKUP_PADCONFIG2" offset="0x1C008" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG3" acronym="CTRLMMR_WKUP_PADCONFIG3" offset="0x1C00C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG4" acronym="CTRLMMR_WKUP_PADCONFIG4" offset="0x1C010" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG5" acronym="CTRLMMR_WKUP_PADCONFIG5" offset="0x1C014" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG6" acronym="CTRLMMR_WKUP_PADCONFIG6" offset="0x1C018" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG7" acronym="CTRLMMR_WKUP_PADCONFIG7" offset="0x1C01C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG8" acronym="CTRLMMR_WKUP_PADCONFIG8" offset="0x1C020" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG9" acronym="CTRLMMR_WKUP_PADCONFIG9" offset="0x1C024" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG10" acronym="CTRLMMR_WKUP_PADCONFIG10" offset="0x1C028" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG11" acronym="CTRLMMR_WKUP_PADCONFIG11" offset="0x1C02C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG12" acronym="CTRLMMR_WKUP_PADCONFIG12" offset="0x1C030" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG13" acronym="CTRLMMR_WKUP_PADCONFIG13" offset="0x1C034" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG14" acronym="CTRLMMR_WKUP_PADCONFIG14" offset="0x1C038" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG15" acronym="CTRLMMR_WKUP_PADCONFIG15" offset="0x1C03C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG16" acronym="CTRLMMR_WKUP_PADCONFIG16" offset="0x1C040" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG17" acronym="CTRLMMR_WKUP_PADCONFIG17" offset="0x1C044" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG18" acronym="CTRLMMR_WKUP_PADCONFIG18" offset="0x1C048" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG19" acronym="CTRLMMR_WKUP_PADCONFIG19" offset="0x1C04C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG20" acronym="CTRLMMR_WKUP_PADCONFIG20" offset="0x1C050" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG21" acronym="CTRLMMR_WKUP_PADCONFIG21" offset="0x1C054" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG22" acronym="CTRLMMR_WKUP_PADCONFIG22" offset="0x1C058" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG23" acronym="CTRLMMR_WKUP_PADCONFIG23" offset="0x1C05C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG24" acronym="CTRLMMR_WKUP_PADCONFIG24" offset="0x1C060" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG25" acronym="CTRLMMR_WKUP_PADCONFIG25" offset="0x1C064" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG26" acronym="CTRLMMR_WKUP_PADCONFIG26" offset="0x1C068" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG27" acronym="CTRLMMR_WKUP_PADCONFIG27" offset="0x1C06C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG28" acronym="CTRLMMR_WKUP_PADCONFIG28" offset="0x1C070" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG29" acronym="CTRLMMR_WKUP_PADCONFIG29" offset="0x1C074" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG30" acronym="CTRLMMR_WKUP_PADCONFIG30" offset="0x1C078" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG31" acronym="CTRLMMR_WKUP_PADCONFIG31" offset="0x1C07C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG32" acronym="CTRLMMR_WKUP_PADCONFIG32" offset="0x1C080" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG33" acronym="CTRLMMR_WKUP_PADCONFIG33" offset="0x1C084" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG34" acronym="CTRLMMR_WKUP_PADCONFIG34" offset="0x1C088" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG35" acronym="CTRLMMR_WKUP_PADCONFIG35" offset="0x1C08C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG36" acronym="CTRLMMR_WKUP_PADCONFIG36" offset="0x1C090" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG37" acronym="CTRLMMR_WKUP_PADCONFIG37" offset="0x1C094" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG38" acronym="CTRLMMR_WKUP_PADCONFIG38" offset="0x1C098" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG39" acronym="CTRLMMR_WKUP_PADCONFIG39" offset="0x1C09C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG40" acronym="CTRLMMR_WKUP_PADCONFIG40" offset="0x1C0A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG41" acronym="CTRLMMR_WKUP_PADCONFIG41" offset="0x1C0A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG42" acronym="CTRLMMR_WKUP_PADCONFIG42" offset="0x1C0A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG43" acronym="CTRLMMR_WKUP_PADCONFIG43" offset="0x1C0AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG44" acronym="CTRLMMR_WKUP_PADCONFIG44" offset="0x1C0B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG45" acronym="CTRLMMR_WKUP_PADCONFIG45" offset="0x1C0B4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG46" acronym="CTRLMMR_WKUP_PADCONFIG46" offset="0x1C0B8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG47" acronym="CTRLMMR_WKUP_PADCONFIG47" offset="0x1C0BC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG48" acronym="CTRLMMR_WKUP_PADCONFIG48" offset="0x1C0C0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG49" acronym="CTRLMMR_WKUP_PADCONFIG49" offset="0x1C0C4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG50" acronym="CTRLMMR_WKUP_PADCONFIG50" offset="0x1C0C8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG51" acronym="CTRLMMR_WKUP_PADCONFIG51" offset="0x1C0CC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG52" acronym="CTRLMMR_WKUP_PADCONFIG52" offset="0x1C0D0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG53" acronym="CTRLMMR_WKUP_PADCONFIG53" offset="0x1C0D4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG54" acronym="CTRLMMR_WKUP_PADCONFIG54" offset="0x1C0D8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG55" acronym="CTRLMMR_WKUP_PADCONFIG55" offset="0x1C0DC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG56" acronym="CTRLMMR_WKUP_PADCONFIG56" offset="0x1C0E0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG57" acronym="CTRLMMR_WKUP_PADCONFIG57" offset="0x1C0E4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG58" acronym="CTRLMMR_WKUP_PADCONFIG58" offset="0x1C0E8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG59" acronym="CTRLMMR_WKUP_PADCONFIG59" offset="0x1C0EC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG60" acronym="CTRLMMR_WKUP_PADCONFIG60" offset="0x1C0F0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG61" acronym="CTRLMMR_WKUP_PADCONFIG61" offset="0x1C0F4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG62" acronym="CTRLMMR_WKUP_PADCONFIG62" offset="0x1C0F8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG63" acronym="CTRLMMR_WKUP_PADCONFIG63" offset="0x1C0FC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG64" acronym="CTRLMMR_WKUP_PADCONFIG64" offset="0x1C100" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG65" acronym="CTRLMMR_WKUP_PADCONFIG65" offset="0x1C104" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG66" acronym="CTRLMMR_WKUP_PADCONFIG66" offset="0x1C108" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG67" acronym="CTRLMMR_WKUP_PADCONFIG67" offset="0x1C10C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG68" acronym="CTRLMMR_WKUP_PADCONFIG68" offset="0x1C110" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG69" acronym="CTRLMMR_WKUP_PADCONFIG69" offset="0x1C114" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG70" acronym="CTRLMMR_WKUP_PADCONFIG70" offset="0x1C118" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG71" acronym="CTRLMMR_WKUP_PADCONFIG71" offset="0x1C11C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG72" acronym="CTRLMMR_WKUP_PADCONFIG72" offset="0x1C120" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG73" acronym="CTRLMMR_WKUP_PADCONFIG73" offset="0x1C124" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG74" acronym="CTRLMMR_WKUP_PADCONFIG74" offset="0x1C128" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG75" acronym="CTRLMMR_WKUP_PADCONFIG75" offset="0x1C12C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG76" acronym="CTRLMMR_WKUP_PADCONFIG76" offset="0x1C130" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG77" acronym="CTRLMMR_WKUP_PADCONFIG77" offset="0x1C134" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG78" acronym="CTRLMMR_WKUP_PADCONFIG78" offset="0x1C138" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG79" acronym="CTRLMMR_WKUP_PADCONFIG79" offset="0x1C13C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG80" acronym="CTRLMMR_WKUP_PADCONFIG80" offset="0x1C140" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG81" acronym="CTRLMMR_WKUP_PADCONFIG81" offset="0x1C144" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG82" acronym="CTRLMMR_WKUP_PADCONFIG82" offset="0x1C148" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG83" acronym="CTRLMMR_WKUP_PADCONFIG83" offset="0x1C14C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG84" acronym="CTRLMMR_WKUP_PADCONFIG84" offset="0x1C150" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG85" acronym="CTRLMMR_WKUP_PADCONFIG85" offset="0x1C154" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG86" acronym="CTRLMMR_WKUP_PADCONFIG86" offset="0x1C158" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG87" acronym="CTRLMMR_WKUP_PADCONFIG87" offset="0x1C15C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG88" acronym="CTRLMMR_WKUP_PADCONFIG88" offset="0x1C160" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG89" acronym="CTRLMMR_WKUP_PADCONFIG89" offset="0x1C164" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG90" acronym="CTRLMMR_WKUP_PADCONFIG90" offset="0x1C168" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG91" acronym="CTRLMMR_WKUP_PADCONFIG91" offset="0x1C16C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG92" acronym="CTRLMMR_WKUP_PADCONFIG92" offset="0x1C170" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG93" acronym="CTRLMMR_WKUP_PADCONFIG93" offset="0x1C174" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strentgth Control . Selectes the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK7_KICK0" acronym="CTRLMMR_WKUP_LOCK7_KICK0" offset="0x1D008" width="32" description="Lower 32-bits of Partition7 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK7_KICK1" acronym="CTRLMMR_WKUP_LOCK7_KICK1" offset="0x1D00C" width="32" description="Upper 32-bits of Partition 7 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
</module>
