---
layout: post
title: CO | P5 - Verilog 流水线 CPU 设计文档
date: 2024-02-13 14:00:00 +0800
categories:
  - CO
description: 计组实验P5设计文档
keywords: CO, 设计文档
mermaid: false
sequence: false
flow: false
mathjax: false
mindmap: false
mindmap2: false
---

计组实验P5设计文档

优化思路：lui提前处理，TnewE=0；对sw区分Tuse
处理器应支持如下指令集：{ add, sub, ori, lw, sw, beq, lui, jal, jr, nop }

![](/images/posts/CO/p5-1.jpg)

# 零、教程摘录

- 从状态机的角度分析，P5 阶段的 CPU 出现功能错误只有这些可能：指令执行流错误（ PC 错误）；写入 GRF 错误；写入 DM 错误。
- 五级流水线：Fetch，Decode，Execute，Memory，Writeback
- 流水数据的选择：一般而言，我们需要流水的数据只有一个衡量标准，就是我们在其后的流水阶段中需不需要这个数据，比如说 ALU 的计算结果，有的会被写回寄存器文件中，所以我们需要流水这个数据，而 rs 对应的寄存器值，在 M 级和 W 级并没有用到，所以就可以不再流水（仅一般情况）。当一个数据被选择成为了流水数据，那么其在 CPU 中就可能存在多个值。比如 E, M, W 级均会有 ALU 的计算结果（三者并不相同），在编程的时候应当使用流水阶段名前缀将其区分开。

## 1. 冒险

- 结构冒险：**不同指令同时需要使用同一资源**。本实验采用哈佛体系结构，需要考虑的结构冒险为寄存器文件需要在 D 级和 W 级同时被使用（读写）时并且读和写的寄存器为同一个寄存器时。
- 控制冒险：**分支指令（如 beq ）的判断结果会影响接下来指令的执行流**。在判断结果产生之前，我们无法预测分支是否会发生。然而，此时流水线还会继续取指，让后续指令进入流水线。这时就有可能导致错误的产生，即不该被执行的指令进入到了指令的执行流中。
- 数据冒险：后面指令需求的数据，正好就是前面指令供给的数据，而后面指令在需要使用数据时，前面供给的数据还没有存入寄存器堆，从而导致后面的指令不能正常地读取到正确的数据。
	- 解决方法：尽量转发（重定向数据），否则阻塞
	- **要求大家所有转发数据都来源于流水寄存器而不能是功能部件**

## 2. 流水线实现

### 阻塞

- **课程组要求阻塞是指将指令阻塞在 D 级**。当一个指令到达 D 级后，我们需要将它的 $T_{use}​$ 值与后面每一级的  $T_{new}​$​ 进行比较（当然还有 A 值的校验），当  $T_{use}​$< $T_{new}​$时，我们需要阻塞流水线。
- 阻塞的实现：（1）冻结PC的值；（2）冻结D级流水线寄存器的值；（3）清零E级流水线寄存器的值（等价于插入nop指令）
- 注意复位信号和阻塞信号的优先级问题。仔细设计信号的优先级来保证流水线的正确性。

### 转发

为了实现转发，我们需要两种多路选择器 MUX，分别对应转发的供给者和需求者。

### 控制器

解决冒险需要进行 AT 值的比较判断，并需要根据判断的结果产生特定的控制信息。这些功能要求我们丰富我们的控制器，使其可以支持这些功能。控制器需要产生的信号包括但不限于**冻结信号，刷新信号，供给者选择器信号，需求者选择器信号**等。

转发优先级：选择流水线中靠前的“新鲜”的数据进行转发
rt域有效性：有些指令的 rt 域不是用来表示读寄存器编号的，但不需要对它们进行特判：即使我们转发了相应的数据，也不会影响流水线的正确性，因此无需特判。

### 延迟槽

> 延迟槽就是所有跳转类指令，不论是条件转移满足转移条件（即beq等）还是非条件转移（即j，jr，jal等），它的下一条指令都被写mips汇编程序者写成了一条程序中必须会完成的指令，必须进入流水线，完成所有的步骤。换言之，对于条件转移类指令，无论是否满足转移条件，它的下一条指令都需要执行；对于非条件转移类指令，它的下一条指令也必须执行，所以，在F级不需要设置NPC模块，只需要ADD4模块，而在D级设置NPC模块，它的PC+8指令才是转移后的指令。总结来讲，支持延迟槽就是编写mips汇编语言的人用他们的智慧给搭建流水线CPU的人提供便利。

# 一、设计草稿

## 支持的指令

add, sub, ori, lui, lw, sw, beq, jal, jr, nop

#### R型

- add: 000000 rs rt rd 00000 100000
- sub: 000000 rs rt rd 00000 100010
- jr:    000000 rs 00_0000_0000 00000 001000

#### I型

- beq: 000100 rs rt offset(imm)
- lui: 001111 00000 rt imm
	- 0 1 0 1 0 0 0 Shift
- ori: 001101 rs rt imm
- lw: 100011 base rt offset(imm)
- sw: 101011 base rt offset(imm)
  
#### J型

- jal: 000011 imm26

# 1. F级

## 取指令单元IFU

含有指令存储器IM和程序计数器PC；IM 容量为 16KiB（4096 × 32bit）

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | reset | I | **同步**复位信号，高电平有效，置pc为0x0000_3000 | 
| 2 | clk | I | 时钟信号 |
| 3 | stallF | I | 阻塞控制信号 |
| 4 | pcNext[31:0] | I | 下一条指令的地址 | 
| 5 | pc[31:0] | O | 当前指令地址 | 
| 6 | Instr[31:0] | O | 将要执行的指令 | 

### 功能定义

| 序号 | 功能 | 描述 |
| ---- | ---- | ---- |
| 1 | 复位 | **同步**复位，置pc为0x00003000 | 
| 2 | 更新 | 在时钟上升沿，更新pc的值为pcNext | 
| 3 | 输出 | 输出当前指令地址对应指令内容 | 

## D级流水线寄存器

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | reset | I | **同步**复位信号，高电平有效 | 
| 2 | clk | I | 时钟信号 |
| 3 | stallD | I | 阻塞控制信号 | 
| 4 | xxF | I | 需要流水的F级数据 | 
| 5 | xxD | O | D级接收的流水数据 | 

# 2. D级

## 控制器CTRL

分布式译码形式的控制器，实例化为ctrl_d

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | func[5:0] | I | 指令的5-0位，对R型指令进行进一步判别 |
| 2 | Opcode[5:0] | I | 指令的31-26位 | 
| 3 | targetRegSel[1:0] | O | 写入寄存器指示信号，控制写入rt、rd、31 | 
| 4 | aluSrc | O | ALU输入选择信号，高电平时为ImmExtended，低电平时为RD2 |
| 5 | mem2Reg[1:0] | O | 写入寄存器堆数据选择信号，控制从DM、aluResult、PC+8写入 |
| 6 | regWrite | O | 高电平时寄存器堆写入使能，低电平时寄存器堆不可写入 | 
| 7 | memWrite | O | 高电平时DM写入使能，低电平时DM不可写入 | 
| 8 | NPCop[2:0] | O | 控制NPC行为 |
| 9 | ExtOp | O | 高电平时EXT进行符号拓展，低电平时EXT进行0拓展 | 
| 10 | ALUop[3:0] | O | ALU运算控制信号 | 
| 11 | Tuse | O | 指示当前指令的Tuse，若有两个不同的值，输出较小值 |
| 12 | TnewE | O | 指示当前指令在E级的Tnew |

### 功能定义

根据func和Opcode解析指令类型，进而构建数据通路

### 控制信号对应

| Ins | add | sub | ori | lui | lw | sw | beq | jal | jr |
| ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| func | 10 0000 | 10 0010 | x | x | x | x | x | x | 001000 |
| op | 00 0000 | 00 0000 | 00 1101 | 00 1111 | 10 0011 | 10 1011 | 00 0100 | 000011 | 000000 |
| TargetReg | 1 | 1 | 0 | 0 | 0 | x | x | 2(31) | x |
| ALUSrc | 0 | 0 | 1 | 1 | 1 | 1 | 0 | x | x |
| Mem2Reg | 0 |0 | 0 | 0 | 1 | x | x | 2(PC+8) | x |
| RegWrite | 1 |1| 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| MemWrite | 0 |0| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Branch | 0 | 0 | 0 | 0 | 0 | 0 |  1 | 0 | 0 |
| JImm26 | 0| 0 | 0 | 0 | 0 | 0 | 0  | 1 | 0 |
| JReg | 0  | 0 | 0 | 0 | 0 | 0 | 0  | 0 | 1 |
| ExtOp | x | x | 0 | 0 | 1 | 1 |  1 | x | x |
| ALUop | add | sub | or | shift | add | add | sub | x | x |
| Tuse | 1 | 1 | 1 | 1 | 1 | 1 | 0 | x | 0 |
| TnewE | 1 | 1 | 1 | 1 | 2 | x | x | 0 | x |

## 次地址计算单元NPC

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | pcF[31:0] | I | F级指令地址 | 
| 2 | pcD[31:0] | I | D级指令地址 | 
| 3 | offset[15:0] | I | 16位立即数 |
| 4 | imm26[25:0] | I | j、jal指令使用的26位立即数 |
| 5 | NPCop[2:0] | I | NPC行为控制信号 |
| 6 | TR_GRF_RD1[31:0] | I | 寄存器rs的值，可用于beq相等判断和jr指令使用 |
| 7 | TR_GRF_RD2[31:0] | I | 寄存器rt的值，可用于beq相等判断 |
| 8 | NPCoutput[31:0] | O | 下一条指令的地址 | 

### 功能定义

| 序号 | 功能 | 描述 |
| ---- | ---- | ---- |
| 1 | 输出pcNext | 输出pcNext |

## D级转发接收端选择器TR_GRF_Data

分别实例化为tr_grf_d1，tr_grf_d2

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | grfData[31:0] | I | 寄存器数据 | 
| 2 | trDataE[31:0] | I | E级发来的转发数据 | 
| 2 | trDataM[31:0] | I | M级发来的转发数据 | 
| 2 | trDataW[31:0] | I | W级发来的转发数据 | 
| 5 | grfOutTrOp[1:0] | I | 选择器行为控制信号 |
| 8 | trData[31:0] | O | 转发出去的数据 | 

## 寄存器堆GRF

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | reset | I | **同步**复位信号，高电平有效 | 
| 2 | clk | I | 时钟信号 |
| 3 | WE | I | 写使能信号，高电平有效 | 
| 4 | A1[4:0] | I | 5位地址输入信号，指定寄存器位置，读出寄存器数据到RD1 |
| 5 | A2[4:0] | I | 5位地址输入信号，指定寄存器位置，读出寄存器数据到RD2 |
| 6 | A3[4:0] | I | 5位地址输入信号，指定寄存器位置，将WD数据写入到寄存器 |
| 7 | WD [31:0] | I | 32位写入数据内容 |
| 8 | RD1 [31:0] | O | 输出A1指定的寄存器的32位数据 |
| 9 | RD2 [31:0] | O | 输出A2指定的寄存器的32位数据 | 

### 功能定义

| 序号 | 功能 | 描述 |
| ---- | ---- | ---- |
| 1 | 同步复位 | reset有效时同步复位所有寄存器 |
| 2 | 读出数据 | 将A1和A2地址对应的寄存器的值分别通过RD1和RD2读出 | 
| 3 | 写入数据 | 当WE有效且clk上升沿来临时将WD数据写入到A3指定的寄存器 | 

## 扩展单元EXT

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | IN[15:0] | I | 要扩展的16位立即数 |
| 2 | ExtOp | I | 扩展方式控制信号，高电平时进行符号拓展，低电平时进行零拓展 | 
| 3 | OUT[31:0] | O | 扩展结果 | 

### 功能定义

根据ExtOp信号对立即数进行对应拓展

## E级流水线寄存器

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | reset | I | **同步**复位信号，高电平有效，输入为STALL | reset | 
| 2 | clk | I | 时钟信号 |
| 3 | xxD | I | 需要流水的D级数据 | 
| 4 | xxE | O | E级接收的流水数据 | 

# 3. E级

省略E级控制器

## E级转发接收端选择器TR_ALU_SRC

分别实例化为tr_alu_src1，tr_alu_src2

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | TR_GRF_RD[31:0] | I | 寄存器数据 | 
| 2 | trDataM[31:0] | I | M级发来的转发数据 | 
| 2 | trDataW[31:0] | I | W级发来的转发数据 | 
| 5 | trSel[1:0] | I | 选择器行为控制信号 |
| 8 | aluSrc[31:0] | O | 转发出去的数据 | 


## 寄存器写入地址选择器WR_MUX

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | rt[4:0] | I | rt寄存器地址 | 
| 2 | rd[4:0] | I | rd寄存器地址 | 
| 2 | sel[1:0] | I | 选择器行为控制信号 | 
| 8 | writeRegAddr[4:0] | O | 寄存器写入地址 | 

## ALU输入源2选择器ALUSRC_MUX

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | rtData[31:0] | I | rt寄存器数据 | 
| 2 | immExtended32[31:0] | I | 扩展后的立即数 | 
| 2 | aluSrcSel | I | 选择器行为控制信号 | 
| 8 | src2[31:0] | O | alu输入源数据 |

## 算数运算单元ALU

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | src1[31:0] | I | ALU计算的第一个操作数 | 
| 2 | src2[31:0] | I | ALU计算的第二个操作数 | 
| 3 | aluop[3:0] | I | ALU功能选择信号，MIPS-C指令集需要9种运算 |
| 4 | res [31:0] | O | 输出计算结果 |

### 功能定义

支持无符号加、无符号减、或、与、异或、src2左移16位，aluop见def.v

|序号|功能|ALUop|描述|
|---|---|---|---|
|1|无符号加|00|res = src1 + src2|
|2|无符号减|01|res = src1 - src2|
|3|或|10|res = src1 \| src2|
|4|src2左移16位|11|res = src2 << 0x10|

## E级转发输出端选择器WRD_MUX

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | aluOut[31:0] | I | alu运算结果 | 
| 2 | dmDataOut[31:0] | I | DM读出的数据 | 
| 2 | pc[31:0] | I | 当前指令的地址 | 
| 5 | trSel[1:0] | I | 选择器行为控制信号，来源为mem2Reg |
| 8 | aluSrc[31:0] | O | 转发出去的数据 | 

## M级流水线寄存器

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | reset | I | **同步**复位信号，高电平有效 | 
| 2 | clk | I | 时钟信号 |
| 3 | xxE | I | 需要流水的E级数据 | 
| 4 | xxM | O | M级接收的流水数据 | 

# 4. M级

省略控制器和转发输出的选择器

## 数据存储器DM

DM 容量为 12KiB（3072 × 32bit）

![](/images/posts/CO/p5-2.png)

### 端口说明

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | reset | I | **同步**复位信号，高电平有效 | 
| 2 | clk | I | 时钟信号 |
| 3 | MemWrite | I | 写使能信号，高电平有效 | 
| 4 | MemAddr[11:0] | I | 12位地址输入信号，指定内存位置 |
| 5 | DataWrite[31:0] | I | 32位写入数据内容 |
| 6 | DataRead[31:0]  | O | 32位读出数据内容 |

### 功能定义

| 序号 | 功能 | 描述 |
| ---- | ---- | ---- |
| 1 | 复位 | **同步**复位，清空所有数据 | 
| 2 | 更新 | 在时钟上升沿且写使能信号有效时，更新指定地址的内容为指定数据 | 
| 3 | 输出 | 输出当前内存地址对应数据内容 | 

## W级流水线寄存器

| 序号 | 信号名称 | 方向 | 描述 |
| ---- | ---- | ---- | ---- |
| 1 | reset | I | **同步**复位信号，高电平有效 | 
| 2 | clk | I | 时钟信号 |
| 3 | xxM | I | 需要流水的M级数据 | 
| 4 | xxW | O | W级接收的流水数据 | 

# 5. W级

省略控制器和转发输出的选择器

# 6. 宏定义和阻塞转发单元

## 宏定义

```verilog

// for ALU
`define ALU_add 4'b000
`define ALU_sub 4'b001
`define ALU_or  4'b010
`define ALU_and 4'b011
`define ALU_xor 4'b100
`define ALU_lui 4'b101

// for GRF's A3
`define REG_T 2'b00
`define REG_D 2'b01
`define REG_31 2'b10

// for GRF's WD
`define FromALURes 2'b00
`define FromMem 2'b01
`define FromPCAdd8 2'b10

// for NPC
`define NPC_PCPlus4 3'b00
`define NPC_Branch 3'b01
`define NPC_Jimm26 3'b10
`define NPC_JReg 3'b11

// for TR
`define TR_FromE 2'b11
`define TR_FromM 2'b10
`define TR_FromW 2'b01
`define TR_FromOrigin 2'b00
```

## 阻塞转发单元

```verilog
assign tr_grf_rd1_sel_d = (regWriteE == 1 && TnewE == 0 && rsAddrD != 0 && rsAddrD == writeRegAddrE) ? `TR_FromE :
                          (regWriteM == 1 && TnewM == 0 && rsAddrD != 0 && rsAddrD == writeRegAddrM) ? `TR_FromM :
                          (regWriteW == 1 && TnewW == 0 && rsAddrD != 0 && rsAddrD == writeRegAddrW) ? `TR_FromW :
                          `TR_FromOrigin;
assign tr_grf_rd2_sel_d = (regWriteE == 1 && TnewE == 0 && rtAddrD != 0 && rtAddrD == writeRegAddrE) ? `TR_FromE :
                          (regWriteM == 1 && TnewM == 0 && rtAddrD != 0 && rtAddrD == writeRegAddrM) ? `TR_FromM :
                          (regWriteW == 1 && TnewW == 0 && rtAddrD != 0 && rtAddrD == writeRegAddrW) ? `TR_FromW :
                          `TR_FromOrigin;
assign tr_alu_src1_sel_e = (regWriteM == 1 && TnewM == 0 && rsAddrE != 0 && rsAddrE == writeRegAddrM) ? `TR_FromM :
                           (regWriteW == 1 && TnewW == 0 && rsAddrE != 0 && rsAddrE == writeRegAddrW) ? `TR_FromW :
                           `TR_FromOrigin;
assign tr_alu_src2_sel_e = (regWriteM == 1 && TnewM == 0 && rtAddrE != 0 && rtAddrE == writeRegAddrM) ? `TR_FromM :
                           (regWriteW == 1 && TnewW == 0 && rtAddrE != 0 && rtAddrE == writeRegAddrW) ? `TR_FromW :
                           `TR_FromOrigin;

assign STALL = ((Tuse < TnewE) && ((regWriteE == 1 && rsAddrD != 0 && rsAddrD == writeRegAddrE) || (regWriteE == 1 && rtAddrD != 0 && rtAddrD == writeRegAddrE))) ||
             ((Tuse < TnewM) && ((regWriteM == 1 && rsAddrD != 0 && rsAddrD == writeRegAddrM) || (regWriteM == 1 && rtAddrD != 0 && rtAddrD == writeRegAddrM))) ? 
             1'b1 : 2'b0;
```

### hint

1. function

```verilog
function [data_type] function_name (input_declaration);
    [function_body]
    [return statement]
endfunction
```

例子：

```verilog
module fun_user (
    input a,
    input b,
    input c,
    output [3:0] d,
    output [3:0] d2
);

function [3:0] dataout;
input a;
input b;
input c;
dataout = {a,b,c};
endfunction

assign d = dataout(a,b,c);

endmodule
```

# 二、思考题

> 我们使用提前分支判断的方法尽早产生结果来减少因不确定而带来的开销，但实际上这种方法并非总能提高效率，请从流水线冒险的角度思考其原因并给出一个指令序列的例子。

以beq指令为例，提前分支判断导致其Tuse为0，由于Tuse < Tnew时需要进行阻塞，而如add、ori、lw等指令TnewE都大于0，非常容易组合产生有阻塞的指令序列，因此并非总能提高效率。
```verilog
...
lw $t0, 0($s0)
beq $t0, $t1, label
...
label: ...
```
> 因为延迟槽的存在，对于 jal 等需要将指令地址写入寄存器的指令，要写回 PC + 8，请思考为什么这样设计？

考虑延迟槽，跳转指令后的下一条指令A一定随之执行，其地址为pc+4；如果写回数据为pc+4，则调用jr等指令时再次跳转到pc+4，A又要被执行一次，与需求情况不符。
> 我们要求大家所有转发数据都来源于流水寄存器而不能是功能部件（如 DM 、 ALU ），请思考为什么？

从功能部件转发，反而导致对应级的执行总延迟增加，使得流水线的最小时钟周期可能变长，降低效率；一开始以为有数据不稳定的问题，例如功能部件的执行延迟可能低于转发逻辑的执行延迟；但考虑到只要时钟周期能够保证就不存在这种问题
> 我们为什么要使用 GPR 内部转发？该如何实现？

W级要写入的数据可能与D级要读出的数据发生冲突，采用内部转发使得就算时钟上升沿未到来，D级读出的数据也是正确的；我的实现保证regs[0]读出数据始终为0。

```verilog
assign RD1 = (A1 == A3 && WE == 1) ? WD : regs[A1];
assign RD2 = (A2 == A3 && WE == 1) ? WD : regs[A2];
```

> 我们转发时数据的需求者和供给者可能来源于哪些位置？共有哪些转发数据通路？

需求者：GRF读出数据、ALU来源数据
供给者：E级PC、M级ALURes、M级PC、W级dmDataOut、W级ALURes、W级PC
转发数据通路：to D from E M W; to E from M W.
> 在课上测试时，我们需要你现场实现新的指令，对于这些新的指令，你可能需要在原有的数据通路上做哪些扩展或修改？提示：你可以对指令进行分类，思考每一类指令可能修改或扩展哪些位置。

计算指令：更改CTRL和ALU，不修改转发逻辑
跳转指令：条件跳转+条件写，在NPC增加跳转判断，在D级进行写判断，扩展regWriteAddr的选择、转发供给端的选择
访存指令：感觉最可能出Load型指令，在W级增加条件判断，TnewE一般为2；如果对目标寄存器地址有影响，要增加选择器。
> 确定你的译码方式，简要描述你的译码器架构，并思考该架构的优势以及不足。

我的译码方式为分布式译码。这种方法比较灵活，可以降低需要流水的信号量；但是需要实例化多个控制器，复杂性会有所增加。

# 三、测试方案

1. 使用课程组提供的测试数据和Mars进行对拍。
2. 自行构造数据，参考了学长的评测机搭建思路，还在迭代改进中

```mips
lui $0, 0xf3e
ori $0, $0, 0x3256
lui $1, 0xeffc
ori $1, $1, 0xe15e
lui $2, 0xedd2
ori $2, $2, 0x9476
lui $3, 0x3101
ori $3, $3, 0x99c7
lui $4, 0x1a28
ori $4, $4, 0xc4e3
lui $5, 0x8e4a
ori $5, $5, 0x8477
lui $6, 0x414c
ori $6, $6, 0xff33
lui $7, 0xed44
ori $7, $7, 0x5ab7
lui $8, 0x84e0
ori $8, $8, 0x93ee
lui $9, 0x4b20
ori $9, $9, 0x80
lui $10, 0x821e
ori $10, $10, 0xeb06
lui $11, 0x64a5
ori $11, $11, 0x264
lui $12, 0xd7b
ori $12, $12, 0x7ce0
lui $13, 0xdf5d
ori $13, $13, 0xa82c
lui $14, 0xcab9
ori $14, $14, 0x7316
lui $15, 0xc045
ori $15, $15, 0x5cda
lui $16, 0x359a
ori $16, $16, 0xfb82
lui $17, 0x21f3
ori $17, $17, 0x8d32
lui $18, 0x330a
ori $18, $18, 0xf0fe
lui $19, 0xeaa5
ori $19, $19, 0xa70a
lui $20, 0x86f
ori $20, $20, 0x199f
lui $21, 0xbfc4
ori $21, $21, 0x77e6
lui $22, 0x446c
ori $22, $22, 0x4f02
lui $23, 0x513a
ori $23, $23, 0xa2d8
lui $24, 0xbcba
ori $24, $24, 0xa05
lui $25, 0xac65
ori $25, $25, 0xf0f0
lui $26, 0xcb68
ori $26, $26, 0x7cdc
lui $27, 0xd901
ori $27, $27, 0xca0a
lui $28, 0x84e2
ori $28, $28, 0xbdcd
lui $29, 0x8473
ori $29, $29, 0x9ced
lui $30, 0x12a0
ori $30, $30, 0x901f
lui $31, 0x119a
ori $31, $31, 0xedcf
lui $19, 0xb672
lui $19, 0x0
ori $19, $19, 0xf34
sw $8, 1288($19)
sub $9, $16, $1
lui $9, 0x0
ori $9, $9, 0x7260
sw $17, -21852($9)
add $10, $20, $14
ori $31, $10, 0x8dc
ori $2, $5, 0xb358
ori $24, $2, 0xf67b
ori $18, $28, 0x7722
ori $26, $18, 0xd9c0
lui $27, 0xa1f9
lui $27, 0xffff
ori $27, $27, 0xfb70
lw $18, 1272($27)
lui $9, 0x3405
lui $9, 0x0
ori $9, $9, 0x2306
sw $10, -8450($9)
lui $15, 0x879a
lui $15, 0xffff
ori $15, $15, 0xee09
lw $18, 7651($15)
add $2, $0, $8
ori $5, $2, 0x3e48
lw $8, 10172($18)
sub $27, $8, $16
add $20, $17, $20
sub $14, $20, $27
sub $1, $29, $10
lui $1, 0xffff
ori $1, $1, 0xfe46
lw $26, 2894($1)
ori $14, $18, 0x6052
sw $16, -20594($14)
lw $2, 1036($26)
lw $16, 11328($2)
add $4, $15, $2
lw $2, 11287($4)
lui $0, 0x9d4
add $9, $26, $0
add $30, $5, $14
add $12, $30, $17
lw $28, -23578($14)
ori $13, $28, 0x453d
lui $27, 0xffff
ori $27, $27, 0xee6b
lw $19, 16273($27)
ori $13, $19, 0xe47a
lw $7, 2264($9)
sw $30, 6960($7)
sub $14, $5, $5
ori $13, $14, 0xbbab
ori $6, $7, 0x77d7
ori $2, $6, 0x4567
sub $9, $11, $3
sub $11, $16, $9
sub $23, $26, $0
sub $0, $23, $19
add $21, $20, $6
lui $21, 0xffff
ori $21, $21, 0xdf61
sw $30, 9535($21)
add $31, $2, $6
lui $31, 0x0
ori $31, $31, 0x28d4
sw $0, -7256($31)
lui $19, 0x236d
lui $19, 0x0
ori $19, $19, 0x4c30
sw $31, -12408($19)
sub $8, $25, $25
sub $14, $8, $21
add $2, $0, $23
sw $11, 6292($2)
sub $26, $15, $22
lui $26, 0xffff
ori $26, $26, 0xdc99
sw $30, 9203($26)
ori $15, $10, 0xf39a
add $7, $15, $11
lw $29, 16775($4)
add $4, $29, $3
ori $30, $4, 0x4671
lui $30, 0x0
ori $30, $30, 0xdcb
sw $15, 4197($30)
lui $21, 0x9d71
ori $21, $21, 0xa95c
ori $10, $14, 0x30e
add $14, $10, $23
ori $16, $18, 0xc89d
lui $16, 0x0
ori $16, $16, 0x1c90
sw $14, -3088($16)
lui $9, 0x0
ori $9, $9, 0x4084
lw $16, -4756($9)
lw $27, 9268($16)
add $1, $24, $27
lui $1, 0xffff
ori $1, $1, 0xc27c
sw $14, 24332($1)
sub $2, $7, $0
add $14, $2, $3
lui $6, 0x4438
lui $6, 0x0
ori $6, $6, 0x57ed
lw $6, -19161($6)
lui $21, 0x0
ori $21, $21, 0x8bbb
lw $8, -30023($21)
add $20, $12, $8
lw $13, 12044($23)
sw $8, 2608($13)
add $27, $18, $2
lui $27, 0x0
ori $27, $27, 0x82e6
sw $5, -32138($27)
ori $21, $4, 0xf7a8
add $3, $21, $29
ori $27, $6, 0x5265
lw $12, -12269($27)
lw $25, 6652($28)
lw $25, 5164($25)
sub $0, $1, $5
sub $31, $0, $0
ori $6, $6, 0x8e4f
ori $7, $6, 0xdf1a
lui $14, 0x0
ori $14, $14, 0x80f5
lw $20, -26157($14)
sub $23, $20, $15
ori $1, $29, 0x8cc7
sub $25, $25, $1
lui $25, 0x0
ori $25, $25, 0x7349
lw $23, -25445($25)
sw $5, 10556($23)
add $27, $11, $14
lui $27, 0xffff
ori $27, $27, 0xc6da
sw $3, 15294($27)
lui $21, 0x0
ori $21, $21, 0x5277
lw $17, -20019($21)
sw $10, 4848($17)
lui $5, 0x0
ori $5, $5, 0x1e3c
lw $26, -2648($5)
sw $8, 7872($26)
lw $12, -3168($5)
lw $30, 9028($12)
sub $30, $0, $16
lw $9, 5424($30)
add $6, $1, $25
ori $8, $6, 0x85db
ori $11, $9, 0xc1dc
lui $11, 0xffff
ori $11, $11, 0xc67b
lw $16, 25045($11)
lw $1, 4176($29)
sw $10, 3932($1)
lui $8, 0x0
ori $8, $8, 0x3837
lw $3, -13239($8)
ori $20, $3, 0x204f
lui $9, 0x49ec
ori $10, $9, 0x1908
sub $28, $10, $22
lui $28, 0x0
ori $28, $28, 0x5d96
sw $1, -23914($28)
add $14, $14, $14
lui $14, 0x0
ori $14, $14, 0xc26
sw $30, 8546($14)
lw $15, 1880($29)
sw $2, 11704($15)
lui $6, 0x0
ori $6, $6, 0x3adc
lw $26, -13384($6)
ori $20, $26, 0x57f5
sub $2, $13, $10
lui $2, 0xffff
ori $2, $2, 0xf4aa
sw $3, 9282($2)
ori $4, $9, 0x1fc0
lui $4, 0x0
ori $4, $4, 0x79af
sw $31, -28999($4)
sub $21, $6, $9
sub $18, $21, $23
lui $30, 0x446b
sub $26, $30, $30
ori $26, $29, 0xad7c
add $23, $26, $18
sub $3, $18, $29
lui $3, 0x0
ori $3, $3, 0x19a
lw $10, 3938($3)
lw $8, 24005($11)
ori $18, $8, 0x7542
lw $10, 7486($3)
sub $21, $11, $10
add $19, $26, $23
sub $24, $20, $19
sub $10, $6, $29
sw $5, -13348($10)
lw $23, 7464($0)
sw $24, 2344($23)
ori $6, $0, 0xdc54
sub $30, $27, $6
lw $16, -22150($18)
sub $1, $25, $16
ori $28, $11, 0x4188
ori $14, $28, 0x4833
ori $31, $28, 0x7ab6
lw $25, 9913($31)
add $5, $3, $27
add $13, $5, $23
lui $4, 0x14d3
add $17, $4, $23
lw $28, 22305($28)
sw $11, 8660($28)
lui $9, 0x7113
lui $9, 0x0
ori $9, $9, 0x6a32
lw $15, -16134($9)
sub $29, $20, $15
ori $7, $29, 0x882
sub $7, $26, $22
lui $7, 0x0
ori $7, $7, 0x769
lw $12, 8615($7)
add $26, $27, $3
ori $7, $26, 0x95d2
ori $22, $9, 0x2bf5
sub $3, $22, $22
ori $31, $13, 0x83ab
ori $3, $31, 0x80fe
add $3, $21, $19
sub $21, $25, $3
lw $31, 9738($7)
ori $11, $31, 0xf617
lw $6, 13722($2)
add $15, $6, $24
lw $1, 3640($12)
sw $18, 6040($1)
sub $1, $5, $27
sw $19, 4058($1)
ori $18, $18, 0x9824
add $22, $5, $18
ori $14, $1, 0x3e72
sub $22, $14, $4
lui $28, 0x1272
lui $28, 0xffff
ori $28, $28, 0xf9ba
lw $3, 5418($28)
lw $4, -23982($9)
add $1, $29, $4
ori $27, $21, 0x5ed1
sub $19, $21, $27
ori $31, $23, 0x4136
lw $9, -16370($31)
ori $15, $0, 0x0
label_loop0_start:
add $25, $4, $13
ori $18, $26, 0x2818
ori $21, $4, 0x541d
ori $9, $8, 0x39ea
add $13, $5, $11
sub $17, $10, $22
lui $11, 0x6e7
sub $17, $5, $26
lui $28, 0x3b1f
add $10, $7, $18
ori $2, $0, 0x1
add $15, $2, $15
ori $2, $0, 0x3
beq $2, $15, label_loop0_end
ori $20, $22, 0xa747
jal label_loop0_start
sub $25, $23, $27
label_loop0_end:
ori $30, $0, 0x0
label_loop1_start:
add $16, $14, $8
ori $19, $8, 0x5009
sub $9, $26, $27
sub $3, $26, $8
ori $16, $18, 0xda38
lui $17, 0x94c5
sub $2, $21, $26
sub $28, $21, $28
add $18, $18, $0
ori $29, $15, 0x4bfa
ori $4, $0, 0x1
add $30, $4, $30
ori $4, $0, 0x3
beq $4, $30, label_loop1_end
ori $28, $7, 0x382c
jal label_loop1_start
lui $0, 0x21ea
label_loop1_end:
ori $7, $0, 0x0
label_loop2_start:
add $20, $19, $23
add $3, $26, $17
lui $2, 0x83c7
sub $5, $4, $17
lui $10, 0x4233
lui $3, 0xffa1
add $1, $28, $20
add $20, $27, $29
sub $28, $20, $22
add $18, $25, $26
ori $8, $0, 0x1
add $7, $8, $7
ori $8, $0, 0x3
beq $8, $7, label_loop2_end
add $10, $29, $14
jal label_loop2_start
sub $19, $4, $24
label_loop2_end:
ori $4, $0, 0x0
label_loop3_start:
add $23, $0, $27
add $3, $3, $18
lui $16, 0x4e74
lui $30, 0x3825
lui $7, 0x7554
ori $15, $10, 0xbcb9
sub $17, $3, $28
add $14, $26, $29
lui $28, 0xafe6
sub $7, $16, $27
ori $5, $0, 0x1
add $4, $5, $4
ori $5, $0, 0x3
beq $5, $4, label_loop3_end
add $1, $23, $13
jal label_loop3_start
ori $16, $26, 0xdcac
label_loop3_end:
ori $24, $0, 0x0
label_loop4_start:
sub $11, $29, $4
lui $5, 0x1d48
ori $17, $22, 0xce59
ori $9, $11, 0xa555
lui $21, 0x8d5e
sub $26, $8, $27
ori $23, $28, 0xcd62
add $17, $20, $15
lui $27, 0x4170
ori $13, $0, 0xd945
ori $12, $0, 0x1
add $24, $12, $24
ori $12, $0, 0x3
beq $12, $24, label_loop4_end
lui $22, 0x2f5d
jal label_loop4_start
lui $3, 0x6f3
label_loop4_end:
ori $26, $0, 0x0
label_loop5_start:
ori $2, $13, 0x3771
sub $10, $18, $8
add $16, $25, $15
sub $15, $7, $27
ori $21, $16, 0x95a4
add $8, $10, $12
lui $13, 0x9590
add $3, $0, $0
ori $13, $11, 0x73f1
ori $25, $25, 0x311c
ori $24, $0, 0x1
add $26, $24, $26
ori $24, $0, 0x3
beq $24, $26, label_loop5_end
add $27, $13, $15
jal label_loop5_start
lui $0, 0x92ad
label_loop5_end:
ori $20, $0, 0x0
label_loop6_start:
ori $4, $24, 0x523c
lui $1, 0x145b
ori $29, $29, 0x6507
sub $0, $5, $28
ori $6, $1, 0x4fb3
ori $12, $13, 0x6528
ori $7, $18, 0x31d9
lui $3, 0xe40e
add $3, $12, $18
ori $7, $6, 0xb59c
ori $10, $0, 0x1
add $20, $10, $20
ori $10, $0, 0x3
beq $10, $20, label_loop6_end
sub $18, $5, $25
jal label_loop6_start
sub $3, $7, $27
label_loop6_end:
ori $15, $0, 0x0
label_loop7_start:
lui $20, 0x5d9
sub $18, $22, $13
ori $26, $24, 0x2d06
add $3, $25, $4
sub $17, $17, $2
lui $7, 0x2bca
sub $21, $28, $0
add $26, $12, $14
add $16, $18, $19
ori $23, $24, 0xfe57
ori $5, $0, 0x1
add $15, $5, $15
ori $5, $0, 0x3
beq $5, $15, label_loop7_end
add $17, $28, $29
jal label_loop7_start
add $4, $11, $11
label_loop7_end:
ori $11, $0, 0x0
label_loop8_start:
add $7, $12, $9
ori $3, $30, 0xb2a2
ori $14, $23, 0xa143
add $28, $29, $8
ori $16, $2, 0x80bc
sub $25, $17, $9
lui $30, 0xb919
add $28, $17, $12
ori $7, $24, 0xaf9a
ori $26, $17, 0x23b0
ori $1, $0, 0x1
add $11, $1, $11
ori $1, $0, 0x3
beq $1, $11, label_loop8_end
ori $20, $17, 0x222b
jal label_loop8_start
sub $10, $10, $16
label_loop8_end:
ori $26, $0, 0x0
label_loop9_start:
ori $21, $3, 0xef24
lui $17, 0x7a3a
lui $13, 0x4831
add $7, $22, $7
add $6, $15, $9
add $23, $6, $8
lui $21, 0xd67c
add $25, $14, $2
ori $29, $21, 0x657c
ori $11, $22, 0xcbfb
ori $12, $0, 0x1
add $26, $12, $26
ori $12, $0, 0x3
beq $12, $26, label_loop9_end
lui $3, 0x9097
jal label_loop9_start
lui $21, 0xa88
label_loop9_end:
ori $24, $0, 0x0
label_loop10_start:
add $30, $16, $27
ori $13, $13, 0x5515
lui $27, 0x510
lui $25, 0xceea
sub $0, $10, $10
ori $10, $13, 0x7c3e
ori $13, $19, 0x596b
add $25, $13, $5
ori $17, $17, 0x88d6
lui $15, 0xf460
ori $20, $0, 0x1
add $24, $20, $24
ori $20, $0, 0x3
beq $20, $24, label_loop10_end
lui $27, 0x5b72
jal label_loop10_start
add $4, $23, $29
label_loop10_end:
ori $15, $0, 0x0
label_loop11_start:
ori $20, $22, 0xe426
ori $8, $27, 0xf9c7
lui $3, 0x6cbe
lui $11, 0xa48b
add $6, $18, $7
sub $10, $3, $7
ori $12, $10, 0x19d4
add $22, $7, $29
lui $12, 0xd58f
lui $16, 0xa752
ori $28, $0, 0x1
add $15, $28, $15
ori $28, $0, 0x3
beq $28, $15, label_loop11_end
add $25, $26, $17
jal label_loop11_start
sub $13, $9, $1
label_loop11_end:
ori $24, $0, 0x0
label_loop12_start:
lui $27, 0xf346
add $22, $18, $25
ori $3, $0, 0xa0c2
lui $2, 0x3836
ori $19, $21, 0xaa85
ori $1, $28, 0xb360
sub $4, $11, $21
sub $8, $27, $28
lui $30, 0x921c
sub $23, $4, $17
ori $9, $0, 0x1
add $24, $9, $24
ori $9, $0, 0x3
beq $9, $24, label_loop12_end
sub $1, $30, $13
jal label_loop12_start
ori $21, $28, 0x212f
label_loop12_end:
ori $14, $0, 0x0
label_loop13_start:
sub $10, $23, $6
sub $1, $1, $24
lui $24, 0x5b3e
lui $26, 0x6b57
ori $1, $23, 0x7c5d
add $13, $0, $4
add $2, $15, $18
sub $15, $30, $15
ori $10, $10, 0x29
sub $27, $26, $19
ori $28, $0, 0x1
add $14, $28, $14
ori $28, $0, 0x3
beq $28, $14, label_loop13_end
sub $5, $24, $7
jal label_loop13_start
add $23, $19, $27
label_loop13_end:
ori $17, $0, 0x0
label_loop14_start:
ori $5, $26, 0xffd8
add $6, $20, $3
ori $13, $9, 0xf87f
ori $29, $19, 0xed0c
ori $28, $14, 0xd79e
add $10, $30, $5
sub $25, $7, $3
sub $12, $13, $13
add $18, $27, $9
lui $3, 0x771a
ori $22, $0, 0x1
add $17, $22, $17
ori $22, $0, 0x3
beq $22, $17, label_loop14_end
add $6, $30, $8
jal label_loop14_start
ori $21, $8, 0x110e
label_loop14_end:
ori $22, $0, 0x0
label_loop15_start:
sub $5, $9, $29
add $26, $12, $13
lui $21, 0x9f99
sub $13, $16, $21
ori $7, $28, 0x3abd
add $2, $6, $4
sub $20, $21, $25
sub $26, $3, $10
sub $9, $18, $30
sub $30, $6, $1
ori $14, $0, 0x1
add $22, $14, $22
ori $14, $0, 0x3
beq $14, $22, label_loop15_end
sub $7, $23, $7
jal label_loop15_start
lui $26, 0xc44
label_loop15_end:
ori $16, $0, 0x0
label_loop16_start:
lui $26, 0x199c
sub $27, $25, $27
ori $21, $4, 0xcd10
sub $25, $4, $12
ori $28, $2, 0xae2a
add $18, $28, $9
lui $29, 0xa2fc
ori $30, $10, 0x203d
add $27, $25, $28
sub $29, $4, $30
ori $1, $0, 0x1
add $16, $1, $16
ori $1, $0, 0x3
beq $1, $16, label_loop16_end
add $25, $14, $10
jal label_loop16_start
sub $21, $25, $13
label_loop16_end:
ori $10, $0, 0x0
label_loop17_start:
lui $22, 0x7b3e
ori $14, $7, 0xb353
add $15, $22, $26
lui $29, 0xa6f1
add $3, $11, $8
sub $28, $2, $13
sub $2, $21, $14
ori $15, $20, 0x1584
lui $29, 0x4b97
lui $26, 0x871e
ori $1, $0, 0x1
add $10, $1, $10
ori $1, $0, 0x3
beq $1, $10, label_loop17_end
lui $19, 0x5b66
jal label_loop17_start
ori $21, $28, 0x4d3e
label_loop17_end:
ori $3, $0, 0x0
label_loop18_start:
lui $14, 0x9e71
lui $25, 0xea37
ori $0, $27, 0x7a34
lui $24, 0xed58
ori $28, $9, 0x70e0
lui $12, 0x2e80
sub $29, $16, $27
add $16, $4, $7
ori $5, $18, 0xe505
add $7, $23, $0
ori $2, $0, 0x1
add $3, $2, $3
ori $2, $0, 0x3
beq $2, $3, label_loop18_end
add $11, $25, $5
jal label_loop18_start
add $14, $15, $30
label_loop18_end:
ori $17, $0, 0x0
label_loop19_start:
lui $6, 0xe6db
lui $30, 0xc107
add $1, $13, $3
ori $22, $16, 0x5a11
add $2, $16, $12
ori $5, $23, 0x92d7
add $10, $7, $29
lui $21, 0x945d
add $8, $2, $10
ori $8, $16, 0xe391
ori $9, $0, 0x1
add $17, $9, $17
ori $9, $0, 0x3
beq $9, $17, label_loop19_end
lui $21, 0xb1ed
jal label_loop19_start
add $3, $18, $19
label_loop19_end:
```
