
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_1__1_
die area:    ( 0 0 ) ( 114840 125560 )
trackPts:    12
defvias:     4
#components: 2153
#terminals:  86
#snets:      2
#nets:       443

reading guide ...

#guides:     4496
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 19264
mcon shape region query size = 528
met1 shape region query size = 6203
via shape region query size = 392
met2 shape region query size = 236
via2 shape region query size = 392
met3 shape region query size = 240
via3 shape region query size = 392
met4 shape region query size = 113
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
Error: no ap for PIN/VPWR
Error: no ap for PIN/VGND
  complete 38 pins
  complete 28 unique inst patterns
  complete 831 groups
Expt1 runtime (pin-level access point gen): 0.290904
Expt2 runtime (design-level access pattern gen): 0.115145
#scanned instances     = 2153
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1652
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 11.62 (MB), peak = 11.71 (MB)

post process guides ...
GCELLGRID X -1 DO 18 STEP 6900 ;
GCELLGRID Y -1 DO 16 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1090
mcon guide region query size = 0
met1 guide region query size = 935
via guide region query size = 0
met2 guide region query size = 851
via2 guide region query size = 0
met3 guide region query size = 385
via3 guide region query size = 0
met4 guide region query size = 7
via4 guide region query size = 0
met5 guide region query size = 3

init gr pin query ...


start track assignment
Done with 1948 vertical wires in 1 frboxes and 1323 horizontal wires in 1 frboxes.
Done with 301 vertical wires in 1 frboxes and 234 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18.03 (MB), peak = 21.50 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/final//results/routing/sb_1__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 18.09 (MB), peak = 21.50 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 32.22 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 31.96 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 32.38 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 28.96 (MB)
    completing 50% with 182 violations
    elapsed time = 00:00:01, memory = 31.02 (MB)
    completing 60% with 182 violations
    elapsed time = 00:00:02, memory = 33.90 (MB)
    completing 70% with 215 violations
    elapsed time = 00:00:03, memory = 39.54 (MB)
    completing 80% with 215 violations
    elapsed time = 00:00:04, memory = 39.88 (MB)
    completing 90% with 226 violations
    elapsed time = 00:00:06, memory = 39.48 (MB)
    completing 100% with 127 violations
    elapsed time = 00:00:06, memory = 39.53 (MB)
  number of violations = 213
cpu time = 00:00:08, elapsed time = 00:00:07, memory = 369.12 (MB), peak = 380.98 (MB)
total wire length = 18239 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 3395 um
total wire length on LAYER met2 = 8395 um
total wire length on LAYER met3 = 6228 um
total wire length on LAYER met4 = 143 um
total wire length on LAYER met5 = 73 um
total number of vias = 3597
up-via summary (total 3597):

-----------------------
 FR_MASTERSLICE       0
            li1    1485
           met1    1544
           met2     555
           met3       9
           met4       4
-----------------------
                   3597


start 1st optimization iteration ...
    completing 10% with 213 violations
    elapsed time = 00:00:00, memory = 386.45 (MB)
    completing 20% with 213 violations
    elapsed time = 00:00:00, memory = 388.00 (MB)
    completing 30% with 213 violations
    elapsed time = 00:00:00, memory = 388.00 (MB)
    completing 40% with 213 violations
    elapsed time = 00:00:00, memory = 388.16 (MB)
    completing 50% with 168 violations
    elapsed time = 00:00:00, memory = 392.70 (MB)
    completing 60% with 168 violations
    elapsed time = 00:00:01, memory = 391.07 (MB)
    completing 70% with 159 violations
    elapsed time = 00:00:02, memory = 392.85 (MB)
    completing 80% with 159 violations
    elapsed time = 00:00:02, memory = 392.85 (MB)
    completing 90% with 148 violations
    elapsed time = 00:00:06, memory = 386.09 (MB)
    completing 100% with 120 violations
    elapsed time = 00:00:06, memory = 369.12 (MB)
  number of violations = 120
cpu time = 00:00:09, elapsed time = 00:00:06, memory = 380.97 (MB), peak = 402.24 (MB)
total wire length = 18106 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 3503 um
total wire length on LAYER met2 = 8339 um
total wire length on LAYER met3 = 6065 um
total wire length on LAYER met4 = 143 um
total wire length on LAYER met5 = 48 um
total number of vias = 3562
up-via summary (total 3562):

-----------------------
 FR_MASTERSLICE       0
            li1    1488
           met1    1556
           met2     508
           met3       8
           met4       2
-----------------------
                   3562


start 2nd optimization iteration ...
    completing 10% with 120 violations
    elapsed time = 00:00:00, memory = 381.58 (MB)
    completing 20% with 120 violations
    elapsed time = 00:00:00, memory = 388.85 (MB)
    completing 30% with 120 violations
    elapsed time = 00:00:01, memory = 398.52 (MB)
    completing 40% with 134 violations
    elapsed time = 00:00:01, memory = 381.35 (MB)
    completing 50% with 134 violations
    elapsed time = 00:00:01, memory = 392.43 (MB)
    completing 60% with 134 violations
    elapsed time = 00:00:02, memory = 402.52 (MB)
    completing 70% with 125 violations
    elapsed time = 00:00:02, memory = 381.62 (MB)
    completing 80% with 125 violations
    elapsed time = 00:00:05, memory = 404.11 (MB)
    completing 90% with 138 violations
    elapsed time = 00:00:05, memory = 391.69 (MB)
    completing 100% with 102 violations
    elapsed time = 00:00:07, memory = 381.05 (MB)
  number of violations = 104
cpu time = 00:00:07, elapsed time = 00:00:07, memory = 381.05 (MB), peak = 406.79 (MB)
total wire length = 18035 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3434 um
total wire length on LAYER met2 = 8308 um
total wire length on LAYER met3 = 6105 um
total wire length on LAYER met4 = 133 um
total wire length on LAYER met5 = 48 um
total number of vias = 3519
up-via summary (total 3519):

-----------------------
 FR_MASTERSLICE       0
            li1    1484
           met1    1524
           met2     503
           met3       6
           met4       2
-----------------------
                   3519


start 3rd optimization iteration ...
    completing 10% with 104 violations
    elapsed time = 00:00:00, memory = 386.34 (MB)
    completing 20% with 104 violations
    elapsed time = 00:00:00, memory = 388.66 (MB)
    completing 30% with 104 violations
    elapsed time = 00:00:00, memory = 390.78 (MB)
    completing 40% with 104 violations
    elapsed time = 00:00:00, memory = 390.78 (MB)
    completing 50% with 100 violations
    elapsed time = 00:00:00, memory = 385.45 (MB)
    completing 60% with 100 violations
    elapsed time = 00:00:02, memory = 385.45 (MB)
    completing 70% with 67 violations
    elapsed time = 00:00:02, memory = 402.66 (MB)
    completing 80% with 67 violations
    elapsed time = 00:00:03, memory = 396.49 (MB)
    completing 90% with 31 violations
    elapsed time = 00:00:03, memory = 402.24 (MB)
    completing 100% with 2 violations
    elapsed time = 00:00:03, memory = 381.45 (MB)
  number of violations = 2
cpu time = 00:00:05, elapsed time = 00:00:03, memory = 381.71 (MB), peak = 407.56 (MB)
total wire length = 18091 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3633 um
total wire length on LAYER met2 = 8263 um
total wire length on LAYER met3 = 5967 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3525
up-via summary (total 3525):

-----------------------
 FR_MASTERSLICE       0
            li1    1484
           met1    1541
           met2     484
           met3      14
           met4       2
-----------------------
                   3525


start 4th optimization iteration ...
    completing 10% with 2 violations
    elapsed time = 00:00:00, memory = 383.45 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:00, memory = 383.51 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:00, memory = 383.51 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:00, memory = 384.74 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:00, memory = 392.80 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:00, memory = 400.91 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:00, memory = 390.61 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:00, memory = 396.23 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 386.79 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 386.79 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 386.79 (MB), peak = 407.56 (MB)
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 383.70 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 382.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 385.69 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 385.41 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 385.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 384.25 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 386.14 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 387.07 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 387.07 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.07 (MB), peak = 407.56 (MB)
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 384.33 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 384.32 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 383.94 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 384.84 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.84 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 382.76 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 383.46 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 384.39 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 386.62 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 386.41 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 386.41 (MB), peak = 407.56 (MB)
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 382.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 383.05 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 382.03 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 383.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.91 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 383.39 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 382.96 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.39 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 382.82 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 383.53 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 383.53 (MB), peak = 407.56 (MB)
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 381.88 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 382.96 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 383.18 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 383.80 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.93 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 383.99 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 383.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 382.51 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 384.98 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 384.36 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.36 (MB), peak = 407.56 (MB)
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 383.00 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 385.08 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 382.34 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 383.77 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.42 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 383.57 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 382.09 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.22 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 382.48 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 382.53 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 382.53 (MB), peak = 407.56 (MB)
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 382.26 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 384.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 382.07 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 384.39 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.96 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 384.06 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 382.59 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 383.16 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 383.21 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 382.30 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 382.30 (MB), peak = 407.56 (MB)
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526


complete detail routing
total wire length = 18093 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3632 um
total wire length on LAYER met2 = 8262 um
total wire length on LAYER met3 = 5969 um
total wire length on LAYER met4 = 174 um
total wire length on LAYER met5 = 48 um
total number of vias = 3526
up-via summary (total 3526):

-----------------------
 FR_MASTERSLICE       0
            li1    1486
           met1    1540
           met2     484
           met3      14
           met4       2
-----------------------
                   3526

cpu time = 00:00:34, elapsed time = 00:00:27, memory = 382.30 (MB), peak = 407.56 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/final//results/routing/sb_1__1_.def.ref at line 2.


Runtime taken (hrt): 28.8701
