* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Sep 29 2019 01:19:42

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uartTxInst.rClkCountZ0Z_3
T_5_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_7/in_3

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_0/in_0

End 

Net : uartTxInst.SUM_N_3_mux
T_6_10_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_37
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_6/in_3

T_6_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_5/in_3

T_6_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_0/in_3

T_6_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_1/in_3

End 

Net : uartTxInst.rClkCount_RNIOIKC_0Z0Z_3
T_6_9_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_4/in_3

End 

Net : uartTxInst.rClkCountZ0Z_4
T_6_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g3_5
T_5_9_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g3_5
T_5_9_input_2_6
T_5_9_wire_logic_cluster/lc_6/in_2

T_6_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_5/in_1

End 

Net : uartTxInst.rClkCountZ0Z_6
T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g2_6
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

T_6_9_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_6/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_5/in_0

End 

Net : uartTxInst.rClkCountZ0Z_7
T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_wire_logic_cluster/lc_2/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

T_6_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g2_1
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_wire_logic_cluster/lc_1/in_0

End 

Net : uartTxInst.m11_i_a3_3
T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : uartTxInst.SUM_N_3_mux_cascade_
T_6_10_wire_logic_cluster/lc_4/ltout
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : uartTxInst.rClkCountZ0Z_0
T_6_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_4/in_0

T_6_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_2/in_3

T_6_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_0/in_3

T_6_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_input_2_6
T_6_11_wire_logic_cluster/lc_6/in_2

T_6_10_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_0/in_0

End 

Net : uartTxInst.un2_rclkcount_5_cascade_
T_6_10_wire_logic_cluster/lc_3/ltout
T_6_10_wire_logic_cluster/lc_4/in_2

End 

Net : uartTxInst.rClkCountZ0Z_1
T_6_9_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_2/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g2_7
T_6_9_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_3/in_3

End 

Net : uartTxInst.rClkCountZ0Z_2
T_5_9_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g2_3
T_6_10_input_2_3
T_6_10_wire_logic_cluster/lc_3/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : uartTxInst.rClkCountZ0Z_5
T_6_9_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_38
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_38
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g3_3
T_5_9_input_2_4
T_5_9_wire_logic_cluster/lc_4/in_2

T_6_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g3_3
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_3/in_3

End 

Net : uartTxInst.un2_rclkcount_4
T_6_10_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_0/in_3

End 

Net : uartTxInst.rBitIndex_RNO_2Z0Z_1
T_6_10_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_6/in_3

End 

Net : uartTxInst.un5_rclkcount_c4
T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

T_6_9_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_5/in_3

End 

Net : uartTxInst.N_20_cascade_
T_6_11_wire_logic_cluster/lc_2/ltout
T_6_11_wire_logic_cluster/lc_3/in_2

End 

Net : uartTxInst.SUM_i_o2_d_1_cascade_
T_6_11_wire_logic_cluster/lc_6/ltout
T_6_11_wire_logic_cluster/lc_7/in_2

End 

Net : uartTxInst.un5_rclkcount_ac0_11_cascade_
T_6_9_wire_logic_cluster/lc_0/ltout
T_6_9_wire_logic_cluster/lc_1/in_2

End 

Net : uartTxInst.un2_rclkcount_5
T_6_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_2/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_7/in_3

End 

Net : uartTxInst.m15_e_5
T_5_9_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_1/in_0

End 

Net : uartTxInst.rTxStateZ0Z_0
T_6_11_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : uartTxInst.rbitindex15
T_5_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_6/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g2_4
T_6_11_wire_logic_cluster/lc_7/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

T_5_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_7/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g2_4
T_6_11_wire_logic_cluster/lc_3/in_3

End 

Net : uartTxInst.rTxStateZ0Z_1
T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_1/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g1_7
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

End 

Net : uartTxInst.m15_e_4
T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_1/in_1

End 

Net : uartTxInst.m11_i_a3_4
T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : uartTxInst.N_17_mux
T_6_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : uartTxInst.SUM_i_o2_1_0_1
T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g2_0
T_6_11_wire_logic_cluster/lc_7/in_3

End 

Net : uartTxInst.rBitIndexZ0Z_1
T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_4/in_0

End 

Net : uartTxInst.rBitIndexZ1Z_0
T_5_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_0/in_3

T_5_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_5_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_5/in_0

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_0/in_1

End 

Net : uartTxInst.rTxState_10_0_x2_0_o2_1_0_1_cascade_
T_6_11_wire_logic_cluster/lc_1/ltout
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : uartTxInst.un5_rclkcount_c4_cascade_
T_6_9_wire_logic_cluster/lc_4/ltout
T_6_9_wire_logic_cluster/lc_5/in_2

End 

Net : uartTxInst.rClkCount_RNO_0Z0Z_6_cascade_
T_6_9_wire_logic_cluster/lc_5/ltout
T_6_9_wire_logic_cluster/lc_6/in_2

End 

Net : uartTxInst.N_8_i_cascade_
T_5_9_wire_logic_cluster/lc_0/ltout
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : uartTxInst.rTxState_10_0_i_a2_0_1_0_cascade_
T_6_11_wire_logic_cluster/lc_4/ltout
T_6_11_wire_logic_cluster/lc_5/in_2

End 

Net : uartTxInst.rBitIndexZ0Z_2
T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_3/in_0

End 

Net : uartTxInst.un2_rclkcount_4_cascade_
T_6_10_wire_logic_cluster/lc_6/ltout
T_6_10_wire_logic_cluster/lc_7/in_2

End 

Net : o_UART_TX_c
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g0_1
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_47
T_6_12_sp4_h_l_10
T_10_12_sp4_h_l_6
T_13_12_span4_vert_t_15
T_13_15_lc_trk_g0_7
T_13_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

End 

