# Verilog Parser and synthesizer
MICS6000H project 2

```
    mkdir build
    cd build 
    cmake ..
    make
    cd src
    ./src > case1.aag
```