#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cd26e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd2360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1cfa570 .functor NOT 1, L_0x1d25550, C4<0>, C4<0>, C4<0>;
L_0x1d25330 .functor XOR 2, L_0x1d251f0, L_0x1d25290, C4<00>, C4<00>;
L_0x1d25440 .functor XOR 2, L_0x1d25330, L_0x1d253a0, C4<00>, C4<00>;
v0x1d21dc0_0 .net "Y2_dut", 0 0, L_0x1d24110;  1 drivers
v0x1d21e80_0 .net "Y2_ref", 0 0, L_0x1cec060;  1 drivers
v0x1d21f20_0 .net "Y4_dut", 0 0, L_0x1d24f50;  1 drivers
v0x1d21ff0_0 .net "Y4_ref", 0 0, L_0x1d234a0;  1 drivers
v0x1d220c0_0 .net *"_ivl_10", 1 0, L_0x1d253a0;  1 drivers
v0x1d221b0_0 .net *"_ivl_12", 1 0, L_0x1d25440;  1 drivers
v0x1d22250_0 .net *"_ivl_2", 1 0, L_0x1d25150;  1 drivers
v0x1d22310_0 .net *"_ivl_4", 1 0, L_0x1d251f0;  1 drivers
v0x1d223f0_0 .net *"_ivl_6", 1 0, L_0x1d25290;  1 drivers
v0x1d224d0_0 .net *"_ivl_8", 1 0, L_0x1d25330;  1 drivers
v0x1d225b0_0 .var "clk", 0 0;
v0x1d22650_0 .var/2u "stats1", 223 0;
v0x1d22710_0 .var/2u "strobe", 0 0;
v0x1d227d0_0 .net "tb_match", 0 0, L_0x1d25550;  1 drivers
v0x1d228a0_0 .net "tb_mismatch", 0 0, L_0x1cfa570;  1 drivers
v0x1d22940_0 .net "w", 0 0, v0x1d1fdc0_0;  1 drivers
v0x1d229e0_0 .net "y", 6 1, v0x1d1fe60_0;  1 drivers
L_0x1d25150 .concat [ 1 1 0 0], L_0x1d234a0, L_0x1cec060;
L_0x1d251f0 .concat [ 1 1 0 0], L_0x1d234a0, L_0x1cec060;
L_0x1d25290 .concat [ 1 1 0 0], L_0x1d24f50, L_0x1d24110;
L_0x1d253a0 .concat [ 1 1 0 0], L_0x1d234a0, L_0x1cec060;
L_0x1d25550 .cmp/eeq 2, L_0x1d25150, L_0x1d25440;
S_0x1ceb390 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1cd2360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1cd6a50 .functor NOT 1, v0x1d1fdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1cec060 .functor AND 1, L_0x1d22c00, L_0x1cd6a50, C4<1>, C4<1>;
L_0x1cfa5e0 .functor OR 1, L_0x1d22df0, L_0x1d22e90, C4<0>, C4<0>;
L_0x1d230a0 .functor OR 1, L_0x1cfa5e0, L_0x1d22fd0, C4<0>, C4<0>;
L_0x1d23390 .functor OR 1, L_0x1d230a0, L_0x1d231e0, C4<0>, C4<0>;
L_0x1d234a0 .functor AND 1, L_0x1d23390, v0x1d1fdc0_0, C4<1>, C4<1>;
v0x1cfa6e0_0 .net "Y2", 0 0, L_0x1cec060;  alias, 1 drivers
v0x1cfa780_0 .net "Y4", 0 0, L_0x1d234a0;  alias, 1 drivers
v0x1cd6b60_0 .net *"_ivl_1", 0 0, L_0x1d22c00;  1 drivers
v0x1cd6c30_0 .net *"_ivl_10", 0 0, L_0x1cfa5e0;  1 drivers
v0x1d1edd0_0 .net *"_ivl_13", 0 0, L_0x1d22fd0;  1 drivers
v0x1d1ef00_0 .net *"_ivl_14", 0 0, L_0x1d230a0;  1 drivers
v0x1d1efe0_0 .net *"_ivl_17", 0 0, L_0x1d231e0;  1 drivers
v0x1d1f0c0_0 .net *"_ivl_18", 0 0, L_0x1d23390;  1 drivers
v0x1d1f1a0_0 .net *"_ivl_2", 0 0, L_0x1cd6a50;  1 drivers
v0x1d1f310_0 .net *"_ivl_7", 0 0, L_0x1d22df0;  1 drivers
v0x1d1f3f0_0 .net *"_ivl_9", 0 0, L_0x1d22e90;  1 drivers
v0x1d1f4d0_0 .net "w", 0 0, v0x1d1fdc0_0;  alias, 1 drivers
v0x1d1f590_0 .net "y", 6 1, v0x1d1fe60_0;  alias, 1 drivers
L_0x1d22c00 .part v0x1d1fe60_0, 0, 1;
L_0x1d22df0 .part v0x1d1fe60_0, 1, 1;
L_0x1d22e90 .part v0x1d1fe60_0, 2, 1;
L_0x1d22fd0 .part v0x1d1fe60_0, 4, 1;
L_0x1d231e0 .part v0x1d1fe60_0, 5, 1;
S_0x1d1f6f0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1cd2360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1d1f950_0 .net "clk", 0 0, v0x1d225b0_0;  1 drivers
v0x1d1fa30_0 .var/2s "errored1", 31 0;
v0x1d1fb10_0 .var/2s "onehot_error", 31 0;
v0x1d1fbd0_0 .net "tb_match", 0 0, L_0x1d25550;  alias, 1 drivers
v0x1d1fc90_0 .var/2s "temp", 31 0;
v0x1d1fdc0_0 .var "w", 0 0;
v0x1d1fe60_0 .var "y", 6 1;
E_0x1ce5680/0 .event negedge, v0x1d1f950_0;
E_0x1ce5680/1 .event posedge, v0x1d1f950_0;
E_0x1ce5680 .event/or E_0x1ce5680/0, E_0x1ce5680/1;
S_0x1d1ff60 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1cd2360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1d23690 .functor NOT 1, v0x1d1fdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d23700 .functor AND 1, L_0x1d235f0, L_0x1d23690, C4<1>, C4<1>;
L_0x1d238b0 .functor AND 1, L_0x1d23810, v0x1d1fdc0_0, C4<1>, C4<1>;
L_0x1d23970 .functor OR 1, L_0x1d23700, L_0x1d238b0, C4<0>, C4<0>;
L_0x1d23b50 .functor NOT 1, v0x1d1fdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d23cd0 .functor AND 1, L_0x1d23ab0, L_0x1d23b50, C4<1>, C4<1>;
L_0x1d23e20 .functor OR 1, L_0x1d23970, L_0x1d23cd0, C4<0>, C4<0>;
L_0x1d24000 .functor AND 1, L_0x1d23f30, v0x1d1fdc0_0, C4<1>, C4<1>;
L_0x1d24110 .functor OR 1, L_0x1d23e20, L_0x1d24000, C4<0>, C4<0>;
L_0x1d24310 .functor NOT 1, v0x1d1fdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d243e0 .functor AND 1, L_0x1d24270, L_0x1d24310, C4<1>, C4<1>;
L_0x1d24580 .functor AND 1, L_0x1d244a0, v0x1d1fdc0_0, C4<1>, C4<1>;
L_0x1d246b0 .functor OR 1, L_0x1d243e0, L_0x1d24580, C4<0>, C4<0>;
L_0x1d24860 .functor NOT 1, v0x1d1fdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d24640 .functor AND 1, L_0x1d247c0, L_0x1d24860, C4<1>, C4<1>;
L_0x1d249f0 .functor OR 1, L_0x1d246b0, L_0x1d24640, C4<0>, C4<0>;
L_0x1d24e90 .functor AND 1, L_0x1d24b90, v0x1d1fdc0_0, C4<1>, C4<1>;
L_0x1d24f50 .functor OR 1, L_0x1d249f0, L_0x1d24e90, C4<0>, C4<0>;
v0x1d20200_0 .net "Y2", 0 0, L_0x1d24110;  alias, 1 drivers
v0x1d202c0_0 .net "Y4", 0 0, L_0x1d24f50;  alias, 1 drivers
v0x1d20380_0 .net *"_ivl_1", 0 0, L_0x1d235f0;  1 drivers
v0x1d20470_0 .net *"_ivl_10", 0 0, L_0x1d23970;  1 drivers
v0x1d20550_0 .net *"_ivl_13", 0 0, L_0x1d23ab0;  1 drivers
v0x1d20680_0 .net *"_ivl_14", 0 0, L_0x1d23b50;  1 drivers
v0x1d20760_0 .net *"_ivl_16", 0 0, L_0x1d23cd0;  1 drivers
v0x1d20840_0 .net *"_ivl_18", 0 0, L_0x1d23e20;  1 drivers
v0x1d20920_0 .net *"_ivl_2", 0 0, L_0x1d23690;  1 drivers
v0x1d20a90_0 .net *"_ivl_21", 0 0, L_0x1d23f30;  1 drivers
v0x1d20b70_0 .net *"_ivl_22", 0 0, L_0x1d24000;  1 drivers
v0x1d20c50_0 .net *"_ivl_27", 0 0, L_0x1d24270;  1 drivers
v0x1d20d30_0 .net *"_ivl_28", 0 0, L_0x1d24310;  1 drivers
v0x1d20e10_0 .net *"_ivl_30", 0 0, L_0x1d243e0;  1 drivers
v0x1d20ef0_0 .net *"_ivl_33", 0 0, L_0x1d244a0;  1 drivers
v0x1d20fd0_0 .net *"_ivl_34", 0 0, L_0x1d24580;  1 drivers
v0x1d210b0_0 .net *"_ivl_36", 0 0, L_0x1d246b0;  1 drivers
v0x1d21190_0 .net *"_ivl_39", 0 0, L_0x1d247c0;  1 drivers
v0x1d21270_0 .net *"_ivl_4", 0 0, L_0x1d23700;  1 drivers
v0x1d21350_0 .net *"_ivl_40", 0 0, L_0x1d24860;  1 drivers
v0x1d21430_0 .net *"_ivl_42", 0 0, L_0x1d24640;  1 drivers
v0x1d21510_0 .net *"_ivl_44", 0 0, L_0x1d249f0;  1 drivers
v0x1d215f0_0 .net *"_ivl_47", 0 0, L_0x1d24b90;  1 drivers
v0x1d216d0_0 .net *"_ivl_48", 0 0, L_0x1d24e90;  1 drivers
v0x1d217b0_0 .net *"_ivl_7", 0 0, L_0x1d23810;  1 drivers
v0x1d21890_0 .net *"_ivl_8", 0 0, L_0x1d238b0;  1 drivers
v0x1d21970_0 .net "w", 0 0, v0x1d1fdc0_0;  alias, 1 drivers
v0x1d21a10_0 .net "y", 6 1, v0x1d1fe60_0;  alias, 1 drivers
L_0x1d235f0 .part v0x1d1fe60_0, 0, 1;
L_0x1d23810 .part v0x1d1fe60_0, 1, 1;
L_0x1d23ab0 .part v0x1d1fe60_0, 2, 1;
L_0x1d23f30 .part v0x1d1fe60_0, 4, 1;
L_0x1d24270 .part v0x1d1fe60_0, 1, 1;
L_0x1d244a0 .part v0x1d1fe60_0, 2, 1;
L_0x1d247c0 .part v0x1d1fe60_0, 3, 1;
L_0x1d24b90 .part v0x1d1fe60_0, 5, 1;
S_0x1d21ba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1cd2360;
 .timescale -12 -12;
E_0x1ce51d0 .event anyedge, v0x1d22710_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d22710_0;
    %nor/r;
    %assign/vec4 v0x1d22710_0, 0;
    %wait E_0x1ce51d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d1f6f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1fa30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1fb10_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1d1f6f0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce5680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d1fe60_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d1fdc0_0, 0;
    %load/vec4 v0x1d1fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1fb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d1fb10_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1fa30_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce5680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1d1fc90_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1d1fc90_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1d1fc90_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1d1fc90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1d1fc90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1d1fc90_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1d1fe60_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d1fdc0_0, 0;
    %load/vec4 v0x1d1fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1fa30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d1fa30_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1d1fb10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1d1fa30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1d1fb10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1d1fa30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1cd2360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d225b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d22710_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cd2360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d225b0_0;
    %inv;
    %store/vec4 v0x1d225b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1cd2360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d1f950_0, v0x1d228a0_0, v0x1d229e0_0, v0x1d22940_0, v0x1d21e80_0, v0x1d21dc0_0, v0x1d21ff0_0, v0x1d21f20_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cd2360;
T_6 ;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1cd2360;
T_7 ;
    %wait E_0x1ce5680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d22650_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d22650_0, 4, 32;
    %load/vec4 v0x1d227d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d22650_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d22650_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d22650_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1d21e80_0;
    %load/vec4 v0x1d21e80_0;
    %load/vec4 v0x1d21dc0_0;
    %xor;
    %load/vec4 v0x1d21e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d22650_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d22650_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1d21ff0_0;
    %load/vec4 v0x1d21ff0_0;
    %load/vec4 v0x1d21f20_0;
    %xor;
    %load/vec4 v0x1d21ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d22650_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1d22650_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d22650_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/m2014_q6c/iter0/response1/top_module.sv";
