Assembler report for IFE_Display_2017
Mon Apr 23 15:27:14 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof
  6. Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jam
  7. Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jbc
  8. Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.svf
  9. Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.pof
 10. Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.ttf
 11. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Apr 23 15:27:14 2018 ;
; Revision Name         ; IFE_Display_2017                      ;
; Top-level Entity Name ; top                                   ;
; Family                ; Cyclone II                            ;
; Device                ; EP2C5T144C8                           ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Configuration device                                                        ; Epcs1    ; Auto          ;
; Generate Tabular Text File (.ttf) For Target Device                         ; On       ; Off           ;
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; On       ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; On       ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Maintain Compatibility with All Cyclone II M4K Versions                     ; On       ; On            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Assembler Generated Files                                                     ;
+-------------------------------------------------------------------------------+
; File Name                                                                     ;
+-------------------------------------------------------------------------------+
; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof ;
; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jam ;
; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jbc ;
; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.svf ;
; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.pof ;
; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.ttf ;
+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof ;
+----------------+----------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                ;
+----------------+----------------------------------------------------------------------------------------+
; Device         ; EP2C5T144C8                                                                            ;
; JTAG usercode  ; 0x0011C774                                                                             ;
; Checksum       ; 0x0011C774                                                                             ;
+----------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jam ;
+-------------------------+-------------------------------------------------------------------------------+
; Option                  ; Setting                                                                       ;
+-------------------------+-------------------------------------------------------------------------------+
; JEDEC STAPL ASCII file  ;                                                                               ;
+-------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.jbc ;
+-----------------------+---------------------------------------------------------------------------------+
; Option                ; Setting                                                                         ;
+-----------------------+---------------------------------------------------------------------------------+
; STAPL Byte Code file  ;                                                                                 ;
+-----------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.svf ;
+-----------+---------------------------------------------------------------------------------------------+
; Option    ; Setting                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------+
; SVF file  ;                                                                                             ;
+-----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.pof ;
+--------------------+------------------------------------------------------------------------------------+
; Option             ; Setting                                                                            ;
+--------------------+------------------------------------------------------------------------------------+
; Device             ; EPCS1                                                                              ;
; JTAG usercode      ; 0x00000000                                                                         ;
; Checksum           ; 0x01491735                                                                         ;
; Compression Ratio  ; 2                                                                                  ;
+--------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.ttf ;
+--------------------+------------------------------------------------------------------------------------+
; Option             ; Setting                                                                            ;
+--------------------+------------------------------------------------------------------------------------+
; Tabular Text File  ;                                                                                    ;
+--------------------+------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Apr 23 15:27:12 2018
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off IFE_Display_2017 -c IFE_Display_2017
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info (210117): Created JAM or JBC file for the specified chain: 
Device 1 (EP2C5T144; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof)
Info (210117): Created JAM or JBC file for the specified chain: 
Device 1 (EP2C5T144; E:/IFE_2017/Software/SYSTEM_VERILOG_DISPLAY/output_files/IFE_Display_2017.sof)
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Mon Apr 23 15:27:14 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


