/*
 * Copyright (c) 2023, Anlogic Inc. and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#define     brefhp_cfg0                      0x0
#define         U_bankref_hp_mc1_bref_lvds_sel_offset            31
#define         U_bankref_hp_mc1_bref_lvds_sel_mask              0x80000000
#define         U_bankref_hp_mc1_lvdstx_en_offset                30
#define         U_bankref_hp_mc1_lvdstx_en_mask                  0x40000000
#define         U_bankref_hp_mc1_lvdstx_cursel_offset            29
#define         U_bankref_hp_mc1_lvdstx_cursel_mask              0x20000000
#define         U_bankref_hp_mc1_lvds_vcmtx_sel_offset           26
#define         U_bankref_hp_mc1_lvds_vcmtx_sel_mask             0x1c000000
#define         U_bankref_hp_mc1_lvds_vodtx_sel_offset           22
#define         U_bankref_hp_mc1_lvds_vodtx_sel_mask             0x03c00000
#define         U_bankref_hp_mc1_vcmrx_en_offset                 21
#define         U_bankref_hp_mc1_vcmrx_en_mask                   0x00200000
#define         U_bankref_hp_mc1_lvds_vcmrx_sel_offset           18
#define         U_bankref_hp_mc1_lvds_vcmrx_sel_mask             0x001c0000
#define         U_bankref_hp_mc1_vref_sel_offset                 16
#define         U_bankref_hp_mc1_vref_sel_mask                   0x00030000
#define         U_bankref_hp_mc1_vref4_rank1_sel_offset          14
#define         U_bankref_hp_mc1_vref4_rank1_sel_mask            0x0000c000
#define         U_bankref_hp_mc1_vref4_rank0_sel_offset          12
#define         U_bankref_hp_mc1_vref4_rank0_sel_mask            0x00003000
#define         U_bankref_hp_mc1_vref3_rank1_sel_offset          10
#define         U_bankref_hp_mc1_vref3_rank1_sel_mask            0x00000c00
#define         U_bankref_hp_mc1_vref3_rank0_sel_offset          8
#define         U_bankref_hp_mc1_vref3_rank0_sel_mask            0x00000300
#define         U_bankref_hp_mc1_vref2_rank1_sel_offset          6
#define         U_bankref_hp_mc1_vref2_rank1_sel_mask            0x000000c0
#define         U_bankref_hp_mc1_vref2_rank0_sel_offset          4
#define         U_bankref_hp_mc1_vref2_rank0_sel_mask            0x00000030
#define         U_bankref_hp_mc1_vref1_rank1_sel_offset          2
#define         U_bankref_hp_mc1_vref1_rank1_sel_mask            0x0000000c
#define         U_bankref_hp_mc1_vref1_rank0_sel_offset          0
#define         U_bankref_hp_mc1_vref1_rank0_sel_mask            0x00000003
#define     brefhp_cfg1                      0x4
#define         U_bankref_hp_mc1_vref2_ctrl_rank1_offset         24
#define         U_bankref_hp_mc1_vref2_ctrl_rank1_mask           0xff000000
#define         U_bankref_hp_mc1_vref2_ctrl_rank0_offset         16
#define         U_bankref_hp_mc1_vref2_ctrl_rank0_mask           0x00ff0000
#define         U_bankref_hp_mc1_vref1_ctrl_rank1_offset         8
#define         U_bankref_hp_mc1_vref1_ctrl_rank1_mask           0x0000ff00
#define         U_bankref_hp_mc1_vref1_ctrl_rank0_offset         0
#define         U_bankref_hp_mc1_vref1_ctrl_rank0_mask           0x000000ff
#define     brefhp_cfg1_1                    0x480
#define         U_bankref_hp_mc1_vref4_ctrl_rank1_offset         24
#define         U_bankref_hp_mc1_vref4_ctrl_rank1_mask           0xff000000
#define         U_bankref_hp_mc1_vref4_ctrl_rank0_offset         16
#define         U_bankref_hp_mc1_vref4_ctrl_rank0_mask           0x00ff0000
#define         U_bankref_hp_mc1_vref3_ctrl_rank1_offset         8
#define         U_bankref_hp_mc1_vref3_ctrl_rank1_mask           0x0000ff00
#define         U_bankref_hp_mc1_vref3_ctrl_rank0_offset         0
#define         U_bankref_hp_mc1_vref3_ctrl_rank0_mask           0x000000ff
#define     brefhp_cfg2                      0x8
#define         Reserved_31_29_offset                            29
#define         Reserved_31_29_mask                              0xe0000000
#define         U_iolhp_bank_mc1_ac_lp_en_offset                 28
#define         U_iolhp_bank_mc1_ac_lp_en_mask                   0x10000000
#define         U_bankref_hp_mc1_ibias_en_offset                 27
#define         U_bankref_hp_mc1_ibias_en_mask                   0x08000000
#define         U_bankref_hp_mc1_short_prot_en_offset            26
#define         U_bankref_hp_mc1_short_prot_en_mask              0x04000000
#define         U_bankref_hp_mc1_pzq_en_offset                   25
#define         U_bankref_hp_mc1_pzq_en_mask                     0x02000000
#define         U_bankref_hp_mc1_pzq_odtinit_offset              22
#define         U_bankref_hp_mc1_pzq_odtinit_mask                0x01c00000
#define         U_bankref_hp_mc1_vref_pzq_en_offset              21
#define         U_bankref_hp_mc1_vref_pzq_en_mask                0x00200000
#define         U_bankref_hp_mc1_zprog_sel_offset                20
#define         U_bankref_hp_mc1_zprog_sel_mask                  0x00100000
#define         U_bankref_hp_mc1_zprog_offset                    12
#define         U_bankref_hp_mc1_zprog_mask                      0x000ff000
#define         U_bankref_hp_mc1_ato_sel_offset                  9
#define         U_bankref_hp_mc1_ato_sel_mask                    0x00000e00
#define         U_bankref_hp_mc1_att4_gain_offset                7
#define         U_bankref_hp_mc1_att4_gain_mask                  0x00000180
#define         U_bankref_hp_mc1_att3_gain_offset                5
#define         U_bankref_hp_mc1_att3_gain_mask                  0x00000060
#define         U_bankref_hp_mc1_att2_gain_offset                3
#define         U_bankref_hp_mc1_att2_gain_mask                  0x00000018
#define         U_bankref_hp_mc1_att1_gain_offset                1
#define         U_bankref_hp_mc1_att1_gain_mask                  0x00000006
#define         U_bankref_hp_mc1_vref_ext_en_offset              0
#define         U_bankref_hp_mc1_vref_ext_en_mask                0x00000001
#define     brefhp_cfg3                      0xc
#define         U_bankref_hp_mc1_att4_cur_trim_offset            28
#define         U_bankref_hp_mc1_att4_cur_trim_mask              0xf0000000
#define         U_bankref_hp_mc1_att3_cur_trim_offset            24
#define         U_bankref_hp_mc1_att3_cur_trim_mask              0x0f000000
#define         U_bankref_hp_mc1_att2_cur_trim_offset            20
#define         U_bankref_hp_mc1_att2_cur_trim_mask              0x00f00000
#define         U_bankref_hp_mc1_att1_cur_trim_offset            16
#define         U_bankref_hp_mc1_att1_cur_trim_mask              0x000f0000
#define         U_bankref_hp_mc1_att4_factor_offset              13
#define         U_bankref_hp_mc1_att4_factor_mask                0x0000e000
#define         U_bankref_hp_mc1_att3_factor_offset              10
#define         U_bankref_hp_mc1_att3_factor_mask                0x00001c00
#define         U_bankref_hp_mc1_att2_factor_offset              7
#define         U_bankref_hp_mc1_att2_factor_mask                0x00000380
#define         U_bankref_hp_mc1_att1_factor_offset              4
#define         U_bankref_hp_mc1_att1_factor_mask                0x00000070
#define         U_bankref_hp_mc1_att4_enable_offset              3
#define         U_bankref_hp_mc1_att4_enable_mask                0x00000008
#define         U_bankref_hp_mc1_att3_enable_offset              2
#define         U_bankref_hp_mc1_att3_enable_mask                0x00000004
#define         U_bankref_hp_mc1_att2_enable_offset              1
#define         U_bankref_hp_mc1_att2_enable_mask                0x00000002
#define         U_bankref_hp_mc1_att1_enable_offset              0
#define         U_bankref_hp_mc1_att1_enable_mask                0x00000001
#define     brefhp_cfg4                      0x10
#define         U_bankref_hp_sg09_pib_vref4_offset               24
#define         U_bankref_hp_sg09_pib_vref4_mask                 0xff000000
#define         U_bankref_hp_sg09_pib_vref3_offset               16
#define         U_bankref_hp_sg09_pib_vref3_mask                 0x00ff0000
#define         U_bankref_hp_sg09_pib_vref2_offset               8
#define         U_bankref_hp_sg09_pib_vref2_mask                 0x0000ff00
#define         U_bankref_hp_sg09_pib_vref1_offset               0
#define         U_bankref_hp_sg09_pib_vref1_mask                 0x000000ff
#define     byte0_glue_cfg0                  0x20
#define         U_byte0_glue_mc1_clk_gate_mode_offset            31
#define         U_byte0_glue_mc1_clk_gate_mode_mask              0x80000000
#define         U_byte0_glue_mc1_dqs_byte_dis_offset             30
#define         U_byte0_glue_mc1_dqs_byte_dis_mask               0x40000000
#define         U_byte0_glue_mc1_dqs_byte_md_offset              29
#define         U_byte0_glue_mc1_dqs_byte_md_mask                0x20000000
#define         U_byte0_glue_mc1_ctl_clk_sel_offset              25
#define         U_byte0_glue_mc1_ctl_clk_sel_mask                0x1e000000
#define         U_byte0_glue_mc1_ddr_clk_sel_offset              22
#define         U_byte0_glue_mc1_ddr_clk_sel_mask                0x01c00000
#define         U_byte0_glue_mc1_qs_gate_sel_offset              21
#define         U_byte0_glue_mc1_qs_gate_sel_mask                0x00200000
#define         U_byte0_glue_mc1_qsn_cnt_clk_sel_offset          20
#define         U_byte0_glue_mc1_qsn_cnt_clk_sel_mask            0x00100000
#define         U_byte0_glue_mc1_ctl_dw_sel_offset               19
#define         U_byte0_glue_mc1_ctl_dw_sel_mask                 0x00080000
#define         U_byte0_glue_mc1_dl_test_en_offset               18
#define         U_byte0_glue_mc1_dl_test_en_mask                 0x00040000
#define         U_byte0_glue_mc1_dly_cal_md_offset               17
#define         U_byte0_glue_mc1_dly_cal_md_mask                 0x00020000
#define         U_byte0_glue_mc1_dly_sel_dmode_offset            16
#define         U_byte0_glue_mc1_dly_sel_dmode_mask              0x00010000
#define         U_byte0_glue_mc1_dqs_te_clksel_offset            14
#define         U_byte0_glue_mc1_dqs_te_clksel_mask              0x0000c000
#define         U_byte0_glue_mc1_dqs_ts_clksel_offset            12
#define         U_byte0_glue_mc1_dqs_ts_clksel_mask              0x00003000
#define         U_byte0_glue_mc1_rdqsn_gate_dis_en_offset        11
#define         U_byte0_glue_mc1_rdqsn_gate_dis_en_mask          0x00000800
#define         U_byte0_glue_mc1_ioclk_d2s_en_offset             7
#define         U_byte0_glue_mc1_ioclk_d2s_en_mask               0x00000780
#define         U_byte0_glue_mc1_dcc_clk_sel_offset              5
#define         U_byte0_glue_mc1_dcc_clk_sel_mask                0x00000060
#define         U_byte0_glue_mc1_i_byte_ac_dx_sel_offset         4
#define         U_byte0_glue_mc1_i_byte_ac_dx_sel_mask           0x00000010
#define         U_byte0_glue_mc1_ddr_sync_byp_offset             3
#define         U_byte0_glue_mc1_ddr_sync_byp_mask               0x00000008
#define         U_byte0_glue_mc1_dcc_vref_offset                 0
#define         U_byte0_glue_mc1_dcc_vref_mask                   0x00000007
#define     byte0_glue_cfg1                  0x24
#define         Reserved_31_4_offset                             4
#define         Reserved_31_4_mask                               0xfffffff0
#define         U_byte0_glue_mc1_rst_sel_offset                  3
#define         U_byte0_glue_mc1_rst_sel_mask                    0x00000008
#define         U_byte0_glue_mc1_rst_ac_dx_mode_offset           2
#define         U_byte0_glue_mc1_rst_ac_dx_mode_mask             0x00000004
#define         U_byte0_glue_mc1_dcc_byp_offset                  1
#define         U_byte0_glue_mc1_dcc_byp_mask                    0x00000002
#define         U_byte0_glue_mc1_wl_gate_dis_en_offset           0
#define         U_byte0_glue_mc1_wl_gate_dis_en_mask             0x00000001
#define     byte1_glue_cfg0                  0x28
#define         U_byte1_glue_mc1_clk_gate_mode_offset            31
#define         U_byte1_glue_mc1_clk_gate_mode_mask              0x80000000
#define         U_byte1_glue_mc1_dqs_byte_dis_offset             30
#define         U_byte1_glue_mc1_dqs_byte_dis_mask               0x40000000
#define         U_byte1_glue_mc1_dqs_byte_md_offset              29
#define         U_byte1_glue_mc1_dqs_byte_md_mask                0x20000000
#define         U_byte1_glue_mc1_ctl_clk_sel_offset              25
#define         U_byte1_glue_mc1_ctl_clk_sel_mask                0x1e000000
#define         U_byte1_glue_mc1_ddr_clk_sel_offset              22
#define         U_byte1_glue_mc1_ddr_clk_sel_mask                0x01c00000
#define         U_byte1_glue_mc1_qs_gate_sel_offset              21
#define         U_byte1_glue_mc1_qs_gate_sel_mask                0x00200000
#define         U_byte1_glue_mc1_qsn_cnt_clk_sel_offset          20
#define         U_byte1_glue_mc1_qsn_cnt_clk_sel_mask            0x00100000
#define         U_byte1_glue_mc1_ctl_dw_sel_offset               19
#define         U_byte1_glue_mc1_ctl_dw_sel_mask                 0x00080000
#define         U_byte1_glue_mc1_dl_test_en_offset               18
#define         U_byte1_glue_mc1_dl_test_en_mask                 0x00040000
#define         U_byte1_glue_mc1_dly_cal_md_offset               17
#define         U_byte1_glue_mc1_dly_cal_md_mask                 0x00020000
#define         U_byte1_glue_mc1_dly_sel_dmode_offset            16
#define         U_byte1_glue_mc1_dly_sel_dmode_mask              0x00010000
#define         U_byte1_glue_mc1_dqs_te_clksel_offset            14
#define         U_byte1_glue_mc1_dqs_te_clksel_mask              0x0000c000
#define         U_byte1_glue_mc1_dqs_ts_clksel_offset            12
#define         U_byte1_glue_mc1_dqs_ts_clksel_mask              0x00003000
#define         U_byte1_glue_mc1_rdqsn_gate_dis_en_offset        11
#define         U_byte1_glue_mc1_rdqsn_gate_dis_en_mask          0x00000800
#define         U_byte1_glue_mc1_ioclk_d2s_en_offset             7
#define         U_byte1_glue_mc1_ioclk_d2s_en_mask               0x00000780
#define         U_byte1_glue_mc1_dcc_clk_sel_offset              5
#define         U_byte1_glue_mc1_dcc_clk_sel_mask                0x00000060
#define         U_byte1_glue_mc1_i_byte_ac_dx_sel_offset         4
#define         U_byte1_glue_mc1_i_byte_ac_dx_sel_mask           0x00000010
#define         U_byte1_glue_mc1_ddr_sync_byp_offset             3
#define         U_byte1_glue_mc1_ddr_sync_byp_mask               0x00000008
#define         U_byte1_glue_mc1_dcc_vref_offset                 0
#define         U_byte1_glue_mc1_dcc_vref_mask                   0x00000007
#define     byte1_glue_cfg1                  0x2c
#define         U_byte1_glue_mc1_rst_sel_offset                  3
#define         U_byte1_glue_mc1_rst_sel_mask                    0x00000008
#define         U_byte1_glue_mc1_rst_ac_dx_mode_offset           2
#define         U_byte1_glue_mc1_rst_ac_dx_mode_mask             0x00000004
#define         U_byte1_glue_mc1_dcc_byp_offset                  1
#define         U_byte1_glue_mc1_dcc_byp_mask                    0x00000002
#define         U_byte1_glue_mc1_wl_gate_dis_en_offset           0
#define         U_byte1_glue_mc1_wl_gate_dis_en_mask             0x00000001
#define     byte2_glue_cfg0                  0x30
#define         U_byte2_glue_mc1_clk_gate_mode_offset            31
#define         U_byte2_glue_mc1_clk_gate_mode_mask              0x80000000
#define         U_byte2_glue_mc1_dqs_byte_dis_offset             30
#define         U_byte2_glue_mc1_dqs_byte_dis_mask               0x40000000
#define         U_byte2_glue_mc1_dqs_byte_md_offset              29
#define         U_byte2_glue_mc1_dqs_byte_md_mask                0x20000000
#define         U_byte2_glue_mc1_ctl_clk_sel_offset              25
#define         U_byte2_glue_mc1_ctl_clk_sel_mask                0x1e000000
#define         U_byte2_glue_mc1_ddr_clk_sel_offset              22
#define         U_byte2_glue_mc1_ddr_clk_sel_mask                0x01c00000
#define         U_byte2_glue_mc1_qs_gate_sel_offset              21
#define         U_byte2_glue_mc1_qs_gate_sel_mask                0x00200000
#define         U_byte2_glue_mc1_qsn_cnt_clk_sel_offset          20
#define         U_byte2_glue_mc1_qsn_cnt_clk_sel_mask            0x00100000
#define         U_byte2_glue_mc1_ctl_dw_sel_offset               19
#define         U_byte2_glue_mc1_ctl_dw_sel_mask                 0x00080000
#define         U_byte2_glue_mc1_dl_test_en_offset               18
#define         U_byte2_glue_mc1_dl_test_en_mask                 0x00040000
#define         U_byte2_glue_mc1_dly_cal_md_offset               17
#define         U_byte2_glue_mc1_dly_cal_md_mask                 0x00020000
#define         U_byte2_glue_mc1_dly_sel_dmode_offset            16
#define         U_byte2_glue_mc1_dly_sel_dmode_mask              0x00010000
#define         U_byte2_glue_mc1_dqs_te_clksel_offset            14
#define         U_byte2_glue_mc1_dqs_te_clksel_mask              0x0000c000
#define         U_byte2_glue_mc1_dqs_ts_clksel_offset            12
#define         U_byte2_glue_mc1_dqs_ts_clksel_mask              0x00003000
#define         U_byte2_glue_mc1_rdqsn_gate_dis_en_offset        11
#define         U_byte2_glue_mc1_rdqsn_gate_dis_en_mask          0x00000800
#define         U_byte2_glue_mc1_ioclk_d2s_en_offset             7
#define         U_byte2_glue_mc1_ioclk_d2s_en_mask               0x00000780
#define         U_byte2_glue_mc1_dcc_clk_sel_offset              5
#define         U_byte2_glue_mc1_dcc_clk_sel_mask                0x00000060
#define         U_byte2_glue_mc1_i_byte_ac_dx_sel_offset         4
#define         U_byte2_glue_mc1_i_byte_ac_dx_sel_mask           0x00000010
#define         U_byte2_glue_mc1_ddr_sync_byp_offset             3
#define         U_byte2_glue_mc1_ddr_sync_byp_mask               0x00000008
#define         U_byte2_glue_mc1_dcc_vref_offset                 0
#define         U_byte2_glue_mc1_dcc_vref_mask                   0x00000007
#define     byte2_glue_cfg1                  0x34
#define         U_byte2_glue_mc1_rst_sel_offset                  3
#define         U_byte2_glue_mc1_rst_sel_mask                    0x00000008
#define         U_byte2_glue_mc1_rst_ac_dx_mode_offset           2
#define         U_byte2_glue_mc1_rst_ac_dx_mode_mask             0x00000004
#define         U_byte2_glue_mc1_dcc_byp_offset                  1
#define         U_byte2_glue_mc1_dcc_byp_mask                    0x00000002
#define         U_byte2_glue_mc1_wl_gate_dis_en_offset           0
#define         U_byte2_glue_mc1_wl_gate_dis_en_mask             0x00000001
#define     byte3_glue_cfg0                  0x38
#define         U_byte3_glue_mc1_clk_gate_mode_offset            31
#define         U_byte3_glue_mc1_clk_gate_mode_mask              0x80000000
#define         U_byte3_glue_mc1_dqs_byte_dis_offset             30
#define         U_byte3_glue_mc1_dqs_byte_dis_mask               0x40000000
#define         U_byte3_glue_mc1_dqs_byte_md_offset              29
#define         U_byte3_glue_mc1_dqs_byte_md_mask                0x20000000
#define         U_byte3_glue_mc1_ctl_clk_sel_offset              25
#define         U_byte3_glue_mc1_ctl_clk_sel_mask                0x1e000000
#define         U_byte3_glue_mc1_ddr_clk_sel_offset              22
#define         U_byte3_glue_mc1_ddr_clk_sel_mask                0x01c00000
#define         U_byte3_glue_mc1_qs_gate_sel_offset              21
#define         U_byte3_glue_mc1_qs_gate_sel_mask                0x00200000
#define         U_byte3_glue_mc1_qsn_cnt_clk_sel_offset          20
#define         U_byte3_glue_mc1_qsn_cnt_clk_sel_mask            0x00100000
#define         U_byte3_glue_mc1_ctl_dw_sel_offset               19
#define         U_byte3_glue_mc1_ctl_dw_sel_mask                 0x00080000
#define         U_byte3_glue_mc1_dl_test_en_offset               18
#define         U_byte3_glue_mc1_dl_test_en_mask                 0x00040000
#define         U_byte3_glue_mc1_dly_cal_md_offset               17
#define         U_byte3_glue_mc1_dly_cal_md_mask                 0x00020000
#define         U_byte3_glue_mc1_dly_sel_dmode_offset            16
#define         U_byte3_glue_mc1_dly_sel_dmode_mask              0x00010000
#define         U_byte3_glue_mc1_dqs_te_clksel_offset            14
#define         U_byte3_glue_mc1_dqs_te_clksel_mask              0x0000c000
#define         U_byte3_glue_mc1_dqs_ts_clksel_offset            12
#define         U_byte3_glue_mc1_dqs_ts_clksel_mask              0x00003000
#define         U_byte3_glue_mc1_rdqsn_gate_dis_en_offset        11
#define         U_byte3_glue_mc1_rdqsn_gate_dis_en_mask          0x00000800
#define         U_byte3_glue_mc1_ioclk_d2s_en_offset             7
#define         U_byte3_glue_mc1_ioclk_d2s_en_mask               0x00000780
#define         U_byte3_glue_mc1_dcc_clk_sel_offset              5
#define         U_byte3_glue_mc1_dcc_clk_sel_mask                0x00000060
#define         U_byte3_glue_mc1_i_byte_ac_dx_sel_offset         4
#define         U_byte3_glue_mc1_i_byte_ac_dx_sel_mask           0x00000010
#define         U_byte3_glue_mc1_ddr_sync_byp_offset             3
#define         U_byte3_glue_mc1_ddr_sync_byp_mask               0x00000008
#define         U_byte3_glue_mc1_dcc_vref_offset                 0
#define         U_byte3_glue_mc1_dcc_vref_mask                   0x00000007
#define     byte3_glue_cfg1                  0x4c
#define         U_byte3_glue_mc1_rst_sel_offset                  3
#define         U_byte3_glue_mc1_rst_sel_mask                    0x00000008
#define         U_byte3_glue_mc1_rst_ac_dx_mode_offset           2
#define         U_byte3_glue_mc1_rst_ac_dx_mode_mask             0x00000004
#define         U_byte3_glue_mc1_dcc_byp_offset                  1
#define         U_byte3_glue_mc1_dcc_byp_mask                    0x00000002
#define         U_byte3_glue_mc1_wl_gate_dis_en_offset           0
#define         U_byte3_glue_mc1_wl_gate_dis_en_mask             0x00000001
#define     pr0_cfg0                         0x50
#define         U_byte0_se_mc1_iclk_sclk_offset                  28
#define         U_byte0_se_mc1_iclk_sclk_mask                    0xf0000000
#define         U_byte0_se_mc1_iclk_pclk_offset                  24
#define         U_byte0_se_mc1_iclk_pclk_mask                    0x0f000000
#define         U_byte0_se_mc1_oclk_sclk_offset                  20
#define         U_byte0_se_mc1_oclk_sclk_mask                    0x00f00000
#define         U_byte0_se_mc1_oclk_pclk_offset                  16
#define         U_byte0_se_mc1_oclk_pclk_mask                    0x000f0000
#define         U_byte0_se_mc1_io_mode_offset                    15
#define         U_byte0_se_mc1_io_mode_mask                      0x00008000
#define         U_byte0_se_mc1_rst_async_offset                  14
#define         U_byte0_se_mc1_rst_async_mask                    0x00004000
#define         U_byte0_se_mc1_dis_gsr_offset                    13
#define         U_byte0_se_mc1_dis_gsr_mask                      0x00002000
#define         U_byte0_se_mc1_ince_en_offset                    12
#define         U_byte0_se_mc1_ince_en_mask                      0x00001000
#define         U_byte0_se_mc1_inrst_md_offset                   11
#define         U_byte0_se_mc1_inrst_md_mask                     0x00000800
#define         U_byte0_se_mc1_outce_en_offset                   10
#define         U_byte0_se_mc1_outce_en_mask                     0x00000400
#define         U_byte0_se_mc1_outrst_en_offset                  9
#define         U_byte0_se_mc1_outrst_en_mask                    0x00000200
#define         U_byte0_se_mc1_outrst_md_offset                  8
#define         U_byte0_se_mc1_outrst_md_mask                    0x00000100
#define         U_byte0_se_mc1_in_dly_offset                     0
#define         U_byte0_se_mc1_in_dly_mask                       0x000000ff
#define     pr0_cfg1                         0x54
#define         U_byte0_se_mc1_indly_byp_offset                  31
#define         U_byte0_se_mc1_indly_byp_mask                    0x80000000
#define         U_byte0_se_mc1_outdly_md_offset                  29
#define         U_byte0_se_mc1_outdly_md_mask                    0x60000000
#define         U_byte0_se_mc1_ox_md_offset                      26
#define         U_byte0_se_mc1_ox_md_mask                        0x1c000000
#define         U_byte0_se_mc1_ts_sel_offset                     23
#define         U_byte0_se_mc1_ts_sel_mask                       0x03800000
#define         U_byte0_se_mc1_tsinv_offset                      22
#define         U_byte0_se_mc1_tsinv_mask                        0x00400000
#define         U_byte0_se_mc1_ts_set_offset                     21
#define         U_byte0_se_mc1_ts_set_mask                       0x00200000
#define         U_byte0_se_mc1_do_set_offset                     20
#define         U_byte0_se_mc1_do_set_mask                       0x00100000
#define         U_byte0_se_mc1_ctl_dw_sel_offset                 19
#define         U_byte0_se_mc1_ctl_dw_sel_mask                   0x00080000
#define         U_byte0_se_mc1_dl_test_en_offset                 18
#define         U_byte0_se_mc1_dl_test_en_mask                   0x00040000
#define         U_byte0_se_mc1_src_snk_sel_offset                16
#define         U_byte0_se_mc1_src_snk_sel_mask                  0x00030000
#define         U_byte0_se_mc1_ensnk_offset                      9
#define         U_byte0_se_mc1_ensnk_mask                        0x0000fe00
#define         U_byte0_se_mc1_ensrc_offset                      2
#define         U_byte0_se_mc1_ensrc_mask                        0x000001fc
#define         U_byte0_se_mc1_odt_sel_offset                    0
#define         U_byte0_se_mc1_odt_sel_mask                      0x00000003
#define     pr0_cfg2                         0x58
#define         U_byte0_se_mc1_ce_inv_en_offset                  31
#define         U_byte0_se_mc1_ce_inv_en_mask                    0x80000000
#define         U_byte0_se_mc1_jclk_inv_en_offset                30
#define         U_byte0_se_mc1_jclk_inv_en_mask                  0x40000000
#define         U_byte0_se_mc1_rst_inv_en_offset                 29
#define         U_byte0_se_mc1_rst_inv_en_mask                   0x20000000
#define         U_byte0_se_mc1_odt_snk_offset                    22
#define         U_byte0_se_mc1_odt_snk_mask                      0x1fc00000
#define         U_byte0_se_mc1_odt_src_offset                    15
#define         U_byte0_se_mc1_odt_src_mask                      0x003f8000
#define         U_byte0_se_mc1_dqs_pupd_offset                   11
#define         U_byte0_se_mc1_dqs_pupd_mask                     0x00007800
#define         U_byte0_se_mc1_slew_offset                       8
#define         U_byte0_se_mc1_slew_mask                         0x00000700
#define         U_byte0_se_mc1_hsinbuf_cs_offset                 6
#define         U_byte0_se_mc1_hsinbuf_cs_mask                   0x000000c0
#define         U_byte0_se_mc1_pdr_sel_offset                    4
#define         U_byte0_se_mc1_pdr_sel_mask                      0x00000030
#define         U_byte0_se_mc1_i_mode_offset                     2
#define         U_byte0_se_mc1_i_mode_mask                       0x0000000c
#define         U_byte0_se_mc1_lb_sel_offset                     1
#define         U_byte0_se_mc1_lb_sel_mask                       0x00000002
#define         U_byte0_se_mc1_ix2p_offset                       0
#define         U_byte0_se_mc1_ix2p_mask                         0x00000001
#define     pr0_cfg3                         0x5c
#define         U_byte0_se_mc1_vref_padin_en_offset              31
#define         U_byte0_se_mc1_vref_padin_en_mask                0x80000000
#define         U_byte0_se_mc1_inhys_offset                      29
#define         U_byte0_se_mc1_inhys_mask                        0x60000000
#define         U_byte0_se_mc1_usr_pd_offset                     28
#define         U_byte0_se_mc1_usr_pd_mask                       0x10000000
#define         U_byte0_se_mc1_usr_pu_n_offset                   27
#define         U_byte0_se_mc1_usr_pu_n_mask                     0x08000000
#define         U_byte0_se_mc1_pupd_md_offset                    25
#define         U_byte0_se_mc1_pupd_md_mask                      0x06000000
#define         U_byte0_se_mc1_lb_en_offset                      24
#define         U_byte0_se_mc1_lb_en_mask                        0x01000000
#define         U_byte0_se_mc1_ddr_async_out_offset              23
#define         U_byte0_se_mc1_ddr_async_out_mask                0x00800000
#define         U_byte0_se_mc1_ddr_sync_byp_offset               22
#define         U_byte0_se_mc1_ddr_sync_byp_mask                 0x00400000
#define         U_byte0_se_mc1_in_set_offset                     21
#define         U_byte0_se_mc1_in_set_mask                       0x00200000
#define         U_byte0_se_mc1_indly_md_offset                   19
#define         U_byte0_se_mc1_indly_md_mask                     0x00180000
#define         U_byte0_se_mc1_inrst_en_offset                   18
#define         U_byte0_se_mc1_inrst_en_mask                     0x00040000
#define         U_byte0_se_mc1_out_dly_offset                    10
#define         U_byte0_se_mc1_out_dly_mask                      0x0003fc00
#define         U_byte0_se_mc1_ix_md_offset                      7
#define         U_byte0_se_mc1_ix_md_mask                        0x00000380
#define         U_byte0_se_mc1_outdly_byp_offset                 6
#define         U_byte0_se_mc1_outdly_byp_mask                   0x00000040
#define         U_byte0_se_mc1_pe_ctrl_offset                    4
#define         U_byte0_se_mc1_pe_ctrl_mask                      0x00000030
#define         U_byte0_se_mc1_eclkdtos_en_offset                0
#define         U_byte0_se_mc1_eclkdtos_en_mask                  0x0000000f
#define     pr0_cfg4                         0x60
#define         Reserved_31_26_offset                            26
#define         Reserved_31_26_mask                              0xfc000000
#define         U_byte0_se_sg09_in_dly_sel_offset                18
#define         U_byte0_se_sg09_in_dly_sel_mask                  0x03fc0000
#define         U_byte0_se_sg09_out_dly_sel_offset               10
#define         U_byte0_se_sg09_out_dly_sel_mask                 0x0003fc00
#define         U_byte0_se_sg09_pib_te_n_offset                  9
#define         U_byte0_se_sg09_pib_te_n_mask                    0x00000200
#define         U_byte0_se_sg09_pib_pdr_offset                   8
#define         U_byte0_se_sg09_pib_pdr_mask                     0x00000100
#define         U_byte0_se_mc1_pdr_ctrl_offset                   7
#define         U_byte0_se_mc1_pdr_ctrl_mask                     0x00000080
#define         U_byte0_se_mc1_hysmd_sel_offset                  6
#define         U_byte0_se_mc1_hysmd_sel_mask                    0x00000040
#define         U_byte0_se_mc1_extvref_sel_en_offset             5
#define         U_byte0_se_mc1_extvref_sel_en_mask               0x00000020
#define         U_byte0_se_mc1_ac_mode_en_offset                 4
#define         U_byte0_se_mc1_ac_mode_en_mask                   0x00000010
#define         U_byte0_se_mc1_ddrrstn_sync_en_offset            3
#define         U_byte0_se_mc1_ddrrstn_sync_en_mask              0x00000008
#define         U_byte0_se_mc1_odly_sync_en_offset               2
#define         U_byte0_se_mc1_odly_sync_en_mask                 0x00000004
#define         U_byte0_se_mc1_idly_sync_en_offset               1
#define         U_byte0_se_mc1_idly_sync_en_mask                 0x00000002
#define         U_byte0_se_mc1_cfgmd_i_en_offset                 0
#define         U_byte0_se_mc1_cfgmd_i_en_mask                   0x00000001
#define     pr1to4_cfg0                      0x70
#define         U_byte0_quad1_mc1_iclk_sclk_offset               16
#define         U_byte0_quad1_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte0_quad1_mc1_iclk_pclk_offset               0
#define         U_byte0_quad1_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr1to4_cfg1                      0x74
#define         U_byte0_quad1_mc1_oclk_sclk_offset               16
#define         U_byte0_quad1_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte0_quad1_mc1_oclk_pclk_offset               0
#define         U_byte0_quad1_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr1to4_cfg2                      0x78
#define         U_byte0_quad1_mc1_io_mode_offset                 28
#define         U_byte0_quad1_mc1_io_mode_mask                   0xf0000000
#define         U_byte0_quad1_mc1_rst_async_offset               24
#define         U_byte0_quad1_mc1_rst_async_mask                 0x0f000000
#define         U_byte0_quad1_mc1_dis_gsr_offset                 20
#define         U_byte0_quad1_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte0_quad1_mc1_ince_en_offset                 16
#define         U_byte0_quad1_mc1_ince_en_mask                   0x000f0000
#define         U_byte0_quad1_mc1_inrst_md_offset                12
#define         U_byte0_quad1_mc1_inrst_md_mask                  0x0000f000
#define         U_byte0_quad1_mc1_outce_en_offset                8
#define         U_byte0_quad1_mc1_outce_en_mask                  0x00000f00
#define         U_byte0_quad1_mc1_outrst_en_offset               4
#define         U_byte0_quad1_mc1_outrst_en_mask                 0x000000f0
#define         U_byte0_quad1_mc1_outrst_md_offset               0
#define         U_byte0_quad1_mc1_outrst_md_mask                 0x0000000f
#define     pr1to4_cfg3                      0x7c
#define         U_byte0_quad1_mc1_in_dly_offset                  0
#define         U_byte0_quad1_mc1_in_dly_mask                    0xffffffff
#define     pr1to4_cfg4                      0x80
#define         U_byte0_quad1_mc1_outdly_md_offset               24
#define         U_byte0_quad1_mc1_outdly_md_mask                 0xff000000
#define         U_byte0_quad1_mc1_ox_md_offset                   12
#define         U_byte0_quad1_mc1_ox_md_mask                     0x00fff000
#define         U_byte0_quad1_mc1_ts_sel_offset                  0
#define         U_byte0_quad1_mc1_ts_sel_mask                    0x00000fff
#define     pr1to4_cfg5                      0x84
#define         U_byte0_quad1_mc1_indly_byp_offset               28
#define         U_byte0_quad1_mc1_indly_byp_mask                 0xf0000000
#define         U_byte0_quad1_mc1_tsinv_offset                   24
#define         U_byte0_quad1_mc1_tsinv_mask                     0x0f000000
#define         U_byte0_quad1_mc1_ts_set_offset                  20
#define         U_byte0_quad1_mc1_ts_set_mask                    0x00f00000
#define         U_byte0_quad1_mc1_do_set_offset                  16
#define         U_byte0_quad1_mc1_do_set_mask                    0x000f0000
#define         U_byte0_quad1_mc1_ctl_dw_sel_offset              12
#define         U_byte0_quad1_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte0_quad1_mc1_dl_test_en_offset              8
#define         U_byte0_quad1_mc1_dl_test_en_mask                0x00000f00
#define         U_byte0_quad1_mc1_ce_inv_en_offset               4
#define         U_byte0_quad1_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte0_quad1_mc1_jclk_inv_en_offset             0
#define         U_byte0_quad1_mc1_jclk_inv_en_mask               0x0000000f
#define     pr1to4_cfg6                      0x88
#define         U_byte0_quad1_mc1_rst_inv_en_offset              28
#define         U_byte0_quad1_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte0_quad1_mc1_ensnk_offset                   0
#define         U_byte0_quad1_mc1_ensnk_mask                     0x0fffffff
#define     pr1to4_cfg7                      0x8c
#define         U_byte0_quad1_mc1_pdiff_en_offset                30
#define         U_byte0_quad1_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte0_quad1_mc1_pdr_ctrl_offset                28
#define         U_byte0_quad1_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte0_quad1_mc1_ensrc_offset                   0
#define         U_byte0_quad1_mc1_ensrc_mask                     0x0fffffff
#define     pr1to4_cfg8                      0x90
#define         U_byte0_quad1_mc1_odt_snk_offset                 4
#define         U_byte0_quad1_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte0_quad1_mc1_vref_padin_en_offset           0
#define         U_byte0_quad1_mc1_vref_padin_en_mask             0x0000000f
#define     pr1to4_cfg8_1                    0x484
#define         U_byte0_quad1_mc1_odt_src_offset                 4
#define         U_byte0_quad1_mc1_odt_src_mask                   0xfffffff0
#define         U_byte0_quad1_mc1_hsinbuf_insel_offset           0
#define         U_byte0_quad1_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr1to4_cfg9                      0x94
#define         U_byte0_quad1_mc1_odt_sel_offset                 24
#define         U_byte0_quad1_mc1_odt_sel_mask                   0xff000000
#define         U_byte0_quad1_mc1_src_snk_sel_offset             16
#define         U_byte0_quad1_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte0_quad1_mc1_dqs_pupd_offset                0
#define         U_byte0_quad1_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr1to4_cfg10                     0x98
#define         U_byte0_quad1_mc1_hsinbuf_cs_offset              24
#define         U_byte0_quad1_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte0_quad1_mc1_pdr_sel_offset                 16
#define         U_byte0_quad1_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte0_quad1_mc1_i_mode_offset                  8
#define         U_byte0_quad1_mc1_i_mode_mask                    0x0000ff00
#define         U_byte0_quad1_mc1_inhys_offset                   0
#define         U_byte0_quad1_mc1_inhys_mask                     0x000000ff
#define     pr1to4_cfg11                     0x9c
#define         U_byte0_quad1_mc1_usr_pd_offset                  28
#define         U_byte0_quad1_mc1_usr_pd_mask                    0xf0000000
#define         U_byte0_quad1_mc1_usr_pu_n_offset                24
#define         U_byte0_quad1_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte0_quad1_mc1_pupd_md_offset                 16
#define         U_byte0_quad1_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte0_quad1_mc1_lb_en_offset                   12
#define         U_byte0_quad1_mc1_lb_en_mask                     0x0000f000
#define         U_byte0_quad1_mc1_ddr_async_out_offset           8
#define         U_byte0_quad1_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte0_quad1_mc1_ddr_sync_byp_offset            4
#define         U_byte0_quad1_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte0_quad1_mc1_in_set_offset                  0
#define         U_byte0_quad1_mc1_in_set_mask                    0x0000000f
#define     pr1to4_cfg12                     0xa0
#define         U_byte0_quad1_mc1_out_dly_offset                 0
#define         U_byte0_quad1_mc1_out_dly_mask                   0xffffffff
#define     pr1to4_cfg13                     0xa4
#define         U_byte0_quad1_mc1_indly_md_offset                24
#define         U_byte0_quad1_mc1_indly_md_mask                  0xff000000
#define         U_byte0_quad1_mc1_ix_md_offset                   12
#define         U_byte0_quad1_mc1_ix_md_mask                     0x00fff000
#define         U_byte0_quad1_mc1_slew_offset                    0
#define         U_byte0_quad1_mc1_slew_mask                      0x00000fff
#define     pr1to4_cfg14                     0xa8
#define         U_byte0_quad1_mc1_inrst_en_offset                28
#define         U_byte0_quad1_mc1_inrst_en_mask                  0xf0000000
#define         U_byte0_quad1_mc1_outdly_byp_offset              24
#define         U_byte0_quad1_mc1_outdly_byp_mask                0x0f000000
#define         U_byte0_quad1_mc1_pe_wpulse_offset               20
#define         U_byte0_quad1_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte0_quad1_mc1_enlvds_tx_offset               18
#define         U_byte0_quad1_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte0_quad1_mc1_pe_en_offset                   16
#define         U_byte0_quad1_mc1_pe_en_mask                     0x00030000
#define         U_byte0_quad1_mc1_pe_ctrl_offset                 8
#define         U_byte0_quad1_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte0_quad1_mc1_hysmd_sel_offset               4
#define         U_byte0_quad1_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte0_quad1_mc1_lb_sel_offset                  0
#define         U_byte0_quad1_mc1_lb_sel_mask                    0x0000000f
#define     pr1to4_cfg15                     0xac
#define         U_byte0_quad1_mc1_rdiff_en_offset                30
#define         U_byte0_quad1_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte0_quad1_mc1_rdiff_sel_offset               28
#define         U_byte0_quad1_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte0_quad1_mc1_vcmrx_en_offset                26
#define         U_byte0_quad1_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte0_quad1_mc1_eclkdtos_en_offset             10
#define         U_byte0_quad1_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte0_quad1_sg09_pib_dterm_en_n_offset         8
#define         U_byte0_quad1_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte0_quad1_mc1_ix2p_offset                    4
#define         U_byte0_quad1_mc1_ix2p_mask                      0x000000f0
#define         U_byte0_quad1_mc1_extvref_sel_en_offset          0
#define         U_byte0_quad1_mc1_extvref_sel_en_mask            0x0000000f
#define     pr1to4_cfg16                     0xb0
#define         Reserved_31_28_offset                            28
#define         Reserved_31_28_mask                              0xf0000000
#define         U_byte0_quad1_mc1_ac_mode_en_offset              24
#define         U_byte0_quad1_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte0_quad1_mc1_ddrrstn_sync_en_offset         20
#define         U_byte0_quad1_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte0_quad1_mc1_odly_sync_en_offset            16
#define         U_byte0_quad1_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte0_quad1_mc1_idly_sync_en_offset            12
#define         U_byte0_quad1_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte0_quad1_mc1_cfgmd_i_en_offset              8
#define         U_byte0_quad1_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte0_quad1_sg09_pib_te_n_offset               4
#define         U_byte0_quad1_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte0_quad1_sg09_pib_pdr_offset                0
#define         U_byte0_quad1_sg09_pib_pdr_mask                  0x0000000f
#define     pr1to4_cfg17                     0xb4
#define         U_byte0_quad1_sg09_in_dly_sel_offset             0
#define         U_byte0_quad1_sg09_in_dly_sel_mask               0xffffffff
#define     pr1to4_cfg18                     0xb8
#define         U_byte0_quad1_sg09_out_dly_sel_offset            0
#define         U_byte0_quad1_sg09_out_dly_sel_mask              0xffffffff
#define     pr5to8_cfg0                      0xc0
#define         U_byte0_quad2_mc1_iclk_sclk_offset               16
#define         U_byte0_quad2_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte0_quad2_mc1_iclk_pclk_offset               0
#define         U_byte0_quad2_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr5to8_cfg1                      0xc4
#define         U_byte0_quad2_mc1_oclk_sclk_offset               16
#define         U_byte0_quad2_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte0_quad2_mc1_oclk_pclk_offset               0
#define         U_byte0_quad2_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr5to8_cfg2                      0xc8
#define         U_byte0_quad2_mc1_io_mode_offset                 28
#define         U_byte0_quad2_mc1_io_mode_mask                   0xf0000000
#define         U_byte0_quad2_mc1_rst_async_offset               24
#define         U_byte0_quad2_mc1_rst_async_mask                 0x0f000000
#define         U_byte0_quad2_mc1_dis_gsr_offset                 20
#define         U_byte0_quad2_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte0_quad2_mc1_ince_en_offset                 16
#define         U_byte0_quad2_mc1_ince_en_mask                   0x000f0000
#define         U_byte0_quad2_mc1_inrst_md_offset                12
#define         U_byte0_quad2_mc1_inrst_md_mask                  0x0000f000
#define         U_byte0_quad2_mc1_outce_en_offset                8
#define         U_byte0_quad2_mc1_outce_en_mask                  0x00000f00
#define         U_byte0_quad2_mc1_outrst_en_offset               4
#define         U_byte0_quad2_mc1_outrst_en_mask                 0x000000f0
#define         U_byte0_quad2_mc1_outrst_md_offset               0
#define         U_byte0_quad2_mc1_outrst_md_mask                 0x0000000f
#define     pr5to8_cfg3                      0xcc
#define         U_byte0_quad2_mc1_in_dly_offset                  0
#define         U_byte0_quad2_mc1_in_dly_mask                    0xffffffff
#define     pr5to8_cfg4                      0xd0
#define         U_byte0_quad2_mc1_outdly_md_offset               24
#define         U_byte0_quad2_mc1_outdly_md_mask                 0xff000000
#define         U_byte0_quad2_mc1_ox_md_offset                   12
#define         U_byte0_quad2_mc1_ox_md_mask                     0x00fff000
#define         U_byte0_quad2_mc1_ts_sel_offset                  0
#define         U_byte0_quad2_mc1_ts_sel_mask                    0x00000fff
#define     pr5to8_cfg5                      0xd4
#define         U_byte0_quad2_mc1_indly_byp_offset               28
#define         U_byte0_quad2_mc1_indly_byp_mask                 0xf0000000
#define         U_byte0_quad2_mc1_tsinv_offset                   24
#define         U_byte0_quad2_mc1_tsinv_mask                     0x0f000000
#define         U_byte0_quad2_mc1_ts_set_offset                  20
#define         U_byte0_quad2_mc1_ts_set_mask                    0x00f00000
#define         U_byte0_quad2_mc1_do_set_offset                  16
#define         U_byte0_quad2_mc1_do_set_mask                    0x000f0000
#define         U_byte0_quad2_mc1_ctl_dw_sel_offset              12
#define         U_byte0_quad2_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte0_quad2_mc1_dl_test_en_offset              8
#define         U_byte0_quad2_mc1_dl_test_en_mask                0x00000f00
#define         U_byte0_quad2_mc1_ce_inv_en_offset               4
#define         U_byte0_quad2_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte0_quad2_mc1_jclk_inv_en_offset             0
#define         U_byte0_quad2_mc1_jclk_inv_en_mask               0x0000000f
#define     pr5to8_cfg6                      0xd8
#define         U_byte0_quad2_mc1_rst_inv_en_offset              28
#define         U_byte0_quad2_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte0_quad2_mc1_ensnk_offset                   0
#define         U_byte0_quad2_mc1_ensnk_mask                     0x0fffffff
#define     pr5to8_cfg7                      0xdc
#define         U_byte0_quad2_mc1_pdiff_en_offset                30
#define         U_byte0_quad2_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte0_quad2_mc1_pdr_ctrl_offset                28
#define         U_byte0_quad2_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte0_quad2_mc1_ensrc_offset                   0
#define         U_byte0_quad2_mc1_ensrc_mask                     0x0fffffff
#define     pr5to8_cfg8                      0xe0
#define         U_byte0_quad2_mc1_odt_snk_offset                 4
#define         U_byte0_quad2_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte0_quad2_mc1_vref_padin_en_offset           0
#define         U_byte0_quad2_mc1_vref_padin_en_mask             0x0000000f
#define     pr5to8_cfg8_1                    0x488
#define         U_byte0_quad2_mc1_odt_src_offset                 4
#define         U_byte0_quad2_mc1_odt_src_mask                   0xfffffff0
#define         U_byte0_quad2_mc1_hsinbuf_insel_offset           0
#define         U_byte0_quad2_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr5to8_cfg9                      0xe4
#define         U_byte0_quad2_mc1_odt_sel_offset                 24
#define         U_byte0_quad2_mc1_odt_sel_mask                   0xff000000
#define         U_byte0_quad2_mc1_src_snk_sel_offset             16
#define         U_byte0_quad2_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte0_quad2_mc1_dqs_pupd_offset                0
#define         U_byte0_quad2_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr5to8_cfg10                     0xe8
#define         U_byte0_quad2_mc1_hsinbuf_cs_offset              24
#define         U_byte0_quad2_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte0_quad2_mc1_pdr_sel_offset                 16
#define         U_byte0_quad2_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte0_quad2_mc1_i_mode_offset                  8
#define         U_byte0_quad2_mc1_i_mode_mask                    0x0000ff00
#define         U_byte0_quad2_mc1_inhys_offset                   0
#define         U_byte0_quad2_mc1_inhys_mask                     0x000000ff
#define     pr5to8_cfg11                     0xec
#define         U_byte0_quad2_mc1_usr_pd_offset                  28
#define         U_byte0_quad2_mc1_usr_pd_mask                    0xf0000000
#define         U_byte0_quad2_mc1_usr_pu_n_offset                24
#define         U_byte0_quad2_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte0_quad2_mc1_pupd_md_offset                 16
#define         U_byte0_quad2_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte0_quad2_mc1_lb_en_offset                   12
#define         U_byte0_quad2_mc1_lb_en_mask                     0x0000f000
#define         U_byte0_quad2_mc1_ddr_async_out_offset           8
#define         U_byte0_quad2_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte0_quad2_mc1_ddr_sync_byp_offset            4
#define         U_byte0_quad2_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte0_quad2_mc1_in_set_offset                  0
#define         U_byte0_quad2_mc1_in_set_mask                    0x0000000f
#define     pr5to8_cfg12                     0xf0
#define         U_byte0_quad2_mc1_out_dly_offset                 0
#define         U_byte0_quad2_mc1_out_dly_mask                   0xffffffff
#define     pr5to8_cfg13                     0xf4
#define         U_byte0_quad2_mc1_indly_md_offset                24
#define         U_byte0_quad2_mc1_indly_md_mask                  0xff000000
#define         U_byte0_quad2_mc1_ix_md_offset                   12
#define         U_byte0_quad2_mc1_ix_md_mask                     0x00fff000
#define         U_byte0_quad2_mc1_slew_offset                    0
#define         U_byte0_quad2_mc1_slew_mask                      0x00000fff
#define     pr5to8_cfg14                     0xf8
#define         U_byte0_quad2_mc1_inrst_en_offset                28
#define         U_byte0_quad2_mc1_inrst_en_mask                  0xf0000000
#define         U_byte0_quad2_mc1_outdly_byp_offset              24
#define         U_byte0_quad2_mc1_outdly_byp_mask                0x0f000000
#define         U_byte0_quad2_mc1_pe_wpulse_offset               20
#define         U_byte0_quad2_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte0_quad2_mc1_enlvds_tx_offset               18
#define         U_byte0_quad2_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte0_quad2_mc1_pe_en_offset                   16
#define         U_byte0_quad2_mc1_pe_en_mask                     0x00030000
#define         U_byte0_quad2_mc1_pe_ctrl_offset                 8
#define         U_byte0_quad2_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte0_quad2_mc1_hysmd_sel_offset               4
#define         U_byte0_quad2_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte0_quad2_mc1_lb_sel_offset                  0
#define         U_byte0_quad2_mc1_lb_sel_mask                    0x0000000f
#define     pr5to8_cfg15                     0xfc
#define         U_byte0_quad2_mc1_rdiff_en_offset                30
#define         U_byte0_quad2_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte0_quad2_mc1_rdiff_sel_offset               28
#define         U_byte0_quad2_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte0_quad2_mc1_vcmrx_en_offset                26
#define         U_byte0_quad2_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte0_quad2_mc1_eclkdtos_en_offset             10
#define         U_byte0_quad2_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte0_quad2_sg09_pib_dterm_en_n_offset         8
#define         U_byte0_quad2_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte0_quad2_mc1_ix2p_offset                    4
#define         U_byte0_quad2_mc1_ix2p_mask                      0x000000f0
#define         U_byte0_quad2_mc1_extvref_sel_en_offset          0
#define         U_byte0_quad2_mc1_extvref_sel_en_mask            0x0000000f
#define     pr5to8_cfg16                     0x100
#define         U_byte0_quad2_mc1_ac_mode_en_offset              24
#define         U_byte0_quad2_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte0_quad2_mc1_ddrrstn_sync_en_offset         20
#define         U_byte0_quad2_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte0_quad2_mc1_odly_sync_en_offset            16
#define         U_byte0_quad2_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte0_quad2_mc1_idly_sync_en_offset            12
#define         U_byte0_quad2_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte0_quad2_mc1_cfgmd_i_en_offset              8
#define         U_byte0_quad2_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte0_quad2_sg09_pib_te_n_offset               4
#define         U_byte0_quad2_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte0_quad2_sg09_pib_pdr_offset                0
#define         U_byte0_quad2_sg09_pib_pdr_mask                  0x0000000f
#define     pr5to8_cfg17                     0x104
#define         U_byte0_quad2_sg09_in_dly_sel_offset             0
#define         U_byte0_quad2_sg09_in_dly_sel_mask               0xffffffff
#define     pr5to8_cfg18                     0x108
#define         U_byte0_quad2_sg09_out_dly_sel_offset            0
#define         U_byte0_quad2_sg09_out_dly_sel_mask              0xffffffff
#define     pr9to12_cfg0                     0x110
#define         U_byte0_quad3_mc1_iclk_sclk_offset               16
#define         U_byte0_quad3_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte0_quad3_mc1_iclk_pclk_offset               0
#define         U_byte0_quad3_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr9to12_cfg1                     0x114
#define         U_byte0_quad3_mc1_oclk_sclk_offset               16
#define         U_byte0_quad3_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte0_quad3_mc1_oclk_pclk_offset               0
#define         U_byte0_quad3_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr9to12_cfg2                     0x118
#define         U_byte0_quad3_mc1_io_mode_offset                 28
#define         U_byte0_quad3_mc1_io_mode_mask                   0xf0000000
#define         U_byte0_quad3_mc1_rst_async_offset               24
#define         U_byte0_quad3_mc1_rst_async_mask                 0x0f000000
#define         U_byte0_quad3_mc1_dis_gsr_offset                 20
#define         U_byte0_quad3_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte0_quad3_mc1_ince_en_offset                 16
#define         U_byte0_quad3_mc1_ince_en_mask                   0x000f0000
#define         U_byte0_quad3_mc1_inrst_md_offset                12
#define         U_byte0_quad3_mc1_inrst_md_mask                  0x0000f000
#define         U_byte0_quad3_mc1_outce_en_offset                8
#define         U_byte0_quad3_mc1_outce_en_mask                  0x00000f00
#define         U_byte0_quad3_mc1_outrst_en_offset               4
#define         U_byte0_quad3_mc1_outrst_en_mask                 0x000000f0
#define         U_byte0_quad3_mc1_outrst_md_offset               0
#define         U_byte0_quad3_mc1_outrst_md_mask                 0x0000000f
#define     pr9to12_cfg3                     0x11c
#define         U_byte0_quad3_mc1_in_dly_offset                  0
#define         U_byte0_quad3_mc1_in_dly_mask                    0xffffffff
#define     pr9to12_cfg4                     0x120
#define         U_byte0_quad3_mc1_outdly_md_offset               24
#define         U_byte0_quad3_mc1_outdly_md_mask                 0xff000000
#define         U_byte0_quad3_mc1_ox_md_offset                   12
#define         U_byte0_quad3_mc1_ox_md_mask                     0x00fff000
#define         U_byte0_quad3_mc1_ts_sel_offset                  0
#define         U_byte0_quad3_mc1_ts_sel_mask                    0x00000fff
#define     pr9to12_cfg5                     0x124
#define         U_byte0_quad3_mc1_indly_byp_offset               28
#define         U_byte0_quad3_mc1_indly_byp_mask                 0xf0000000
#define         U_byte0_quad3_mc1_tsinv_offset                   24
#define         U_byte0_quad3_mc1_tsinv_mask                     0x0f000000
#define         U_byte0_quad3_mc1_ts_set_offset                  20
#define         U_byte0_quad3_mc1_ts_set_mask                    0x00f00000
#define         U_byte0_quad3_mc1_do_set_offset                  16
#define         U_byte0_quad3_mc1_do_set_mask                    0x000f0000
#define         U_byte0_quad3_mc1_ctl_dw_sel_offset              12
#define         U_byte0_quad3_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte0_quad3_mc1_dl_test_en_offset              8
#define         U_byte0_quad3_mc1_dl_test_en_mask                0x00000f00
#define         U_byte0_quad3_mc1_ce_inv_en_offset               4
#define         U_byte0_quad3_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte0_quad3_mc1_jclk_inv_en_offset             0
#define         U_byte0_quad3_mc1_jclk_inv_en_mask               0x0000000f
#define     pr9to12_cfg6                     0x128
#define         U_byte0_quad3_mc1_rst_inv_en_offset              28
#define         U_byte0_quad3_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte0_quad3_mc1_ensnk_offset                   0
#define         U_byte0_quad3_mc1_ensnk_mask                     0x0fffffff
#define     pr9to12_cfg7                     0x12c
#define         U_byte0_quad3_mc1_pdiff_en_offset                30
#define         U_byte0_quad3_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte0_quad3_mc1_pdr_ctrl_offset                28
#define         U_byte0_quad3_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte0_quad3_mc1_ensrc_offset                   0
#define         U_byte0_quad3_mc1_ensrc_mask                     0x0fffffff
#define     pr9to12_cfg8                     0x130
#define         U_byte0_quad3_mc1_odt_snk_offset                 4
#define         U_byte0_quad3_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte0_quad3_mc1_vref_padin_en_offset           0
#define         U_byte0_quad3_mc1_vref_padin_en_mask             0x0000000f
#define     pr9to12_cfg8_1                   0x48C
#define         U_byte0_quad3_mc1_odt_src_offset                 4
#define         U_byte0_quad3_mc1_odt_src_mask                   0xfffffff0
#define         U_byte0_quad3_mc1_hsinbuf_insel_offset           0
#define         U_byte0_quad3_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr9to12_cfg9                     0x134
#define         U_byte0_quad3_mc1_odt_sel_offset                 24
#define         U_byte0_quad3_mc1_odt_sel_mask                   0xff000000
#define         U_byte0_quad3_mc1_src_snk_sel_offset             16
#define         U_byte0_quad3_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte0_quad3_mc1_dqs_pupd_offset                0
#define         U_byte0_quad3_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr9to12_cfg10                    0x138
#define         U_byte0_quad3_mc1_hsinbuf_cs_offset              24
#define         U_byte0_quad3_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte0_quad3_mc1_pdr_sel_offset                 16
#define         U_byte0_quad3_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte0_quad3_mc1_i_mode_offset                  8
#define         U_byte0_quad3_mc1_i_mode_mask                    0x0000ff00
#define         U_byte0_quad3_mc1_inhys_offset                   0
#define         U_byte0_quad3_mc1_inhys_mask                     0x000000ff
#define     pr9to12_cfg11                    0x13c
#define         U_byte0_quad3_mc1_usr_pd_offset                  28
#define         U_byte0_quad3_mc1_usr_pd_mask                    0xf0000000
#define         U_byte0_quad3_mc1_usr_pu_n_offset                24
#define         U_byte0_quad3_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte0_quad3_mc1_pupd_md_offset                 16
#define         U_byte0_quad3_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte0_quad3_mc1_lb_en_offset                   12
#define         U_byte0_quad3_mc1_lb_en_mask                     0x0000f000
#define         U_byte0_quad3_mc1_ddr_async_out_offset           8
#define         U_byte0_quad3_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte0_quad3_mc1_ddr_sync_byp_offset            4
#define         U_byte0_quad3_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte0_quad3_mc1_in_set_offset                  0
#define         U_byte0_quad3_mc1_in_set_mask                    0x0000000f
#define     pr9to12_cfg12                    0x140
#define         U_byte0_quad3_mc1_out_dly_offset                 0
#define         U_byte0_quad3_mc1_out_dly_mask                   0xffffffff
#define     pr9to12_cfg13                    0x144
#define         U_byte0_quad3_mc1_indly_md_offset                24
#define         U_byte0_quad3_mc1_indly_md_mask                  0xff000000
#define         U_byte0_quad3_mc1_ix_md_offset                   12
#define         U_byte0_quad3_mc1_ix_md_mask                     0x00fff000
#define         U_byte0_quad3_mc1_slew_offset                    0
#define         U_byte0_quad3_mc1_slew_mask                      0x00000fff
#define     pr9to12_cfg14                    0x148
#define         U_byte0_quad3_mc1_inrst_en_offset                28
#define         U_byte0_quad3_mc1_inrst_en_mask                  0xf0000000
#define         U_byte0_quad3_mc1_outdly_byp_offset              24
#define         U_byte0_quad3_mc1_outdly_byp_mask                0x0f000000
#define         U_byte0_quad3_mc1_pe_wpulse_offset               20
#define         U_byte0_quad3_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte0_quad3_mc1_enlvds_tx_offset               18
#define         U_byte0_quad3_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte0_quad3_mc1_pe_en_offset                   16
#define         U_byte0_quad3_mc1_pe_en_mask                     0x00030000
#define         U_byte0_quad3_mc1_pe_ctrl_offset                 8
#define         U_byte0_quad3_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte0_quad3_mc1_hysmd_sel_offset               4
#define         U_byte0_quad3_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte0_quad3_mc1_lb_sel_offset                  0
#define         U_byte0_quad3_mc1_lb_sel_mask                    0x0000000f
#define     pr9to12_cfg15                    0x14c
#define         U_byte0_quad3_mc1_rdiff_en_offset                30
#define         U_byte0_quad3_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte0_quad3_mc1_rdiff_sel_offset               28
#define         U_byte0_quad3_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte0_quad3_mc1_vcmrx_en_offset                26
#define         U_byte0_quad3_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte0_quad3_mc1_eclkdtos_en_offset             10
#define         U_byte0_quad3_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte0_quad3_sg09_pib_dterm_en_n_offset         8
#define         U_byte0_quad3_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte0_quad3_mc1_ix2p_offset                    4
#define         U_byte0_quad3_mc1_ix2p_mask                      0x000000f0
#define         U_byte0_quad3_mc1_extvref_sel_en_offset          0
#define         U_byte0_quad3_mc1_extvref_sel_en_mask            0x0000000f
#define     pr9to12_cfg16                    0x150
#define         U_byte0_quad3_mc1_ac_mode_en_offset              24
#define         U_byte0_quad3_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte0_quad3_mc1_ddrrstn_sync_en_offset         20
#define         U_byte0_quad3_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte0_quad3_mc1_odly_sync_en_offset            16
#define         U_byte0_quad3_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte0_quad3_mc1_idly_sync_en_offset            12
#define         U_byte0_quad3_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte0_quad3_mc1_cfgmd_i_en_offset              8
#define         U_byte0_quad3_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte0_quad3_sg09_pib_te_n_offset               4
#define         U_byte0_quad3_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte0_quad3_sg09_pib_pdr_offset                0
#define         U_byte0_quad3_sg09_pib_pdr_mask                  0x0000000f
#define     pr9to12_cfg17                    0x154
#define         U_byte0_quad3_sg09_in_dly_sel_offset             0
#define         U_byte0_quad3_sg09_in_dly_sel_mask               0xffffffff
#define     pr9to12_cfg18                    0x158
#define         U_byte0_quad3_sg09_out_dly_sel_offset            0
#define         U_byte0_quad3_sg09_out_dly_sel_mask              0xffffffff
#define     pr13to16_cfg0                    0x160
#define         U_byte1_quad1_mc1_iclk_sclk_offset               16
#define         U_byte1_quad1_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte1_quad1_mc1_iclk_pclk_offset               0
#define         U_byte1_quad1_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr13to16_cfg1                    0x164
#define         U_byte1_quad1_mc1_oclk_sclk_offset               16
#define         U_byte1_quad1_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte1_quad1_mc1_oclk_pclk_offset               0
#define         U_byte1_quad1_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr13to16_cfg2                    0x168
#define         U_byte1_quad1_mc1_io_mode_offset                 28
#define         U_byte1_quad1_mc1_io_mode_mask                   0xf0000000
#define         U_byte1_quad1_mc1_rst_async_offset               24
#define         U_byte1_quad1_mc1_rst_async_mask                 0x0f000000
#define         U_byte1_quad1_mc1_dis_gsr_offset                 20
#define         U_byte1_quad1_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte1_quad1_mc1_ince_en_offset                 16
#define         U_byte1_quad1_mc1_ince_en_mask                   0x000f0000
#define         U_byte1_quad1_mc1_inrst_md_offset                12
#define         U_byte1_quad1_mc1_inrst_md_mask                  0x0000f000
#define         U_byte1_quad1_mc1_outce_en_offset                8
#define         U_byte1_quad1_mc1_outce_en_mask                  0x00000f00
#define         U_byte1_quad1_mc1_outrst_en_offset               4
#define         U_byte1_quad1_mc1_outrst_en_mask                 0x000000f0
#define         U_byte1_quad1_mc1_outrst_md_offset               0
#define         U_byte1_quad1_mc1_outrst_md_mask                 0x0000000f
#define     pr13to16_cfg3                    0x16c
#define         U_byte1_quad1_mc1_in_dly_offset                  0
#define         U_byte1_quad1_mc1_in_dly_mask                    0xffffffff
#define     pr13to16_cfg4                    0x170
#define         U_byte1_quad1_mc1_outdly_md_offset               24
#define         U_byte1_quad1_mc1_outdly_md_mask                 0xff000000
#define         U_byte1_quad1_mc1_ox_md_offset                   12
#define         U_byte1_quad1_mc1_ox_md_mask                     0x00fff000
#define         U_byte1_quad1_mc1_ts_sel_offset                  0
#define         U_byte1_quad1_mc1_ts_sel_mask                    0x00000fff
#define     pr13to16_cfg5                    0x174
#define         U_byte1_quad1_mc1_indly_byp_offset               28
#define         U_byte1_quad1_mc1_indly_byp_mask                 0xf0000000
#define         U_byte1_quad1_mc1_tsinv_offset                   24
#define         U_byte1_quad1_mc1_tsinv_mask                     0x0f000000
#define         U_byte1_quad1_mc1_ts_set_offset                  20
#define         U_byte1_quad1_mc1_ts_set_mask                    0x00f00000
#define         U_byte1_quad1_mc1_do_set_offset                  16
#define         U_byte1_quad1_mc1_do_set_mask                    0x000f0000
#define         U_byte1_quad1_mc1_ctl_dw_sel_offset              12
#define         U_byte1_quad1_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte1_quad1_mc1_dl_test_en_offset              8
#define         U_byte1_quad1_mc1_dl_test_en_mask                0x00000f00
#define         U_byte1_quad1_mc1_ce_inv_en_offset               4
#define         U_byte1_quad1_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte1_quad1_mc1_jclk_inv_en_offset             0
#define         U_byte1_quad1_mc1_jclk_inv_en_mask               0x0000000f
#define     pr13to16_cfg6                    0x178
#define         U_byte1_quad1_mc1_rst_inv_en_offset              28
#define         U_byte1_quad1_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte1_quad1_mc1_ensnk_offset                   0
#define         U_byte1_quad1_mc1_ensnk_mask                     0x0fffffff
#define     pr13to16_cfg7                    0x17c
#define         U_byte1_quad1_mc1_pdiff_en_offset                30
#define         U_byte1_quad1_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte1_quad1_mc1_pdr_ctrl_offset                28
#define         U_byte1_quad1_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte1_quad1_mc1_ensrc_offset                   0
#define         U_byte1_quad1_mc1_ensrc_mask                     0x0fffffff
#define     pr13to16_cfg8                    0x180
#define         U_byte1_quad1_mc1_odt_snk_offset                 4
#define         U_byte1_quad1_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte1_quad1_mc1_vref_padin_en_offset           0
#define         U_byte1_quad1_mc1_vref_padin_en_mask             0x0000000f
#define     pr13to16_cfg8_1                  0x490
#define         U_byte1_quad1_mc1_odt_src_offset                 4
#define         U_byte1_quad1_mc1_odt_src_mask                   0xfffffff0
#define         U_byte1_quad1_mc1_hsinbuf_insel_offset           0
#define         U_byte1_quad1_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr13to16_cfg9                    0x184
#define         U_byte1_quad1_mc1_odt_sel_offset                 24
#define         U_byte1_quad1_mc1_odt_sel_mask                   0xff000000
#define         U_byte1_quad1_mc1_src_snk_sel_offset             16
#define         U_byte1_quad1_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte1_quad1_mc1_dqs_pupd_offset                0
#define         U_byte1_quad1_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr13to16_cfg10                   0x188
#define         U_byte1_quad1_mc1_hsinbuf_cs_offset              24
#define         U_byte1_quad1_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte1_quad1_mc1_pdr_sel_offset                 16
#define         U_byte1_quad1_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte1_quad1_mc1_i_mode_offset                  8
#define         U_byte1_quad1_mc1_i_mode_mask                    0x0000ff00
#define         U_byte1_quad1_mc1_inhys_offset                   0
#define         U_byte1_quad1_mc1_inhys_mask                     0x000000ff
#define     pr13to16_cfg11                   0x18c
#define         U_byte1_quad1_mc1_usr_pd_offset                  28
#define         U_byte1_quad1_mc1_usr_pd_mask                    0xf0000000
#define         U_byte1_quad1_mc1_usr_pu_n_offset                24
#define         U_byte1_quad1_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte1_quad1_mc1_pupd_md_offset                 16
#define         U_byte1_quad1_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte1_quad1_mc1_lb_en_offset                   12
#define         U_byte1_quad1_mc1_lb_en_mask                     0x0000f000
#define         U_byte1_quad1_mc1_ddr_async_out_offset           8
#define         U_byte1_quad1_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte1_quad1_mc1_ddr_sync_byp_offset            4
#define         U_byte1_quad1_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte1_quad1_mc1_in_set_offset                  0
#define         U_byte1_quad1_mc1_in_set_mask                    0x0000000f
#define     pr13to16_cfg12                   0x190
#define         U_byte1_quad1_mc1_out_dly_offset                 0
#define         U_byte1_quad1_mc1_out_dly_mask                   0xffffffff
#define     pr13to16_cfg13                   0x194
#define         U_byte1_quad1_mc1_indly_md_offset                24
#define         U_byte1_quad1_mc1_indly_md_mask                  0xff000000
#define         U_byte1_quad1_mc1_ix_md_offset                   12
#define         U_byte1_quad1_mc1_ix_md_mask                     0x00fff000
#define         U_byte1_quad1_mc1_slew_offset                    0
#define         U_byte1_quad1_mc1_slew_mask                      0x00000fff
#define     pr13to16_cfg14                   0x198
#define         U_byte1_quad1_mc1_inrst_en_offset                28
#define         U_byte1_quad1_mc1_inrst_en_mask                  0xf0000000
#define         U_byte1_quad1_mc1_outdly_byp_offset              24
#define         U_byte1_quad1_mc1_outdly_byp_mask                0x0f000000
#define         U_byte1_quad1_mc1_pe_wpulse_offset               20
#define         U_byte1_quad1_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte1_quad1_mc1_enlvds_tx_offset               18
#define         U_byte1_quad1_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte1_quad1_mc1_pe_en_offset                   16
#define         U_byte1_quad1_mc1_pe_en_mask                     0x00030000
#define         U_byte1_quad1_mc1_pe_ctrl_offset                 8
#define         U_byte1_quad1_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte1_quad1_mc1_hysmd_sel_offset               4
#define         U_byte1_quad1_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte1_quad1_mc1_lb_sel_offset                  0
#define         U_byte1_quad1_mc1_lb_sel_mask                    0x0000000f
#define     pr13to16_cfg15                   0x19c
#define         U_byte1_quad1_mc1_rdiff_en_offset                30
#define         U_byte1_quad1_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte1_quad1_mc1_rdiff_sel_offset               28
#define         U_byte1_quad1_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte1_quad1_mc1_vcmrx_en_offset                26
#define         U_byte1_quad1_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte1_quad1_mc1_eclkdtos_en_offset             10
#define         U_byte1_quad1_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte1_quad1_sg09_pib_dterm_en_n_offset         8
#define         U_byte1_quad1_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte1_quad1_mc1_ix2p_offset                    4
#define         U_byte1_quad1_mc1_ix2p_mask                      0x000000f0
#define         U_byte1_quad1_mc1_extvref_sel_en_offset          0
#define         U_byte1_quad1_mc1_extvref_sel_en_mask            0x0000000f
#define     pr13to16_cfg16                   0x1a0
#define         U_byte1_quad1_mc1_ac_mode_en_offset              24
#define         U_byte1_quad1_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte1_quad1_mc1_ddrrstn_sync_en_offset         20
#define         U_byte1_quad1_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte1_quad1_mc1_odly_sync_en_offset            16
#define         U_byte1_quad1_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte1_quad1_mc1_idly_sync_en_offset            12
#define         U_byte1_quad1_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte1_quad1_mc1_cfgmd_i_en_offset              8
#define         U_byte1_quad1_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte1_quad1_sg09_pib_te_n_offset               4
#define         U_byte1_quad1_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte1_quad1_sg09_pib_pdr_offset                0
#define         U_byte1_quad1_sg09_pib_pdr_mask                  0x0000000f
#define     pr13to16_cfg17                   0x1a4
#define         U_byte1_quad1_sg09_in_dly_sel_offset             0
#define         U_byte1_quad1_sg09_in_dly_sel_mask               0xffffffff
#define     pr13to16_cfg18                   0x1a8
#define         U_byte1_quad1_sg09_out_dly_sel_offset            0
#define         U_byte1_quad1_sg09_out_dly_sel_mask              0xffffffff
#define     pr17to20_cfg0                    0x1b0
#define         U_byte1_quad2_mc1_iclk_sclk_offset               16
#define         U_byte1_quad2_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte1_quad2_mc1_iclk_pclk_offset               0
#define         U_byte1_quad2_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr17to20_cfg1                    0x1b4
#define         U_byte1_quad2_mc1_oclk_sclk_offset               16
#define         U_byte1_quad2_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte1_quad2_mc1_oclk_pclk_offset               0
#define         U_byte1_quad2_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr17to20_cfg2                    0x1b8
#define         U_byte1_quad2_mc1_io_mode_offset                 28
#define         U_byte1_quad2_mc1_io_mode_mask                   0xf0000000
#define         U_byte1_quad2_mc1_rst_async_offset               24
#define         U_byte1_quad2_mc1_rst_async_mask                 0x0f000000
#define         U_byte1_quad2_mc1_dis_gsr_offset                 20
#define         U_byte1_quad2_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte1_quad2_mc1_ince_en_offset                 16
#define         U_byte1_quad2_mc1_ince_en_mask                   0x000f0000
#define         U_byte1_quad2_mc1_inrst_md_offset                12
#define         U_byte1_quad2_mc1_inrst_md_mask                  0x0000f000
#define         U_byte1_quad2_mc1_outce_en_offset                8
#define         U_byte1_quad2_mc1_outce_en_mask                  0x00000f00
#define         U_byte1_quad2_mc1_outrst_en_offset               4
#define         U_byte1_quad2_mc1_outrst_en_mask                 0x000000f0
#define         U_byte1_quad2_mc1_outrst_md_offset               0
#define         U_byte1_quad2_mc1_outrst_md_mask                 0x0000000f
#define     pr17to20_cfg3                    0x1bc
#define         U_byte1_quad2_mc1_in_dly_offset                  0
#define         U_byte1_quad2_mc1_in_dly_mask                    0xffffffff
#define     pr17to20_cfg4                    0x1c0
#define         U_byte1_quad2_mc1_outdly_md_offset               24
#define         U_byte1_quad2_mc1_outdly_md_mask                 0xff000000
#define         U_byte1_quad2_mc1_ox_md_offset                   12
#define         U_byte1_quad2_mc1_ox_md_mask                     0x00fff000
#define         U_byte1_quad2_mc1_ts_sel_offset                  0
#define         U_byte1_quad2_mc1_ts_sel_mask                    0x00000fff
#define     pr17to20_cfg5                    0x1c4
#define         U_byte1_quad2_mc1_indly_byp_offset               28
#define         U_byte1_quad2_mc1_indly_byp_mask                 0xf0000000
#define         U_byte1_quad2_mc1_tsinv_offset                   24
#define         U_byte1_quad2_mc1_tsinv_mask                     0x0f000000
#define         U_byte1_quad2_mc1_ts_set_offset                  20
#define         U_byte1_quad2_mc1_ts_set_mask                    0x00f00000
#define         U_byte1_quad2_mc1_do_set_offset                  16
#define         U_byte1_quad2_mc1_do_set_mask                    0x000f0000
#define         U_byte1_quad2_mc1_ctl_dw_sel_offset              12
#define         U_byte1_quad2_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte1_quad2_mc1_dl_test_en_offset              8
#define         U_byte1_quad2_mc1_dl_test_en_mask                0x00000f00
#define         U_byte1_quad2_mc1_ce_inv_en_offset               4
#define         U_byte1_quad2_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte1_quad2_mc1_jclk_inv_en_offset             0
#define         U_byte1_quad2_mc1_jclk_inv_en_mask               0x0000000f
#define     pr17to20_cfg6                    0x1c8
#define         U_byte1_quad2_mc1_rst_inv_en_offset              28
#define         U_byte1_quad2_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte1_quad2_mc1_ensnk_offset                   0
#define         U_byte1_quad2_mc1_ensnk_mask                     0x0fffffff
#define     pr17to20_cfg7                    0x1cc
#define         U_byte1_quad2_mc1_pdiff_en_offset                30
#define         U_byte1_quad2_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte1_quad2_mc1_pdr_ctrl_offset                28
#define         U_byte1_quad2_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte1_quad2_mc1_ensrc_offset                   0
#define         U_byte1_quad2_mc1_ensrc_mask                     0x0fffffff
#define     pr17to20_cfg8                    0x1d0
#define         U_byte1_quad2_mc1_odt_snk_offset                 4
#define         U_byte1_quad2_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte1_quad2_mc1_vref_padin_en_offset           0
#define         U_byte1_quad2_mc1_vref_padin_en_mask             0x0000000f
#define     pr17to20_cfg8_1                  0x494
#define         U_byte1_quad2_mc1_odt_src_offset                 4
#define         U_byte1_quad2_mc1_odt_src_mask                   0xfffffff0
#define         U_byte1_quad2_mc1_hsinbuf_insel_offset           0
#define         U_byte1_quad2_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr17to20_cfg9                    0x1d4
#define         U_byte1_quad2_mc1_odt_sel_offset                 24
#define         U_byte1_quad2_mc1_odt_sel_mask                   0xff000000
#define         U_byte1_quad2_mc1_src_snk_sel_offset             16
#define         U_byte1_quad2_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte1_quad2_mc1_dqs_pupd_offset                0
#define         U_byte1_quad2_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr17to20_cfg10                   0x1d8
#define         U_byte1_quad2_mc1_hsinbuf_cs_offset              24
#define         U_byte1_quad2_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte1_quad2_mc1_pdr_sel_offset                 16
#define         U_byte1_quad2_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte1_quad2_mc1_i_mode_offset                  8
#define         U_byte1_quad2_mc1_i_mode_mask                    0x0000ff00
#define         U_byte1_quad2_mc1_inhys_offset                   0
#define         U_byte1_quad2_mc1_inhys_mask                     0x000000ff
#define     pr17to20_cfg11                   0x1dc
#define         U_byte1_quad2_mc1_usr_pd_offset                  28
#define         U_byte1_quad2_mc1_usr_pd_mask                    0xf0000000
#define         U_byte1_quad2_mc1_usr_pu_n_offset                24
#define         U_byte1_quad2_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte1_quad2_mc1_pupd_md_offset                 16
#define         U_byte1_quad2_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte1_quad2_mc1_lb_en_offset                   12
#define         U_byte1_quad2_mc1_lb_en_mask                     0x0000f000
#define         U_byte1_quad2_mc1_ddr_async_out_offset           8
#define         U_byte1_quad2_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte1_quad2_mc1_ddr_sync_byp_offset            4
#define         U_byte1_quad2_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte1_quad2_mc1_in_set_offset                  0
#define         U_byte1_quad2_mc1_in_set_mask                    0x0000000f
#define     pr17to20_cfg12                   0x1e0
#define         U_byte1_quad2_mc1_out_dly_offset                 0
#define         U_byte1_quad2_mc1_out_dly_mask                   0xffffffff
#define     pr17to20_cfg13                   0x1e4
#define         U_byte1_quad2_mc1_indly_md_offset                24
#define         U_byte1_quad2_mc1_indly_md_mask                  0xff000000
#define         U_byte1_quad2_mc1_ix_md_offset                   12
#define         U_byte1_quad2_mc1_ix_md_mask                     0x00fff000
#define         U_byte1_quad2_mc1_slew_offset                    0
#define         U_byte1_quad2_mc1_slew_mask                      0x00000fff
#define     pr17to20_cfg14                   0x1e8
#define         U_byte1_quad2_mc1_inrst_en_offset                28
#define         U_byte1_quad2_mc1_inrst_en_mask                  0xf0000000
#define         U_byte1_quad2_mc1_outdly_byp_offset              24
#define         U_byte1_quad2_mc1_outdly_byp_mask                0x0f000000
#define         U_byte1_quad2_mc1_pe_wpulse_offset               20
#define         U_byte1_quad2_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte1_quad2_mc1_enlvds_tx_offset               18
#define         U_byte1_quad2_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte1_quad2_mc1_pe_en_offset                   16
#define         U_byte1_quad2_mc1_pe_en_mask                     0x00030000
#define         U_byte1_quad2_mc1_pe_ctrl_offset                 8
#define         U_byte1_quad2_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte1_quad2_mc1_hysmd_sel_offset               4
#define         U_byte1_quad2_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte1_quad2_mc1_lb_sel_offset                  0
#define         U_byte1_quad2_mc1_lb_sel_mask                    0x0000000f
#define     pr17to20_cfg15                   0x1ec
#define         U_byte1_quad2_mc1_rdiff_en_offset                30
#define         U_byte1_quad2_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte1_quad2_mc1_rdiff_sel_offset               28
#define         U_byte1_quad2_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte1_quad2_mc1_vcmrx_en_offset                26
#define         U_byte1_quad2_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte1_quad2_mc1_eclkdtos_en_offset             10
#define         U_byte1_quad2_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte1_quad2_sg09_pib_dterm_en_n_offset         8
#define         U_byte1_quad2_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte1_quad2_mc1_ix2p_offset                    4
#define         U_byte1_quad2_mc1_ix2p_mask                      0x000000f0
#define         U_byte1_quad2_mc1_extvref_sel_en_offset          0
#define         U_byte1_quad2_mc1_extvref_sel_en_mask            0x0000000f
#define     pr17to20_cfg16                   0x1f0
#define         U_byte1_quad2_mc1_ac_mode_en_offset              24
#define         U_byte1_quad2_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte1_quad2_mc1_ddrrstn_sync_en_offset         20
#define         U_byte1_quad2_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte1_quad2_mc1_odly_sync_en_offset            16
#define         U_byte1_quad2_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte1_quad2_mc1_idly_sync_en_offset            12
#define         U_byte1_quad2_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte1_quad2_mc1_cfgmd_i_en_offset              8
#define         U_byte1_quad2_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte1_quad2_sg09_pib_te_n_offset               4
#define         U_byte1_quad2_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte1_quad2_sg09_pib_pdr_offset                0
#define         U_byte1_quad2_sg09_pib_pdr_mask                  0x0000000f
#define     pr17to20_cfg17                   0x1f4
#define         U_byte1_quad2_sg09_in_dly_sel_offset             0
#define         U_byte1_quad2_sg09_in_dly_sel_mask               0xffffffff
#define     pr17to20_cfg18                   0x1f8
#define         U_byte1_quad2_sg09_out_dly_sel_offset            0
#define         U_byte1_quad2_sg09_out_dly_sel_mask              0xffffffff
#define     pr21to24_cfg0                    0x200
#define         U_byte1_quad3_mc1_iclk_sclk_offset               16
#define         U_byte1_quad3_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte1_quad3_mc1_iclk_pclk_offset               0
#define         U_byte1_quad3_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr21to24_cfg1                    0x204
#define         U_byte1_quad3_mc1_oclk_sclk_offset               16
#define         U_byte1_quad3_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte1_quad3_mc1_oclk_pclk_offset               0
#define         U_byte1_quad3_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr21to24_cfg2                    0x208
#define         U_byte1_quad3_mc1_io_mode_offset                 28
#define         U_byte1_quad3_mc1_io_mode_mask                   0xf0000000
#define         U_byte1_quad3_mc1_rst_async_offset               24
#define         U_byte1_quad3_mc1_rst_async_mask                 0x0f000000
#define         U_byte1_quad3_mc1_dis_gsr_offset                 20
#define         U_byte1_quad3_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte1_quad3_mc1_ince_en_offset                 16
#define         U_byte1_quad3_mc1_ince_en_mask                   0x000f0000
#define         U_byte1_quad3_mc1_inrst_md_offset                12
#define         U_byte1_quad3_mc1_inrst_md_mask                  0x0000f000
#define         U_byte1_quad3_mc1_outce_en_offset                8
#define         U_byte1_quad3_mc1_outce_en_mask                  0x00000f00
#define         U_byte1_quad3_mc1_outrst_en_offset               4
#define         U_byte1_quad3_mc1_outrst_en_mask                 0x000000f0
#define         U_byte1_quad3_mc1_outrst_md_offset               0
#define         U_byte1_quad3_mc1_outrst_md_mask                 0x0000000f
#define     pr21to24_cfg3                    0x20c
#define         U_byte1_quad3_mc1_in_dly_offset                  0
#define         U_byte1_quad3_mc1_in_dly_mask                    0xffffffff
#define     pr21to24_cfg4                    0x210
#define         U_byte1_quad3_mc1_outdly_md_offset               24
#define         U_byte1_quad3_mc1_outdly_md_mask                 0xff000000
#define         U_byte1_quad3_mc1_ox_md_offset                   12
#define         U_byte1_quad3_mc1_ox_md_mask                     0x00fff000
#define         U_byte1_quad3_mc1_ts_sel_offset                  0
#define         U_byte1_quad3_mc1_ts_sel_mask                    0x00000fff
#define     pr21to24_cfg5                    0x214
#define         U_byte1_quad3_mc1_indly_byp_offset               28
#define         U_byte1_quad3_mc1_indly_byp_mask                 0xf0000000
#define         U_byte1_quad3_mc1_tsinv_offset                   24
#define         U_byte1_quad3_mc1_tsinv_mask                     0x0f000000
#define         U_byte1_quad3_mc1_ts_set_offset                  20
#define         U_byte1_quad3_mc1_ts_set_mask                    0x00f00000
#define         U_byte1_quad3_mc1_do_set_offset                  16
#define         U_byte1_quad3_mc1_do_set_mask                    0x000f0000
#define         U_byte1_quad3_mc1_ctl_dw_sel_offset              12
#define         U_byte1_quad3_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte1_quad3_mc1_dl_test_en_offset              8
#define         U_byte1_quad3_mc1_dl_test_en_mask                0x00000f00
#define         U_byte1_quad3_mc1_ce_inv_en_offset               4
#define         U_byte1_quad3_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte1_quad3_mc1_jclk_inv_en_offset             0
#define         U_byte1_quad3_mc1_jclk_inv_en_mask               0x0000000f
#define     pr21to24_cfg6                    0x218
#define         U_byte1_quad3_mc1_rst_inv_en_offset              28
#define         U_byte1_quad3_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte1_quad3_mc1_ensnk_offset                   0
#define         U_byte1_quad3_mc1_ensnk_mask                     0x0fffffff
#define     pr21to24_cfg7                    0x21c
#define         U_byte1_quad3_mc1_pdiff_en_offset                30
#define         U_byte1_quad3_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte1_quad3_mc1_pdr_ctrl_offset                28
#define         U_byte1_quad3_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte1_quad3_mc1_ensrc_offset                   0
#define         U_byte1_quad3_mc1_ensrc_mask                     0x0fffffff
#define     pr21to24_cfg8                    0x220
#define         U_byte1_quad3_mc1_odt_snk_offset                 4
#define         U_byte1_quad3_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte1_quad3_mc1_vref_padin_en_offset           0
#define         U_byte1_quad3_mc1_vref_padin_en_mask             0x0000000f
#define     pr21to24_cfg8_1                  0x498
#define         U_byte1_quad3_mc1_odt_src_offset                 4
#define         U_byte1_quad3_mc1_odt_src_mask                   0xfffffff0
#define         U_byte1_quad3_mc1_hsinbuf_insel_offset           0
#define         U_byte1_quad3_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr21to24_cfg9                    0x224
#define         U_byte1_quad3_mc1_odt_sel_offset                 24
#define         U_byte1_quad3_mc1_odt_sel_mask                   0xff000000
#define         U_byte1_quad3_mc1_src_snk_sel_offset             16
#define         U_byte1_quad3_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte1_quad3_mc1_dqs_pupd_offset                0
#define         U_byte1_quad3_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr21to24_cfg10                   0x228
#define         U_byte1_quad3_mc1_hsinbuf_cs_offset              24
#define         U_byte1_quad3_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte1_quad3_mc1_pdr_sel_offset                 16
#define         U_byte1_quad3_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte1_quad3_mc1_i_mode_offset                  8
#define         U_byte1_quad3_mc1_i_mode_mask                    0x0000ff00
#define         U_byte1_quad3_mc1_inhys_offset                   0
#define         U_byte1_quad3_mc1_inhys_mask                     0x000000ff
#define     pr21to24_cfg11                   0x22c
#define         U_byte1_quad3_mc1_usr_pd_offset                  28
#define         U_byte1_quad3_mc1_usr_pd_mask                    0xf0000000
#define         U_byte1_quad3_mc1_usr_pu_n_offset                24
#define         U_byte1_quad3_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte1_quad3_mc1_pupd_md_offset                 16
#define         U_byte1_quad3_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte1_quad3_mc1_lb_en_offset                   12
#define         U_byte1_quad3_mc1_lb_en_mask                     0x0000f000
#define         U_byte1_quad3_mc1_ddr_async_out_offset           8
#define         U_byte1_quad3_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte1_quad3_mc1_ddr_sync_byp_offset            4
#define         U_byte1_quad3_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte1_quad3_mc1_in_set_offset                  0
#define         U_byte1_quad3_mc1_in_set_mask                    0x0000000f
#define     pr21to24_cfg12                   0x230
#define         U_byte1_quad3_mc1_out_dly_offset                 0
#define         U_byte1_quad3_mc1_out_dly_mask                   0xffffffff
#define     pr21to24_cfg13                   0x234
#define         U_byte1_quad3_mc1_indly_md_offset                24
#define         U_byte1_quad3_mc1_indly_md_mask                  0xff000000
#define         U_byte1_quad3_mc1_ix_md_offset                   12
#define         U_byte1_quad3_mc1_ix_md_mask                     0x00fff000
#define         U_byte1_quad3_mc1_slew_offset                    0
#define         U_byte1_quad3_mc1_slew_mask                      0x00000fff
#define     pr21to24_cfg14                   0x238
#define         U_byte1_quad3_mc1_inrst_en_offset                28
#define         U_byte1_quad3_mc1_inrst_en_mask                  0xf0000000
#define         U_byte1_quad3_mc1_outdly_byp_offset              24
#define         U_byte1_quad3_mc1_outdly_byp_mask                0x0f000000
#define         U_byte1_quad3_mc1_pe_wpulse_offset               20
#define         U_byte1_quad3_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte1_quad3_mc1_enlvds_tx_offset               18
#define         U_byte1_quad3_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte1_quad3_mc1_pe_en_offset                   16
#define         U_byte1_quad3_mc1_pe_en_mask                     0x00030000
#define         U_byte1_quad3_mc1_pe_ctrl_offset                 8
#define         U_byte1_quad3_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte1_quad3_mc1_hysmd_sel_offset               4
#define         U_byte1_quad3_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte1_quad3_mc1_lb_sel_offset                  0
#define         U_byte1_quad3_mc1_lb_sel_mask                    0x0000000f
#define     pr21to24_cfg15                   0x23c
#define         U_byte1_quad3_mc1_rdiff_en_offset                30
#define         U_byte1_quad3_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte1_quad3_mc1_rdiff_sel_offset               28
#define         U_byte1_quad3_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte1_quad3_mc1_vcmrx_en_offset                26
#define         U_byte1_quad3_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte1_quad3_mc1_eclkdtos_en_offset             10
#define         U_byte1_quad3_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte1_quad3_sg09_pib_dterm_en_n_offset         8
#define         U_byte1_quad3_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte1_quad3_mc1_ix2p_offset                    4
#define         U_byte1_quad3_mc1_ix2p_mask                      0x000000f0
#define         U_byte1_quad3_mc1_extvref_sel_en_offset          0
#define         U_byte1_quad3_mc1_extvref_sel_en_mask            0x0000000f
#define     pr21to24_cfg16                   0x240
#define         U_byte1_quad3_mc1_ac_mode_en_offset              24
#define         U_byte1_quad3_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte1_quad3_mc1_ddrrstn_sync_en_offset         20
#define         U_byte1_quad3_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte1_quad3_mc1_odly_sync_en_offset            16
#define         U_byte1_quad3_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte1_quad3_mc1_idly_sync_en_offset            12
#define         U_byte1_quad3_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte1_quad3_mc1_cfgmd_i_en_offset              8
#define         U_byte1_quad3_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte1_quad3_sg09_pib_te_n_offset               4
#define         U_byte1_quad3_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte1_quad3_sg09_pib_pdr_offset                0
#define         U_byte1_quad3_sg09_pib_pdr_mask                  0x0000000f
#define     pr21to24_cfg17                   0x244
#define         U_byte1_quad3_sg09_in_dly_sel_offset             0
#define         U_byte1_quad3_sg09_in_dly_sel_mask               0xffffffff
#define     pr21to24_cfg18                   0x248
#define         U_byte1_quad3_sg09_out_dly_sel_offset            0
#define         U_byte1_quad3_sg09_out_dly_sel_mask              0xffffffff
#define     pr25to28_cfg0                    0x250
#define         U_byte2_quad1_mc1_iclk_sclk_offset               16
#define         U_byte2_quad1_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte2_quad1_mc1_iclk_pclk_offset               0
#define         U_byte2_quad1_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr25to28_cfg1                    0x254
#define         U_byte2_quad1_mc1_oclk_sclk_offset               16
#define         U_byte2_quad1_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte2_quad1_mc1_oclk_pclk_offset               0
#define         U_byte2_quad1_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr25to28_cfg2                    0x258
#define         U_byte2_quad1_mc1_io_mode_offset                 28
#define         U_byte2_quad1_mc1_io_mode_mask                   0xf0000000
#define         U_byte2_quad1_mc1_rst_async_offset               24
#define         U_byte2_quad1_mc1_rst_async_mask                 0x0f000000
#define         U_byte2_quad1_mc1_dis_gsr_offset                 20
#define         U_byte2_quad1_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte2_quad1_mc1_ince_en_offset                 16
#define         U_byte2_quad1_mc1_ince_en_mask                   0x000f0000
#define         U_byte2_quad1_mc1_inrst_md_offset                12
#define         U_byte2_quad1_mc1_inrst_md_mask                  0x0000f000
#define         U_byte2_quad1_mc1_outce_en_offset                8
#define         U_byte2_quad1_mc1_outce_en_mask                  0x00000f00
#define         U_byte2_quad1_mc1_outrst_en_offset               4
#define         U_byte2_quad1_mc1_outrst_en_mask                 0x000000f0
#define         U_byte2_quad1_mc1_outrst_md_offset               0
#define         U_byte2_quad1_mc1_outrst_md_mask                 0x0000000f
#define     pr25to28_cfg3                    0x25c
#define         U_byte2_quad1_mc1_in_dly_offset                  0
#define         U_byte2_quad1_mc1_in_dly_mask                    0xffffffff
#define     pr25to28_cfg4                    0x260
#define         U_byte2_quad1_mc1_outdly_md_offset               24
#define         U_byte2_quad1_mc1_outdly_md_mask                 0xff000000
#define         U_byte2_quad1_mc1_ox_md_offset                   12
#define         U_byte2_quad1_mc1_ox_md_mask                     0x00fff000
#define         U_byte2_quad1_mc1_ts_sel_offset                  0
#define         U_byte2_quad1_mc1_ts_sel_mask                    0x00000fff
#define     pr25to28_cfg5                    0x264
#define         U_byte2_quad1_mc1_indly_byp_offset               28
#define         U_byte2_quad1_mc1_indly_byp_mask                 0xf0000000
#define         U_byte2_quad1_mc1_tsinv_offset                   24
#define         U_byte2_quad1_mc1_tsinv_mask                     0x0f000000
#define         U_byte2_quad1_mc1_ts_set_offset                  20
#define         U_byte2_quad1_mc1_ts_set_mask                    0x00f00000
#define         U_byte2_quad1_mc1_do_set_offset                  16
#define         U_byte2_quad1_mc1_do_set_mask                    0x000f0000
#define         U_byte2_quad1_mc1_ctl_dw_sel_offset              12
#define         U_byte2_quad1_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte2_quad1_mc1_dl_test_en_offset              8
#define         U_byte2_quad1_mc1_dl_test_en_mask                0x00000f00
#define         U_byte2_quad1_mc1_ce_inv_en_offset               4
#define         U_byte2_quad1_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte2_quad1_mc1_jclk_inv_en_offset             0
#define         U_byte2_quad1_mc1_jclk_inv_en_mask               0x0000000f
#define     pr25to28_cfg6                    0x268
#define         U_byte2_quad1_mc1_rst_inv_en_offset              28
#define         U_byte2_quad1_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte2_quad1_mc1_ensnk_offset                   0
#define         U_byte2_quad1_mc1_ensnk_mask                     0x0fffffff
#define     pr25to28_cfg7                    0x26c
#define         U_byte2_quad1_mc1_pdiff_en_offset                30
#define         U_byte2_quad1_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte2_quad1_mc1_pdr_ctrl_offset                28
#define         U_byte2_quad1_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte2_quad1_mc1_ensrc_offset                   0
#define         U_byte2_quad1_mc1_ensrc_mask                     0x0fffffff
#define     pr25to28_cfg8                    0x270
#define         U_byte2_quad1_mc1_odt_snk_offset                 4
#define         U_byte2_quad1_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte2_quad1_mc1_vref_padin_en_offset           0
#define         U_byte2_quad1_mc1_vref_padin_en_mask             0x0000000f
#define     pr25to28_cfg8_1                  0x49c
#define         U_byte2_quad1_mc1_odt_src_offset                 4
#define         U_byte2_quad1_mc1_odt_src_mask                   0xfffffff0
#define         U_byte2_quad1_mc1_hsinbuf_insel_offset           0
#define         U_byte2_quad1_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr25to28_cfg9                    0x274
#define         U_byte2_quad1_mc1_odt_sel_offset                 24
#define         U_byte2_quad1_mc1_odt_sel_mask                   0xff000000
#define         U_byte2_quad1_mc1_src_snk_sel_offset             16
#define         U_byte2_quad1_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte2_quad1_mc1_dqs_pupd_offset                0
#define         U_byte2_quad1_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr25to28_cfg10                   0x278
#define         U_byte2_quad1_mc1_hsinbuf_cs_offset              24
#define         U_byte2_quad1_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte2_quad1_mc1_pdr_sel_offset                 16
#define         U_byte2_quad1_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte2_quad1_mc1_i_mode_offset                  8
#define         U_byte2_quad1_mc1_i_mode_mask                    0x0000ff00
#define         U_byte2_quad1_mc1_inhys_offset                   0
#define         U_byte2_quad1_mc1_inhys_mask                     0x000000ff
#define     pr25to28_cfg11                   0x27c
#define         U_byte2_quad1_mc1_usr_pd_offset                  28
#define         U_byte2_quad1_mc1_usr_pd_mask                    0xf0000000
#define         U_byte2_quad1_mc1_usr_pu_n_offset                24
#define         U_byte2_quad1_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte2_quad1_mc1_pupd_md_offset                 16
#define         U_byte2_quad1_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte2_quad1_mc1_lb_en_offset                   12
#define         U_byte2_quad1_mc1_lb_en_mask                     0x0000f000
#define         U_byte2_quad1_mc1_ddr_async_out_offset           8
#define         U_byte2_quad1_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte2_quad1_mc1_ddr_sync_byp_offset            4
#define         U_byte2_quad1_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte2_quad1_mc1_in_set_offset                  0
#define         U_byte2_quad1_mc1_in_set_mask                    0x0000000f
#define     pr25to28_cfg12                   0x280
#define         U_byte2_quad1_mc1_out_dly_offset                 0
#define         U_byte2_quad1_mc1_out_dly_mask                   0xffffffff
#define     pr25to28_cfg13                   0x284
#define         U_byte2_quad1_mc1_indly_md_offset                24
#define         U_byte2_quad1_mc1_indly_md_mask                  0xff000000
#define         U_byte2_quad1_mc1_ix_md_offset                   12
#define         U_byte2_quad1_mc1_ix_md_mask                     0x00fff000
#define         U_byte2_quad1_mc1_slew_offset                    0
#define         U_byte2_quad1_mc1_slew_mask                      0x00000fff
#define     pr25to28_cfg14                   0x288
#define         U_byte2_quad1_mc1_inrst_en_offset                28
#define         U_byte2_quad1_mc1_inrst_en_mask                  0xf0000000
#define         U_byte2_quad1_mc1_outdly_byp_offset              24
#define         U_byte2_quad1_mc1_outdly_byp_mask                0x0f000000
#define         U_byte2_quad1_mc1_pe_wpulse_offset               20
#define         U_byte2_quad1_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte2_quad1_mc1_enlvds_tx_offset               18
#define         U_byte2_quad1_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte2_quad1_mc1_pe_en_offset                   16
#define         U_byte2_quad1_mc1_pe_en_mask                     0x00030000
#define         U_byte2_quad1_mc1_pe_ctrl_offset                 8
#define         U_byte2_quad1_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte2_quad1_mc1_hysmd_sel_offset               4
#define         U_byte2_quad1_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte2_quad1_mc1_lb_sel_offset                  0
#define         U_byte2_quad1_mc1_lb_sel_mask                    0x0000000f
#define     pr25to28_cfg15                   0x28c
#define         U_byte2_quad1_mc1_rdiff_en_offset                30
#define         U_byte2_quad1_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte2_quad1_mc1_rdiff_sel_offset               28
#define         U_byte2_quad1_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte2_quad1_mc1_vcmrx_en_offset                26
#define         U_byte2_quad1_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte2_quad1_mc1_eclkdtos_en_offset             10
#define         U_byte2_quad1_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte2_quad1_sg09_pib_dterm_en_n_offset         8
#define         U_byte2_quad1_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte2_quad1_mc1_ix2p_offset                    4
#define         U_byte2_quad1_mc1_ix2p_mask                      0x000000f0
#define         U_byte2_quad1_mc1_extvref_sel_en_offset          0
#define         U_byte2_quad1_mc1_extvref_sel_en_mask            0x0000000f
#define     pr25to28_cfg16                   0x290
#define         U_byte2_quad1_mc1_ac_mode_en_offset              24
#define         U_byte2_quad1_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte2_quad1_mc1_ddrrstn_sync_en_offset         20
#define         U_byte2_quad1_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte2_quad1_mc1_odly_sync_en_offset            16
#define         U_byte2_quad1_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte2_quad1_mc1_idly_sync_en_offset            12
#define         U_byte2_quad1_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte2_quad1_mc1_cfgmd_i_en_offset              8
#define         U_byte2_quad1_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte2_quad1_sg09_pib_te_n_offset               4
#define         U_byte2_quad1_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte2_quad1_sg09_pib_pdr_offset                0
#define         U_byte2_quad1_sg09_pib_pdr_mask                  0x0000000f
#define     pr25to28_cfg17                   0x294
#define         U_byte2_quad1_sg09_in_dly_sel_offset             0
#define         U_byte2_quad1_sg09_in_dly_sel_mask               0xffffffff
#define     pr25to28_cfg18                   0x298
#define         U_byte2_quad1_sg09_out_dly_sel_offset            0
#define         U_byte2_quad1_sg09_out_dly_sel_mask              0xffffffff
#define     pr29to32_cfg0                    0x2a0
#define         U_byte2_quad2_mc1_iclk_sclk_offset               16
#define         U_byte2_quad2_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte2_quad2_mc1_iclk_pclk_offset               0
#define         U_byte2_quad2_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr29to32_cfg1                    0x2a4
#define         U_byte2_quad2_mc1_oclk_sclk_offset               16
#define         U_byte2_quad2_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte2_quad2_mc1_oclk_pclk_offset               0
#define         U_byte2_quad2_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr29to32_cfg2                    0x2a8
#define         U_byte2_quad2_mc1_io_mode_offset                 28
#define         U_byte2_quad2_mc1_io_mode_mask                   0xf0000000
#define         U_byte2_quad2_mc1_rst_async_offset               24
#define         U_byte2_quad2_mc1_rst_async_mask                 0x0f000000
#define         U_byte2_quad2_mc1_dis_gsr_offset                 20
#define         U_byte2_quad2_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte2_quad2_mc1_ince_en_offset                 16
#define         U_byte2_quad2_mc1_ince_en_mask                   0x000f0000
#define         U_byte2_quad2_mc1_inrst_md_offset                12
#define         U_byte2_quad2_mc1_inrst_md_mask                  0x0000f000
#define         U_byte2_quad2_mc1_outce_en_offset                8
#define         U_byte2_quad2_mc1_outce_en_mask                  0x00000f00
#define         U_byte2_quad2_mc1_outrst_en_offset               4
#define         U_byte2_quad2_mc1_outrst_en_mask                 0x000000f0
#define         U_byte2_quad2_mc1_outrst_md_offset               0
#define         U_byte2_quad2_mc1_outrst_md_mask                 0x0000000f
#define     pr29to32_cfg3                    0x2ac
#define         U_byte2_quad2_mc1_in_dly_offset                  0
#define         U_byte2_quad2_mc1_in_dly_mask                    0xffffffff
#define     pr29to32_cfg4                    0x2b0
#define         U_byte2_quad2_mc1_outdly_md_offset               24
#define         U_byte2_quad2_mc1_outdly_md_mask                 0xff000000
#define         U_byte2_quad2_mc1_ox_md_offset                   12
#define         U_byte2_quad2_mc1_ox_md_mask                     0x00fff000
#define         U_byte2_quad2_mc1_ts_sel_offset                  0
#define         U_byte2_quad2_mc1_ts_sel_mask                    0x00000fff
#define     pr29to32_cfg5                    0x2b4
#define         U_byte2_quad2_mc1_indly_byp_offset               28
#define         U_byte2_quad2_mc1_indly_byp_mask                 0xf0000000
#define         U_byte2_quad2_mc1_tsinv_offset                   24
#define         U_byte2_quad2_mc1_tsinv_mask                     0x0f000000
#define         U_byte2_quad2_mc1_ts_set_offset                  20
#define         U_byte2_quad2_mc1_ts_set_mask                    0x00f00000
#define         U_byte2_quad2_mc1_do_set_offset                  16
#define         U_byte2_quad2_mc1_do_set_mask                    0x000f0000
#define         U_byte2_quad2_mc1_ctl_dw_sel_offset              12
#define         U_byte2_quad2_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte2_quad2_mc1_dl_test_en_offset              8
#define         U_byte2_quad2_mc1_dl_test_en_mask                0x00000f00
#define         U_byte2_quad2_mc1_ce_inv_en_offset               4
#define         U_byte2_quad2_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte2_quad2_mc1_jclk_inv_en_offset             0
#define         U_byte2_quad2_mc1_jclk_inv_en_mask               0x0000000f
#define     pr29to32_cfg6                    0x2b8
#define         U_byte2_quad2_mc1_rst_inv_en_offset              28
#define         U_byte2_quad2_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte2_quad2_mc1_ensnk_offset                   0
#define         U_byte2_quad2_mc1_ensnk_mask                     0x0fffffff
#define     pr29to32_cfg7                    0x2bc
#define         U_byte2_quad2_mc1_pdiff_en_offset                30
#define         U_byte2_quad2_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte2_quad2_mc1_pdr_ctrl_offset                28
#define         U_byte2_quad2_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte2_quad2_mc1_ensrc_offset                   0
#define         U_byte2_quad2_mc1_ensrc_mask                     0x0fffffff
#define     pr29to32_cfg8                    0x2c0
#define         U_byte2_quad2_mc1_odt_snk_offset                 4
#define         U_byte2_quad2_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte2_quad2_mc1_vref_padin_en_offset           0
#define         U_byte2_quad2_mc1_vref_padin_en_mask             0x0000000f
#define     pr29to32_cfg8_1                  0x4a0
#define         U_byte2_quad2_mc1_odt_src_offset                 4
#define         U_byte2_quad2_mc1_odt_src_mask                   0xfffffff0
#define         U_byte2_quad2_mc1_hsinbuf_insel_offset           0
#define         U_byte2_quad2_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr29to32_cfg9                    0x2c4
#define         U_byte2_quad2_mc1_odt_sel_offset                 24
#define         U_byte2_quad2_mc1_odt_sel_mask                   0xff000000
#define         U_byte2_quad2_mc1_src_snk_sel_offset             16
#define         U_byte2_quad2_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte2_quad2_mc1_dqs_pupd_offset                0
#define         U_byte2_quad2_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr29to32_cfg10                   0x2c8
#define         U_byte2_quad2_mc1_hsinbuf_cs_offset              24
#define         U_byte2_quad2_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte2_quad2_mc1_pdr_sel_offset                 16
#define         U_byte2_quad2_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte2_quad2_mc1_i_mode_offset                  8
#define         U_byte2_quad2_mc1_i_mode_mask                    0x0000ff00
#define         U_byte2_quad2_mc1_inhys_offset                   0
#define         U_byte2_quad2_mc1_inhys_mask                     0x000000ff
#define     pr29to32_cfg11                   0x2cc
#define         U_byte2_quad2_mc1_usr_pd_offset                  28
#define         U_byte2_quad2_mc1_usr_pd_mask                    0xf0000000
#define         U_byte2_quad2_mc1_usr_pu_n_offset                24
#define         U_byte2_quad2_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte2_quad2_mc1_pupd_md_offset                 16
#define         U_byte2_quad2_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte2_quad2_mc1_lb_en_offset                   12
#define         U_byte2_quad2_mc1_lb_en_mask                     0x0000f000
#define         U_byte2_quad2_mc1_ddr_async_out_offset           8
#define         U_byte2_quad2_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte2_quad2_mc1_ddr_sync_byp_offset            4
#define         U_byte2_quad2_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte2_quad2_mc1_in_set_offset                  0
#define         U_byte2_quad2_mc1_in_set_mask                    0x0000000f
#define     pr29to32_cfg12                   0x2d0
#define         U_byte2_quad2_mc1_out_dly_offset                 0
#define         U_byte2_quad2_mc1_out_dly_mask                   0xffffffff
#define     pr29to32_cfg13                   0x2d4
#define         U_byte2_quad2_mc1_indly_md_offset                24
#define         U_byte2_quad2_mc1_indly_md_mask                  0xff000000
#define         U_byte2_quad2_mc1_ix_md_offset                   12
#define         U_byte2_quad2_mc1_ix_md_mask                     0x00fff000
#define         U_byte2_quad2_mc1_slew_offset                    0
#define         U_byte2_quad2_mc1_slew_mask                      0x00000fff
#define     pr29to32_cfg14                   0x2d8
#define         U_byte2_quad2_mc1_inrst_en_offset                28
#define         U_byte2_quad2_mc1_inrst_en_mask                  0xf0000000
#define         U_byte2_quad2_mc1_outdly_byp_offset              24
#define         U_byte2_quad2_mc1_outdly_byp_mask                0x0f000000
#define         U_byte2_quad2_mc1_pe_wpulse_offset               20
#define         U_byte2_quad2_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte2_quad2_mc1_enlvds_tx_offset               18
#define         U_byte2_quad2_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte2_quad2_mc1_pe_en_offset                   16
#define         U_byte2_quad2_mc1_pe_en_mask                     0x00030000
#define         U_byte2_quad2_mc1_pe_ctrl_offset                 8
#define         U_byte2_quad2_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte2_quad2_mc1_hysmd_sel_offset               4
#define         U_byte2_quad2_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte2_quad2_mc1_lb_sel_offset                  0
#define         U_byte2_quad2_mc1_lb_sel_mask                    0x0000000f
#define     pr29to32_cfg15                   0x2dc
#define         U_byte2_quad2_mc1_rdiff_en_offset                30
#define         U_byte2_quad2_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte2_quad2_mc1_rdiff_sel_offset               28
#define         U_byte2_quad2_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte2_quad2_mc1_vcmrx_en_offset                26
#define         U_byte2_quad2_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte2_quad2_mc1_eclkdtos_en_offset             10
#define         U_byte2_quad2_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte2_quad2_sg09_pib_dterm_en_n_offset         8
#define         U_byte2_quad2_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte2_quad2_mc1_ix2p_offset                    4
#define         U_byte2_quad2_mc1_ix2p_mask                      0x000000f0
#define         U_byte2_quad2_mc1_extvref_sel_en_offset          0
#define         U_byte2_quad2_mc1_extvref_sel_en_mask            0x0000000f
#define     pr29to32_cfg16                   0x2e0
#define         U_byte2_quad2_mc1_ac_mode_en_offset              24
#define         U_byte2_quad2_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte2_quad2_mc1_ddrrstn_sync_en_offset         20
#define         U_byte2_quad2_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte2_quad2_mc1_odly_sync_en_offset            16
#define         U_byte2_quad2_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte2_quad2_mc1_idly_sync_en_offset            12
#define         U_byte2_quad2_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte2_quad2_mc1_cfgmd_i_en_offset              8
#define         U_byte2_quad2_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte2_quad2_sg09_pib_te_n_offset               4
#define         U_byte2_quad2_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte2_quad2_sg09_pib_pdr_offset                0
#define         U_byte2_quad2_sg09_pib_pdr_mask                  0x0000000f
#define     pr29to32_cfg17                   0x2e4
#define         U_byte2_quad2_sg09_in_dly_sel_offset             0
#define         U_byte2_quad2_sg09_in_dly_sel_mask               0xffffffff
#define     pr29to32_cfg18                   0x2e8
#define         U_byte2_quad2_sg09_out_dly_sel_offset            0
#define         U_byte2_quad2_sg09_out_dly_sel_mask              0xffffffff
#define     pr33to36_cfg0                    0x2f0
#define         U_byte2_quad3_mc1_iclk_sclk_offset               16
#define         U_byte2_quad3_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte2_quad3_mc1_iclk_pclk_offset               0
#define         U_byte2_quad3_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr33to36_cfg1                    0x2f4
#define         U_byte2_quad3_mc1_oclk_sclk_offset               16
#define         U_byte2_quad3_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte2_quad3_mc1_oclk_pclk_offset               0
#define         U_byte2_quad3_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr33to36_cfg2                    0x2f8
#define         U_byte2_quad3_mc1_io_mode_offset                 28
#define         U_byte2_quad3_mc1_io_mode_mask                   0xf0000000
#define         U_byte2_quad3_mc1_rst_async_offset               24
#define         U_byte2_quad3_mc1_rst_async_mask                 0x0f000000
#define         U_byte2_quad3_mc1_dis_gsr_offset                 20
#define         U_byte2_quad3_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte2_quad3_mc1_ince_en_offset                 16
#define         U_byte2_quad3_mc1_ince_en_mask                   0x000f0000
#define         U_byte2_quad3_mc1_inrst_md_offset                12
#define         U_byte2_quad3_mc1_inrst_md_mask                  0x0000f000
#define         U_byte2_quad3_mc1_outce_en_offset                8
#define         U_byte2_quad3_mc1_outce_en_mask                  0x00000f00
#define         U_byte2_quad3_mc1_outrst_en_offset               4
#define         U_byte2_quad3_mc1_outrst_en_mask                 0x000000f0
#define         U_byte2_quad3_mc1_outrst_md_offset               0
#define         U_byte2_quad3_mc1_outrst_md_mask                 0x0000000f
#define     pr33to36_cfg3                    0x2fc
#define         U_byte2_quad3_mc1_in_dly_offset                  0
#define         U_byte2_quad3_mc1_in_dly_mask                    0xffffffff
#define     pr33to36_cfg4                    0x300
#define         U_byte2_quad3_mc1_outdly_md_offset               24
#define         U_byte2_quad3_mc1_outdly_md_mask                 0xff000000
#define         U_byte2_quad3_mc1_ox_md_offset                   12
#define         U_byte2_quad3_mc1_ox_md_mask                     0x00fff000
#define         U_byte2_quad3_mc1_ts_sel_offset                  0
#define         U_byte2_quad3_mc1_ts_sel_mask                    0x00000fff
#define     pr33to36_cfg5                    0x304
#define         U_byte2_quad3_mc1_indly_byp_offset               28
#define         U_byte2_quad3_mc1_indly_byp_mask                 0xf0000000
#define         U_byte2_quad3_mc1_tsinv_offset                   24
#define         U_byte2_quad3_mc1_tsinv_mask                     0x0f000000
#define         U_byte2_quad3_mc1_ts_set_offset                  20
#define         U_byte2_quad3_mc1_ts_set_mask                    0x00f00000
#define         U_byte2_quad3_mc1_do_set_offset                  16
#define         U_byte2_quad3_mc1_do_set_mask                    0x000f0000
#define         U_byte2_quad3_mc1_ctl_dw_sel_offset              12
#define         U_byte2_quad3_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte2_quad3_mc1_dl_test_en_offset              8
#define         U_byte2_quad3_mc1_dl_test_en_mask                0x00000f00
#define         U_byte2_quad3_mc1_ce_inv_en_offset               4
#define         U_byte2_quad3_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte2_quad3_mc1_jclk_inv_en_offset             0
#define         U_byte2_quad3_mc1_jclk_inv_en_mask               0x0000000f
#define     pr33to36_cfg6                    0x308
#define         U_byte2_quad3_mc1_rst_inv_en_offset              28
#define         U_byte2_quad3_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte2_quad3_mc1_ensnk_offset                   0
#define         U_byte2_quad3_mc1_ensnk_mask                     0x0fffffff
#define     pr33to36_cfg7                    0x30c
#define         U_byte2_quad3_mc1_pdiff_en_offset                30
#define         U_byte2_quad3_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte2_quad3_mc1_pdr_ctrl_offset                28
#define         U_byte2_quad3_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte2_quad3_mc1_ensrc_offset                   0
#define         U_byte2_quad3_mc1_ensrc_mask                     0x0fffffff
#define     pr33to36_cfg8                    0x310
#define         U_byte2_quad3_mc1_odt_snk_offset                 4
#define         U_byte2_quad3_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte2_quad3_mc1_vref_padin_en_offset           0
#define         U_byte2_quad3_mc1_vref_padin_en_mask             0x0000000f
#define     pr33to36_cfg8_1                  0x4a4
#define         U_byte2_quad3_mc1_odt_src_offset                 4
#define         U_byte2_quad3_mc1_odt_src_mask                   0xfffffff0
#define         U_byte2_quad3_mc1_hsinbuf_insel_offset           0
#define         U_byte2_quad3_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr33to36_cfg9                    0x314
#define         U_byte2_quad3_mc1_odt_sel_offset                 24
#define         U_byte2_quad3_mc1_odt_sel_mask                   0xff000000
#define         U_byte2_quad3_mc1_src_snk_sel_offset             16
#define         U_byte2_quad3_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte2_quad3_mc1_dqs_pupd_offset                0
#define         U_byte2_quad3_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr33to36_cfg10                   0x318
#define         U_byte2_quad3_mc1_hsinbuf_cs_offset              24
#define         U_byte2_quad3_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte2_quad3_mc1_pdr_sel_offset                 16
#define         U_byte2_quad3_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte2_quad3_mc1_i_mode_offset                  8
#define         U_byte2_quad3_mc1_i_mode_mask                    0x0000ff00
#define         U_byte2_quad3_mc1_inhys_offset                   0
#define         U_byte2_quad3_mc1_inhys_mask                     0x000000ff
#define     pr33to36_cfg11                   0x31c
#define         U_byte2_quad3_mc1_usr_pd_offset                  28
#define         U_byte2_quad3_mc1_usr_pd_mask                    0xf0000000
#define         U_byte2_quad3_mc1_usr_pu_n_offset                24
#define         U_byte2_quad3_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte2_quad3_mc1_pupd_md_offset                 16
#define         U_byte2_quad3_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte2_quad3_mc1_lb_en_offset                   12
#define         U_byte2_quad3_mc1_lb_en_mask                     0x0000f000
#define         U_byte2_quad3_mc1_ddr_async_out_offset           8
#define         U_byte2_quad3_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte2_quad3_mc1_ddr_sync_byp_offset            4
#define         U_byte2_quad3_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte2_quad3_mc1_in_set_offset                  0
#define         U_byte2_quad3_mc1_in_set_mask                    0x0000000f
#define     pr33to36_cfg12                   0x320
#define         U_byte2_quad3_mc1_out_dly_offset                 0
#define         U_byte2_quad3_mc1_out_dly_mask                   0xffffffff
#define     pr33to36_cfg13                   0x324
#define         U_byte2_quad3_mc1_indly_md_offset                24
#define         U_byte2_quad3_mc1_indly_md_mask                  0xff000000
#define         U_byte2_quad3_mc1_ix_md_offset                   12
#define         U_byte2_quad3_mc1_ix_md_mask                     0x00fff000
#define         U_byte2_quad3_mc1_slew_offset                    0
#define         U_byte2_quad3_mc1_slew_mask                      0x00000fff
#define     pr33to36_cfg14                   0x328
#define         U_byte2_quad3_mc1_inrst_en_offset                28
#define         U_byte2_quad3_mc1_inrst_en_mask                  0xf0000000
#define         U_byte2_quad3_mc1_outdly_byp_offset              24
#define         U_byte2_quad3_mc1_outdly_byp_mask                0x0f000000
#define         U_byte2_quad3_mc1_pe_wpulse_offset               20
#define         U_byte2_quad3_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte2_quad3_mc1_enlvds_tx_offset               18
#define         U_byte2_quad3_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte2_quad3_mc1_pe_en_offset                   16
#define         U_byte2_quad3_mc1_pe_en_mask                     0x00030000
#define         U_byte2_quad3_mc1_pe_ctrl_offset                 8
#define         U_byte2_quad3_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte2_quad3_mc1_hysmd_sel_offset               4
#define         U_byte2_quad3_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte2_quad3_mc1_lb_sel_offset                  0
#define         U_byte2_quad3_mc1_lb_sel_mask                    0x0000000f
#define     pr33to36_cfg15                   0x32c
#define         U_byte2_quad3_mc1_rdiff_en_offset                30
#define         U_byte2_quad3_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte2_quad3_mc1_rdiff_sel_offset               28
#define         U_byte2_quad3_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte2_quad3_mc1_vcmrx_en_offset                26
#define         U_byte2_quad3_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte2_quad3_mc1_eclkdtos_en_offset             10
#define         U_byte2_quad3_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte2_quad3_sg09_pib_dterm_en_n_offset         8
#define         U_byte2_quad3_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte2_quad3_mc1_ix2p_offset                    4
#define         U_byte2_quad3_mc1_ix2p_mask                      0x000000f0
#define         U_byte2_quad3_mc1_extvref_sel_en_offset          0
#define         U_byte2_quad3_mc1_extvref_sel_en_mask            0x0000000f
#define     pr33to36_cfg16                   0x330
#define         U_byte2_quad3_mc1_ac_mode_en_offset              24
#define         U_byte2_quad3_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte2_quad3_mc1_ddrrstn_sync_en_offset         20
#define         U_byte2_quad3_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte2_quad3_mc1_odly_sync_en_offset            16
#define         U_byte2_quad3_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte2_quad3_mc1_idly_sync_en_offset            12
#define         U_byte2_quad3_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte2_quad3_mc1_cfgmd_i_en_offset              8
#define         U_byte2_quad3_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte2_quad3_sg09_pib_te_n_offset               4
#define         U_byte2_quad3_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte2_quad3_sg09_pib_pdr_offset                0
#define         U_byte2_quad3_sg09_pib_pdr_mask                  0x0000000f
#define     pr33to36_cfg17                   0x334
#define         U_byte2_quad3_sg09_in_dly_sel_offset             0
#define         U_byte2_quad3_sg09_in_dly_sel_mask               0xffffffff
#define     pr33to36_cfg18                   0x338
#define         U_byte2_quad3_sg09_out_dly_sel_offset            0
#define         U_byte2_quad3_sg09_out_dly_sel_mask              0xffffffff
#define     pr37to40_cfg0                    0x340
#define         U_byte3_quad1_mc1_iclk_sclk_offset               16
#define         U_byte3_quad1_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte3_quad1_mc1_iclk_pclk_offset               0
#define         U_byte3_quad1_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr37to40_cfg1                    0x344
#define         U_byte3_quad1_mc1_oclk_sclk_offset               16
#define         U_byte3_quad1_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte3_quad1_mc1_oclk_pclk_offset               0
#define         U_byte3_quad1_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr37to40_cfg2                    0x348
#define         U_byte3_quad1_mc1_io_mode_offset                 28
#define         U_byte3_quad1_mc1_io_mode_mask                   0xf0000000
#define         U_byte3_quad1_mc1_rst_async_offset               24
#define         U_byte3_quad1_mc1_rst_async_mask                 0x0f000000
#define         U_byte3_quad1_mc1_dis_gsr_offset                 20
#define         U_byte3_quad1_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte3_quad1_mc1_ince_en_offset                 16
#define         U_byte3_quad1_mc1_ince_en_mask                   0x000f0000
#define         U_byte3_quad1_mc1_inrst_md_offset                12
#define         U_byte3_quad1_mc1_inrst_md_mask                  0x0000f000
#define         U_byte3_quad1_mc1_outce_en_offset                8
#define         U_byte3_quad1_mc1_outce_en_mask                  0x00000f00
#define         U_byte3_quad1_mc1_outrst_en_offset               4
#define         U_byte3_quad1_mc1_outrst_en_mask                 0x000000f0
#define         U_byte3_quad1_mc1_outrst_md_offset               0
#define         U_byte3_quad1_mc1_outrst_md_mask                 0x0000000f
#define     pr37to40_cfg3                    0x34c
#define         U_byte3_quad1_mc1_in_dly_offset                  0
#define         U_byte3_quad1_mc1_in_dly_mask                    0xffffffff
#define     pr37to40_cfg4                    0x350
#define         U_byte3_quad1_mc1_outdly_md_offset               24
#define         U_byte3_quad1_mc1_outdly_md_mask                 0xff000000
#define         U_byte3_quad1_mc1_ox_md_offset                   12
#define         U_byte3_quad1_mc1_ox_md_mask                     0x00fff000
#define         U_byte3_quad1_mc1_ts_sel_offset                  0
#define         U_byte3_quad1_mc1_ts_sel_mask                    0x00000fff
#define     pr37to40_cfg5                    0x354
#define         U_byte3_quad1_mc1_indly_byp_offset               28
#define         U_byte3_quad1_mc1_indly_byp_mask                 0xf0000000
#define         U_byte3_quad1_mc1_tsinv_offset                   24
#define         U_byte3_quad1_mc1_tsinv_mask                     0x0f000000
#define         U_byte3_quad1_mc1_ts_set_offset                  20
#define         U_byte3_quad1_mc1_ts_set_mask                    0x00f00000
#define         U_byte3_quad1_mc1_do_set_offset                  16
#define         U_byte3_quad1_mc1_do_set_mask                    0x000f0000
#define         U_byte3_quad1_mc1_ctl_dw_sel_offset              12
#define         U_byte3_quad1_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte3_quad1_mc1_dl_test_en_offset              8
#define         U_byte3_quad1_mc1_dl_test_en_mask                0x00000f00
#define         U_byte3_quad1_mc1_ce_inv_en_offset               4
#define         U_byte3_quad1_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte3_quad1_mc1_jclk_inv_en_offset             0
#define         U_byte3_quad1_mc1_jclk_inv_en_mask               0x0000000f
#define     pr37to40_cfg6                    0x358
#define         U_byte3_quad1_mc1_rst_inv_en_offset              28
#define         U_byte3_quad1_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte3_quad1_mc1_ensnk_offset                   0
#define         U_byte3_quad1_mc1_ensnk_mask                     0x0fffffff
#define     pr37to40_cfg7                    0x35c
#define         U_byte3_quad1_mc1_pdiff_en_offset                30
#define         U_byte3_quad1_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte3_quad1_mc1_pdr_ctrl_offset                28
#define         U_byte3_quad1_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte3_quad1_mc1_ensrc_offset                   0
#define         U_byte3_quad1_mc1_ensrc_mask                     0x0fffffff
#define     pr37to40_cfg8                    0x360
#define         U_byte3_quad1_mc1_odt_snk_offset                 4
#define         U_byte3_quad1_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte3_quad1_mc1_vref_padin_en_offset           0
#define         U_byte3_quad1_mc1_vref_padin_en_mask             0x0000000f
#define     pr37to40_cfg8_1                  0x4a8
#define         U_byte3_quad1_mc1_odt_src_offset                 4
#define         U_byte3_quad1_mc1_odt_src_mask                   0xfffffff0
#define         U_byte3_quad1_mc1_hsinbuf_insel_offset           0
#define         U_byte3_quad1_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr37to40_cfg9                    0x364
#define         U_byte3_quad1_mc1_odt_sel_offset                 24
#define         U_byte3_quad1_mc1_odt_sel_mask                   0xff000000
#define         U_byte3_quad1_mc1_src_snk_sel_offset             16
#define         U_byte3_quad1_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte3_quad1_mc1_dqs_pupd_offset                0
#define         U_byte3_quad1_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr37to40_cfg10                   0x368
#define         U_byte3_quad1_mc1_hsinbuf_cs_offset              24
#define         U_byte3_quad1_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte3_quad1_mc1_pdr_sel_offset                 16
#define         U_byte3_quad1_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte3_quad1_mc1_i_mode_offset                  8
#define         U_byte3_quad1_mc1_i_mode_mask                    0x0000ff00
#define         U_byte3_quad1_mc1_inhys_offset                   0
#define         U_byte3_quad1_mc1_inhys_mask                     0x000000ff
#define     pr37to40_cfg11                   0x36c
#define         U_byte3_quad1_mc1_usr_pd_offset                  28
#define         U_byte3_quad1_mc1_usr_pd_mask                    0xf0000000
#define         U_byte3_quad1_mc1_usr_pu_n_offset                24
#define         U_byte3_quad1_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte3_quad1_mc1_pupd_md_offset                 16
#define         U_byte3_quad1_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte3_quad1_mc1_lb_en_offset                   12
#define         U_byte3_quad1_mc1_lb_en_mask                     0x0000f000
#define         U_byte3_quad1_mc1_ddr_async_out_offset           8
#define         U_byte3_quad1_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte3_quad1_mc1_ddr_sync_byp_offset            4
#define         U_byte3_quad1_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte3_quad1_mc1_in_set_offset                  0
#define         U_byte3_quad1_mc1_in_set_mask                    0x0000000f
#define     pr37to40_cfg12                   0x370
#define         U_byte3_quad1_mc1_out_dly_offset                 0
#define         U_byte3_quad1_mc1_out_dly_mask                   0xffffffff
#define     pr37to40_cfg13                   0x374
#define         U_byte3_quad1_mc1_indly_md_offset                24
#define         U_byte3_quad1_mc1_indly_md_mask                  0xff000000
#define         U_byte3_quad1_mc1_ix_md_offset                   12
#define         U_byte3_quad1_mc1_ix_md_mask                     0x00fff000
#define         U_byte3_quad1_mc1_slew_offset                    0
#define         U_byte3_quad1_mc1_slew_mask                      0x00000fff
#define     pr37to40_cfg14                   0x378
#define         U_byte3_quad1_mc1_inrst_en_offset                28
#define         U_byte3_quad1_mc1_inrst_en_mask                  0xf0000000
#define         U_byte3_quad1_mc1_outdly_byp_offset              24
#define         U_byte3_quad1_mc1_outdly_byp_mask                0x0f000000
#define         U_byte3_quad1_mc1_pe_wpulse_offset               20
#define         U_byte3_quad1_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte3_quad1_mc1_enlvds_tx_offset               18
#define         U_byte3_quad1_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte3_quad1_mc1_pe_en_offset                   16
#define         U_byte3_quad1_mc1_pe_en_mask                     0x00030000
#define         U_byte3_quad1_mc1_pe_ctrl_offset                 8
#define         U_byte3_quad1_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte3_quad1_mc1_hysmd_sel_offset               4
#define         U_byte3_quad1_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte3_quad1_mc1_lb_sel_offset                  0
#define         U_byte3_quad1_mc1_lb_sel_mask                    0x0000000f
#define     pr37to40_cfg15                   0x37c
#define         U_byte3_quad1_mc1_rdiff_en_offset                30
#define         U_byte3_quad1_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte3_quad1_mc1_rdiff_sel_offset               28
#define         U_byte3_quad1_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte3_quad1_mc1_vcmrx_en_offset                26
#define         U_byte3_quad1_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte3_quad1_mc1_eclkdtos_en_offset             10
#define         U_byte3_quad1_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte3_quad1_sg09_pib_dterm_en_n_offset         8
#define         U_byte3_quad1_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte3_quad1_mc1_ix2p_offset                    4
#define         U_byte3_quad1_mc1_ix2p_mask                      0x000000f0
#define         U_byte3_quad1_mc1_extvref_sel_en_offset          0
#define         U_byte3_quad1_mc1_extvref_sel_en_mask            0x0000000f
#define     pr37to40_cfg16                   0x380
#define         U_byte3_quad1_mc1_ac_mode_en_offset              24
#define         U_byte3_quad1_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte3_quad1_mc1_ddrrstn_sync_en_offset         20
#define         U_byte3_quad1_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte3_quad1_mc1_odly_sync_en_offset            16
#define         U_byte3_quad1_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte3_quad1_mc1_idly_sync_en_offset            12
#define         U_byte3_quad1_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte3_quad1_mc1_cfgmd_i_en_offset              8
#define         U_byte3_quad1_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte3_quad1_sg09_pib_te_n_offset               4
#define         U_byte3_quad1_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte3_quad1_sg09_pib_pdr_offset                0
#define         U_byte3_quad1_sg09_pib_pdr_mask                  0x0000000f
#define     pr37to40_cfg17                   0x384
#define         U_byte3_quad1_sg09_in_dly_sel_offset             0
#define         U_byte3_quad1_sg09_in_dly_sel_mask               0xffffffff
#define     pr37to40_cfg18                   0x388
#define         U_byte3_quad1_sg09_out_dly_sel_offset            0
#define         U_byte3_quad1_sg09_out_dly_sel_mask              0xffffffff
#define     pr41to44_cfg0                    0x390
#define         U_byte3_quad2_mc1_iclk_sclk_offset               16
#define         U_byte3_quad2_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte3_quad2_mc1_iclk_pclk_offset               0
#define         U_byte3_quad2_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr41to44_cfg1                    0x394
#define         U_byte3_quad2_mc1_oclk_sclk_offset               16
#define         U_byte3_quad2_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte3_quad2_mc1_oclk_pclk_offset               0
#define         U_byte3_quad2_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr41to44_cfg2                    0x398
#define         U_byte3_quad2_mc1_io_mode_offset                 28
#define         U_byte3_quad2_mc1_io_mode_mask                   0xf0000000
#define         U_byte3_quad2_mc1_rst_async_offset               24
#define         U_byte3_quad2_mc1_rst_async_mask                 0x0f000000
#define         U_byte3_quad2_mc1_dis_gsr_offset                 20
#define         U_byte3_quad2_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte3_quad2_mc1_ince_en_offset                 16
#define         U_byte3_quad2_mc1_ince_en_mask                   0x000f0000
#define         U_byte3_quad2_mc1_inrst_md_offset                12
#define         U_byte3_quad2_mc1_inrst_md_mask                  0x0000f000
#define         U_byte3_quad2_mc1_outce_en_offset                8
#define         U_byte3_quad2_mc1_outce_en_mask                  0x00000f00
#define         U_byte3_quad2_mc1_outrst_en_offset               4
#define         U_byte3_quad2_mc1_outrst_en_mask                 0x000000f0
#define         U_byte3_quad2_mc1_outrst_md_offset               0
#define         U_byte3_quad2_mc1_outrst_md_mask                 0x0000000f
#define     pr41to44_cfg3                    0x39c
#define         U_byte3_quad2_mc1_in_dly_offset                  0
#define         U_byte3_quad2_mc1_in_dly_mask                    0xffffffff
#define     pr41to44_cfg4                    0x3a0
#define         U_byte3_quad2_mc1_outdly_md_offset               24
#define         U_byte3_quad2_mc1_outdly_md_mask                 0xff000000
#define         U_byte3_quad2_mc1_ox_md_offset                   12
#define         U_byte3_quad2_mc1_ox_md_mask                     0x00fff000
#define         U_byte3_quad2_mc1_ts_sel_offset                  0
#define         U_byte3_quad2_mc1_ts_sel_mask                    0x00000fff
#define     pr41to44_cfg5                    0x3a4
#define         U_byte3_quad2_mc1_indly_byp_offset               28
#define         U_byte3_quad2_mc1_indly_byp_mask                 0xf0000000
#define         U_byte3_quad2_mc1_tsinv_offset                   24
#define         U_byte3_quad2_mc1_tsinv_mask                     0x0f000000
#define         U_byte3_quad2_mc1_ts_set_offset                  20
#define         U_byte3_quad2_mc1_ts_set_mask                    0x00f00000
#define         U_byte3_quad2_mc1_do_set_offset                  16
#define         U_byte3_quad2_mc1_do_set_mask                    0x000f0000
#define         U_byte3_quad2_mc1_ctl_dw_sel_offset              12
#define         U_byte3_quad2_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte3_quad2_mc1_dl_test_en_offset              8
#define         U_byte3_quad2_mc1_dl_test_en_mask                0x00000f00
#define         U_byte3_quad2_mc1_ce_inv_en_offset               4
#define         U_byte3_quad2_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte3_quad2_mc1_jclk_inv_en_offset             0
#define         U_byte3_quad2_mc1_jclk_inv_en_mask               0x0000000f
#define     pr41to44_cfg6                    0x3a8
#define         U_byte3_quad2_mc1_rst_inv_en_offset              28
#define         U_byte3_quad2_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte3_quad2_mc1_ensnk_offset                   0
#define         U_byte3_quad2_mc1_ensnk_mask                     0x0fffffff
#define     pr41to44_cfg7                    0x3ac
#define         U_byte3_quad2_mc1_pdiff_en_offset                30
#define         U_byte3_quad2_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte3_quad2_mc1_pdr_ctrl_offset                28
#define         U_byte3_quad2_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte3_quad2_mc1_ensrc_offset                   0
#define         U_byte3_quad2_mc1_ensrc_mask                     0x0fffffff
#define     pr41to44_cfg8                    0x3b0
#define         U_byte3_quad2_mc1_odt_snk_offset                 4
#define         U_byte3_quad2_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte3_quad2_mc1_vref_padin_en_offset           0
#define         U_byte3_quad2_mc1_vref_padin_en_mask             0x0000000f
#define     pr41to44_cfg8_1                  0x4ac
#define         U_byte3_quad2_mc1_odt_src_offset                 4
#define         U_byte3_quad2_mc1_odt_src_mask                   0xfffffff0
#define         U_byte3_quad2_mc1_hsinbuf_insel_offset           0
#define         U_byte3_quad2_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr41to44_cfg9                    0x3b4
#define         U_byte3_quad2_mc1_odt_sel_offset                 24
#define         U_byte3_quad2_mc1_odt_sel_mask                   0xff000000
#define         U_byte3_quad2_mc1_src_snk_sel_offset             16
#define         U_byte3_quad2_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte3_quad2_mc1_dqs_pupd_offset                0
#define         U_byte3_quad2_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr41to44_cfg10                   0x3b8
#define         U_byte3_quad2_mc1_hsinbuf_cs_offset              24
#define         U_byte3_quad2_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte3_quad2_mc1_pdr_sel_offset                 16
#define         U_byte3_quad2_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte3_quad2_mc1_i_mode_offset                  8
#define         U_byte3_quad2_mc1_i_mode_mask                    0x0000ff00
#define         U_byte3_quad2_mc1_inhys_offset                   0
#define         U_byte3_quad2_mc1_inhys_mask                     0x000000ff
#define     pr41to44_cfg11                   0x3bc
#define         U_byte3_quad2_mc1_usr_pd_offset                  28
#define         U_byte3_quad2_mc1_usr_pd_mask                    0xf0000000
#define         U_byte3_quad2_mc1_usr_pu_n_offset                24
#define         U_byte3_quad2_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte3_quad2_mc1_pupd_md_offset                 16
#define         U_byte3_quad2_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte3_quad2_mc1_lb_en_offset                   12
#define         U_byte3_quad2_mc1_lb_en_mask                     0x0000f000
#define         U_byte3_quad2_mc1_ddr_async_out_offset           8
#define         U_byte3_quad2_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte3_quad2_mc1_ddr_sync_byp_offset            4
#define         U_byte3_quad2_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte3_quad2_mc1_in_set_offset                  0
#define         U_byte3_quad2_mc1_in_set_mask                    0x0000000f
#define     pr41to44_cfg12                   0x3c0
#define         U_byte3_quad2_mc1_out_dly_offset                 0
#define         U_byte3_quad2_mc1_out_dly_mask                   0xffffffff
#define     pr41to44_cfg13                   0x3c4
#define         U_byte3_quad2_mc1_indly_md_offset                24
#define         U_byte3_quad2_mc1_indly_md_mask                  0xff000000
#define         U_byte3_quad2_mc1_ix_md_offset                   12
#define         U_byte3_quad2_mc1_ix_md_mask                     0x00fff000
#define         U_byte3_quad2_mc1_slew_offset                    0
#define         U_byte3_quad2_mc1_slew_mask                      0x00000fff
#define     pr41to44_cfg14                   0x3c8
#define         U_byte3_quad2_mc1_inrst_en_offset                28
#define         U_byte3_quad2_mc1_inrst_en_mask                  0xf0000000
#define         U_byte3_quad2_mc1_outdly_byp_offset              24
#define         U_byte3_quad2_mc1_outdly_byp_mask                0x0f000000
#define         U_byte3_quad2_mc1_pe_wpulse_offset               20
#define         U_byte3_quad2_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte3_quad2_mc1_enlvds_tx_offset               18
#define         U_byte3_quad2_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte3_quad2_mc1_pe_en_offset                   16
#define         U_byte3_quad2_mc1_pe_en_mask                     0x00030000
#define         U_byte3_quad2_mc1_pe_ctrl_offset                 8
#define         U_byte3_quad2_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte3_quad2_mc1_hysmd_sel_offset               4
#define         U_byte3_quad2_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte3_quad2_mc1_lb_sel_offset                  0
#define         U_byte3_quad2_mc1_lb_sel_mask                    0x0000000f
#define     pr41to44_cfg15                   0x3cc
#define         U_byte3_quad2_mc1_rdiff_en_offset                30
#define         U_byte3_quad2_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte3_quad2_mc1_rdiff_sel_offset               28
#define         U_byte3_quad2_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte3_quad2_mc1_vcmrx_en_offset                26
#define         U_byte3_quad2_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte3_quad2_mc1_eclkdtos_en_offset             10
#define         U_byte3_quad2_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte3_quad2_sg09_pib_dterm_en_n_offset         8
#define         U_byte3_quad2_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte3_quad2_mc1_ix2p_offset                    4
#define         U_byte3_quad2_mc1_ix2p_mask                      0x000000f0
#define         U_byte3_quad2_mc1_extvref_sel_en_offset          0
#define         U_byte3_quad2_mc1_extvref_sel_en_mask            0x0000000f
#define     pr41to44_cfg16                   0x3d0
#define         U_byte3_quad2_mc1_ac_mode_en_offset              24
#define         U_byte3_quad2_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte3_quad2_mc1_ddrrstn_sync_en_offset         20
#define         U_byte3_quad2_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte3_quad2_mc1_odly_sync_en_offset            16
#define         U_byte3_quad2_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte3_quad2_mc1_idly_sync_en_offset            12
#define         U_byte3_quad2_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte3_quad2_mc1_cfgmd_i_en_offset              8
#define         U_byte3_quad2_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte3_quad2_sg09_pib_te_n_offset               4
#define         U_byte3_quad2_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte3_quad2_sg09_pib_pdr_offset                0
#define         U_byte3_quad2_sg09_pib_pdr_mask                  0x0000000f
#define     pr41to44_cfg17                   0x3d4
#define         U_byte3_quad2_sg09_in_dly_sel_offset             0
#define         U_byte3_quad2_sg09_in_dly_sel_mask               0xffffffff
#define     pr41to44_cfg18                   0x3d8
#define         U_byte3_quad2_sg09_out_dly_sel_offset            0
#define         U_byte3_quad2_sg09_out_dly_sel_mask              0xffffffff
#define     pr45to48_cfg0                    0x3e0
#define         U_byte3_quad3_mc1_iclk_sclk_offset               16
#define         U_byte3_quad3_mc1_iclk_sclk_mask                 0xffff0000
#define         U_byte3_quad3_mc1_iclk_pclk_offset               0
#define         U_byte3_quad3_mc1_iclk_pclk_mask                 0x0000ffff
#define     pr45to48_cfg1                    0x3e4
#define         U_byte3_quad3_mc1_oclk_sclk_offset               16
#define         U_byte3_quad3_mc1_oclk_sclk_mask                 0xffff0000
#define         U_byte3_quad3_mc1_oclk_pclk_offset               0
#define         U_byte3_quad3_mc1_oclk_pclk_mask                 0x0000ffff
#define     pr45to48_cfg2                    0x3e8
#define         U_byte3_quad3_mc1_io_mode_offset                 28
#define         U_byte3_quad3_mc1_io_mode_mask                   0xf0000000
#define         U_byte3_quad3_mc1_rst_async_offset               24
#define         U_byte3_quad3_mc1_rst_async_mask                 0x0f000000
#define         U_byte3_quad3_mc1_dis_gsr_offset                 20
#define         U_byte3_quad3_mc1_dis_gsr_mask                   0x00f00000
#define         U_byte3_quad3_mc1_ince_en_offset                 16
#define         U_byte3_quad3_mc1_ince_en_mask                   0x000f0000
#define         U_byte3_quad3_mc1_inrst_md_offset                12
#define         U_byte3_quad3_mc1_inrst_md_mask                  0x0000f000
#define         U_byte3_quad3_mc1_outce_en_offset                8
#define         U_byte3_quad3_mc1_outce_en_mask                  0x00000f00
#define         U_byte3_quad3_mc1_outrst_en_offset               4
#define         U_byte3_quad3_mc1_outrst_en_mask                 0x000000f0
#define         U_byte3_quad3_mc1_outrst_md_offset               0
#define         U_byte3_quad3_mc1_outrst_md_mask                 0x0000000f
#define     pr45to48_cfg3                    0x3ec
#define         U_byte3_quad3_mc1_in_dly_offset                  0
#define         U_byte3_quad3_mc1_in_dly_mask                    0xffffffff
#define     pr45to48_cfg4                    0x3f0
#define         U_byte3_quad3_mc1_outdly_md_offset               24
#define         U_byte3_quad3_mc1_outdly_md_mask                 0xff000000
#define         U_byte3_quad3_mc1_ox_md_offset                   12
#define         U_byte3_quad3_mc1_ox_md_mask                     0x00fff000
#define         U_byte3_quad3_mc1_ts_sel_offset                  0
#define         U_byte3_quad3_mc1_ts_sel_mask                    0x00000fff
#define     pr45to48_cfg5                    0x3f4
#define         U_byte3_quad3_mc1_indly_byp_offset               28
#define         U_byte3_quad3_mc1_indly_byp_mask                 0xf0000000
#define         U_byte3_quad3_mc1_tsinv_offset                   24
#define         U_byte3_quad3_mc1_tsinv_mask                     0x0f000000
#define         U_byte3_quad3_mc1_ts_set_offset                  20
#define         U_byte3_quad3_mc1_ts_set_mask                    0x00f00000
#define         U_byte3_quad3_mc1_do_set_offset                  16
#define         U_byte3_quad3_mc1_do_set_mask                    0x000f0000
#define         U_byte3_quad3_mc1_ctl_dw_sel_offset              12
#define         U_byte3_quad3_mc1_ctl_dw_sel_mask                0x0000f000
#define         U_byte3_quad3_mc1_dl_test_en_offset              8
#define         U_byte3_quad3_mc1_dl_test_en_mask                0x00000f00
#define         U_byte3_quad3_mc1_ce_inv_en_offset               4
#define         U_byte3_quad3_mc1_ce_inv_en_mask                 0x000000f0
#define         U_byte3_quad3_mc1_jclk_inv_en_offset             0
#define         U_byte3_quad3_mc1_jclk_inv_en_mask               0x0000000f
#define     pr45to48_cfg6                    0x3f8
#define         U_byte3_quad3_mc1_rst_inv_en_offset              28
#define         U_byte3_quad3_mc1_rst_inv_en_mask                0xf0000000
#define         U_byte3_quad3_mc1_ensnk_offset                   0
#define         U_byte3_quad3_mc1_ensnk_mask                     0x0fffffff
#define     pr45to48_cfg7                    0x3fc
#define         U_byte3_quad3_mc1_pdiff_en_offset                30
#define         U_byte3_quad3_mc1_pdiff_en_mask                  0xc0000000
#define         U_byte3_quad3_mc1_pdr_ctrl_offset                28
#define         U_byte3_quad3_mc1_pdr_ctrl_mask                  0x30000000
#define         U_byte3_quad3_mc1_ensrc_offset                   0
#define         U_byte3_quad3_mc1_ensrc_mask                     0x0fffffff
#define     pr45to48_cfg8                    0x400
#define         U_byte3_quad3_mc1_odt_snk_offset                 4
#define         U_byte3_quad3_mc1_odt_snk_mask                   0xfffffff0
#define         U_byte3_quad3_mc1_vref_padin_en_offset           0
#define         U_byte3_quad3_mc1_vref_padin_en_mask             0x0000000f
#define     pr45to48_cfg8_1                  0x4b0
#define         U_byte3_quad3_mc1_odt_src_offset                 4
#define         U_byte3_quad3_mc1_odt_src_mask                   0xfffffff0
#define         U_byte3_quad3_mc1_hsinbuf_insel_offset           0
#define         U_byte3_quad3_mc1_hsinbuf_insel_mask             0x0000000f
#define     pr45to48_cfg9                    0x404
#define         U_byte3_quad3_mc1_odt_sel_offset                 24
#define         U_byte3_quad3_mc1_odt_sel_mask                   0xff000000
#define         U_byte3_quad3_mc1_src_snk_sel_offset             16
#define         U_byte3_quad3_mc1_src_snk_sel_mask               0x00ff0000
#define         U_byte3_quad3_mc1_dqs_pupd_offset                0
#define         U_byte3_quad3_mc1_dqs_pupd_mask                  0x0000ffff
#define     pr45to48_cfg10                   0x408
#define         U_byte3_quad3_mc1_hsinbuf_cs_offset              24
#define         U_byte3_quad3_mc1_hsinbuf_cs_mask                0xff000000
#define         U_byte3_quad3_mc1_pdr_sel_offset                 16
#define         U_byte3_quad3_mc1_pdr_sel_mask                   0x00ff0000
#define         U_byte3_quad3_mc1_i_mode_offset                  8
#define         U_byte3_quad3_mc1_i_mode_mask                    0x0000ff00
#define         U_byte3_quad3_mc1_inhys_offset                   0
#define         U_byte3_quad3_mc1_inhys_mask                     0x000000ff
#define     pr45to48_cfg11                   0x40c
#define         U_byte3_quad3_mc1_usr_pd_offset                  28
#define         U_byte3_quad3_mc1_usr_pd_mask                    0xf0000000
#define         U_byte3_quad3_mc1_usr_pu_n_offset                24
#define         U_byte3_quad3_mc1_usr_pu_n_mask                  0x0f000000
#define         U_byte3_quad3_mc1_pupd_md_offset                 16
#define         U_byte3_quad3_mc1_pupd_md_mask                   0x00ff0000
#define         U_byte3_quad3_mc1_lb_en_offset                   12
#define         U_byte3_quad3_mc1_lb_en_mask                     0x0000f000
#define         U_byte3_quad3_mc1_ddr_async_out_offset           8
#define         U_byte3_quad3_mc1_ddr_async_out_mask             0x00000f00
#define         U_byte3_quad3_mc1_ddr_sync_byp_offset            4
#define         U_byte3_quad3_mc1_ddr_sync_byp_mask              0x000000f0
#define         U_byte3_quad3_mc1_in_set_offset                  0
#define         U_byte3_quad3_mc1_in_set_mask                    0x0000000f
#define     pr45to48_cfg12                   0x410
#define         U_byte3_quad3_mc1_out_dly_offset                 0
#define         U_byte3_quad3_mc1_out_dly_mask                   0xffffffff
#define     pr45to48_cfg13                   0x414
#define         U_byte3_quad3_mc1_indly_md_offset                24
#define         U_byte3_quad3_mc1_indly_md_mask                  0xff000000
#define         U_byte3_quad3_mc1_ix_md_offset                   12
#define         U_byte3_quad3_mc1_ix_md_mask                     0x00fff000
#define         U_byte3_quad3_mc1_slew_offset                    0
#define         U_byte3_quad3_mc1_slew_mask                      0x00000fff
#define     pr45to48_cfg14                   0x418
#define         U_byte3_quad3_mc1_inrst_en_offset                28
#define         U_byte3_quad3_mc1_inrst_en_mask                  0xf0000000
#define         U_byte3_quad3_mc1_outdly_byp_offset              24
#define         U_byte3_quad3_mc1_outdly_byp_mask                0x0f000000
#define         U_byte3_quad3_mc1_pe_wpulse_offset               20
#define         U_byte3_quad3_mc1_pe_wpulse_mask                 0x00f00000
#define         U_byte3_quad3_mc1_enlvds_tx_offset               18
#define         U_byte3_quad3_mc1_enlvds_tx_mask                 0x000c0000
#define         U_byte3_quad3_mc1_pe_en_offset                   16
#define         U_byte3_quad3_mc1_pe_en_mask                     0x00030000
#define         U_byte3_quad3_mc1_pe_ctrl_offset                 8
#define         U_byte3_quad3_mc1_pe_ctrl_mask                   0x0000ff00
#define         U_byte3_quad3_mc1_hysmd_sel_offset               4
#define         U_byte3_quad3_mc1_hysmd_sel_mask                 0x000000f0
#define         U_byte3_quad3_mc1_lb_sel_offset                  0
#define         U_byte3_quad3_mc1_lb_sel_mask                    0x0000000f
#define     pr45to48_cfg15                   0x41c
#define         U_byte3_quad3_mc1_rdiff_en_offset                30
#define         U_byte3_quad3_mc1_rdiff_en_mask                  0xc0000000
#define         U_byte3_quad3_mc1_rdiff_sel_offset               28
#define         U_byte3_quad3_mc1_rdiff_sel_mask                 0x30000000
#define         U_byte3_quad3_mc1_vcmrx_en_offset                26
#define         U_byte3_quad3_mc1_vcmrx_en_mask                  0x0c000000
#define         U_byte3_quad3_mc1_eclkdtos_en_offset             10
#define         U_byte3_quad3_mc1_eclkdtos_en_mask               0x03fffc00
#define         U_byte3_quad3_sg09_pib_dterm_en_n_offset         8
#define         U_byte3_quad3_sg09_pib_dterm_en_n_mask           0x00000300
#define         U_byte3_quad3_mc1_ix2p_offset                    4
#define         U_byte3_quad3_mc1_ix2p_mask                      0x000000f0
#define         U_byte3_quad3_mc1_extvref_sel_en_offset          0
#define         U_byte3_quad3_mc1_extvref_sel_en_mask            0x0000000f
#define     pr45to48_cfg16                   0x420
#define         U_byte3_quad3_mc1_ac_mode_en_offset              24
#define         U_byte3_quad3_mc1_ac_mode_en_mask                0x0f000000
#define         U_byte3_quad3_mc1_ddrrstn_sync_en_offset         20
#define         U_byte3_quad3_mc1_ddrrstn_sync_en_mask           0x00f00000
#define         U_byte3_quad3_mc1_odly_sync_en_offset            16
#define         U_byte3_quad3_mc1_odly_sync_en_mask              0x000f0000
#define         U_byte3_quad3_mc1_idly_sync_en_offset            12
#define         U_byte3_quad3_mc1_idly_sync_en_mask              0x0000f000
#define         U_byte3_quad3_mc1_cfgmd_i_en_offset              8
#define         U_byte3_quad3_mc1_cfgmd_i_en_mask                0x00000f00
#define         U_byte3_quad3_sg09_pib_te_n_offset               4
#define         U_byte3_quad3_sg09_pib_te_n_mask                 0x000000f0
#define         U_byte3_quad3_sg09_pib_pdr_offset                0
#define         U_byte3_quad3_sg09_pib_pdr_mask                  0x0000000f
#define     pr45to48_cfg17                   0x424
#define         U_byte3_quad3_sg09_in_dly_sel_offset             0
#define         U_byte3_quad3_sg09_in_dly_sel_mask               0xffffffff
#define     pr45to48_cfg18                   0x428
#define         U_byte3_quad3_sg09_out_dly_sel_offset            0
#define         U_byte3_quad3_sg09_out_dly_sel_mask              0xffffffff
#define     pr49_cfg0                        0x430
#define         U_byte3_se_mc1_iclk_sclk_offset                  28
#define         U_byte3_se_mc1_iclk_sclk_mask                    0xf0000000
#define         U_byte3_se_mc1_iclk_pclk_offset                  24
#define         U_byte3_se_mc1_iclk_pclk_mask                    0x0f000000
#define         U_byte3_se_mc1_oclk_sclk_offset                  20
#define         U_byte3_se_mc1_oclk_sclk_mask                    0x00f00000
#define         U_byte3_se_mc1_oclk_pclk_offset                  16
#define         U_byte3_se_mc1_oclk_pclk_mask                    0x000f0000
#define         U_byte3_se_mc1_io_mode_offset                    15
#define         U_byte3_se_mc1_io_mode_mask                      0x00008000
#define         U_byte3_se_mc1_rst_async_offset                  14
#define         U_byte3_se_mc1_rst_async_mask                    0x00004000
#define         U_byte3_se_mc1_dis_gsr_offset                    13
#define         U_byte3_se_mc1_dis_gsr_mask                      0x00002000
#define         U_byte3_se_mc1_ince_en_offset                    12
#define         U_byte3_se_mc1_ince_en_mask                      0x00001000
#define         U_byte3_se_mc1_inrst_md_offset                   11
#define         U_byte3_se_mc1_inrst_md_mask                     0x00000800
#define         U_byte3_se_mc1_outce_en_offset                   10
#define         U_byte3_se_mc1_outce_en_mask                     0x00000400
#define         U_byte3_se_mc1_outrst_en_offset                  9
#define         U_byte3_se_mc1_outrst_en_mask                    0x00000200
#define         U_byte3_se_mc1_outrst_md_offset                  8
#define         U_byte3_se_mc1_outrst_md_mask                    0x00000100
#define         U_byte3_se_mc1_in_dly_offset                     0
#define         U_byte3_se_mc1_in_dly_mask                       0x000000ff
#define     pr49_cfg1                        0x434
#define         U_byte3_se_mc1_indly_byp_offset                  31
#define         U_byte3_se_mc1_indly_byp_mask                    0x80000000
#define         U_byte3_se_mc1_outdly_md_offset                  29
#define         U_byte3_se_mc1_outdly_md_mask                    0x60000000
#define         U_byte3_se_mc1_ox_md_offset                      26
#define         U_byte3_se_mc1_ox_md_mask                        0x1c000000
#define         U_byte3_se_mc1_ts_sel_offset                     23
#define         U_byte3_se_mc1_ts_sel_mask                       0x03800000
#define         U_byte3_se_mc1_tsinv_offset                      22
#define         U_byte3_se_mc1_tsinv_mask                        0x00400000
#define         U_byte3_se_mc1_ts_set_offset                     21
#define         U_byte3_se_mc1_ts_set_mask                       0x00200000
#define         U_byte3_se_mc1_do_set_offset                     20
#define         U_byte3_se_mc1_do_set_mask                       0x00100000
#define         U_byte3_se_mc1_ctl_dw_sel_offset                 19
#define         U_byte3_se_mc1_ctl_dw_sel_mask                   0x00080000
#define         U_byte3_se_mc1_dl_test_en_offset                 18
#define         U_byte3_se_mc1_dl_test_en_mask                   0x00040000
#define         U_byte3_se_mc1_src_snk_sel_offset                16
#define         U_byte3_se_mc1_src_snk_sel_mask                  0x00030000
#define         U_byte3_se_mc1_ensnk_offset                      9
#define         U_byte3_se_mc1_ensnk_mask                        0x0000fe00
#define         U_byte3_se_mc1_ensrc_offset                      2
#define         U_byte3_se_mc1_ensrc_mask                        0x000001fc
#define         U_byte3_se_mc1_odt_sel_offset                    0
#define         U_byte3_se_mc1_odt_sel_mask                      0x00000003
#define     pr49_cfg2                        0x438
#define         U_byte3_se_mc1_ce_inv_en_offset                  31
#define         U_byte3_se_mc1_ce_inv_en_mask                    0x80000000
#define         U_byte3_se_mc1_jclk_inv_en_offset                30
#define         U_byte3_se_mc1_jclk_inv_en_mask                  0x40000000
#define         U_byte3_se_mc1_rst_inv_en_offset                 29
#define         U_byte3_se_mc1_rst_inv_en_mask                   0x20000000
#define         U_byte3_se_mc1_odt_snk_offset                    22
#define         U_byte3_se_mc1_odt_snk_mask                      0x1fc00000
#define         U_byte3_se_mc1_odt_src_offset                    15
#define         U_byte3_se_mc1_odt_src_mask                      0x003f8000
#define         U_byte3_se_mc1_dqs_pupd_offset                   11
#define         U_byte3_se_mc1_dqs_pupd_mask                     0x00007800
#define         U_byte3_se_mc1_slew_offset                       8
#define         U_byte3_se_mc1_slew_mask                         0x00000700
#define         U_byte3_se_mc1_hsinbuf_cs_offset                 6
#define         U_byte3_se_mc1_hsinbuf_cs_mask                   0x000000c0
#define         U_byte3_se_mc1_pdr_sel_offset                    4
#define         U_byte3_se_mc1_pdr_sel_mask                      0x00000030
#define         U_byte3_se_mc1_i_mode_offset                     2
#define         U_byte3_se_mc1_i_mode_mask                       0x0000000c
#define         U_byte3_se_mc1_lb_sel_offset                     1
#define         U_byte3_se_mc1_lb_sel_mask                       0x00000002
#define         U_byte3_se_mc1_ix2p_offset                       0
#define         U_byte3_se_mc1_ix2p_mask                         0x00000001
#define     pr49_cfg3                        0x43c
#define         U_byte3_se_mc1_vref_padin_en_offset              31
#define         U_byte3_se_mc1_vref_padin_en_mask                0x80000000
#define         U_byte3_se_mc1_inhys_offset                      29
#define         U_byte3_se_mc1_inhys_mask                        0x60000000
#define         U_byte3_se_mc1_usr_pd_offset                     28
#define         U_byte3_se_mc1_usr_pd_mask                       0x10000000
#define         U_byte3_se_mc1_usr_pu_n_offset                   27
#define         U_byte3_se_mc1_usr_pu_n_mask                     0x08000000
#define         U_byte3_se_mc1_pupd_md_offset                    25
#define         U_byte3_se_mc1_pupd_md_mask                      0x06000000
#define         U_byte3_se_mc1_lb_en_offset                      24
#define         U_byte3_se_mc1_lb_en_mask                        0x01000000
#define         U_byte3_se_mc1_ddr_async_out_offset              23
#define         U_byte3_se_mc1_ddr_async_out_mask                0x00800000
#define         U_byte3_se_mc1_ddr_sync_byp_offset               22
#define         U_byte3_se_mc1_ddr_sync_byp_mask                 0x00400000
#define         U_byte3_se_mc1_in_set_offset                     21
#define         U_byte3_se_mc1_in_set_mask                       0x00200000
#define         U_byte3_se_mc1_indly_md_offset                   19
#define         U_byte3_se_mc1_indly_md_mask                     0x00180000
#define         U_byte3_se_mc1_inrst_en_offset                   18
#define         U_byte3_se_mc1_inrst_en_mask                     0x00040000
#define         U_byte3_se_mc1_out_dly_offset                    10
#define         U_byte3_se_mc1_out_dly_mask                      0x0003fc00
#define         U_byte3_se_mc1_ix_md_offset                      7
#define         U_byte3_se_mc1_ix_md_mask                        0x00000380
#define         U_byte3_se_mc1_outdly_byp_offset                 6
#define         U_byte3_se_mc1_outdly_byp_mask                   0x00000040
#define         U_byte3_se_mc1_pe_ctrl_offset                    4
#define         U_byte3_se_mc1_pe_ctrl_mask                      0x00000030
#define         U_byte3_se_mc1_eclkdtos_en_offset                0
#define         U_byte3_se_mc1_eclkdtos_en_mask                  0x0000000f
#define     pr49_cfg4                        0x440
#define         U_byte3_se_sg09_in_dly_sel_offset                18
#define         U_byte3_se_sg09_in_dly_sel_mask                  0x03fc0000
#define         U_byte3_se_sg09_out_dly_sel_offset               10
#define         U_byte3_se_sg09_out_dly_sel_mask                 0x0003fc00
#define         U_byte3_se_sg09_pib_te_n_offset                  9
#define         U_byte3_se_sg09_pib_te_n_mask                    0x00000200
#define         U_byte3_se_sg09_pib_pdr_offset                   8
#define         U_byte3_se_sg09_pib_pdr_mask                     0x00000100
#define         U_byte3_se_mc1_pdr_ctrl_offset                   7
#define         U_byte3_se_mc1_pdr_ctrl_mask                     0x00000080
#define         U_byte3_se_mc1_hysmd_sel_offset                  6
#define         U_byte3_se_mc1_hysmd_sel_mask                    0x00000040
#define         U_byte3_se_mc1_extvref_sel_en_offset             5
#define         U_byte3_se_mc1_extvref_sel_en_mask               0x00000020
#define         U_byte3_se_mc1_ac_mode_en_offset                 4
#define         U_byte3_se_mc1_ac_mode_en_mask                   0x00000010
#define         U_byte3_se_mc1_ddrrstn_sync_en_offset            3
#define         U_byte3_se_mc1_ddrrstn_sync_en_mask              0x00000008
#define         U_byte3_se_mc1_odly_sync_en_offset               2
#define         U_byte3_se_mc1_odly_sync_en_mask                 0x00000004
#define         U_byte3_se_mc1_idly_sync_en_offset               1
#define         U_byte3_se_mc1_idly_sync_en_mask                 0x00000002
#define         U_byte3_se_mc1_cfgmd_i_en_offset                 0
#define         U_byte3_se_mc1_cfgmd_i_en_mask                   0x00000001
