// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weifYi_H__
#define __myip_v1_0_HLS_weifYi_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weifYi_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weifYi_ram) {
        ram[0] = "0b00111110000100010111000100110011";
        ram[1] = "0b00111100100101110011100101010001";
        ram[2] = "0b00111101101010100000010101001111";
        ram[3] = "0b10111101100101000101000110000110";
        ram[4] = "0b10111100111011100000011101111001";
        ram[5] = "0b10111101110011101100111110100011";
        ram[6] = "0b10111110001111111001100011011011";
        ram[7] = "0b10111101100110110101111010111110";
        ram[8] = "0b00111100110111011111111110010100";
        ram[9] = "0b10111100100101000111100001100110";
        ram[10] = "0b00111110000001100010010000001011";
        ram[11] = "0b10111101101010110100000001111100";
        ram[12] = "0b00111101001010011101010000001111";
        ram[13] = "0b00111110010000000000101000010100";
        ram[14] = "0b00111110001011110011000111110011";
        ram[15] = "0b00111110001010101111100111101000";
        ram[16] = "0b10111100100111110001000001110110";
        ram[17] = "0b10111100110001011111110110011100";
        ram[18] = "0b00111110000111011100110101101111";
        ram[19] = "0b10111101110100010001100001100010";
        ram[20] = "0b10111101101000011100001010000110";
        ram[21] = "0b00111101110010100001001010111001";
        ram[22] = "0b00111101111011000001011111010100";
        ram[23] = "0b10111110011111100111001100101010";
        ram[24] = "0b00111101111101011111010101010010";
        ram[25] = "0b00111101111011111100011100101000";
        ram[26] = "0b10111110000000010101100100010001";
        ram[27] = "0b00111110011001011001100110111111";
        ram[28] = "0b00111110000001110010110100011110";
        ram[29] = "0b00111101111001000101101110111111";
        ram[30] = "0b10111101111001011011111100000110";
        ram[31] = "0b00111101110101010100010111111111";
        ram[32] = "0b00111101011101101111111000101011";
        ram[33] = "0b00111101001001000100110101010001";
        ram[34] = "0b00111100001101001001101011001110";
        ram[35] = "0b10111101101001000011110101010111";
        ram[36] = "0b00111110010101000011011011111000";
        ram[37] = "0b10111101101101011111101010110110";
        ram[38] = "0b00111101101110100101111110101110";
        ram[39] = "0b00111110001001110101001100001011";
        ram[40] = "0b10111110001001000110000110110010";
        ram[41] = "0b00111110010111110000000100010011";
        ram[42] = "0b00111110000011000110011101100001";
        ram[43] = "0b10111110010101100001100011100111";
        ram[44] = "0b00111110010100001101110100110100";
        ram[45] = "0b00111101110011010000101000001011";
        ram[46] = "0b00111110000111100000101110001011";
        ram[47] = "0b10111110000010001100101101100101";
        ram[48] = "0b00111100100001010011000010010000";
        ram[49] = "0b10111110010011000110001110011110";
        ram[50] = "0b10111101110101110000010011100011";
        ram[51] = "0b00111110000011011111011110010001";
        ram[52] = "0b10111110010100101010010001011101";
        ram[53] = "0b00111101101001011101010011010001";
        ram[54] = "0b10111101011000110101101111001001";
        ram[55] = "0b00111101110110001010011000001110";
        ram[56] = "0b10111101111111101101100011010111";
        ram[57] = "0b00111101000011100100001010110001";
        ram[58] = "0b10111100100011010100110010000100";
        ram[59] = "0b00111101110010110010010010111110";
        ram[60] = "0b00111110011100110101101001000000";
        ram[61] = "0b00111101011101111010110011101111";
        ram[62] = "0b10111101100111101000110010001001";
        ram[63] = "0b00111101011011111101100010100111";
        ram[64] = "0b10111100011110010011100110001110";
        ram[65] = "0b10111101111011110001111011000111";
        ram[66] = "0b10111101100101111001101111001110";
        ram[67] = "0b10111010110001010101010001111111";
        ram[68] = "0b00111101001000000010011100011001";
        ram[69] = "0b10111101010011001000000100001101";
        ram[70] = "0b10111101110101001001110101100001";
        ram[71] = "0b10111110000100101110111101010001";
        ram[72] = "0b10111100101111001101101010100101";
        ram[73] = "0b00111101100100001100101110011111";
        ram[74] = "0b00111110011100001110111001100101";
        ram[75] = "0b10111101000000010100010001101100";
        ram[76] = "0b10111101110001101111100111011011";
        ram[77] = "0b10111110000100000000000101000010";
        ram[78] = "0b10111100111000100101010001101100";
        ram[79] = "0b00111100101110100011100100001000";
        ram[80] = "0b10111110000110100001101111100101";
        ram[81] = "0b10111110001110010001110010011110";
        ram[82] = "0b00111101110001011110100100010000";
        ram[83] = "0b00111101010010000011101011110100";
        ram[84] = "0b10111101100011101110110010010001";
        ram[85] = "0b10111101101011011111100000001110";
        ram[86] = "0b00111101111100111100000111001011";
        ram[87] = "0b00111100100001010010001100111111";
        ram[88] = "0b00111110001001111010110000011011";
        ram[89] = "0b00111110001110111101101010001110";
        ram[90] = "0b00111110001100101101000000100101";
        ram[91] = "0b00111011111100101000000101101111";
        ram[92] = "0b00111101100110101000011000010000";
        ram[93] = "0b10111101001001001110100100000010";
        ram[94] = "0b10111101110111011001000011001010";
        ram[95] = "0b00111101101111001111001010101111";
        ram[96] = "0b00111101001111010101000000101010";
        ram[97] = "0b00111100101011011101010101110010";
        ram[98] = "0b10111101000011001010010000101001";
        ram[99] = "0b00111100110010000110101100101100";
        ram[100] = "0b10111110000000101110000010111001";
        ram[101] = "0b00111101000101111010101101111101";
        ram[102] = "0b10111011100101001111000100010011";
        ram[103] = "0b00111100000101111000011110110110";
        ram[104] = "0b00111101101100001110111010110101";
        ram[105] = "0b00111110001000111000110001011110";
        ram[106] = "0b00111011000111001010100010000010";
        ram[107] = "0b00111101010011110011011110111011";
        ram[108] = "0b10111101101111000011001011000000";
        ram[109] = "0b10111100101000111111011110011100";
        ram[110] = "0b10111100011010101011111000000110";
        ram[111] = "0b10111100110100100101000011100100";
        ram[112] = "0b00111011011111101100011111010111";
        ram[113] = "0b10111100010000010110111100010010";
        ram[114] = "0b00111101110010100101101101001101";
        ram[115] = "0b00111101100110101111111100100001";
        ram[116] = "0b10111101100001111011110100010110";
        ram[117] = "0b00111100111111111110100111111010";
        ram[118] = "0b10111110000011100000001011110000";
        ram[119] = "0b00111101001011110000000110010110";
        ram[120] = "0b00111101100010100011011111101111";
        ram[121] = "0b10111101000110011011111101111100";
        ram[122] = "0b10111101110101101011011011011001";
        ram[123] = "0b00111101101000011001000100001010";
        ram[124] = "0b00111101100000011100000101110100";
        ram[125] = "0b10111110000000000010010011101110";
        ram[126] = "0b10111110010000110110000101011011";
        ram[127] = "0b10111100010110111011010111100011";
        ram[128] = "0b00111110100011110000110010010101";
        ram[129] = "0b00111101100101001100000100110100";
        ram[130] = "0b10111101111100010111000001101101";
        ram[131] = "0b00111101110111011010111100011010";
        ram[132] = "0b10111110000001000000011011110010";
        ram[133] = "0b10111011101110011000000110100010";
        ram[134] = "0b10111101100000101100000111010111";
        ram[135] = "0b10111101110000100111101101011100";
        ram[136] = "0b10111110001000000011100000101000";
        ram[137] = "0b00111100100101011111001011011010";
        ram[138] = "0b00111101000101111011111111101101";
        ram[139] = "0b00111101010010011010111100101011";
        ram[140] = "0b10111101100000111110010000101100";
        ram[141] = "0b00111100111110101000110011100000";
        ram[142] = "0b10111110001000110101011100010100";
        ram[143] = "0b00111101011010010011000010100010";
        ram[144] = "0b10111100101001000011001110110101";
        ram[145] = "0b10111100111100011100100111001111";
        ram[146] = "0b10111101101110000101100010001001";
        ram[147] = "0b00111101100101001110000111101011";
        ram[148] = "0b00111101101001100100010111011111";
        ram[149] = "0b10111101001101001000010101110001";
        ram[150] = "0b10111101111001001011000101010001";
        ram[151] = "0b00111110001010111001101001001011";
        ram[152] = "0b10111101100011111010000011111011";
        ram[153] = "0b10111100100110010110001101000011";
        ram[154] = "0b00111101011111011011100101010101";
        ram[155] = "0b00111101111110111110101001011111";
        ram[156] = "0b10111101111001000010101000000000";
        ram[157] = "0b10111101100100110100101000011011";
        ram[158] = "0b00111101001011000101110000111101";
        ram[159] = "0b00111011110101100011110001101111";
        ram[160] = "0b10111101101011100001010101100101";
        ram[161] = "0b10111101000010110010111001011101";
        ram[162] = "0b10111101101110000000000000010101";
        ram[163] = "0b10111101110110111111111010001111";
        ram[164] = "0b00111110000101110001101011110001";
        ram[165] = "0b10111101010010011010011000011010";
        ram[166] = "0b10111101111000111100011000001111";
        ram[167] = "0b00111101011011011111111000001110";
        ram[168] = "0b10111100110101111110111111001111";
        ram[169] = "0b10111101001100101010011011111100";
        ram[170] = "0b00111110001111100010111011001000";
        ram[171] = "0b00111101100100010110001110001101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weifYi) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weifYi_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weifYi) {
meminst = new myip_v1_0_HLS_weifYi_ram("myip_v1_0_HLS_weifYi_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weifYi() {
    delete meminst;
}


};//endmodule
#endif
