Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct  4 12:31:07 2022
| Host         : DESKTOP-FA8ORVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file q2_timing_summary_routed.rpt -pb q2_timing_summary_routed.pb -rpx q2_timing_summary_routed.rpx -warn_on_violation
| Design       : q2
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     4           
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 4.444ns (57.339%)  route 3.306ns (42.661%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  a_reg[1]_LDC/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  a_reg[1]_LDC/Q
                         net (fo=3, routed)           0.599     1.161    a_reg[1]_LDC_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.150     1.311 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.707     4.018    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732     7.750 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.750    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 1.668ns (21.580%)  route 6.063ns (78.420%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           3.370     4.819    sw_IBUF[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.915 r  sw_IBUF_BUFG[3]_inst/O
                         net (fo=2, routed)           2.124     7.039    sw_IBUF_BUFG[3]
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     7.163 f  a_reg[1]_LDC_i_1/O
                         net (fo=1, routed)           0.569     7.732    a_reg[1]_LDC_i_1_n_0
    SLICE_X1Y12          FDPE                                         f  a_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 1.684ns (22.448%)  route 5.817ns (77.552%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.123     4.587    sw_IBUF[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.683 r  sw_IBUF_BUFG[2]_inst/O
                         net (fo=2, routed)           2.125     6.808    sw_IBUF_BUFG[2]
    SLICE_X1Y11          LUT1 (Prop_lut1_I0_O)        0.124     6.932 f  a_reg[0]_LDC_i_1/O
                         net (fo=1, routed)           0.569     7.501    a_reg[0]_LDC_i_1_n_0
    SLICE_X1Y11          FDPE                                         f  a_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.191ns (58.255%)  route 3.003ns (41.745%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  a_reg[0]_LDC/Q
                         net (fo=3, routed)           1.143     1.705    a_reg[0]_LDC_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     1.829 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.860     3.689    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.194 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.194    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.349ns  (logic 1.712ns (39.364%)  route 2.637ns (60.636%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.568     3.032    sw_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.156 r  a[1]_P_i_1/O
                         net (fo=4, routed)           1.068     4.225    a0
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.124     4.349 r  a[1]_C_i_1/O
                         net (fo=1, routed)           0.000     4.349    a[1]_C_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  a_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.339ns  (logic 1.712ns (39.453%)  route 2.627ns (60.547%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.568     3.032    sw_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.156 r  a[1]_P_i_1/O
                         net (fo=4, routed)           1.059     4.215    a0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.339 r  a[0]_C_i_1/O
                         net (fo=1, routed)           0.000     4.339    a[0]_C_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  a_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 1.605ns (41.633%)  route 2.250ns (58.367%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           1.602     3.054    sw_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.152     3.206 r  a[0]_P_i_1/O
                         net (fo=1, routed)           0.648     3.855    a[0]_P_i_1_n_0
    SLICE_X1Y11          FDPE                                         r  a_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.823ns  (logic 1.588ns (41.532%)  route 2.235ns (58.468%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.568     3.032    sw_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.156 r  a[1]_P_i_1/O
                         net (fo=4, routed)           0.667     3.823    a0
    SLICE_X1Y12          FDPE                                         r  a_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.749ns  (logic 1.588ns (42.355%)  route 2.161ns (57.645%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.568     3.032    sw_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.156 r  a[1]_P_i_1/O
                         net (fo=4, routed)           0.593     3.749    a0
    SLICE_X1Y11          FDPE                                         r  a_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.588ns (42.364%)  route 2.160ns (57.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.567     3.031    sw_IBUF[2]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.155 f  a_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.593     3.748    a_reg[1]_LDC_i_2_n_0
    SLICE_X0Y12          FDCE                                         f  a_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            a_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.191ns (63.886%)  route 0.108ns (36.114%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE                         0.000     0.000 r  a_reg[0]_P/C
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  a_reg[0]_P/Q
                         net (fo=3, routed)           0.108     0.254    a_reg[0]_P_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.299 r  a[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.299    a[0]_C_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  a_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            a_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.191ns (63.673%)  route 0.109ns (36.327%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE                         0.000     0.000 r  a_reg[1]_P/C
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  a_reg[1]_P/Q
                         net (fo=3, routed)           0.109     0.255    a_reg[1]_P_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.300 r  a[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.300    a[1]_C_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  a_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            a_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.191ns (53.941%)  route 0.163ns (46.059%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE                         0.000     0.000 r  a_reg[1]_P/C
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  a_reg[1]_P/Q
                         net (fo=3, routed)           0.108     0.254    a_reg[1]_P_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.299 r  a[1]_P_i_2/O
                         net (fo=1, routed)           0.055     0.354    a[1]_P_i_2_n_0
    SLICE_X1Y12          FDPE                                         r  a_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            a_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.195ns (31.136%)  route 0.431ns (68.864%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE                         0.000     0.000 r  a_reg[0]_P/C
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  a_reg[0]_P/Q
                         net (fo=3, routed)           0.109     0.255    a_reg[0]_P_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.049     0.304 r  a[0]_P_i_1/O
                         net (fo=1, routed)           0.322     0.626    a[0]_P_i_1_n_0
    SLICE_X1Y11          FDPE                                         r  a_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.262ns (29.721%)  route 0.619ns (70.279%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.488     0.704    sw_IBUF[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.749 f  a_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.880    a_reg[1]_LDC_i_2_n_0
    SLICE_X0Y13          LDCE                                         f  a_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.266ns (28.689%)  route 0.661ns (71.311%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           0.461     0.682    sw_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.727 r  a[1]_P_i_1/O
                         net (fo=4, routed)           0.201     0.927    a0
    SLICE_X1Y11          FDPE                                         r  a_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.262ns (27.669%)  route 0.684ns (72.331%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.488     0.704    sw_IBUF[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.749 f  a_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.196     0.946    a_reg[1]_LDC_i_2_n_0
    SLICE_X0Y12          FDCE                                         f  a_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.262ns (26.644%)  route 0.720ns (73.356%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.541     0.757    sw_IBUF[3]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.802 f  a_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.180     0.982    a_reg[0]_LDC_i_2_n_0
    SLICE_X0Y11          FDCE                                         f  a_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.262ns (25.747%)  route 0.755ns (74.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.541     0.757    sw_IBUF[3]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.802 f  a_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.214     1.016    a_reg[0]_LDC_i_2_n_0
    SLICE_X0Y10          LDCE                                         f  a_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.065ns  (logic 0.266ns (24.965%)  route 0.799ns (75.035%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           0.461     0.682    sw_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.727 r  a[1]_P_i_1/O
                         net (fo=4, routed)           0.339     1.065    a0
    SLICE_X1Y12          FDPE                                         r  a_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------





