

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jan 07 17:39:06 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        Selbst_fir_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   36|   36|         2|          -|          -|    18|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     49|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       8|     97|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_137_p2      |     +    |      0|  0|   5|           5|           1|
    |sum3_fu_114_p2     |     +    |      0|  0|   5|           5|           3|
    |sum_fu_103_p2      |     +    |      0|  0|   5|           5|           2|
    |tmp_1_fu_130_p2    |     +    |      0|  0|  32|          32|          32|
    |exitcond_fu_97_p2  |   icmp   |      0|  0|   2|           5|           5|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  49|          52|          43|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          4|    1|          4|
    |i_reg_85         |   5|          2|    5|         10|
    |result_address0  |   5|          4|    5|         20|
    |result_address1  |   5|          3|    5|         15|
    |result_d0        |  32|          3|   32|         96|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  48|         16|   48|        145|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  3|   0|    3|          0|
    |i_reg_85   |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|result_address0  | out |    5|  ap_memory |    result    |     array    |
|result_ce0       | out |    1|  ap_memory |    result    |     array    |
|result_we0       | out |    1|  ap_memory |    result    |     array    |
|result_d0        | out |   32|  ap_memory |    result    |     array    |
|result_q0        |  in |   32|  ap_memory |    result    |     array    |
|result_address1  | out |    5|  ap_memory |    result    |     array    |
|result_ce1       | out |    1|  ap_memory |    result    |     array    |
|result_we1       | out |    1|  ap_memory |    result    |     array    |
|result_d1        | out |   32|  ap_memory |    result    |     array    |
|result_q1        |  in |   32|  ap_memory |    result    |     array    |
|n                |  in |   32|   ap_none  |       n      |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

