// Seed: 1196011553
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  wor   id_9,
    input  tri0  module_0,
    input  wor   id_11
);
  logic id_13;
  ;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wire id_6,
    input uwire id_7,
    output wor id_8,
    input tri1 id_9,
    output uwire id_10,
    output wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output wor id_15,
    input tri id_16,
    input wand id_17,
    input wire id_18,
    input wor id_19
);
  assign {1'b0, 1, id_13, id_12, id_18 == id_17, -1'b0, id_16 - 1, id_12} = -1;
  module_0 modCall_1 (
      id_2,
      id_14,
      id_13,
      id_4,
      id_4,
      id_6,
      id_13,
      id_9,
      id_9,
      id_9,
      id_14,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
