{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659907481163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659907481164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 07 18:24:41 2022 " "Processing started: Sun Aug 07 18:24:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659907481164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907481164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_Final_DSP_FPGA -c TP_Final_DSP_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_Final_DSP_FPGA -c TP_Final_DSP_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907481164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659907481412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659907481412 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main.bdf " "Can't analyze file -- file main.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1659907487556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_fifo-SYN " "Found design unit 1: adc_fifo-SYN" {  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907487862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_FIFO " "Found entity 1: ADC_FIFO" {  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907487862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907487862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tp_final_dsp_fpga.bdf 1 1 " "Using design file tp_final_dsp_fpga.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Final_DSP_FPGA " "Found entity 1: TP_Final_DSP_FPGA" {  } { { "tp_final_dsp_fpga.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/tp_final_dsp_fpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907487894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1659907487894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_Final_DSP_FPGA " "Elaborating entity \"TP_Final_DSP_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659907487895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FIFO ADC_FIFO:inst " "Elaborating entity \"ADC_FIFO\" for hierarchy \"ADC_FIFO:inst\"" {  } { { "tp_final_dsp_fpga.bdf" "inst" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/tp_final_dsp_fpga.bdf" { { 136 384 560 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907487916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_FIFO:inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_FIFO:inst\|scfifo:scfifo_component\"" {  } { { "ADC_FIFO.vhd" "scfifo_component" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_FIFO:inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_FIFO:inst\|scfifo:scfifo_component\"" {  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_FIFO:inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_FIFO:inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659907488187 ""}  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/ADC_FIFO.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659907488187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hl21 " "Found entity 1: scfifo_hl21" {  } { { "db/scfifo_hl21.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/scfifo_hl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907488233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907488233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hl21 ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated " "Elaborating entity \"scfifo_hl21\" for hierarchy \"ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_or21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_or21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_or21 " "Found entity 1: a_dpfifo_or21" {  } { { "db/a_dpfifo_or21.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/a_dpfifo_or21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907488246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907488246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_or21 ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo " "Elaborating entity \"a_dpfifo_or21\" for hierarchy \"ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\"" {  } { { "db/scfifo_hl21.tdf" "dpfifo" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/scfifo_hl21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_2be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_2be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_2be " "Found entity 1: a_fefifo_2be" {  } { { "db/a_fefifo_2be.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/a_fefifo_2be.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907488259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907488259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_2be ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|a_fefifo_2be:fifo_state " "Elaborating entity \"a_fefifo_2be\" for hierarchy \"ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|a_fefifo_2be:fifo_state\"" {  } { { "db/a_dpfifo_or21.tdf" "fifo_state" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/a_dpfifo_or21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/cntr_qp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907488301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907488301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|a_fefifo_2be:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|a_fefifo_2be:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_2be.tdf" "count_usedw" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/a_fefifo_2be.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ktm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ktm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ktm1 " "Found entity 1: altsyncram_ktm1" {  } { { "db/altsyncram_ktm1.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/altsyncram_ktm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907488350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907488350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ktm1 ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|altsyncram_ktm1:FIFOram " "Elaborating entity \"altsyncram_ktm1\" for hierarchy \"ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|altsyncram_ktm1:FIFOram\"" {  } { { "db/a_dpfifo_or21.tdf" "FIFOram" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/a_dpfifo_or21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/cntr_epb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659907488397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907488397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"ADC_FIFO:inst\|scfifo:scfifo_component\|scfifo_hl21:auto_generated\|a_dpfifo_or21:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_or21.tdf" "rd_ptr_count" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/db/a_dpfifo_or21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907488397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659907488885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659907489299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659907489299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659907489432 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659907489432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659907489432 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659907489432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659907489432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659907489445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 07 18:24:49 2022 " "Processing ended: Sun Aug 07 18:24:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659907489445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659907489445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659907489445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659907489445 ""}
