MacroModel pin core_t_ctr_reg_reg[5]/CLK  67.30ps 67.30ps 67.30ps 67.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  104.70ps 104.70ps 104.70ps 104.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  114.20ps 114.20ps 114.20ps 114.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  113.00ps 113.00ps 113.00ps 113.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  105.30ps 105.30ps 105.30ps 105.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  112.90ps 112.90ps 112.90ps 112.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  107.10ps 107.10ps 107.10ps 107.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  108.20ps 108.20ps 108.20ps 108.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  113.80ps 113.80ps 113.80ps 113.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  102.00ps 102.00ps 102.00ps 102.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  101.90ps 101.90ps 101.90ps 101.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  115.40ps 115.40ps 115.40ps 115.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  115.30ps 115.30ps 115.30ps 115.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  105.90ps 105.90ps 105.90ps 105.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  114.80ps 114.80ps 114.80ps 114.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  117.90ps 117.90ps 117.90ps 117.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  112.10ps 112.10ps 112.10ps 112.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  103.40ps 103.40ps 103.40ps 103.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  113.90ps 113.90ps 113.90ps 113.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  118.30ps 118.30ps 118.30ps 118.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  108.00ps 108.00ps 108.00ps 108.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  96.10ps 96.10ps 96.10ps 96.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  105.20ps 105.20ps 105.20ps 105.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  100.30ps 100.30ps 100.30ps 100.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  105.40ps 105.40ps 105.40ps 105.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  124.10ps 124.10ps 124.10ps 124.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  117.50ps 117.50ps 117.50ps 117.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  98.80ps 98.80ps 98.80ps 98.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  108.60ps 108.60ps 108.60ps 108.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  100.90ps 100.90ps 100.90ps 100.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  80.40ps 80.40ps 80.40ps 80.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  122.50ps 122.50ps 122.50ps 122.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  107.40ps 107.40ps 107.40ps 107.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  104.30ps 104.30ps 104.30ps 104.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  109.70ps 109.70ps 109.70ps 109.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  97.10ps 97.10ps 97.10ps 97.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  124.90ps 124.90ps 124.90ps 124.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  101.90ps 101.90ps 101.90ps 101.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  97.80ps 97.80ps 97.80ps 97.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  113.50ps 113.50ps 113.50ps 113.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  122.30ps 122.30ps 122.30ps 122.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  117.10ps 117.10ps 117.10ps 117.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  106.50ps 106.50ps 106.50ps 106.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  92.90ps 92.90ps 92.90ps 92.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  111.90ps 111.90ps 111.90ps 111.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  104.20ps 104.20ps 104.20ps 104.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  107.30ps 107.30ps 107.30ps 107.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  78.20ps 78.20ps 78.20ps 78.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  98.20ps 98.20ps 98.20ps 98.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  108.50ps 108.50ps 108.50ps 108.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  81.80ps 81.80ps 81.80ps 81.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  70.40ps 70.40ps 70.40ps 70.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  69.00ps 69.00ps 69.00ps 69.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  111.50ps 111.50ps 111.50ps 111.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  69.10ps 69.10ps 69.10ps 69.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  119.30ps 119.30ps 119.30ps 119.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  104.20ps 104.20ps 104.20ps 104.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  107.70ps 107.70ps 107.70ps 107.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  102.10ps 102.10ps 102.10ps 102.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  97.10ps 97.10ps 97.10ps 97.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  107.70ps 107.70ps 107.70ps 107.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  103.80ps 103.80ps 103.80ps 103.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  103.10ps 103.10ps 103.10ps 103.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  90.50ps 90.50ps 90.50ps 90.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  101.00ps 101.00ps 101.00ps 101.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  124.30ps 124.30ps 124.30ps 124.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  88.00ps 88.00ps 88.00ps 88.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  80.00ps 80.00ps 80.00ps 80.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  89.40ps 89.40ps 89.40ps 89.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  102.00ps 102.00ps 102.00ps 102.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  95.40ps 95.40ps 95.40ps 95.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  98.90ps 98.90ps 98.90ps 98.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  104.80ps 104.80ps 104.80ps 104.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  98.00ps 98.00ps 98.00ps 98.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  89.20ps 89.20ps 89.20ps 89.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  110.70ps 110.70ps 110.70ps 110.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  96.50ps 96.50ps 96.50ps 96.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  87.30ps 87.30ps 87.30ps 87.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  95.80ps 95.80ps 95.80ps 95.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  94.90ps 94.90ps 94.90ps 94.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  99.90ps 99.90ps 99.90ps 99.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  104.20ps 104.20ps 104.20ps 104.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  71.10ps 71.10ps 71.10ps 71.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  122.40ps 122.40ps 122.40ps 122.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  106.60ps 106.60ps 106.60ps 106.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  91.20ps 91.20ps 91.20ps 91.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  109.00ps 109.00ps 109.00ps 109.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  92.50ps 92.50ps 92.50ps 92.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  85.10ps 85.10ps 85.10ps 85.10ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  120.30ps 120.30ps 120.30ps 120.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  92.20ps 92.20ps 92.20ps 92.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  90.10ps 90.10ps 90.10ps 90.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  80.60ps 80.60ps 80.60ps 80.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  82.60ps 82.60ps 82.60ps 82.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  67.30ps 67.30ps 67.30ps 67.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  98.00ps 98.00ps 98.00ps 98.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  106.10ps 106.10ps 106.10ps 106.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  76.60ps 76.60ps 76.60ps 76.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  109.10ps 109.10ps 109.10ps 109.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  102.10ps 102.10ps 102.10ps 102.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  83.80ps 83.80ps 83.80ps 83.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  92.50ps 92.50ps 92.50ps 92.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  74.30ps 74.30ps 74.30ps 74.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  86.10ps 86.10ps 86.10ps 86.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  91.90ps 91.90ps 91.90ps 91.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  81.10ps 81.10ps 81.10ps 81.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  89.40ps 89.40ps 89.40ps 89.40ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  118.30ps 118.30ps 118.30ps 118.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  69.50ps 69.50ps 69.50ps 69.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  89.40ps 89.40ps 89.40ps 89.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  12.60ps 12.60ps 12.60ps 12.60ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  104.80ps 104.80ps 104.80ps 104.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  71.00ps 71.00ps 71.00ps 71.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  112.10ps 112.10ps 112.10ps 112.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  81.90ps 81.90ps 81.90ps 81.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  63.80ps 63.80ps 63.80ps 63.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  76.00ps 76.00ps 76.00ps 76.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  85.50ps 85.50ps 85.50ps 85.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  38.90ps 38.90ps 38.90ps 38.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][27]/CLK  62.50ps 62.50ps 62.50ps 62.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  12.90ps 12.90ps 12.90ps 12.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  63.00ps 63.00ps 63.00ps 63.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  12.90ps 12.90ps 12.90ps 12.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[17]/CLK  13.60ps 13.60ps 13.60ps 13.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  57.90ps 57.90ps 57.90ps 57.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  42.70ps 42.70ps 42.70ps 42.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  72.80ps 72.80ps 72.80ps 72.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  21.10ps 21.10ps 21.10ps 21.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  19.90ps 19.90ps 19.90ps 19.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  21.10ps 21.10ps 21.10ps 21.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  58.70ps 58.70ps 58.70ps 58.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  38.20ps 38.20ps 38.20ps 38.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  68.60ps 68.60ps 68.60ps 68.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  43.20ps 43.20ps 43.20ps 43.20ps 0pf view_tc
MacroModel pin block_reg_reg[4][12]/CLK  70.90ps 70.90ps 70.90ps 70.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  28.80ps 28.80ps 28.80ps 28.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  40.30ps 40.30ps 40.30ps 40.30ps 0pf view_tc
MacroModel pin core_H3_reg_reg[1]/CLK  45.20ps 45.20ps 45.20ps 45.20ps 0pf view_tc
MacroModel pin core_d_reg_reg[1]/CLK  44.60ps 44.60ps 44.60ps 44.60ps 0pf view_tc
