
*** Running vivado
    with args -log design_6_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_6_blk_mem_gen_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_6_blk_mem_gen_0_0.tcl -notrace
Command: synth_design -top design_6_blk_mem_gen_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11533 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1547.781 ; gain = 0.000 ; free physical = 11376 ; free virtual = 24476
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_6_blk_mem_gen_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_6/ip/design_6_blk_mem_gen_0_0/synth/design_6_blk_mem_gen_0_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 16 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 16 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     136.598096 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_6/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_6/ip/design_6_blk_mem_gen_0_0/synth/design_6_blk_mem_gen_0_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'design_6_blk_mem_gen_0_0' (11#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_6/ip/design_6_blk_mem_gen_0_0/synth/design_6_blk_mem_gen_0_0.vhd:80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[457]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[456]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[455]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[454]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[453]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[452]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[451]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[450]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[449]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[448]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[447]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[446]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[445]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[444]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[443]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[442]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[441]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[440]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[439]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[438]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[437]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[436]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[435]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[434]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:03 ; elapsed = 00:03:11 . Memory (MB): peak = 1732.492 ; gain = 184.711 ; free physical = 10832 ; free virtual = 24154
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:04 ; elapsed = 00:03:13 . Memory (MB): peak = 1732.492 ; gain = 184.711 ; free physical = 10895 ; free virtual = 24217
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_6/ip/design_6_blk_mem_gen_0_0/design_6_blk_mem_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_6/ip/design_6_blk_mem_gen_0_0/design_6_blk_mem_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_6_blk_mem_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_6_blk_mem_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2388.547 ; gain = 2.000 ; free physical = 10153 ; free virtual = 23485
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:24 ; elapsed = 00:03:39 . Memory (MB): peak = 2388.547 ; gain = 840.766 ; free physical = 10278 ; free virtual = 23611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:24 ; elapsed = 00:03:39 . Memory (MB): peak = 2388.547 ; gain = 840.766 ; free physical = 10278 ; free virtual = 23611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_6_blk_mem_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:24 ; elapsed = 00:03:39 . Memory (MB): peak = 2388.547 ; gain = 840.766 ; free physical = 10278 ; free virtual = 23611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:31 ; elapsed = 00:03:47 . Memory (MB): peak = 2388.547 ; gain = 840.766 ; free physical = 10252 ; free virtual = 23595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 512   
+---Registers : 
	                5 Bit    Registers := 514   
	                1 Bit    Registers := 2048  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized176 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized177 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized178 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized179 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized180 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized181 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized182 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized183 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized184 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized187 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized188 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized189 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized190 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized191 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized193 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized194 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized195 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized196 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized197 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized198 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized199 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized212 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized213 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized214 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized215 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized216 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized217 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized218 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized219 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized220 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized221 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized222 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized223 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized224 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized225 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized226 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized227 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized228 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized229 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized230 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized231 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized232 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized233 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized234 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized235 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized236 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized237 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized238 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized239 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized240 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized241 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized242 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized243 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized244 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized245 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized246 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized247 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized248 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized249 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized250 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized251 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized252 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized253 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized254 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_generic_cstr.
INFO: [Synth 8-3332] Sequential element (has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_generic_cstr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:03:57 . Memory (MB): peak = 2388.547 ; gain = 840.766 ; free physical = 10227 ; free virtual = 23570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:54 ; elapsed = 00:04:25 . Memory (MB): peak = 2911.547 ; gain = 1363.766 ; free physical = 9526 ; free virtual = 22878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:27 . Memory (MB): peak = 2950.562 ; gain = 1402.781 ; free physical = 9494 ; free virtual = 22846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:04:28 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9484 ; free virtual = 22835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:57 ; elapsed = 00:04:29 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9482 ; free virtual = 22834
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 00:04:29 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9482 ; free virtual = 22834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:04:30 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9480 ; free virtual = 22831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:04:30 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9480 ; free virtual = 22831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:04:30 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9479 ; free virtual = 22830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:04:30 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9479 ; free virtual = 22830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 512   | NO           | NO                 | YES               | 512    | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |  1024|
|2     |LUT4     |   512|
|3     |LUT6     |  1638|
|4     |MUXF7    |   512|
|5     |MUXF8    |   256|
|6     |RAMB36E2 |   256|
|7     |SRL16E   |   512|
|8     |FDRE     |  3092|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                      |Module                                     |Cells |
+------+--------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                           |                                           |  7802|
|2     |  U0                                                          |blk_mem_gen_v8_4_1                         |  7802|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_1_synth                   |  7802|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                            |  7802|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                   |  7290|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                            |   906|
|7     |          \has_mux_b.B                                        |blk_mem_gen_mux__parameterized0            |   906|
|8     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                     |    21|
|9     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                   |     5|
|10    |          \ramloop[100].ram.r                                 |blk_mem_gen_prim_width__parameterized99    |    21|
|11    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized99  |     5|
|12    |          \ramloop[101].ram.r                                 |blk_mem_gen_prim_width__parameterized100   |    21|
|13    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized100 |     5|
|14    |          \ramloop[102].ram.r                                 |blk_mem_gen_prim_width__parameterized101   |    21|
|15    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized101 |     5|
|16    |          \ramloop[103].ram.r                                 |blk_mem_gen_prim_width__parameterized102   |    21|
|17    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized102 |     5|
|18    |          \ramloop[104].ram.r                                 |blk_mem_gen_prim_width__parameterized103   |    21|
|19    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized103 |     5|
|20    |          \ramloop[105].ram.r                                 |blk_mem_gen_prim_width__parameterized104   |    21|
|21    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized104 |     5|
|22    |          \ramloop[106].ram.r                                 |blk_mem_gen_prim_width__parameterized105   |    21|
|23    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized105 |     5|
|24    |          \ramloop[107].ram.r                                 |blk_mem_gen_prim_width__parameterized106   |    21|
|25    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized106 |     5|
|26    |          \ramloop[108].ram.r                                 |blk_mem_gen_prim_width__parameterized107   |    21|
|27    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized107 |     5|
|28    |          \ramloop[109].ram.r                                 |blk_mem_gen_prim_width__parameterized108   |    21|
|29    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized108 |     5|
|30    |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9     |    21|
|31    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9   |     5|
|32    |          \ramloop[110].ram.r                                 |blk_mem_gen_prim_width__parameterized109   |    21|
|33    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized109 |     5|
|34    |          \ramloop[111].ram.r                                 |blk_mem_gen_prim_width__parameterized110   |    21|
|35    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized110 |     5|
|36    |          \ramloop[112].ram.r                                 |blk_mem_gen_prim_width__parameterized111   |    21|
|37    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized111 |     5|
|38    |          \ramloop[113].ram.r                                 |blk_mem_gen_prim_width__parameterized112   |    21|
|39    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized112 |     5|
|40    |          \ramloop[114].ram.r                                 |blk_mem_gen_prim_width__parameterized113   |    21|
|41    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized113 |     5|
|42    |          \ramloop[115].ram.r                                 |blk_mem_gen_prim_width__parameterized114   |    21|
|43    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized114 |     5|
|44    |          \ramloop[116].ram.r                                 |blk_mem_gen_prim_width__parameterized115   |    21|
|45    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized115 |     5|
|46    |          \ramloop[117].ram.r                                 |blk_mem_gen_prim_width__parameterized116   |    21|
|47    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized116 |     5|
|48    |          \ramloop[118].ram.r                                 |blk_mem_gen_prim_width__parameterized117   |    21|
|49    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized117 |     5|
|50    |          \ramloop[119].ram.r                                 |blk_mem_gen_prim_width__parameterized118   |    21|
|51    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized118 |     5|
|52    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10    |    21|
|53    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10  |     5|
|54    |          \ramloop[120].ram.r                                 |blk_mem_gen_prim_width__parameterized119   |    21|
|55    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized119 |     5|
|56    |          \ramloop[121].ram.r                                 |blk_mem_gen_prim_width__parameterized120   |    21|
|57    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized120 |     5|
|58    |          \ramloop[122].ram.r                                 |blk_mem_gen_prim_width__parameterized121   |    21|
|59    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized121 |     5|
|60    |          \ramloop[123].ram.r                                 |blk_mem_gen_prim_width__parameterized122   |    21|
|61    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized122 |     5|
|62    |          \ramloop[124].ram.r                                 |blk_mem_gen_prim_width__parameterized123   |    21|
|63    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized123 |     5|
|64    |          \ramloop[125].ram.r                                 |blk_mem_gen_prim_width__parameterized124   |    21|
|65    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized124 |     5|
|66    |          \ramloop[126].ram.r                                 |blk_mem_gen_prim_width__parameterized125   |    21|
|67    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized125 |     5|
|68    |          \ramloop[127].ram.r                                 |blk_mem_gen_prim_width__parameterized126   |    21|
|69    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized126 |     5|
|70    |          \ramloop[128].ram.r                                 |blk_mem_gen_prim_width__parameterized127   |    21|
|71    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized127 |     5|
|72    |          \ramloop[129].ram.r                                 |blk_mem_gen_prim_width__parameterized128   |    21|
|73    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized128 |     5|
|74    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11    |    21|
|75    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11  |     5|
|76    |          \ramloop[130].ram.r                                 |blk_mem_gen_prim_width__parameterized129   |    21|
|77    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized129 |     5|
|78    |          \ramloop[131].ram.r                                 |blk_mem_gen_prim_width__parameterized130   |    21|
|79    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized130 |     5|
|80    |          \ramloop[132].ram.r                                 |blk_mem_gen_prim_width__parameterized131   |    21|
|81    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized131 |     5|
|82    |          \ramloop[133].ram.r                                 |blk_mem_gen_prim_width__parameterized132   |    21|
|83    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized132 |     5|
|84    |          \ramloop[134].ram.r                                 |blk_mem_gen_prim_width__parameterized133   |    21|
|85    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized133 |     5|
|86    |          \ramloop[135].ram.r                                 |blk_mem_gen_prim_width__parameterized134   |    21|
|87    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized134 |     5|
|88    |          \ramloop[136].ram.r                                 |blk_mem_gen_prim_width__parameterized135   |    21|
|89    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized135 |     5|
|90    |          \ramloop[137].ram.r                                 |blk_mem_gen_prim_width__parameterized136   |    21|
|91    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized136 |     5|
|92    |          \ramloop[138].ram.r                                 |blk_mem_gen_prim_width__parameterized137   |    21|
|93    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized137 |     5|
|94    |          \ramloop[139].ram.r                                 |blk_mem_gen_prim_width__parameterized138   |    21|
|95    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized138 |     5|
|96    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12    |    21|
|97    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12  |     5|
|98    |          \ramloop[140].ram.r                                 |blk_mem_gen_prim_width__parameterized139   |    21|
|99    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized139 |     5|
|100   |          \ramloop[141].ram.r                                 |blk_mem_gen_prim_width__parameterized140   |    21|
|101   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized140 |     5|
|102   |          \ramloop[142].ram.r                                 |blk_mem_gen_prim_width__parameterized141   |    21|
|103   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized141 |     5|
|104   |          \ramloop[143].ram.r                                 |blk_mem_gen_prim_width__parameterized142   |    21|
|105   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized142 |     5|
|106   |          \ramloop[144].ram.r                                 |blk_mem_gen_prim_width__parameterized143   |    21|
|107   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized143 |     5|
|108   |          \ramloop[145].ram.r                                 |blk_mem_gen_prim_width__parameterized144   |    21|
|109   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized144 |     5|
|110   |          \ramloop[146].ram.r                                 |blk_mem_gen_prim_width__parameterized145   |    21|
|111   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized145 |     5|
|112   |          \ramloop[147].ram.r                                 |blk_mem_gen_prim_width__parameterized146   |    21|
|113   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized146 |     5|
|114   |          \ramloop[148].ram.r                                 |blk_mem_gen_prim_width__parameterized147   |    21|
|115   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized147 |     5|
|116   |          \ramloop[149].ram.r                                 |blk_mem_gen_prim_width__parameterized148   |    21|
|117   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized148 |     5|
|118   |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13    |    21|
|119   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13  |     5|
|120   |          \ramloop[150].ram.r                                 |blk_mem_gen_prim_width__parameterized149   |    21|
|121   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized149 |     5|
|122   |          \ramloop[151].ram.r                                 |blk_mem_gen_prim_width__parameterized150   |    21|
|123   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized150 |     5|
|124   |          \ramloop[152].ram.r                                 |blk_mem_gen_prim_width__parameterized151   |    21|
|125   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized151 |     5|
|126   |          \ramloop[153].ram.r                                 |blk_mem_gen_prim_width__parameterized152   |    21|
|127   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized152 |     5|
|128   |          \ramloop[154].ram.r                                 |blk_mem_gen_prim_width__parameterized153   |    21|
|129   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized153 |     5|
|130   |          \ramloop[155].ram.r                                 |blk_mem_gen_prim_width__parameterized154   |    21|
|131   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized154 |     5|
|132   |          \ramloop[156].ram.r                                 |blk_mem_gen_prim_width__parameterized155   |    21|
|133   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized155 |     5|
|134   |          \ramloop[157].ram.r                                 |blk_mem_gen_prim_width__parameterized156   |    21|
|135   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized156 |     5|
|136   |          \ramloop[158].ram.r                                 |blk_mem_gen_prim_width__parameterized157   |    21|
|137   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized157 |     5|
|138   |          \ramloop[159].ram.r                                 |blk_mem_gen_prim_width__parameterized158   |    21|
|139   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized158 |     5|
|140   |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14    |    21|
|141   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14  |     5|
|142   |          \ramloop[160].ram.r                                 |blk_mem_gen_prim_width__parameterized159   |    21|
|143   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized159 |     5|
|144   |          \ramloop[161].ram.r                                 |blk_mem_gen_prim_width__parameterized160   |    21|
|145   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized160 |     5|
|146   |          \ramloop[162].ram.r                                 |blk_mem_gen_prim_width__parameterized161   |    21|
|147   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized161 |     5|
|148   |          \ramloop[163].ram.r                                 |blk_mem_gen_prim_width__parameterized162   |    21|
|149   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized162 |     5|
|150   |          \ramloop[164].ram.r                                 |blk_mem_gen_prim_width__parameterized163   |    21|
|151   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized163 |     5|
|152   |          \ramloop[165].ram.r                                 |blk_mem_gen_prim_width__parameterized164   |    21|
|153   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized164 |     5|
|154   |          \ramloop[166].ram.r                                 |blk_mem_gen_prim_width__parameterized165   |    21|
|155   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized165 |     5|
|156   |          \ramloop[167].ram.r                                 |blk_mem_gen_prim_width__parameterized166   |    21|
|157   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized166 |     5|
|158   |          \ramloop[168].ram.r                                 |blk_mem_gen_prim_width__parameterized167   |    21|
|159   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized167 |     5|
|160   |          \ramloop[169].ram.r                                 |blk_mem_gen_prim_width__parameterized168   |    21|
|161   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized168 |     5|
|162   |          \ramloop[16].ram.r                                  |blk_mem_gen_prim_width__parameterized15    |    21|
|163   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized15  |     5|
|164   |          \ramloop[170].ram.r                                 |blk_mem_gen_prim_width__parameterized169   |    21|
|165   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized169 |     5|
|166   |          \ramloop[171].ram.r                                 |blk_mem_gen_prim_width__parameterized170   |    21|
|167   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized170 |     5|
|168   |          \ramloop[172].ram.r                                 |blk_mem_gen_prim_width__parameterized171   |    21|
|169   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized171 |     5|
|170   |          \ramloop[173].ram.r                                 |blk_mem_gen_prim_width__parameterized172   |    21|
|171   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized172 |     5|
|172   |          \ramloop[174].ram.r                                 |blk_mem_gen_prim_width__parameterized173   |    21|
|173   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized173 |     5|
|174   |          \ramloop[175].ram.r                                 |blk_mem_gen_prim_width__parameterized174   |    21|
|175   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized174 |     5|
|176   |          \ramloop[176].ram.r                                 |blk_mem_gen_prim_width__parameterized175   |    21|
|177   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized175 |     5|
|178   |          \ramloop[177].ram.r                                 |blk_mem_gen_prim_width__parameterized176   |    21|
|179   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized176 |     5|
|180   |          \ramloop[178].ram.r                                 |blk_mem_gen_prim_width__parameterized177   |    21|
|181   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized177 |     5|
|182   |          \ramloop[179].ram.r                                 |blk_mem_gen_prim_width__parameterized178   |    21|
|183   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized178 |     5|
|184   |          \ramloop[17].ram.r                                  |blk_mem_gen_prim_width__parameterized16    |    21|
|185   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized16  |     5|
|186   |          \ramloop[180].ram.r                                 |blk_mem_gen_prim_width__parameterized179   |    21|
|187   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized179 |     5|
|188   |          \ramloop[181].ram.r                                 |blk_mem_gen_prim_width__parameterized180   |    21|
|189   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized180 |     5|
|190   |          \ramloop[182].ram.r                                 |blk_mem_gen_prim_width__parameterized181   |    21|
|191   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized181 |     5|
|192   |          \ramloop[183].ram.r                                 |blk_mem_gen_prim_width__parameterized182   |    21|
|193   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized182 |     5|
|194   |          \ramloop[184].ram.r                                 |blk_mem_gen_prim_width__parameterized183   |    21|
|195   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized183 |     5|
|196   |          \ramloop[185].ram.r                                 |blk_mem_gen_prim_width__parameterized184   |    21|
|197   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized184 |     5|
|198   |          \ramloop[186].ram.r                                 |blk_mem_gen_prim_width__parameterized185   |    21|
|199   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized185 |     5|
|200   |          \ramloop[187].ram.r                                 |blk_mem_gen_prim_width__parameterized186   |    21|
|201   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized186 |     5|
|202   |          \ramloop[188].ram.r                                 |blk_mem_gen_prim_width__parameterized187   |    21|
|203   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized187 |     5|
|204   |          \ramloop[189].ram.r                                 |blk_mem_gen_prim_width__parameterized188   |    21|
|205   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized188 |     5|
|206   |          \ramloop[18].ram.r                                  |blk_mem_gen_prim_width__parameterized17    |    21|
|207   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized17  |     5|
|208   |          \ramloop[190].ram.r                                 |blk_mem_gen_prim_width__parameterized189   |    21|
|209   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized189 |     5|
|210   |          \ramloop[191].ram.r                                 |blk_mem_gen_prim_width__parameterized190   |    21|
|211   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized190 |     5|
|212   |          \ramloop[192].ram.r                                 |blk_mem_gen_prim_width__parameterized191   |    21|
|213   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized191 |     5|
|214   |          \ramloop[193].ram.r                                 |blk_mem_gen_prim_width__parameterized192   |    21|
|215   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized192 |     5|
|216   |          \ramloop[194].ram.r                                 |blk_mem_gen_prim_width__parameterized193   |    21|
|217   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized193 |     5|
|218   |          \ramloop[195].ram.r                                 |blk_mem_gen_prim_width__parameterized194   |    21|
|219   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized194 |     5|
|220   |          \ramloop[196].ram.r                                 |blk_mem_gen_prim_width__parameterized195   |    21|
|221   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized195 |     5|
|222   |          \ramloop[197].ram.r                                 |blk_mem_gen_prim_width__parameterized196   |    21|
|223   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized196 |     5|
|224   |          \ramloop[198].ram.r                                 |blk_mem_gen_prim_width__parameterized197   |    21|
|225   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized197 |     5|
|226   |          \ramloop[199].ram.r                                 |blk_mem_gen_prim_width__parameterized198   |    21|
|227   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized198 |     5|
|228   |          \ramloop[19].ram.r                                  |blk_mem_gen_prim_width__parameterized18    |    21|
|229   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized18  |     5|
|230   |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0     |    21|
|231   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0   |     5|
|232   |          \ramloop[200].ram.r                                 |blk_mem_gen_prim_width__parameterized199   |    21|
|233   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized199 |     5|
|234   |          \ramloop[201].ram.r                                 |blk_mem_gen_prim_width__parameterized200   |    21|
|235   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized200 |     5|
|236   |          \ramloop[202].ram.r                                 |blk_mem_gen_prim_width__parameterized201   |    21|
|237   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized201 |     5|
|238   |          \ramloop[203].ram.r                                 |blk_mem_gen_prim_width__parameterized202   |    21|
|239   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized202 |     5|
|240   |          \ramloop[204].ram.r                                 |blk_mem_gen_prim_width__parameterized203   |    21|
|241   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized203 |     5|
|242   |          \ramloop[205].ram.r                                 |blk_mem_gen_prim_width__parameterized204   |    21|
|243   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized204 |     5|
|244   |          \ramloop[206].ram.r                                 |blk_mem_gen_prim_width__parameterized205   |    21|
|245   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized205 |     5|
|246   |          \ramloop[207].ram.r                                 |blk_mem_gen_prim_width__parameterized206   |    21|
|247   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized206 |     5|
|248   |          \ramloop[208].ram.r                                 |blk_mem_gen_prim_width__parameterized207   |    21|
|249   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized207 |     5|
|250   |          \ramloop[209].ram.r                                 |blk_mem_gen_prim_width__parameterized208   |    21|
|251   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized208 |     5|
|252   |          \ramloop[20].ram.r                                  |blk_mem_gen_prim_width__parameterized19    |    21|
|253   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized19  |     5|
|254   |          \ramloop[210].ram.r                                 |blk_mem_gen_prim_width__parameterized209   |    21|
|255   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized209 |     5|
|256   |          \ramloop[211].ram.r                                 |blk_mem_gen_prim_width__parameterized210   |    21|
|257   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized210 |     5|
|258   |          \ramloop[212].ram.r                                 |blk_mem_gen_prim_width__parameterized211   |    21|
|259   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized211 |     5|
|260   |          \ramloop[213].ram.r                                 |blk_mem_gen_prim_width__parameterized212   |    21|
|261   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized212 |     5|
|262   |          \ramloop[214].ram.r                                 |blk_mem_gen_prim_width__parameterized213   |    21|
|263   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized213 |     5|
|264   |          \ramloop[215].ram.r                                 |blk_mem_gen_prim_width__parameterized214   |    21|
|265   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized214 |     5|
|266   |          \ramloop[216].ram.r                                 |blk_mem_gen_prim_width__parameterized215   |    21|
|267   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized215 |     5|
|268   |          \ramloop[217].ram.r                                 |blk_mem_gen_prim_width__parameterized216   |    21|
|269   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized216 |     5|
|270   |          \ramloop[218].ram.r                                 |blk_mem_gen_prim_width__parameterized217   |    21|
|271   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized217 |     5|
|272   |          \ramloop[219].ram.r                                 |blk_mem_gen_prim_width__parameterized218   |    21|
|273   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized218 |     5|
|274   |          \ramloop[21].ram.r                                  |blk_mem_gen_prim_width__parameterized20    |    21|
|275   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized20  |     5|
|276   |          \ramloop[220].ram.r                                 |blk_mem_gen_prim_width__parameterized219   |    21|
|277   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized219 |     5|
|278   |          \ramloop[221].ram.r                                 |blk_mem_gen_prim_width__parameterized220   |    21|
|279   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized220 |     5|
|280   |          \ramloop[222].ram.r                                 |blk_mem_gen_prim_width__parameterized221   |    21|
|281   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized221 |     5|
|282   |          \ramloop[223].ram.r                                 |blk_mem_gen_prim_width__parameterized222   |    21|
|283   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized222 |     5|
|284   |          \ramloop[224].ram.r                                 |blk_mem_gen_prim_width__parameterized223   |    21|
|285   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized223 |     5|
|286   |          \ramloop[225].ram.r                                 |blk_mem_gen_prim_width__parameterized224   |    21|
|287   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized224 |     5|
|288   |          \ramloop[226].ram.r                                 |blk_mem_gen_prim_width__parameterized225   |    21|
|289   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized225 |     5|
|290   |          \ramloop[227].ram.r                                 |blk_mem_gen_prim_width__parameterized226   |    21|
|291   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized226 |     5|
|292   |          \ramloop[228].ram.r                                 |blk_mem_gen_prim_width__parameterized227   |    21|
|293   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized227 |     5|
|294   |          \ramloop[229].ram.r                                 |blk_mem_gen_prim_width__parameterized228   |    21|
|295   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized228 |     5|
|296   |          \ramloop[22].ram.r                                  |blk_mem_gen_prim_width__parameterized21    |    21|
|297   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized21  |     5|
|298   |          \ramloop[230].ram.r                                 |blk_mem_gen_prim_width__parameterized229   |    21|
|299   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized229 |     5|
|300   |          \ramloop[231].ram.r                                 |blk_mem_gen_prim_width__parameterized230   |    21|
|301   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized230 |     5|
|302   |          \ramloop[232].ram.r                                 |blk_mem_gen_prim_width__parameterized231   |    21|
|303   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized231 |     5|
|304   |          \ramloop[233].ram.r                                 |blk_mem_gen_prim_width__parameterized232   |    21|
|305   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized232 |     5|
|306   |          \ramloop[234].ram.r                                 |blk_mem_gen_prim_width__parameterized233   |    21|
|307   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized233 |     5|
|308   |          \ramloop[235].ram.r                                 |blk_mem_gen_prim_width__parameterized234   |    21|
|309   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized234 |     5|
|310   |          \ramloop[236].ram.r                                 |blk_mem_gen_prim_width__parameterized235   |    21|
|311   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized235 |     5|
|312   |          \ramloop[237].ram.r                                 |blk_mem_gen_prim_width__parameterized236   |    21|
|313   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized236 |     5|
|314   |          \ramloop[238].ram.r                                 |blk_mem_gen_prim_width__parameterized237   |    21|
|315   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized237 |     5|
|316   |          \ramloop[239].ram.r                                 |blk_mem_gen_prim_width__parameterized238   |    21|
|317   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized238 |     5|
|318   |          \ramloop[23].ram.r                                  |blk_mem_gen_prim_width__parameterized22    |    21|
|319   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized22  |     5|
|320   |          \ramloop[240].ram.r                                 |blk_mem_gen_prim_width__parameterized239   |    21|
|321   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized239 |     5|
|322   |          \ramloop[241].ram.r                                 |blk_mem_gen_prim_width__parameterized240   |    21|
|323   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized240 |     5|
|324   |          \ramloop[242].ram.r                                 |blk_mem_gen_prim_width__parameterized241   |    21|
|325   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized241 |     5|
|326   |          \ramloop[243].ram.r                                 |blk_mem_gen_prim_width__parameterized242   |    21|
|327   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized242 |     5|
|328   |          \ramloop[244].ram.r                                 |blk_mem_gen_prim_width__parameterized243   |    21|
|329   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized243 |     5|
|330   |          \ramloop[245].ram.r                                 |blk_mem_gen_prim_width__parameterized244   |    21|
|331   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized244 |     5|
|332   |          \ramloop[246].ram.r                                 |blk_mem_gen_prim_width__parameterized245   |    21|
|333   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized245 |     5|
|334   |          \ramloop[247].ram.r                                 |blk_mem_gen_prim_width__parameterized246   |    21|
|335   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized246 |     5|
|336   |          \ramloop[248].ram.r                                 |blk_mem_gen_prim_width__parameterized247   |    21|
|337   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized247 |     5|
|338   |          \ramloop[249].ram.r                                 |blk_mem_gen_prim_width__parameterized248   |    21|
|339   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized248 |     5|
|340   |          \ramloop[24].ram.r                                  |blk_mem_gen_prim_width__parameterized23    |    21|
|341   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized23  |     5|
|342   |          \ramloop[250].ram.r                                 |blk_mem_gen_prim_width__parameterized249   |    21|
|343   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized249 |     5|
|344   |          \ramloop[251].ram.r                                 |blk_mem_gen_prim_width__parameterized250   |    21|
|345   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized250 |     5|
|346   |          \ramloop[252].ram.r                                 |blk_mem_gen_prim_width__parameterized251   |    21|
|347   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized251 |     5|
|348   |          \ramloop[253].ram.r                                 |blk_mem_gen_prim_width__parameterized252   |    21|
|349   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized252 |     5|
|350   |          \ramloop[254].ram.r                                 |blk_mem_gen_prim_width__parameterized253   |    21|
|351   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized253 |     5|
|352   |          \ramloop[255].ram.r                                 |blk_mem_gen_prim_width__parameterized254   |    21|
|353   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized254 |     5|
|354   |          \ramloop[25].ram.r                                  |blk_mem_gen_prim_width__parameterized24    |    21|
|355   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized24  |     5|
|356   |          \ramloop[26].ram.r                                  |blk_mem_gen_prim_width__parameterized25    |    21|
|357   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized25  |     5|
|358   |          \ramloop[27].ram.r                                  |blk_mem_gen_prim_width__parameterized26    |    21|
|359   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized26  |     5|
|360   |          \ramloop[28].ram.r                                  |blk_mem_gen_prim_width__parameterized27    |    21|
|361   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized27  |     5|
|362   |          \ramloop[29].ram.r                                  |blk_mem_gen_prim_width__parameterized28    |    21|
|363   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized28  |     5|
|364   |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1     |    21|
|365   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1   |     5|
|366   |          \ramloop[30].ram.r                                  |blk_mem_gen_prim_width__parameterized29    |    21|
|367   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized29  |     5|
|368   |          \ramloop[31].ram.r                                  |blk_mem_gen_prim_width__parameterized30    |    21|
|369   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized30  |     5|
|370   |          \ramloop[32].ram.r                                  |blk_mem_gen_prim_width__parameterized31    |    21|
|371   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized31  |     5|
|372   |          \ramloop[33].ram.r                                  |blk_mem_gen_prim_width__parameterized32    |    21|
|373   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized32  |     5|
|374   |          \ramloop[34].ram.r                                  |blk_mem_gen_prim_width__parameterized33    |    21|
|375   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized33  |     5|
|376   |          \ramloop[35].ram.r                                  |blk_mem_gen_prim_width__parameterized34    |    21|
|377   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized34  |     5|
|378   |          \ramloop[36].ram.r                                  |blk_mem_gen_prim_width__parameterized35    |    21|
|379   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized35  |     5|
|380   |          \ramloop[37].ram.r                                  |blk_mem_gen_prim_width__parameterized36    |    21|
|381   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized36  |     5|
|382   |          \ramloop[38].ram.r                                  |blk_mem_gen_prim_width__parameterized37    |    21|
|383   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized37  |     5|
|384   |          \ramloop[39].ram.r                                  |blk_mem_gen_prim_width__parameterized38    |    21|
|385   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized38  |     5|
|386   |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2     |    21|
|387   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2   |     5|
|388   |          \ramloop[40].ram.r                                  |blk_mem_gen_prim_width__parameterized39    |    21|
|389   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized39  |     5|
|390   |          \ramloop[41].ram.r                                  |blk_mem_gen_prim_width__parameterized40    |    21|
|391   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized40  |     5|
|392   |          \ramloop[42].ram.r                                  |blk_mem_gen_prim_width__parameterized41    |    21|
|393   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized41  |     5|
|394   |          \ramloop[43].ram.r                                  |blk_mem_gen_prim_width__parameterized42    |    21|
|395   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized42  |     5|
|396   |          \ramloop[44].ram.r                                  |blk_mem_gen_prim_width__parameterized43    |    21|
|397   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized43  |     5|
|398   |          \ramloop[45].ram.r                                  |blk_mem_gen_prim_width__parameterized44    |    21|
|399   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized44  |     5|
|400   |          \ramloop[46].ram.r                                  |blk_mem_gen_prim_width__parameterized45    |    21|
|401   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized45  |     5|
|402   |          \ramloop[47].ram.r                                  |blk_mem_gen_prim_width__parameterized46    |    21|
|403   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized46  |     5|
|404   |          \ramloop[48].ram.r                                  |blk_mem_gen_prim_width__parameterized47    |    21|
|405   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized47  |     5|
|406   |          \ramloop[49].ram.r                                  |blk_mem_gen_prim_width__parameterized48    |    21|
|407   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized48  |     5|
|408   |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3     |    21|
|409   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3   |     5|
|410   |          \ramloop[50].ram.r                                  |blk_mem_gen_prim_width__parameterized49    |    21|
|411   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized49  |     5|
|412   |          \ramloop[51].ram.r                                  |blk_mem_gen_prim_width__parameterized50    |    21|
|413   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized50  |     5|
|414   |          \ramloop[52].ram.r                                  |blk_mem_gen_prim_width__parameterized51    |    21|
|415   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized51  |     5|
|416   |          \ramloop[53].ram.r                                  |blk_mem_gen_prim_width__parameterized52    |    21|
|417   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized52  |     5|
|418   |          \ramloop[54].ram.r                                  |blk_mem_gen_prim_width__parameterized53    |    21|
|419   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized53  |     5|
|420   |          \ramloop[55].ram.r                                  |blk_mem_gen_prim_width__parameterized54    |    21|
|421   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized54  |     5|
|422   |          \ramloop[56].ram.r                                  |blk_mem_gen_prim_width__parameterized55    |    21|
|423   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized55  |     5|
|424   |          \ramloop[57].ram.r                                  |blk_mem_gen_prim_width__parameterized56    |    21|
|425   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized56  |     5|
|426   |          \ramloop[58].ram.r                                  |blk_mem_gen_prim_width__parameterized57    |    21|
|427   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized57  |     5|
|428   |          \ramloop[59].ram.r                                  |blk_mem_gen_prim_width__parameterized58    |    21|
|429   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized58  |     5|
|430   |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4     |    21|
|431   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4   |     5|
|432   |          \ramloop[60].ram.r                                  |blk_mem_gen_prim_width__parameterized59    |    21|
|433   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized59  |     5|
|434   |          \ramloop[61].ram.r                                  |blk_mem_gen_prim_width__parameterized60    |    21|
|435   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized60  |     5|
|436   |          \ramloop[62].ram.r                                  |blk_mem_gen_prim_width__parameterized61    |    21|
|437   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized61  |     5|
|438   |          \ramloop[63].ram.r                                  |blk_mem_gen_prim_width__parameterized62    |    21|
|439   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized62  |     5|
|440   |          \ramloop[64].ram.r                                  |blk_mem_gen_prim_width__parameterized63    |    21|
|441   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized63  |     5|
|442   |          \ramloop[65].ram.r                                  |blk_mem_gen_prim_width__parameterized64    |    21|
|443   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized64  |     5|
|444   |          \ramloop[66].ram.r                                  |blk_mem_gen_prim_width__parameterized65    |    21|
|445   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized65  |     5|
|446   |          \ramloop[67].ram.r                                  |blk_mem_gen_prim_width__parameterized66    |    21|
|447   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized66  |     5|
|448   |          \ramloop[68].ram.r                                  |blk_mem_gen_prim_width__parameterized67    |    21|
|449   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized67  |     5|
|450   |          \ramloop[69].ram.r                                  |blk_mem_gen_prim_width__parameterized68    |    21|
|451   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized68  |     5|
|452   |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5     |    21|
|453   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5   |     5|
|454   |          \ramloop[70].ram.r                                  |blk_mem_gen_prim_width__parameterized69    |    21|
|455   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized69  |     5|
|456   |          \ramloop[71].ram.r                                  |blk_mem_gen_prim_width__parameterized70    |    21|
|457   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized70  |     5|
|458   |          \ramloop[72].ram.r                                  |blk_mem_gen_prim_width__parameterized71    |    21|
|459   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized71  |     5|
|460   |          \ramloop[73].ram.r                                  |blk_mem_gen_prim_width__parameterized72    |    21|
|461   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized72  |     5|
|462   |          \ramloop[74].ram.r                                  |blk_mem_gen_prim_width__parameterized73    |    21|
|463   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized73  |     5|
|464   |          \ramloop[75].ram.r                                  |blk_mem_gen_prim_width__parameterized74    |    21|
|465   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized74  |     5|
|466   |          \ramloop[76].ram.r                                  |blk_mem_gen_prim_width__parameterized75    |    21|
|467   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized75  |     5|
|468   |          \ramloop[77].ram.r                                  |blk_mem_gen_prim_width__parameterized76    |    21|
|469   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized76  |     5|
|470   |          \ramloop[78].ram.r                                  |blk_mem_gen_prim_width__parameterized77    |    21|
|471   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized77  |     5|
|472   |          \ramloop[79].ram.r                                  |blk_mem_gen_prim_width__parameterized78    |    21|
|473   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized78  |     5|
|474   |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6     |    21|
|475   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6   |     5|
|476   |          \ramloop[80].ram.r                                  |blk_mem_gen_prim_width__parameterized79    |    21|
|477   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized79  |     5|
|478   |          \ramloop[81].ram.r                                  |blk_mem_gen_prim_width__parameterized80    |    21|
|479   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized80  |     5|
|480   |          \ramloop[82].ram.r                                  |blk_mem_gen_prim_width__parameterized81    |    21|
|481   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized81  |     5|
|482   |          \ramloop[83].ram.r                                  |blk_mem_gen_prim_width__parameterized82    |    21|
|483   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized82  |     5|
|484   |          \ramloop[84].ram.r                                  |blk_mem_gen_prim_width__parameterized83    |    21|
|485   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized83  |     5|
|486   |          \ramloop[85].ram.r                                  |blk_mem_gen_prim_width__parameterized84    |    21|
|487   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized84  |     5|
|488   |          \ramloop[86].ram.r                                  |blk_mem_gen_prim_width__parameterized85    |    21|
|489   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized85  |     5|
|490   |          \ramloop[87].ram.r                                  |blk_mem_gen_prim_width__parameterized86    |    21|
|491   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized86  |     5|
|492   |          \ramloop[88].ram.r                                  |blk_mem_gen_prim_width__parameterized87    |    21|
|493   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized87  |     5|
|494   |          \ramloop[89].ram.r                                  |blk_mem_gen_prim_width__parameterized88    |    21|
|495   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized88  |     5|
|496   |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7     |    21|
|497   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7   |     5|
|498   |          \ramloop[90].ram.r                                  |blk_mem_gen_prim_width__parameterized89    |    21|
|499   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized89  |     5|
|500   |          \ramloop[91].ram.r                                  |blk_mem_gen_prim_width__parameterized90    |    21|
|501   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized90  |     5|
|502   |          \ramloop[92].ram.r                                  |blk_mem_gen_prim_width__parameterized91    |    21|
|503   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized91  |     5|
|504   |          \ramloop[93].ram.r                                  |blk_mem_gen_prim_width__parameterized92    |    21|
|505   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized92  |     5|
|506   |          \ramloop[94].ram.r                                  |blk_mem_gen_prim_width__parameterized93    |    21|
|507   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized93  |     5|
|508   |          \ramloop[95].ram.r                                  |blk_mem_gen_prim_width__parameterized94    |    21|
|509   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized94  |     5|
|510   |          \ramloop[96].ram.r                                  |blk_mem_gen_prim_width__parameterized95    |    21|
|511   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized95  |     5|
|512   |          \ramloop[97].ram.r                                  |blk_mem_gen_prim_width__parameterized96    |    21|
|513   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized96  |     5|
|514   |          \ramloop[98].ram.r                                  |blk_mem_gen_prim_width__parameterized97    |    21|
|515   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized97  |     5|
|516   |          \ramloop[99].ram.r                                  |blk_mem_gen_prim_width__parameterized98    |    21|
|517   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized98  |     5|
|518   |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8     |    21|
|519   |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8   |     5|
+------+--------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:30 . Memory (MB): peak = 2986.742 ; gain = 1438.961 ; free physical = 9478 ; free virtual = 22830
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 295 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:44 ; elapsed = 00:04:10 . Memory (MB): peak = 2986.742 ; gain = 782.906 ; free physical = 9514 ; free virtual = 22865
Synthesis Optimization Complete : Time (s): cpu = 00:03:58 ; elapsed = 00:04:30 . Memory (MB): peak = 2986.750 ; gain = 1438.961 ; free physical = 9514 ; free virtual = 22865
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:02 ; elapsed = 00:04:34 . Memory (MB): peak = 3012.742 ; gain = 1486.336 ; free physical = 9523 ; free virtual = 22874
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_6_blk_mem_gen_0_0_synth_1/design_6_blk_mem_gen_0_0.dcp' has been generated.
