##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPIS_1_IntClock
		4.4::Critical Path Report for sclk(0)/fb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
		5.5::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
		5.6::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
		5.7::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 0.63 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 0.63 MHz    | 
Clock: ADC_SAR_1_theACLK                     | N/A                    | Target: 12.00 MHz   | 
Clock: ADC_SAR_1_theACLK(fixed-function)     | N/A                    | Target: 12.00 MHz   | 
Clock: ADC_SAR_2_theACLK                     | N/A                    | Target: 12.00 MHz   | 
Clock: ADC_SAR_2_theACLK(fixed-function)     | N/A                    | Target: 12.00 MHz   | 
Clock: Clock_2                               | Frequency: 41.33 MHz   | Target: 0.00 MHz    | 
Clock: Clock_3                               | N/A                    | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 148.99 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 24.00 MHz   | 
Clock: SPIS_1_IntClock                       | Frequency: 79.29 MHz   | Target: 2.00 MHz    | 
Clock: WaveDAC_clk                           | N/A                    | Target: 0.25 MHz    | 
Clock: WaveDAC_clk(routed)                   | N/A                    | Target: 0.25 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: sclk(0)/fb                            | Frequency: 39.88 MHz   | Target: 12.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2          Clock_2          4e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        sclk(0)/fb       41666.7          39865        41666.7          34955       N/A              N/A         N/A              N/A         
SPIS_1_IntClock  SPIS_1_IntClock  500000           487388       N/A              N/A         N/A              N/A         N/A              N/A         
sclk(0)/fb       sclk(0)/fb       N/A              N/A          41666.7          29128       83333.3          69798       41666.7          30959       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
Out_1(0)_PAD      25654         CyBUS_CLK:R       
Out_10(0)_PAD     24279         CyBUS_CLK:R       
Out_11(0)_PAD     25129         CyBUS_CLK:R       
Out_12(0)_PAD     24355         CyBUS_CLK:R       
Out_13(0)_PAD     24478         CyBUS_CLK:R       
Out_14(0)_PAD     25600         CyBUS_CLK:R       
Out_15(0)_PAD     24537         CyBUS_CLK:R       
Out_16(0)_PAD     25130         CyBUS_CLK:R       
Out_17(0)_PAD     25061         CyBUS_CLK:R       
Out_18(0)_PAD     24512         CyBUS_CLK:R       
Out_19(0)_PAD     24860         CyBUS_CLK:R       
Out_2(0)_PAD      24740         CyBUS_CLK:R       
Out_20(0)_PAD     24579         CyBUS_CLK:R       
Out_3(0)_PAD      25362         CyBUS_CLK:R       
Out_4(0)_PAD      26924         CyBUS_CLK:R       
Out_5(0)_PAD      29110         CyBUS_CLK:R       
Out_6(0)_PAD      26625         CyBUS_CLK:R       
Out_7(0)_PAD      28708         CyBUS_CLK:R       
Out_8(0)_PAD      27571         CyBUS_CLK:R       
Out_9(0)_PAD      23643         CyBUS_CLK:R       
PWM_out_1(0)_PAD  23960         Clock_2:R         
PWM_out_2(0)_PAD  25017         Clock_2:R         
PWM_out_3(0)_PAD  24378         Clock_2:R         
PWM_out_4(0)_PAD  23876         Clock_2:R         
PWM_out_5(0)_PAD  23189         Clock_2:R         
PWM_out_6(0)_PAD  24618         Clock_2:R         
PWM_out_7(0)_PAD  22786         Clock_2:R         
PWM_out_8(0)_PAD  24042         Clock_2:R         
miso(0)_PAD       46588         sclk(0)/fb:F      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 41.33 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999975805p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19105
-------------------------------------   ----- 
End-of-path arrival time (ps)           19105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4115   9395  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   9710  19105  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  19105  3999975805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 148.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 34955p

Capture Clock Arrival Time                          41667
+ Clock path delay                                  12162
+ Cycle adjust (CyBUS_CLK:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      50179

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15224
-------------------------------------   ----- 
End-of-path arrival time (ps)           15224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell58            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
mosi(0)/fb                                      iocell58         2131   2131  34955  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_0   macrocell40      6131   8262  34955  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell40      3350  11612  34955  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   3612  15224  34955  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17  10048  53829  FALL       1


===================================================================== 
4.3::Critical Path Report for SPIS_1_IntClock
*********************************************
Clock: SPIS_1_IntClock
Frequency: 79.29 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 487388p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell41    2601   4081  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell41    3350   7431  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell9   3611  11042  487388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell9        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for sclk(0)/fb
****************************************
Clock: sclk(0)/fb
Frequency: 39.88 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 29128p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   12162
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       50179

Launch Clock Arrival Time                       0
+ Clock path delay                      10540
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           21051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell59            0      0  RISE       1
sclk(0)/fb                                                  iocell59         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell59            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell59            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell39      8426  10540  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell39      1250  11790  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell40      2299  14089  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell40      3350  17439  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   3612  21051  29128  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17  10048  53829  FALL       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIS_1_IntClock:R vs. SPIS_1_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 487388p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell41    2601   4081  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell41    3350   7431  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell9   3611  11042  487388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell9        0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999975805p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19105
-------------------------------------   ----- 
End-of-path arrival time (ps)           19105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4115   9395  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   9710  19105  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  19105  3999975805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:R)
************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39865p

Capture Clock Arrival Time                              0
+ Clock path delay                                  10540
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      48697

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell58            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell58      2131   2131  39865  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell39   6700   8831  39865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell59            0      0  RISE       1
sclk(0)/fb                                                  iocell59         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell59            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell59            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell39      8426  10540  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. sclk(0)/fb:F)
************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 34955p

Capture Clock Arrival Time                          41667
+ Clock path delay                                  12162
+ Cycle adjust (CyBUS_CLK:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      50179

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15224
-------------------------------------   ----- 
End-of-path arrival time (ps)           15224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell58            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
mosi(0)/fb                                      iocell58         2131   2131  34955  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_0   macrocell40      6131   8262  34955  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell40      3350  11612  34955  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   3612  15224  34955  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17  10048  53829  FALL       1


5.5::Critical Path Report for (sclk(0)/fb:R vs. sclk(0)/fb:F)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 29128p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   12162
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       50179

Launch Clock Arrival Time                       0
+ Clock path delay                      10540
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           21051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell59            0      0  RISE       1
sclk(0)/fb                                                  iocell59         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell59            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell59            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell39      8426  10540  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell39      1250  11790  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell40      2299  14089  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell40      3350  17439  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   3612  21051  29128  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17  10048  53829  FALL       1


5.6::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:F)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 69798p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   12162
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       133512

Launch Clock Arrival Time                   41667
+ Clock path delay                       8949
+ Data path delay                       13099
-------------------------------------   ----- 
End-of-path arrival time (ps)           63714
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6835  50615  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_0  count7cell       2110  52725  69798  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_4   macrocell40      4027  56752  69798  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell40      3350  60102  69798  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   3612  63714  69798  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17  10048  53829  FALL       1


5.7::Critical Path Report for (sclk(0)/fb:F vs. sclk(0)/fb:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30959p

Capture Clock Arrival Time                               0
+ Clock path delay                                   12162
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       95495

Launch Clock Arrival Time                   41667
+ Clock path delay                       8949
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           64536
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6835  50615  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1  count7cell       2110  52725  30959  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_2      macrocell43      3245  55971  30959  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell43      3350  59321  30959  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell17   5215  64536  30959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell59            0      0  RISE       1
sclk(0)/fb                                                  iocell59         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell59            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell59            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell17  10048  12162  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 29128p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   12162
+ Cycle adjust (sclk(0)/fb:R#1 vs. sclk(0)/fb:F#1)       0
- Setup time                                         -3650
--------------------------------------------------   ----- 
End-of-path required time (ps)                       50179

Launch Clock Arrival Time                       0
+ Clock path delay                      10540
+ Data path delay                       10511
-------------------------------------   ----- 
End-of-path arrival time (ps)           21051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell59            0      0  RISE       1
sclk(0)/fb                                                  iocell59         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell59            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell59            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell39      8426  10540  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/q          macrocell39      1250  11790  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/main_5   macrocell40      2299  14089  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\/q        macrocell40      3350  17439  29128  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/route_si  datapathcell17   3612  21051  29128  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17  10048  53829  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 30959p

Capture Clock Arrival Time                               0
+ Clock path delay                                   12162
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       95495

Launch Clock Arrival Time                   41667
+ Clock path delay                       8949
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           64536
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6835  50615  FALL       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1  count7cell       2110  52725  30959  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_2      macrocell43      3245  55971  30959  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q           macrocell43      3350  59321  30959  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/f1_load   datapathcell17   5215  64536  30959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell59            0      0  RISE       1
sclk(0)/fb                                                  iocell59         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell59            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell59            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock                 datapathcell17  10048  12162  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mosi(0)/fb
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0
Path slack     : 39865p

Capture Clock Arrival Time                              0
+ Clock path delay                                  10540
+ Cycle adjust (CyBUS_CLK:R#2 vs. sclk(0)/fb:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      48697

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mosi(0)/in_clock                                            iocell58            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
mosi(0)/fb                                   iocell58      2131   2131  39865  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/main_0  macrocell39   6700   8831  39865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
sclk(0)/in_clock                                            iocell59            0      0  RISE       1
sclk(0)/fb                                                  iocell59         2114   2114  
sclk(0)/fb (TOTAL_ADJUSTMENTS)                              iocell59            0   2114  RISE       1
--sclk(0)/fb (Clock Phase Adjustment Delay)                 iocell59            0    N/A  
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\/clock_0                macrocell39      8426  10540  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1
Path End       : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock
Path slack     : 71316p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   12162
+ Cycle adjust (sclk(0)/fb:F#1 vs. sclk(0)/fb:F#2)   83333
- Setup time                                         -1310
--------------------------------------------------   ----- 
End-of-path required time (ps)                       135852

Launch Clock Arrival Time                   41667
+ Clock path delay                       8949
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           64536
 
Launch Clock Path
pin name                                        model name   delay     AT  edge  Fanout
----------------------------------------------  -----------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59         0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/clock_n  count7cell    6835  50615  FALL       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\/count_1   count7cell       2110  52725  69829  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/main_2       macrocell43      3245  55971  71316  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_load\/q            macrocell43      3350  59321  71316  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/cs_addr_0  datapathcell17   5215  64536  71316  RISE       1

Capture Clock Path
pin name                                        model name      delay     AT  edge  Fanout
----------------------------------------------  --------------  -----  -----  ----  ------
sclk(0)/fb                                      iocell59            0  43781  FALL       1
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\/clock     datapathcell17  10048  53829  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock
Path slack     : 487388p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out             synccell       1480   1480  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/main_0  macrocell41    2601   4081  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\/q       macrocell41    3350   7431  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/status_5      statusicell9   3611  11042  487388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\/clock                 statusicell9        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 488503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9927
-------------------------------------   ---- 
End-of-path arrival time (ps)           9927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out            synccell        1480   1480  488503  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/main_0  macrocell35     2851   4331  488503  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:byte_complete\/q       macrocell35     3350   7681  488503  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_6     statusicell10   2246   9927  488503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock
Path slack     : 488527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9903
-------------------------------------   ---- 
End-of-path arrival time (ps)           9903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out          synccell        1480   1480  488503  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/main_0  macrocell44     2837   4317  488527  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\/q       macrocell44     3350   7667  488527  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/status_0   statusicell10   2236   9903  488527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\/clock                 statusicell10       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0
Path slack     : 492160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_1\/out                synccell      1480   1480  488503  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/main_0  macrocell36   2850   4330  492160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\/clock_0      macrocell36         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es3:SPISlave:sync_3\/out
Path End       : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0
Path slack     : 492401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_1_IntClock:R#1 vs. SPIS_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/clock                   synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es3:SPISlave:sync_3\/out                   synccell      1480   1480  487388  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/main_0  macrocell38   2609   4089  492401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\/clock_0   macrocell38         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999975805p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19105
-------------------------------------   ----- 
End-of-path arrival time (ps)           19105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4115   9395  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   9710  19105  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  19105  3999975805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999975818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19092
-------------------------------------   ----- 
End-of-path arrival time (ps)           19092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   4102   9382  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  19092  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  19092  3999975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999975838p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19072
-------------------------------------   ----- 
End-of-path arrival time (ps)           19072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   4082   9362  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   9710  19072  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  19072  3999975838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999975989p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18921
-------------------------------------   ----- 
End-of-path arrival time (ps)           18921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3931   9211  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  18921  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  18921  3999975989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999975999p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18911
-------------------------------------   ----- 
End-of-path arrival time (ps)           18911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3921   9201  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   9710  18911  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  18911  3999975999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999976272p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18638
-------------------------------------   ----- 
End-of-path arrival time (ps)           18638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3648   8928  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18638  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18638  3999976272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999976306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22124
-------------------------------------   ----- 
End-of-path arrival time (ps)           22124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_5  statusicell6  15210  22124  3999976306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999976667p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18243
-------------------------------------   ----- 
End-of-path arrival time (ps)           18243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3253   8533  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18243  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18243  3999976667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999976791p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -5090
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18119
-------------------------------------   ----- 
End-of-path arrival time (ps)           18119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3129   8409  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  18119  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  18119  3999976791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999977214p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21216
-------------------------------------   ----- 
End-of-path arrival time (ps)           21216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_5  statusicell3  14302  21216  3999977214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999977242p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21188
-------------------------------------   ----- 
End-of-path arrival time (ps)           21188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_5  statusicell4  14273  21188  3999977242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999978166p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20264
-------------------------------------   ----- 
End-of-path arrival time (ps)           20264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_5  statusicell2  13350  20264  3999978166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999979085p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   4115   9395  3999979085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999979098p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   4102   9382  3999979098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999979105p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9375
-------------------------------------   ---- 
End-of-path arrival time (ps)           9375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   4095   9375  3999979105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999979118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   4082   9362  3999979118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999979269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   3931   9211  3999979269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999979279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3921   9201  3999979279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999979286p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   3914   9194  3999979286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999979552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3648   8928  3999979552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999979686p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   3514   8794  3999979686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999979702p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3498   8778  3999979702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999979912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   3288   8568  3999979912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999979927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   3273   8553  3999979927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999979947p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3253   8533  3999979947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999979955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3245   8525  3999979955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999980071p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3129   8409  3999980071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999980104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3096   8376  3999980104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999982154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16276
-------------------------------------   ----- 
End-of-path arrival time (ps)           16276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_5  statusicell8   9362  16276  3999982154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999982818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q         macrocell27      1250   1250  3999980091  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   4412   5662  3999982818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell12      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999982825p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  3999980096  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   4405   5655  3999982825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999982977p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15453
-------------------------------------   ----- 
End-of-path arrival time (ps)           15453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell1   8538  15453  3999982977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999983023p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15407
-------------------------------------   ----- 
End-of-path arrival time (ps)           15407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_5  statusicell5   8492  15407  3999983023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999983068p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  3999980332  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4162   5412  3999983068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999983371p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q         macrocell27      1250   1250  3999980091  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   3859   5109  3999983371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999983376p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  3999980096  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3854   5104  3999983376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999983612p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  3999980332  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3618   4868  3999983612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_977/main_1
Capture Clock  : Net_977/clock_0
Path slack     : 3999984279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  3999984279  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  3999984279  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  3999984279  RISE       1
Net_977/main_1                         macrocell7      5031  12211  3999984279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_977/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999984311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell9     1250   1250  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell13    2314   3564  3999976306  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell13    3350   6914  3999976306  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_5  statusicell7   7205  14119  3999984311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999984315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  3999981035  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2915   4165  3999984315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999984330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  3999981035  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2900   4150  3999984330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999984420p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q         macrocell30      1250   1250  3999981159  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   2810   4060  3999984420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell14      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999984433p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q         macrocell33      1250   1250  3999981168  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   2797   4047  3999984433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell16      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999984439p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q         macrocell30      1250   1250  3999981159  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   2791   4041  3999984439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999984445p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  3999981168  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   2785   4035  3999984445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999984448p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q         macrocell33      1250   1250  3999981168  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   2782   4032  3999984448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999984448p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  3999981168  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2782   4032  3999984448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3999984680p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell24      1250   1250  3999981400  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   2550   3800  3999984680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell10      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3999984680p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q         macrocell24     1250   1250  3999981400  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   2550   3800  3999984680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999985194p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  3999985194  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  3999985194  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  3999985194  RISE       1
\PWM_3:PWMUDB:prevCompare1\/main_0     macrocell17     4116  11296  3999985194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 3999985211p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  3999985194  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  3999985194  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  3999985194  RISE       1
\PWM_3:PWMUDB:status_0\/main_1         macrocell19     4099  11279  3999985211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1033/main_1
Capture Clock  : Net_1033/clock_0
Path slack     : 3999985561p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  3999985561  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  3999985561  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  3999985561  RISE       1
Net_1033/main_1                        macrocell3       3749  10929  3999985561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1033/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1019/main_1
Capture Clock  : Net_1019/clock_0
Path slack     : 3999985633p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10857
-------------------------------------   ----- 
End-of-path arrival time (ps)           10857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  3999985633  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  3999985633  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  3999985633  RISE       1
Net_1019/main_1                        macrocell2       3677  10857  3999985633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1019/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1005/main_1
Capture Clock  : Net_1005/clock_0
Path slack     : 3999985758p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  3999985758  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  3999985758  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  3999985758  RISE       1
Net_1005/main_1                        macrocell1       3552  10732  3999985758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_949/main_1
Capture Clock  : Net_949/clock_0
Path slack     : 3999985796p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  3999985796  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  3999985796  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  3999985796  RISE       1
Net_949/main_1                         macrocell5      3514  10694  3999985796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 3999986007p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10483
-------------------------------------   ----- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  3999986007  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  3999986007  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  3999986007  RISE       1
\PWM_5:PWMUDB:status_0\/main_1         macrocell25      3303  10483  3999986007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999986026p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  3999986007  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  3999986007  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  3999986007  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_0     macrocell23      3284  10464  3999986026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999986402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  3999986402  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  3999986402  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  3999986402  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell10     2908  10088  3999986402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 3999986411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  3999986402  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  3999986402  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  3999986402  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell12     2899  10079  3999986411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1063/main_1
Capture Clock  : Net_1063/clock_0
Path slack     : 3999986416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10074
-------------------------------------   ----- 
End-of-path arrival time (ps)           10074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  3999986402  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  3999986402  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  3999986402  RISE       1
Net_1063/main_1                        macrocell4      2894  10074  3999986416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1063/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_8:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999986487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10003
-------------------------------------   ----- 
End-of-path arrival time (ps)           10003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  3999985561  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  3999985561  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  3999985561  RISE       1
\PWM_8:PWMUDB:prevCompare1\/main_0     macrocell32      2823  10003  3999986487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_8:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 3999986492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  3999985561  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  3999985561  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  3999985561  RISE       1
\PWM_8:PWMUDB:status_0\/main_1         macrocell34      2818   9998  3999986492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_7:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999986493p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  3999985633  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  3999985633  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  3999985633  RISE       1
\PWM_7:PWMUDB:prevCompare1\/main_0     macrocell29      2817   9997  3999986493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_7:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 3999986517p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   4140   4140  3999985633  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   4140  3999985633  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   3040   7180  3999985633  RISE       1
\PWM_7:PWMUDB:status_0\/main_1         macrocell31      2793   9973  3999986517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_6:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 3999986684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9806
-------------------------------------   ---- 
End-of-path arrival time (ps)           9806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  3999985758  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  3999985758  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  3999985758  RISE       1
\PWM_6:PWMUDB:status_0\/main_1         macrocell28      2626   9806  3999986684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999986688p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9802
-------------------------------------   ---- 
End-of-path arrival time (ps)           9802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  3999984279  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  3999984279  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  3999984279  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_0     macrocell20     2622   9802  3999986688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_6:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999986698p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9792
-------------------------------------   ---- 
End-of-path arrival time (ps)           9792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   4140   4140  3999985758  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   4140  3999985758  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   3040   7180  3999985758  RISE       1
\PWM_6:PWMUDB:prevCompare1\/main_0     macrocell26      2612   9792  3999986698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_4:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 3999986699p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   4140   4140  3999984279  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   4140  3999984279  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   3040   7180  3999984279  RISE       1
\PWM_4:PWMUDB:status_0\/main_1         macrocell22     2611   9791  3999986699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 3999986709p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  3999985796  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  3999985796  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  3999985796  RISE       1
\PWM_2:PWMUDB:status_0\/main_1         macrocell16     2601   9781  3999986709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 3999986722p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  3999985796  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  3999985796  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  3999985796  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0     macrocell14     2588   9768  3999986722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_963/main_1
Capture Clock  : Net_963/clock_0
Path slack     : 3999986986p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  3999985194  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  3999985194  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  3999985194  RISE       1
Net_963/main_1                         macrocell6      2324   9504  3999986986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_963/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_991/main_1
Capture Clock  : Net_991/clock_0
Path slack     : 3999987064p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9426
-------------------------------------   ---- 
End-of-path arrival time (ps)           9426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                               model name      delay     AT       slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  3999986007  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  3999986007  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  3999986007  RISE       1
Net_991/main_1                         macrocell8       2246   9426  3999987064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999987422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11008
-------------------------------------   ----- 
End-of-path arrival time (ps)           11008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  3999976272  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  3999976272  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell3    5728  11008  3999987422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999988471p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9959
-------------------------------------   ---- 
End-of-path arrival time (ps)           9959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11   2320   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0   2320  3999975805  RISE       1
\PWM_6:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2960   5280  3999975805  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_2  statusicell6     4679   9959  3999988471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999988479p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9951
-------------------------------------   ---- 
End-of-path arrival time (ps)           9951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  3999975818  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  3999975818  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    4671   9951  3999988479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999988486p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9944
-------------------------------------   ---- 
End-of-path arrival time (ps)           9944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  3999976667  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  3999976667  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    4664   9944  3999988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999988518p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13   2320   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0   2320  3999975838  RISE       1
\PWM_7:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2960   5280  3999975838  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_2  statusicell7     4632   9912  3999988518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999988667p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell15      0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  3999975989  RISE       1
\PWM_8:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  3999975989  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_2  statusicell8     4483   9763  3999988667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999988678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7   2320   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0   2320  3999975999  RISE       1
\PWM_4:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2960   5280  3999975999  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_2  statusicell4    4472   9752  3999988678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999988696p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9734
-------------------------------------   ---- 
End-of-path arrival time (ps)           9734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell9       0      0  RISE       1

Data path
pin name                                model name      delay     AT       slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  3999976791  RISE       1
\PWM_5:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  3999976791  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell5     4454   9734  3999988696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_977/main_0
Capture Clock  : Net_977/clock_0
Path slack     : 3999989938p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   2580   2580  3999989938  RISE       1
Net_977/main_0                            macrocell7     3972   6552  3999989938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_977/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1063/main_0
Capture Clock  : Net_1063/clock_0
Path slack     : 3999990506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  3999990506  RISE       1
Net_1063/main_0                           macrocell4     3404   5984  3999990506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1063/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1033/main_0
Capture Clock  : Net_1033/clock_0
Path slack     : 3999990655p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT       slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   2580   2580  3999990655  RISE       1
Net_1033/main_0                           macrocell3      3255   5835  3999990655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1033/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1019/main_0
Capture Clock  : Net_1019/clock_0
Path slack     : 3999990712p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT       slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   2580   2580  3999990712  RISE       1
Net_1019/main_0                           macrocell2      3198   5778  3999990712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1019/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999990745p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  3999990745  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell15    3165   5745  3999990745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999991276p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  3999990506  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell11    2634   5214  3999991276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1005/main_0
Capture Clock  : Net_1005/clock_0
Path slack     : 3999991277p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  3999991277  RISE       1
Net_1005/main_0                           macrocell1     2633   5213  3999991277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1005/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_963/main_0
Capture Clock  : Net_963/clock_0
Path slack     : 3999991279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   2580   2580  3999991279  RISE       1
Net_963/main_0                            macrocell6     2631   5211  3999991279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_963/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999991285p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   2580   2580  3999991279  RISE       1
\PWM_3:PWMUDB:runmode_enable\/main_0      macrocell18    2625   5205  3999991285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_6:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999991290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  3999991277  RISE       1
\PWM_6:PWMUDB:runmode_enable\/main_0      macrocell27    2620   5200  3999991290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_991/main_0
Capture Clock  : Net_991/clock_0
Path slack     : 3999991354p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   2580   2580  3999991354  RISE       1
Net_991/main_0                            macrocell8     2556   5136  3999991354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_991/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_5:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999991361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   2580   2580  3999991354  RISE       1
\PWM_5:PWMUDB:runmode_enable\/main_0      macrocell24    2549   5129  3999991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_8:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999991583p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT       slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   2580   2580  3999990655  RISE       1
\PWM_8:PWMUDB:runmode_enable\/main_0      macrocell33     2327   4907  3999991583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_7:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999991596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT       slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   2580   2580  3999990712  RISE       1
\PWM_7:PWMUDB:runmode_enable\/main_0      macrocell30     2314   4894  3999991596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_949/main_0
Capture Clock  : Net_949/clock_0
Path slack     : 3999991604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  3999990745  RISE       1
Net_949/main_0                            macrocell5     2306   4886  3999991604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_4:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 3999991605p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   2580   2580  3999989938  RISE       1
\PWM_4:PWMUDB:runmode_enable\/main_0      macrocell21    2305   4885  3999991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:prevCompare1\/q
Path End       : \PWM_7:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 3999992922p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:prevCompare1\/q   macrocell29   1250   1250  3999992922  RISE       1
\PWM_7:PWMUDB:status_0\/main_0  macrocell31   2318   3568  3999992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:prevCompare1\/q
Path End       : \PWM_5:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 3999992936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:prevCompare1\/q   macrocell23   1250   1250  3999992936  RISE       1
\PWM_5:PWMUDB:status_0\/main_0  macrocell25   2304   3554  3999992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 3999992941p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  3999992941  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell16   2299   3549  3999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:prevCompare1\/q
Path End       : \PWM_3:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 3999992942p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:prevCompare1\/q   macrocell17   1250   1250  3999992942  RISE       1
\PWM_3:PWMUDB:status_0\/main_0  macrocell19   2298   3548  3999992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:prevCompare1\/q
Path End       : \PWM_8:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 3999992948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:prevCompare1\/q   macrocell32   1250   1250  3999992948  RISE       1
\PWM_8:PWMUDB:status_0\/main_0  macrocell34   2292   3542  3999992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:prevCompare1\/q
Path End       : \PWM_6:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 3999992948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  3999992948  RISE       1
\PWM_6:PWMUDB:status_0\/main_0  macrocell28   2292   3542  3999992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 3999992956p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  3999992956  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell12   2284   3534  3999992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:prevCompare1\/q
Path End       : \PWM_4:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 3999992956p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:prevCompare1\/q   macrocell20   1250   1250  3999992956  RISE       1
\PWM_4:PWMUDB:status_0\/main_0  macrocell22   2284   3534  3999992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:status_0\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_5:PWMUDB:status_0\/q               macrocell25    1250   1250  3999994316  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2864   4114  3999994316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:status_0\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994850p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_7:PWMUDB:status_0\/q               macrocell31    1250   1250  3999994850  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2330   3580  3999994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994856p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell12    1250   1250  3999994856  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  3999994856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:status_0\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994856p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_4:PWMUDB:status_0\/q               macrocell22    1250   1250  3999994856  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2324   3574  3999994856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:status_0\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994866p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_3:PWMUDB:status_0\/q               macrocell19    1250   1250  3999994866  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2314   3564  3999994866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:status_0\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994867p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_6:PWMUDB:status_0\/q               macrocell28    1250   1250  3999994867  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2313   3563  3999994867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994868p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell16    1250   1250  3999994868  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2312   3562  3999994868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:status_0\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 3999994880p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                 3999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_8:PWMUDB:status_0\/q               macrocell34    1250   1250  3999994880  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2300   3550  3999994880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

