
---------- Begin Simulation Statistics ----------
final_tick                               863540927000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96438                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739252                       # Number of bytes of host memory used
host_op_rate                                    96749                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10561.22                       # Real time elapsed on the host
host_tick_rate                               81765279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018501780                       # Number of instructions simulated
sim_ops                                    1021783393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.863541                       # Number of seconds simulated
sim_ticks                                863540927000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.353638                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116134622                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134487238                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7976691                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185393896                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15841697                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15949759                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          108062                       # Number of indirect misses.
system.cpu0.branchPred.lookups              235558467                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663190                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819870                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5438244                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014921                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29131092                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55344107                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404474                       # Number of instructions committed
system.cpu0.commit.committedOps             893226555                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1556917629                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573715                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1120089954     71.94%     71.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    272592906     17.51%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     53521773      3.44%     92.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     59204453      3.80%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13943850      0.90%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5343461      0.34%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1195677      0.08%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1894463      0.12%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29131092      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1556917629                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341030                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514664                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412490                       # Number of loads committed
system.cpu0.commit.membars                    1641833                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641839      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117765     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232352     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760824     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226555                       # Class of committed instruction
system.cpu0.commit.refs                     390993200                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404474                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226555                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.907939                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.907939                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183503635                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2542212                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115287004                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             962743381                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               694880229                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                681010532                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5446995                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4031061                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2701820                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  235558467                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169545141                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    870000601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3919605                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     977782313                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15970892                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138348                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         689556979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         131976319                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.574270                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1567543211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               866742334     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               522504039     33.33%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108097167      6.90%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56388222      3.60%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5005266      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4946696      0.32%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  547674      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643603      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668210      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1567543211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       62                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      135110424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5475819                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226806201                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544983                       # Inst execution rate
system.cpu0.iew.exec_refs                   410470079                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112950737                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              162462596                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302330510                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1998087                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1526540                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117078494                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          948562629                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297519342                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4418379                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            927917734                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                770286                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1803129                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5446995                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3182597                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        37619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16245927                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13841                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8995                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3725364                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21918020                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6497784                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8995                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       727674                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4748145                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                371746505                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920087812                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894527                       # average fanout of values written-back
system.cpu0.iew.wb_producers                332537448                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.540385                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920118273                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131137802                       # number of integer regfile reads
system.cpu0.int_regfile_writes              587942086                       # number of integer regfile writes
system.cpu0.ipc                              0.524126                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524126                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643351      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            507739289     54.46%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838283      0.84%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639153      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299951251     32.17%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113524719     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932336114                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                138                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               168                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     858976                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000921                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 112019     13.04%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                696106     81.04%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                50849      5.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             931551669                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3433112351                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920087744                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1003906695                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 942585452                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932336114                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5977177                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55336070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            38075                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3511034                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29645634                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1567543211                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.594775                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797893                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          881913050     56.26%     56.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          484396691     30.90%     87.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167249307     10.67%     97.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26768017      1.71%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4841971      0.31%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             666588      0.04%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1562567      0.10%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              99628      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              45392      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1567543211                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547578                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15653845                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2673247                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302330510                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117078494                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1702653635                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    24428526                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              170398085                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569160105                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3561019                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               700648805                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4530900                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8026                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1166586679                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             956481541                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612976915                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                676824631                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5122721                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5446995                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14082506                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43816802                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               62                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1166586617                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        142189                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4629                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9664156                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4616                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2476338063                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1907770656                       # The number of ROB writes
system.cpu0.timesIdled                       25470784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1484                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.788509                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10711500                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12485938                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2857546                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17191246                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            225585                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         318998                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           93413                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19527638                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23871                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1976134                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299762                       # Number of branches committed
system.cpu1.commit.bw_lim_events               688410                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459643                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28677067                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844439                       # Number of instructions committed
system.cpu1.commit.committedOps              42664297                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    228189285                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.186969                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.777628                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    208315591     91.29%     91.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9789451      4.29%     95.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4310555      1.89%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3144088      1.38%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1101681      0.48%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       206421      0.09%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       556253      0.24%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76835      0.03%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       688410      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    228189285                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317245                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178951                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552329                       # Number of loads committed
system.cpu1.commit.membars                    1639386                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639386      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987489     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371976     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665305      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664297                       # Class of committed instruction
system.cpu1.commit.refs                      16037293                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844439                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664297                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.580600                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.580600                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            173703014                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               885173                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9712247                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79973183                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16063439                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38872398                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1976997                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               923505                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2306501                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19527638                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12590773                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    215499809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               474116                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      89644536                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5716818                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083624                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14564130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10937085                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.383889                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         232922349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.397690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.892542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               178619506     76.69%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31498343     13.52%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14311364      6.14%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4519562      1.94%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1768950      0.76%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1413346      0.61%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  759009      0.33%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3644      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28625      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           232922349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         594712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2013498                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13263256                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.222250                       # Inst execution rate
system.cpu1.iew.exec_refs                    18061231                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5265447                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              158959421                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19647311                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2004984                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1390815                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8117807                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71329190                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12795784                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1559432                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51899111                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                790135                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               621959                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1976997                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2065440                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        23037                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          201140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12882                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1642                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1606                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8094982                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3632843                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1642                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       624838                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1388660                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24818556                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51141140                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.786843                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19528311                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.219004                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51161537                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66929661                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32001587                       # number of integer regfile writes
system.cpu1.ipc                              0.179192                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.179192                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639586      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33257331     62.21%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            13957418     26.11%     91.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4604055      8.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53458543                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     851930                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015936                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 101704     11.94%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     11.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                667228     78.32%     90.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                82996      9.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52670873                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         340729834                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51141128                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99994925                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65323207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53458543                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6005983                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28664892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38495                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3546340                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20268344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    232922349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.229512                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658146                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          198553629     85.24%     85.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22094568      9.49%     94.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8006651      3.44%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2600703      1.12%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1150854      0.49%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             277304      0.12%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             135949      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              78594      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24097      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      232922349                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.228928                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12550239                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2228168                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19647311                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8117807                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu1.numCycles                       233517061                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1493559085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165670110                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214461                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3532597                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18372640                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                882133                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10951                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96266504                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75946631                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48575325                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37989850                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3931159                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1976997                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8884606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21360864                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96266492                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28146                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               813                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8565244                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           800                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   298841264                       # The number of ROB reads
system.cpu1.rob.rob_writes                  147419023                       # The number of ROB writes
system.cpu1.timesIdled                          16180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.478340                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9335094                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10550711                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2000017                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14097481                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            234994                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         310312                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           75318                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16367859                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24300                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819634                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1574990                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10229933                       # Number of branches committed
system.cpu2.commit.bw_lim_events               543117                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       16912728                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41652423                       # Number of instructions committed
system.cpu2.commit.committedOps              42472263                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    228158602                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.186152                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773034                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    208492436     91.38%     91.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9591859      4.20%     95.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4233108      1.86%     97.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3139855      1.38%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1076651      0.47%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       223436      0.10%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       781077      0.34%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        77063      0.03%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       543117      0.24%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    228158602                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318102                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39995210                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489396                       # Number of loads committed
system.cpu2.commit.membars                    1639362                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639362      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24871050     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309030     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652680      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42472263                       # Class of committed instruction
system.cpu2.commit.refs                      15961722                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41652423                       # Number of Instructions Simulated
system.cpu2.committedOps                     42472263                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.567520                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.567520                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            184411633                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               428681                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8620087                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              65847202                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12092280                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30817129                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1575815                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               614291                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2253619                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16367859                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9811793                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    218016928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               317997                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      71730260                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4001684                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070581                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11132695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9570088                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.309315                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         231150476                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.317821                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.784322                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               186431216     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                26862060     11.62%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11260108      4.87%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3925105      1.70%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1463644      0.63%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  856583      0.37%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  320592      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3615      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27553      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           231150476                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         750226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1611582                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12043960                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214413                       # Inst execution rate
system.cpu2.iew.exec_refs                    17990979                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5232618                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              166368176                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             15954430                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268459                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1340830                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6685355                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59376383                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12758361                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1513845                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49722550                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                797797                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               773728                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1575815                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2456007                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          195788                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12129                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1591                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1276                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4465034                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2213029                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1591                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       521644                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1089938                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24056801                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48971383                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.796554                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19162539                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211174                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48991097                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63660078                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31083626                       # number of integer regfile writes
system.cpu2.ipc                              0.179613                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.179613                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639559      3.20%      3.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31109599     60.72%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13915587     27.16%     91.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4571502      8.92%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51236395                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     842581                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016445                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  95617     11.35%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     11.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                664767     78.90%     90.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                82195      9.76%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50439403                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         334502639                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48971371                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         76281308                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55572452                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51236395                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3803931                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       16904119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            36818                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344328                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10791241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    231150476                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.221658                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.648607                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          198273406     85.78%     85.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21123762      9.14%     94.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7568351      3.27%     98.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2560667      1.11%     99.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1179891      0.51%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             214957      0.09%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             129861      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              76233      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              23348      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      231150476                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.220941                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8825525                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1555689                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            15954430                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6685355                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu2.numCycles                       231900702                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1495175443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              174676342                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105446                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5247827                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13989392                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                737956                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7428                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             80756468                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63186367                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40365449                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30456314                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3995118                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1575815                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10422736                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13260003                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        80756456                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29877                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               812                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10852978                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           800                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   286999475                       # The number of ROB reads
system.cpu2.rob.rob_writes                  121765549                       # The number of ROB writes
system.cpu2.timesIdled                          17333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.189829                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10345415                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11344922                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2269763                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15454901                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            219856                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         283059                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           63203                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17904399                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21216                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819648                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1759692                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574643                       # Number of branches committed
system.cpu3.commit.bw_lim_events               529731                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459643                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20518733                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42600444                       # Number of instructions committed
system.cpu3.commit.committedOps              43420278                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    230090647                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.188709                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.773410                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    209840400     91.20%     91.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9899969      4.30%     95.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4408367      1.92%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3208307      1.39%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1112593      0.48%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       235618      0.10%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       777290      0.34%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        78372      0.03%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       529731      0.23%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    230090647                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292199                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40882181                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835973                       # Number of loads committed
system.cpu3.commit.membars                    1639345                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639345      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25388804     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655621     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736367      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43420278                       # Class of committed instruction
system.cpu3.commit.refs                      16392000                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42600444                       # Number of Instructions Simulated
system.cpu3.committedOps                     43420278                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.496851                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.496851                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            182323049                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               513023                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9444748                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71410687                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13411055                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33734485                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1760538                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               661796                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2424015                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17904399                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10787442                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    219187894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               400400                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      78022949                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4541218                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.076460                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12194612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10565271                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.333192                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         233653142                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.342859                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.808856                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               184818998     79.10%     79.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                29233960     12.51%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12716174      5.44%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3895163      1.67%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1670776      0.72%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  888162      0.38%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  400868      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3206      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25835      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           233653142                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         515148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1799811                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12808842                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221202                       # Inst execution rate
system.cpu3.iew.exec_refs                    18608291                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5368503                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              163831096                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17460113                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1442195                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1310104                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7186920                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63928854                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13239788                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1601318                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51798383                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                697688                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               859175                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1760538                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2340811                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        23034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          214343                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14860                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1566                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1168                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5624140                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2630893                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1566                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       560574                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1239237                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24752689                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50989901                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.788687                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19522130                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217749                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51015916                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66405373                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32188983                       # number of integer regfile writes
system.cpu3.ipc                              0.181922                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.181922                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639568      3.07%      3.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32608945     61.07%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  49      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14436601     27.03%     91.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4714440      8.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53399701                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     848297                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015886                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  95632     11.27%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     11.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                668984     78.86%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                83679      9.86%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52608416                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         341342276                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50989889                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         84438224                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59603944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53399701                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4324910                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20508575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            41461                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1865267                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     13276714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    233653142                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.228543                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655699                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          199321296     85.31%     85.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22078037      9.45%     94.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7889113      3.38%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2716110      1.16%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1200374      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             218173      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             131159      0.06%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              75247      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              23633      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      233653142                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228040                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9917472                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1816814                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17460113                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7186920                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu3.numCycles                       234168290                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1492907854                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              172273337                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27612692                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5303980                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15435525                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                998559                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7667                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86625957                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              68105767                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43414967                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33309321                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4051148                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1760538                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10848254                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15802275                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86625945                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26167                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               867                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11006514                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   293498692                       # The number of ROB reads
system.cpu3.rob.rob_writes                  131443518                       # The number of ROB writes
system.cpu3.timesIdled                          13550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6862212                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                49516                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6991903                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                153649                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9551055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19024193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       353861                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       127791                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55415149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4666668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111101628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4794459                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6907717                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3078803                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6394202                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1023                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            579                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2641537                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2641507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6907717                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28573409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28573409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    808193728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               808193728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1478                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9551180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9551180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9551180                       # Request fanout histogram
system.membus.respLayer1.occupancy        49200644309                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33471164267                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      6227407475                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   34192510634.846348                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265522230000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   116252030000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 747288897000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9776643                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9776643                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9776643                       # number of overall hits
system.cpu2.icache.overall_hits::total        9776643                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        35150                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35150                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        35150                       # number of overall misses
system.cpu2.icache.overall_misses::total        35150                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1146410500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1146410500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1146410500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1146410500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9811793                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9811793                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9811793                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9811793                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003582                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003582                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003582                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003582                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32614.807966                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32614.807966                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32614.807966                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32614.807966                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          694                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25378                       # number of writebacks
system.cpu2.icache.writebacks::total            25378                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9740                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9740                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9740                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9740                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25410                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25410                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25410                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25410                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    792567000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    792567000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    792567000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    792567000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002590                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002590                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002590                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002590                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 31191.145218                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31191.145218                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 31191.145218                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31191.145218                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25378                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9776643                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9776643                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        35150                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35150                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1146410500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1146410500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9811793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9811793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003582                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003582                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32614.807966                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32614.807966                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9740                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9740                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25410                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25410                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    792567000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    792567000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002590                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002590                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 31191.145218                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31191.145218                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.988749                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9683081                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25378                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           381.554141                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        301753000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.988749                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999648                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999648                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19648996                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19648996                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13925474                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13925474                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13925474                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13925474                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2202727                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2202727                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2202727                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2202727                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 187660506368                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 187660506368                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 187660506368                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 187660506368                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16128201                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16128201                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16128201                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16128201                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.136576                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.136576                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.136576                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.136576                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85194.627554                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85194.627554                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85194.627554                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85194.627554                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1376341                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        60246                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            23657                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            525                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.179017                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   114.754286                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       989253                       # number of writebacks
system.cpu2.dcache.writebacks::total           989253                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1620928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1620928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1620928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1620928                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       581799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       581799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       581799                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       581799                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54803707992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54803707992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54803707992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54803707992                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.036073                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036073                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.036073                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036073                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 94196.978668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94196.978668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 94196.978668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94196.978668                       # average overall mshr miss latency
system.cpu2.dcache.replacements                989253                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11240906                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11240906                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1235013                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1235013                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  93529868000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  93529868000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12475919                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12475919                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.098992                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.098992                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75731.889462                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75731.889462                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       952782                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       952782                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       282231                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       282231                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  20876766500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  20876766500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 73970.494028                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73970.494028                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2684568                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2684568                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       967714                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       967714                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  94130638368                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  94130638368                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652282                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652282                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.264961                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.264961                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97271.134207                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97271.134207                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       668146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       668146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299568                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299568                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33926941492                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33926941492                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.082022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.082022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 113252.889134                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113252.889134                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          190                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5546500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5546500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.364683                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.364683                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29192.105263                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29192.105263                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          119                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       426500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       426500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.136276                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.136276                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6007.042254                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6007.042254                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1049500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1049500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.453804                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.453804                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6284.431138                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6284.431138                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       906500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       906500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.448370                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.448370                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5493.939394                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5493.939394                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       340000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       340000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       318000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       318000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400235                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400235                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419399                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419399                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48105955500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48105955500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819634                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819634                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511691                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511691                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 114702.122561                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 114702.122561                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419399                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419399                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47686556500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47686556500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511691                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511691                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 113702.122561                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 113702.122561                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.551636                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15326645                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1000997                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.311380                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        301764500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.551636                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.892239                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.892239                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34898473                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34898473                       # Number of data accesses
system.cpu3.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5829293843.750000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33138806724.465961                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265522235500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   117391315000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 746149612000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10759904                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10759904                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10759904                       # number of overall hits
system.cpu3.icache.overall_hits::total       10759904                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27538                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27538                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27538                       # number of overall misses
system.cpu3.icache.overall_misses::total        27538                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    836177000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    836177000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    836177000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    836177000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10787442                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10787442                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10787442                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10787442                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002553                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002553                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002553                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002553                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 30364.478176                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30364.478176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 30364.478176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30364.478176                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          284                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          284                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        20002                       # number of writebacks
system.cpu3.icache.writebacks::total            20002                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7504                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7504                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7504                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7504                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        20034                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        20034                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        20034                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        20034                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    570310500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    570310500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    570310500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    570310500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001857                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001857                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001857                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001857                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28467.130878                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28467.130878                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28467.130878                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28467.130878                       # average overall mshr miss latency
system.cpu3.icache.replacements                 20002                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10759904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10759904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27538                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27538                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    836177000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    836177000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10787442                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10787442                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002553                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002553                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 30364.478176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30364.478176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7504                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7504                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        20034                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        20034                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    570310500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    570310500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001857                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28467.130878                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28467.130878                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988570                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10741993                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            20002                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           537.045945                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        307248000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988570                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999643                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21594918                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21594918                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14392233                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14392233                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14392233                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14392233                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2272392                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2272392                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2272392                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2272392                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 192188624999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 192188624999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 192188624999                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 192188624999                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16664625                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16664625                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16664625                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16664625                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.136360                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.136360                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.136360                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.136360                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84575.471573                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84575.471573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84575.471573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84575.471573                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1456484                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        58197                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25521                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            646                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.070021                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    90.088235                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1000423                       # number of writebacks
system.cpu3.dcache.writebacks::total          1000423                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1682875                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1682875                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1682875                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1682875                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       589517                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       589517                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       589517                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       589517                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55337220023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55337220023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55337220023                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55337220023                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035375                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035375                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035375                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035375                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93868.743434                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93868.743434                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93868.743434                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93868.743434                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1000423                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11636987                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11636987                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1291686                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1291686                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  97118460000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  97118460000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12928673                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12928673                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.099909                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.099909                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75187.359776                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75187.359776                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1005899                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1005899                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       285787                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       285787                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  21036671000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21036671000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.022105                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.022105                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73609.614853                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73609.614853                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2755246                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2755246                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       980706                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       980706                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  95070164999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  95070164999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735952                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735952                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.262505                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.262505                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 96940.535695                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96940.535695                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       676976                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       676976                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303730                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303730                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34300549023                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34300549023                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081299                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081299                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112931.053972                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112931.053972                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          369                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          369                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          198                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          198                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5584500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5584500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.349206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.349206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28204.545455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28204.545455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          123                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       530500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       530500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.132275                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.132275                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7073.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7073.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          216                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       948000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       948000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.437500                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.437500                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5642.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5642.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       806000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       806000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.432292                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.432292                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4855.421687                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4855.421687                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       373500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       373500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396722                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396722                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422926                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422926                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  48141531500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  48141531500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515985                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515985                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 113829.680606                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 113829.680606                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422926                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422926                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  47718605500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  47718605500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515985                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515985                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 112829.680606                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 112829.680606                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.228794                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15801582                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1012222                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.610787                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        307259500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.228794                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.882150                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.882150                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35982699                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35982699                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    939559192.307692                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2965376428.683517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10775185000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   851326657500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12214269500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    140995144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       140995144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    140995144                       # number of overall hits
system.cpu0.icache.overall_hits::total      140995144                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28549997                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28549997                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28549997                       # number of overall misses
system.cpu0.icache.overall_misses::total     28549997                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 370949215495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 370949215495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 370949215495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 370949215495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169545141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169545141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169545141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169545141                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.168392                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.168392                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.168392                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.168392                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12992.968633                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12992.968633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12992.968633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12992.968633                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2453                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.073529                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26925476                       # number of writebacks
system.cpu0.icache.writebacks::total         26925476                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1624486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1624486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1624486                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1624486                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26925511                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26925511                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26925511                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26925511                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 329011935498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 329011935498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 329011935498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 329011935498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158810                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158810                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158810                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158810                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12219.338586                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12219.338586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12219.338586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12219.338586                       # average overall mshr miss latency
system.cpu0.icache.replacements              26925476                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    140995144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      140995144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28549997                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28549997                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 370949215495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 370949215495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169545141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169545141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.168392                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.168392                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12992.968633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12992.968633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1624486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1624486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26925511                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26925511                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 329011935498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 329011935498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158810                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158810                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12219.338586                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12219.338586                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          167920356                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26925477                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.236486                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        366015791                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       366015791                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    344794164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       344794164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    344794164                       # number of overall hits
system.cpu0.dcache.overall_hits::total      344794164                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42372095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42372095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42372095                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42372095                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 806149547768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 806149547768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 806149547768                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 806149547768                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387166259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387166259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387166259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387166259                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109442                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109442                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109442                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109442                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19025.482402                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19025.482402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19025.482402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19025.482402                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2149880                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        62397                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            42106                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            608                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.058756                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.626645                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25548218                       # number of writebacks
system.cpu0.dcache.writebacks::total         25548218                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17232164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17232164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17232164                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17232164                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25139931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25139931                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25139931                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25139931                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 398876488869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 398876488869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 398876488869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 398876488869                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064933                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064933                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064933                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064933                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15866.252333                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15866.252333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15866.252333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15866.252333                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25548218                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    249229092                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      249229092                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28179277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28179277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 497459324000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 497459324000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    277408369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    277408369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101580                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101580                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17653.374286                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17653.374286                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7340495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7340495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20838782                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20838782                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 308150481500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 308150481500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075120                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075120                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14787.355686                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14787.355686                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95565072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95565072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14192818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14192818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 308690223768                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 308690223768                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.129310                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129310                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 21749.748624                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21749.748624                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9891669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9891669                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4301149                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4301149                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  90726007369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  90726007369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21093.435119                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21093.435119                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1344                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1344                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12649500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12649500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9411.830357                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9411.830357                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1305                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1305                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012745                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012745                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36551.282051                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36551.282051                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2667                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2294500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2294500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095012                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095012                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8194.642857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8194.642857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2020500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2020500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092976                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092976                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7374.087591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7374.087591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401919                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401919                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48492753000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48492753000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509777                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509777                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 116024.971827                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 116024.971827                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48074802000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48074802000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509777                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509777                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 115024.971827                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 115024.971827                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951587                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          370758011                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25557596                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.506764                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951587                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801541900                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801541900                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26891531                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24458604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              182980                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               19784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              180752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              184098                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51952419                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26891531                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24458604                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18462                       # number of overall hits
system.l2.overall_hits::.cpu1.data             182980                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              19784                       # number of overall hits
system.l2.overall_hits::.cpu2.data             180752                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16208                       # number of overall hits
system.l2.overall_hits::.cpu3.data             184098                       # number of overall hits
system.l2.overall_hits::total                51952419                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1089157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            811430                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            808415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            816116                       # number of demand (read+write) misses
system.l2.demand_misses::total                3572776                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33979                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1089157                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4227                       # number of overall misses
system.l2.overall_misses::.cpu1.data           811430                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5626                       # number of overall misses
system.l2.overall_misses::.cpu2.data           808415                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3826                       # number of overall misses
system.l2.overall_misses::.cpu3.data           816116                       # number of overall misses
system.l2.overall_misses::total               3572776                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3081800497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 119340453059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    400166496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  98794868500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    527779996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  98593264033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    356648996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  99138166509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     420233148086                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3081800497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 119340453059                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    400166496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  98794868500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    527779996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  98593264033                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    356648996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  99138166509                       # number of overall miss cycles
system.l2.overall_miss_latency::total    420233148086                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26925510                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25547761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          994410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          989167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           20034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1000214                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55525195                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26925510                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25547761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         994410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         989167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          20034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1000214                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55525195                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.042632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.186302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.815991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.221409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.817268                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.190975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.815941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.042632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.186302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.815991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.221409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.817268                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.190975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.815941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90697.209953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109571.396097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94669.149752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121754.024993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93810.877355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121958.726685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93217.197073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121475.582526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117620.905449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90697.209953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109571.396097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94669.149752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121754.024993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93810.877355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121958.726685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93217.197073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121475.582526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117620.905449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             463881                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9146                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      50.719550                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5528381                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3078804                       # number of writebacks
system.l2.writebacks::total                   3078804                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          79292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            386                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          56650                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          55369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          57644                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              250268                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         79292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           386                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         56650                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         55369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         57644                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             250268                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        33826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1009865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       754780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       753046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       758472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3322508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1009865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       754780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       753046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       758472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6424573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9747081                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2734588999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101946895707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    332604996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  85686904683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    444791496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  85493083697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    297938996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  85890302669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 362827111243                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2734588999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101946895707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    332604996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  85686904683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    444791496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  85493083697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    297938996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  85890302669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 627745511324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 990572622567                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.039529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.169289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.759023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.205077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.761293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.173056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.758310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.039529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.169289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.759023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.205077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.761293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.173056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.758310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175543                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80842.813191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100951.013954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86593.334028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113525.669312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85356.264824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113529.696323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85935.678108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113241.230618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109202.780322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80842.813191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100951.013954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86593.334028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113525.669312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85356.264824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113529.696323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85935.678108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113241.230618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97710.075257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101627.617803                       # average overall mshr miss latency
system.l2.replacements                       14061438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7118816                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7118816                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7118816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7118816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48213321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48213321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48213321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48213321                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6424573                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6424573                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 627745511324                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 627745511324                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97710.075257                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97710.075257                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                109                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.073171                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.076923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.228571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.519048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17189.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14981.651376                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1919000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        60000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       162500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2203500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.073171                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.076923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.228571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.519048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20312.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20215.596330                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.357143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.111111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.212121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.450000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.293333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       515500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       898000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.357143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.111111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.212121                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.450000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.293333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20620                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3911285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            57791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            57649                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            60696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4087421                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         798191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         651021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         649796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         654318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2753326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  89231723318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79779642313                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  79648633330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  80029326821                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  328689325782                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4709476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       715014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6840747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.169486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.918468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.918511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.402489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111792.444813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122545.420675                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122574.828608                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 122309.529649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119379.007710                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38885                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25125                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        24756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        25736                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           114502                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       759306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       625896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       625040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       628582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2638824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  77697320876                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70919387376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  70758999893                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71083343373                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 290459051518                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.161229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.883021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.883517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.879118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102326.757428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113308.580620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113207.154571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113085.235296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110071.399805                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26891531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         19784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26945985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3081800497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    400166496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    527779996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    356648996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4366395985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26925510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        20034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26993643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.186302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.221409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.190975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90697.209953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94669.149752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93810.877355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93217.197073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91619.371039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          386                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          415                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          359                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1313                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        46345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2734588999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    332604996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    444791496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    297938996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3809924487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.169289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.205077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.173056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80842.813191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86593.334028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85356.264824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85935.678108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82207.886223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20547319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       125189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       123103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       123402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20919013                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       290966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       160409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       158619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       161798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          771792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30108729741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19015226187                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  18944630703                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  19108839688                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87177426319                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20838285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       281722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       285200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21690805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.013963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.561660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.563034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.567314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103478.515500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118542.140323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119434.813629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 118103.064859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112954.560709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        40407                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31525                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        30613                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        31908                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       134453                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       250559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       128884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       128006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       129890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       637339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  24249574831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14767517307                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14734083804                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14806959296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68558135238                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.012024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.451278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.454370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.455435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96781.895007                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114579.911448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115104.634189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113996.145169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107569.339454                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          100                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           95                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           73                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           59                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               327                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          157                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          159                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          153                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             639                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6705479                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6814468                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      7505463                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      6734475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27759885                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          257                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          265                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          232                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          212                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           966                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.610895                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.641509                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.685345                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.721698                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.661491                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 42710.057325                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 40085.105882                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 47204.169811                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 44016.176471                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 43442.699531                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           76                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           71                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          325                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          314                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1675490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1719995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1369491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1680493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6445469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.315175                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.320755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.284483                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.386792                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.325052                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20685.061728                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20235.235294                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20749.863636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20493.817073                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20526.971338                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999940                       # Cycle average of tags in use
system.l2.tags.total_refs                   116834259                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14062080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.308462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.071022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.275002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.214116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.514257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.032300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.510693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.023393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.608366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.726235                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.485485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.276972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 900931432                       # Number of tag accesses
system.l2.tags.data_accesses                900931432                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2164992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      64765248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        245824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48361792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        333504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      48248640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        221888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      48600256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    398208192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          611150336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2164992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       245824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       333504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       221888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2966208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    197043392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       197043392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1011957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         755653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         753885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         759379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6222003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9549224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3078803                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3078803                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2507110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         74999628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           284670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         56004053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           386205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55873021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           256951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         56280200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    461134128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             707725965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2507110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       284670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       386205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       256951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3434936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228180722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228180722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228180722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2507110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        74999628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          284670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        56004053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          386205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55873021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          256951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        56280200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    461134128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            935906687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2998605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    920563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    751354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    749343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    753443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6203196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002451911752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15015055                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2830914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9549224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3078803                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9549224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3078803                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 124978                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80198                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            505440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            510052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            569818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            712288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            599401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            603859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            666869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            676621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            681970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            575225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           570826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           629586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           606928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           518065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           481377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           515921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            178054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            219669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168719                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 477788347196                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47121230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            654492959696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50697.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69447.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6886503                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1609903                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9549224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3078803                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  569824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  680463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  894175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1059735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1136846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1139904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1038213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  865947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  649843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  427975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 325250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 272129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 135761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  80551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  61013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  34914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 145373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 200905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 210497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 207963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 203906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 199829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 195033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 198305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3926404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.489981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.933656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.354743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1179365     30.04%     30.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2043109     52.04%     82.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       318531      8.11%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       150014      3.82%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56174      1.43%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30083      0.77%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22429      0.57%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16428      0.42%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       110271      2.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3926404                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.835805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.474470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185382    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.161924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.690842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172418     93.01%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              453      0.24%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8171      4.41%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2780      1.50%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              925      0.50%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              366      0.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              168      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              603151744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7998592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191908992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               611150336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            197043392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       698.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       222.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    707.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  863540823000                       # Total gap between requests
system.mem_ctrls.avgGap                      68382.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2164992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58916032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       245824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48086656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       333504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     47957952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       221888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     48220352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    397004544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191908992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2507109.891735333949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68226102.733402937651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 284669.773387590714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 55685439.446461811662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 386205.204145466094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 55536397.292261749506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 256951.341925221815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 55840262.450004294515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 459740275.865349948406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 222234969.993495166302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1011957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       755653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       753885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       759379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6222003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3078803                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1325560088                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60629034894                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    169913664                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  54041453084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    224274293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  53925669881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    151273303                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  54118301601                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 429907478888                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20836415478858                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39185.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59912.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44236.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71516.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43038.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71530.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43632.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71266.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69094.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6767700.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14077373940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7482275130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32700471720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7697458980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68166649200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     134548601460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     218295630720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       482968461150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.288444                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 566108930061                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28835300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 268596696939                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13957250580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7418428050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34588644720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7955118180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68166649200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     193111819620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     168979236480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       494177146830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.268356                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 437249486974                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28835300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 397456140026                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5971896220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33519037792.973408                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265522186000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117053899500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 746487027500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12561438                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12561438                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12561438                       # number of overall hits
system.cpu1.icache.overall_hits::total       12561438                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        29335                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         29335                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        29335                       # number of overall misses
system.cpu1.icache.overall_misses::total        29335                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    888801000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    888801000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    888801000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    888801000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12590773                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12590773                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12590773                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12590773                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002330                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002330                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002330                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002330                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30298.312596                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30298.312596                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30298.312596                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30298.312596                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    12.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22657                       # number of writebacks
system.cpu1.icache.writebacks::total            22657                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6646                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6646                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6646                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6646                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22689                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22689                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22689                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22689                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    645718000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    645718000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    645718000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    645718000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001802                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001802                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001802                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001802                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28459.517828                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28459.517828                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28459.517828                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28459.517828                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22657                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12561438                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12561438                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        29335                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        29335                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    888801000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    888801000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12590773                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12590773                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002330                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002330                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30298.312596                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30298.312596                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6646                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6646                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22689                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22689                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    645718000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    645718000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001802                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001802                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28459.517828                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28459.517828                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988974                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12547048                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22657                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           553.782407                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        295533500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988974                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999655                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25204235                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25204235                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13946453                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13946453                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13946453                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13946453                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2218173                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2218173                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2218173                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2218173                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 186513772838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186513772838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 186513772838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186513772838                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16164626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16164626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16164626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16164626                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.137224                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.137224                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.137224                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.137224                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84084.412189                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84084.412189                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84084.412189                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84084.412189                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1456194                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        51389                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26112                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            474                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.767233                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   108.415612                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       994311                       # number of writebacks
system.cpu1.dcache.writebacks::total           994311                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1630910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1630910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1630910                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1630910                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       587263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       587263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       587263                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       587263                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54888055009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54888055009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54888055009                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54888055009                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036330                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036330                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036330                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036330                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93464.180459                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93464.180459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93464.180459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93464.180459                       # average overall mshr miss latency
system.cpu1.dcache.replacements                994311                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11255858                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11255858                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1243861                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1243861                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  93443766000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  93443766000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12499719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12499719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.099511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.099511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75123.961600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75123.961600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       957744                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       957744                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       286117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       286117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20984615500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20984615500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73342.777605                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73342.777605                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2690595                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2690595                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       974312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       974312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93070006838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93070006838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.265849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.265849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95523.822798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95523.822798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       673166                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       673166                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       301146                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       301146                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33903439509                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33903439509                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082170                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082170                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112581.404066                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112581.404066                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6042000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6042000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.379888                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.379888                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29617.647059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29617.647059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.132216                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.132216                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8528.169014                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8528.169014                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       845500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       845500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.431319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.431319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5385.350318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5385.350318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4612.179487                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4612.179487                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       455500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       455500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401537                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401537                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418110                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418110                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  48268990000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  48268990000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510110                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510110                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 115445.672192                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 115445.672192                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418110                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418110                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  47850880000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  47850880000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510110                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510110                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 114445.672192                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 114445.672192                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.873713                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15353671                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1005184                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.274488                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        295545000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.873713                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902304                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34975561                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34975561                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 863540927000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48686797                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10197620                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48406896                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10982634                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10484295                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1123                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           685                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1808                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6881916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6881916                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26993644                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21693159                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          966                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          966                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80776495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76654604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        68035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2994670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2980170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        60070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3013603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166623845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3446462976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3270143168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2902144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127278912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3250432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126619264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2562304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    128041600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7107260800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24590826                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199836736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80119301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070662                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304780                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75084016     93.72%     93.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4750334      5.93%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55983      0.07%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 127999      0.16%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  89790      0.11%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  11179      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80119301                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111078637266                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1503853164                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38351447                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1520474670                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          30243029                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38338817191                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40425167030                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1510129092                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34244989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            67528                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1498990465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119023                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740276                       # Number of bytes of host memory used
host_op_rate                                   119283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12639.94                       # Real time elapsed on the host
host_tick_rate                               50273157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504443036                       # Number of instructions simulated
sim_ops                                    1507729242                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.635450                       # Number of seconds simulated
sim_ticks                                635449538000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.924030                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73912714                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            73968908                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3535063                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        109484385                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7293                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13271                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5978                       # Number of indirect misses.
system.cpu0.branchPred.lookups              110157545                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2292                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1025                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3532499                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46227654                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8960664                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      161770432                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191928691                       # Number of instructions committed
system.cpu0.commit.committedOps             191929484                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1236665304                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.155199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.951253                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1187894539     96.06%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12696735      1.03%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13363684      1.08%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2120227      0.17%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1449912      0.12%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       937013      0.08%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       723035      0.06%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8519495      0.69%     99.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8960664      0.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1236665304                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               13845                       # Number of function calls committed.
system.cpu0.commit.int_insts                191319075                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57179379                       # Number of loads committed
system.cpu0.commit.membars                       1245                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1296      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       134011185     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57180348     29.79%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        734917      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191929484                       # Class of committed instruction
system.cpu0.commit.refs                      57915359                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191928691                       # Number of Instructions Simulated
system.cpu0.committedOps                    191929484                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.571808                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.571808                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1081949562                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2644                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            63177860                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             374153011                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38833255                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                117691694                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3533455                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 7862                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17867761                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  110157545                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 71616053                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1182675363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               665038                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     440888629                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7072038                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.087335                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          73664335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73920007                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.349546                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1259875727                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.349948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.748094                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               968543984     76.88%     76.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               180919949     14.36%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                88665878      7.04%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6426067      0.51%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14280079      1.13%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4801      0.00%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1031299      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     641      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3029      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1259875727                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     216                       # number of floating regfile writes
system.cpu0.idleCycles                        1442733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3632311                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                60046391                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.338771                       # Inst execution rate
system.cpu0.iew.exec_refs                   238963251                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    757109                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              312573426                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            100876298                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3463                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1294683                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1152945                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          352404040                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            238206142                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2324368                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            427297610                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2428441                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            511996028                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3533455                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            516545831                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16771994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          113428                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1062                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     43696919                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       416965                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           237                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1657833                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1974478                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                240916693                       # num instructions consuming a value
system.cpu0.iew.wb_count                    261545477                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.702807                       # average fanout of values written-back
system.cpu0.iew.wb_producers                169318057                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.207359                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     262532671                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               519836463                       # number of integer regfile reads
system.cpu0.int_regfile_writes              201738882                       # number of integer regfile writes
system.cpu0.ipc                              0.152165                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.152165                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2042      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            189413193     44.09%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1441      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  338      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           239370746     55.72%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             833894      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             60      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             429621977                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    323                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                646                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30583665                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071187                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1147831      3.75%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29433659     96.24%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2175      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             460203277                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2154771933                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    261545155                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        512878492                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 352399212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                429621977                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4828                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      160474559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          5069232                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    129953993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1259875727                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.341003                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.029291                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1079492611     85.68%     85.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79764817      6.33%     92.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33992448      2.70%     94.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           16387101      1.30%     96.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28456082      2.26%     98.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15258178      1.21%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3864863      0.31%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1870451      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             789176      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1259875727                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.340613                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2413265                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          432626                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           100876298                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1152945                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1261318460                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9580617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              884324623                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144974171                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              32582872                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47054265                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             184622348                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1507765                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            500256536                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             363015533                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          271861504                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123370869                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                505291                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3533455                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            201479412                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               126887341                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       500256224                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        113103                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2388                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                105320649                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2350                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1581395287                       # The number of ROB reads
system.cpu0.rob.rob_writes                  730634764                       # The number of ROB writes
system.cpu0.timesIdled                          19790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  746                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.946349                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               57880673                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            57911743                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2938190                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         83297341                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4435                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7719                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3284                       # Number of indirect misses.
system.cpu1.branchPred.lookups               84038978                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          500                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           859                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2937162                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34034023                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6753882                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      124828880                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141405419                       # Number of instructions committed
system.cpu1.commit.committedOps             141406703                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    957652214                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.147660                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.926976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    921451992     96.22%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9500363      0.99%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10014936      1.05%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1526120      0.16%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1224974      0.13%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       708463      0.07%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475547      0.05%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5995937      0.63%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6753882      0.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    957652214                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5955                       # Number of function calls committed.
system.cpu1.commit.int_insts                140797019                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41903570                       # Number of loads committed
system.cpu1.commit.membars                       1822                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1822      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98868786     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41904429     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        631330      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141406703                       # Class of committed instruction
system.cpu1.commit.refs                      42535759                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141405419                       # Number of Instructions Simulated
system.cpu1.committedOps                    141406703                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.903141                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.903141                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            837187171                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1046                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48812047                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             283542088                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30298388                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92364971                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2937854                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2904                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13061595                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   84038978                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 55032354                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    916525198                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               613491                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     336861008                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5877764                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086093                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          56385899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57885108                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.345094                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         975849979                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.345201                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.742001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               752686335     77.13%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               138676306     14.21%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                67492203      6.92%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6917548      0.71%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9005534      0.92%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4391      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1066955      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     652      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           975849979                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         291627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3025117                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                45083843                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.321812                       # Inst execution rate
system.cpu1.iew.exec_refs                   172422858                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    656862                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              240203793                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             75927925                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2860                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1285852                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1037406                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          264996895                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            171765996                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2046477                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            314133952                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1783316                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            398175243                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2937854                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            401419570                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     12021962                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           67988                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          858                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     34024355                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       405217                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           181                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1252074                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1773043                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                181418381                       # num instructions consuming a value
system.cpu1.iew.wb_count                    196131481                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.700887                       # average fanout of values written-back
system.cpu1.iew.wb_producers                127153707                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200925                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     196962448                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               383729978                       # number of integer regfile reads
system.cpu1.int_regfile_writes              151226083                       # number of integer regfile writes
system.cpu1.ipc                              0.144862                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.144862                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2328      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            142604137     45.10%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 442      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           172864796     54.67%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             708502      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             316180429                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21740585                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.068760                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 927116      4.26%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20813431     95.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             337918686                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1633998348                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    196131481                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        388587259                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 264992035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                316180429                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4860                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      123590192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          4046926                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           666                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     98316255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    975849979                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.324005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.006369                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          842607894     86.35%     86.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59288630      6.08%     92.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25214637      2.58%     95.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           12247830      1.26%     96.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20666039      2.12%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10661324      1.09%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3067839      0.31%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1425063      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             670723      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      975849979                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.323908                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1700329                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          449432                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            75927925                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1037406                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    506                       # number of misc regfile reads
system.cpu1.numCycles                       976141606                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   294670094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              683125264                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106743566                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24179642                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36658987                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             144800995                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1191256                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            377752465                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             274001888                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          205169208                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 96017829                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                478321                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2937854                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            157036721                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                98425642                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       377752465                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         73324                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2121                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 76038462                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2079                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1217131120                       # The number of ROB reads
system.cpu1.rob.rob_writes                  550688378                       # The number of ROB writes
system.cpu1.timesIdled                           4167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.956792                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               40146391                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            40163745                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2387806                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         57827123                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              4130                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7871                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3741                       # Number of indirect misses.
system.cpu2.branchPred.lookups               58599211                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          430                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           825                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2386637                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22651163                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4704707                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       89040479                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94506112                       # Number of instructions committed
system.cpu2.commit.committedOps              94507399                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    629813128                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150056                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.930325                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    604954233     96.05%     96.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7043419      1.12%     97.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6739195      1.07%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1109868      0.18%     98.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       812316      0.13%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       538415      0.09%     98.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       299834      0.05%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3611141      0.57%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4704707      0.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    629813128                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5832                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93897684                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27489999                       # Number of loads committed
system.cpu2.commit.membars                       1841                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1841      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66410927     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27490824     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        603471      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94507399                       # Class of committed instruction
system.cpu2.commit.refs                      28094295                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94506112                       # Number of Instructions Simulated
system.cpu2.committedOps                     94507399                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.808847                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.808847                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            541388098                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1222                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            33166932                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             197460986                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22555553                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 68355763                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2387357                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3333                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8463797                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   58599211                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38717844                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    600987271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               568027                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     237873635                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4777052                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.091066                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39774771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          40150521                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.369669                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         643150568                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.369863                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.769744                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               486394939     75.63%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                97375944     15.14%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46985637      7.31%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5297152      0.82%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5968763      0.93%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6339      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1121208      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      41      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     545      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           643150568                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         327080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2465203                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30424511                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.316801                       # Inst execution rate
system.cpu2.iew.exec_refs                   107414981                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    632914                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              167455153                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51947956                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2632                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1237082                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              990083                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          182549518                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106782067                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1787325                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            203854278                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1214233                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            246522071                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2387357                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            248662547                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7482215                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           47273                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          699                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     24457957                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       385787                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           249                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       976250                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1488953                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                122685429                       # num instructions consuming a value
system.cpu2.iew.wb_count                    132570095                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.695179                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 85288288                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.206021                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     133192205                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               250657375                       # number of integer regfile reads
system.cpu2.int_regfile_writes              102139038                       # number of integer regfile writes
system.cpu2.ipc                              0.146868                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.146868                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2316      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             97157365     47.25%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 546      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.25% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107803027     52.42%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             678125      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             205641603                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12904829                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.062754                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 581652      4.51%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12323133     95.49%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   44      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             218544116                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1070185266                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    132570095                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        270591871                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 182544911                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                205641603                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4607                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       88042119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2846663                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           501                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     70777920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    643150568                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.319741                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.990641                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          554425229     86.20%     86.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40604599      6.31%     92.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17001323      2.64%     95.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8327706      1.29%     96.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           13047995      2.03%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6384881      0.99%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2021530      0.31%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             892765      0.14%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             444540      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      643150568                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.319578                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1499316                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          444678                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51947956                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             990083                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    475                       # number of misc regfile reads
system.cpu2.numCycles                       643477648                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   627334247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              446202704                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71254828                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              15019090                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                27061986                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              88935248                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               902395                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            261326115                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             189926049                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          142572395                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 70107864                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                463906                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2387357                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             97333756                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                71317567                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       261326115                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         56901                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1996                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 48045377                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1957                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   808653907                       # The number of ROB reads
system.cpu2.rob.rob_writes                  380450978                       # The number of ROB writes
system.cpu2.timesIdled                           3969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.913647                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25494127                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25516161                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1876927                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36652692                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4292                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10614                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6322                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37435372                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          480                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           799                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1875571                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13911546                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2987598                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4051                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       59187436                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58101034                       # Number of instructions committed
system.cpu3.commit.committedOps              58102263                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    368531841                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.157659                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.942754                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    352444546     95.63%     95.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5077960      1.38%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4265056      1.16%     98.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       789885      0.21%     98.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       522294      0.14%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       407797      0.11%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       161344      0.04%     98.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1875361      0.51%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2987598      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    368531841                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5904                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57492826                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16279020                       # Number of loads committed
system.cpu3.commit.membars                       1749                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1749      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41241301     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16279819     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        579058      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58102263                       # Class of committed instruction
system.cpu3.commit.refs                      16858877                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58101034                       # Number of Instructions Simulated
system.cpu3.committedOps                     58102263                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.506414                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.506414                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            307061969                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1416                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20776076                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             127527458                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16150692                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47713687                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1876365                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3787                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4930532                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37435372                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 25123186                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    349940715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               510103                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     154462141                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3755442                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.099028                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25914809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25498419                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.408598                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         377733245                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.408928                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.814947                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               277584231     73.49%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                61476528     16.28%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29647424      7.85%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4543258      1.20%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3408506      0.90%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10620      0.00%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1061942      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     118      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     618      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           377733245                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         296160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1992188                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19199875                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.320576                       # Inst execution rate
system.cpu3.iew.exec_refs                    59626504                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    607965                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              103637835                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32587927                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2647                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1224126                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              953768                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          116640230                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             59018539                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1580167                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            121187231                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                709930                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            129123861                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1876365                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            130344658                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3909508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           33199                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          552                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16308907                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       373911                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           293                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       832443                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1159745                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74732651                       # num instructions consuming a value
system.cpu3.iew.wb_count                     83449532                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.706231                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52778486                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.220749                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83935178                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               150224978                       # number of integer regfile reads
system.cpu3.int_regfile_writes               64131836                       # number of integer regfile writes
system.cpu3.ipc                              0.153694                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.153694                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2262      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             62173484     50.64%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 697      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59941453     48.83%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             649278      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122767398                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6666755                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054304                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 308010      4.62%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      4.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6358697     95.38%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   48      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             129431891                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         631627560                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     83449532                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        175178477                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 116635703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122767398                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4527                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58537967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1692764                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           476                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     46421843                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    377733245                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.325011                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.976180                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          322256609     85.31%     85.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26478022      7.01%     92.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11385949      3.01%     95.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            5077463      1.34%     96.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7273673      1.93%     98.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3374689      0.89%     99.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1148537      0.30%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             480694      0.13%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             257609      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      377733245                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.324756                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1608282                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          435994                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32587927                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             953768                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    513                       # number of misc regfile reads
system.cpu3.numCycles                       378029405                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   892781995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              254842157                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43613889                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               8176655                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19069281                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              48152243                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               717318                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            167653961                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             122393124                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           92077916                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 48307552                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                483029                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1876365                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             53552914                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                48464027                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       167653961                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         84976                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2051                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26601583                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2011                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   482830939                       # The number of ROB reads
system.cpu3.rob.rob_writes                  243799269                       # The number of ROB writes
system.cpu3.timesIdled                           3814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         52310698                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1701227                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            89253493                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           32811939                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1788205                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     93967498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     185477152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4031637                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3716362                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     51382888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     43030300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    103412680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       46746662                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           93922274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       796473                       # Transaction distribution
system.membus.trans_dist::CleanEvict         90723016                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23156                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1518                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10686                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      93922277                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    279409869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              279409869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6062669568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6062669568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8014                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          93957641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                93957641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            93957641                       # Request fanout histogram
system.membus.respLayer1.occupancy       479748904533                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             75.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        224295293124                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              35.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                614                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1018541777.597403                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2403474198.823602                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   8236125000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   321738670500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 313710867500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38713131                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38713131                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38713131                       # number of overall hits
system.cpu2.icache.overall_hits::total       38713131                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4713                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4713                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4713                       # number of overall misses
system.cpu2.icache.overall_misses::total         4713                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    299617500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    299617500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    299617500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    299617500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38717844                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38717844                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38717844                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38717844                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000122                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000122                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63572.565245                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63572.565245                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63572.565245                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63572.565245                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          476                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4276                       # number of writebacks
system.cpu2.icache.writebacks::total             4276                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          437                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          437                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4276                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    269249500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    269249500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    269249500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    269249500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62967.609916                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62967.609916                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62967.609916                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62967.609916                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4276                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38713131                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38713131                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4713                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4713                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    299617500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    299617500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38717844                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38717844                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63572.565245                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63572.565245                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          437                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    269249500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    269249500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62967.609916                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62967.609916                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38836379                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4308                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9014.944058                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         77439964                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        77439964                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26579291                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26579291                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26579291                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26579291                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13422832                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13422832                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13422832                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13422832                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1407094781423                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1407094781423                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1407094781423                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1407094781423                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     40002123                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     40002123                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     40002123                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     40002123                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.335553                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.335553                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.335553                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.335553                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 104828.458065                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104828.458065                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 104828.458065                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104828.458065                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    476307559                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        17638                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7618826                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            300                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.517186                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    58.793333                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9220014                       # number of writebacks
system.cpu2.dcache.writebacks::total          9220014                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4189302                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4189302                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4189302                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4189302                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9233530                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9233530                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9233530                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9233530                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1117599330432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1117599330432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1117599330432                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1117599330432                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.230826                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.230826                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.230826                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.230826                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121037.060629                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121037.060629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121037.060629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121037.060629                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9220001                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     26128699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       26128699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13270918                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13270918                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1395764109500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1395764109500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39399617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39399617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.336829                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.336829                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105174.646509                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105174.646509                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4058091                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4058091                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9212827                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9212827                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1116378379500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1116378379500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.233830                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.233830                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 121176.526977                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121176.526977                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       450592                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        450592                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       151914                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       151914                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  11330671923                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  11330671923                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       602506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       602506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.252137                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.252137                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 74586.094257                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74586.094257                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       131211                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       131211                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20703                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20703                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1220950932                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1220950932                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034361                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034361                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 58974.589770                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58974.589770                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          909                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          909                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          363                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          363                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     16354500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     16354500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.285377                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.285377                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 45053.719008                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45053.719008                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          210                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          210                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.165094                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.165094                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6573.809524                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6573.809524                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          437                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          437                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2358500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2358500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          929                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          929                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470398                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470398                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5397.025172                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5397.025172                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1989500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1989500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.463940                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.463940                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4616.009281                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4616.009281                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1020000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1020000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       958000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       958000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          252                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            252                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          573                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          573                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2876000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2876000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          825                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          825                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.694545                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.694545                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5019.197208                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5019.197208                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          573                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          573                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2303000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2303000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.694545                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.694545                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4019.197208                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4019.197208                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.437982                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35820109                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9228071                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.881646                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.437982                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.919937                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.919937                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89238341                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89238341                       # Number of data accesses
system.cpu3.numPwrStateTransitions                586                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1518486338.435374                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3508863649.355955                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  11809091000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   189014554500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 446434983500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     25118494                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        25118494                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     25118494                       # number of overall hits
system.cpu3.icache.overall_hits::total       25118494                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4692                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4692                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4692                       # number of overall misses
system.cpu3.icache.overall_misses::total         4692                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    284598000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    284598000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    284598000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    284598000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     25123186                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     25123186                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     25123186                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     25123186                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000187                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000187                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60656.010230                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60656.010230                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60656.010230                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60656.010230                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4283                       # number of writebacks
system.cpu3.icache.writebacks::total             4283                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          409                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          409                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          409                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          409                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4283                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4283                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4283                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4283                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    262800000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    262800000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    262800000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    262800000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61358.860612                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61358.860612                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61358.860612                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61358.860612                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4283                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     25118494                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       25118494                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4692                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4692                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    284598000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    284598000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     25123186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     25123186                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60656.010230                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60656.010230                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          409                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          409                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4283                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4283                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    262800000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    262800000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61358.860612                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61358.860612                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           25160722                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4315                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5830.990035                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         50250655                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        50250655                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16766314                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16766314                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16766314                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16766314                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7796496                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7796496                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7796496                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7796496                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 813325139642                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 813325139642                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 813325139642                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 813325139642                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24562810                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24562810                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24562810                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24562810                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.317411                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.317411                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.317411                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.317411                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 104319.317247                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104319.317247                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 104319.317247                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104319.317247                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    255315961                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        44109                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3991528                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            541                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.964467                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.532348                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5102894                       # number of writebacks
system.cpu3.dcache.writebacks::total          5102894                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2681869                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2681869                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2681869                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2681869                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5114627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5114627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5114627                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5114627                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 622591136647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 622591136647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 622591136647                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 622591136647                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.208226                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.208226                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.208226                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.208226                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121727.574004                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121727.574004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121727.574004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121727.574004                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5102869                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16336783                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16336783                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7647959                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7647959                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 801885955000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 801885955000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23984742                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23984742                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.318868                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.318868                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104849.667081                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104849.667081                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2553244                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2553244                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5094715                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5094715                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 621371034000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 621371034000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.212415                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.212415                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 121963.845671                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121963.845671                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       429531                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        429531                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       148537                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       148537                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  11439184642                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11439184642                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       578068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       578068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.256954                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.256954                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77012.358146                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77012.358146                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       128625                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       128625                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19912                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19912                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1220102647                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1220102647                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.034446                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034446                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 61274.741211                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61274.741211                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          942                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          942                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          404                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          404                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     21174000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     21174000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.300149                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.300149                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 52410.891089                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 52410.891089                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          220                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          220                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          184                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          184                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.136701                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.136701                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13070.652174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13070.652174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          399                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          399                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2434000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2434000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          974                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          974                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.409651                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.409651                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6100.250627                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6100.250627                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          397                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          397                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2093000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2093000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.407598                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407598                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5272.040302                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5272.040302                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       957500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       957500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       901500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       901500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          328                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            328                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          471                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          471                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2227000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2227000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          799                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          799                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.589487                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.589487                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4728.237792                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4728.237792                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1752000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1752000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.588235                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.588235                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3727.659574                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3727.659574                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.913801                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21886689                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5109743                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.283325                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.913801                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.872306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.872306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         54241572                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        54241572                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 72                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       133064625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   150704449.954461                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    308666000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   630659211500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4790326500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     71595930                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        71595930                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     71595930                       # number of overall hits
system.cpu0.icache.overall_hits::total       71595930                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20123                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20123                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20123                       # number of overall misses
system.cpu0.icache.overall_misses::total        20123                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1221126500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1221126500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1221126500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1221126500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     71616053                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     71616053                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     71616053                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     71616053                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000281                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000281                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000281                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000281                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 60683.123789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60683.123789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 60683.123789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60683.123789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1164                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.608696                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18431                       # number of writebacks
system.cpu0.icache.writebacks::total            18431                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1692                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1692                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18431                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18431                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18431                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18431                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1112088000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1112088000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1112088000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1112088000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000257                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000257                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000257                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 60337.908958                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60337.908958                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 60337.908958                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60337.908958                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18431                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     71595930                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       71595930                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1221126500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1221126500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     71616053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     71616053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 60683.123789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60683.123789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1692                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1692                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18431                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18431                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1112088000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1112088000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 60337.908958                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60337.908958                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           71614658                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18463                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3878.820235                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        143250537                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       143250537                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     52143503                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        52143503                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     52143503                       # number of overall hits
system.cpu0.dcache.overall_hits::total       52143503                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27992198                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27992198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27992198                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27992198                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2769059716136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2769059716136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2769059716136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2769059716136                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     80135701                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     80135701                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     80135701                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     80135701                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.349310                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.349310                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.349310                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.349310                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 98922.553925                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98922.553925                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 98922.553925                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98922.553925                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    982665170                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        17732                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         17062107                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            278                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.593424                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.784173                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19953403                       # number of writebacks
system.cpu0.dcache.writebacks::total         19953403                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8025290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8025290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8025290                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8025290                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19966908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19966908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19966908                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19966908                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2262833964341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2262833964341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2262833964341                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2262833964341                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.249164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.249164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.249164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.249164                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 113329.212732                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113329.212732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 113329.212732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113329.212732                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19953377                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51578342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51578342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27823741                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27823741                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2756814318500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2756814318500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     79402083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79402083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.350416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.350416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 99081.367904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99081.367904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7886192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7886192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19937549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19937549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2261161706000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2261161706000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.251096                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.251096                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 113412.220630                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113412.220630                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       565161                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        565161                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       168457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       168457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  12245397636                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12245397636                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       733618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       733618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.229625                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.229625                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72691.533365                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72691.533365                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       139098                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       139098                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29359                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29359                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1672258341                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1672258341                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56958.967983                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56958.967983                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          954                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          954                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          623                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          623                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14119000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14119000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.395054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.395054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22662.921348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22662.921348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          571                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          571                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           52                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       336000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       336000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032974                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032974                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6461.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6461.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          691                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          691                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6053500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6053500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.525475                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.525475                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8760.492041                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8760.492041                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          681                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          681                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5378500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5378500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.517871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.517871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7897.944200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7897.944200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        27000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        27000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          848                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            848                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       790500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       790500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.172683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.172683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4466.101695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4466.101695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       613500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       613500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.172683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.172683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3466.101695                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3466.101695                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981722                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           72118583                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19958631                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.613403                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981722                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999429                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999429                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        180237835                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       180237835                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1267154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              897648                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1924                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              624563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2047                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              371961                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3175084                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7561                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1267154                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2226                       # number of overall hits
system.l2.overall_hits::.cpu1.data             897648                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1924                       # number of overall hits
system.l2.overall_hits::.cpu2.data             624563                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2047                       # number of overall hits
system.l2.overall_hits::.cpu3.data             371961                       # number of overall hits
system.l2.overall_hits::total                 3175084                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18682743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2257                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13499514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8592667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4728210                       # number of demand (read+write) misses
system.l2.demand_misses::total               45520849                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10870                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18682743                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2257                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13499514                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2352                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8592667                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2236                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4728210                       # number of overall misses
system.l2.overall_misses::total              45520849                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1000501922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2196022376588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    218835990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1688364298134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    238897458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1079993667791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    229877388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 599827993578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5565896448849                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1000501922                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2196022376588                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    218835990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1688364298134                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    238897458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1079993667791                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    229877388                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 599827993578                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5565896448849                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19949897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4483                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14397162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9217230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5100171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48695933                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19949897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4483                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14397162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9217230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5100171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48695933                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.589767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.936483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.503458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.937651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.550047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.932240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.522064                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.927069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.934798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.589767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.936483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.503458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.937651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.550047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.932240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.522064                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.927069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.934798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92042.495124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117542.824230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96958.790430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125068.524551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101572.048469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125687.829843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102807.418605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126861.538210                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122271.367321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92042.495124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117542.824230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96958.790430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125068.524551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101572.048469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125687.829843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102807.418605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126861.538210                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122271.367321                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          103826758                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  10440258                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.944846                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  48557069                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              796472                       # number of writebacks
system.l2.writebacks::total                    796472                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         577421                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            588                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         274780                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          91642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            421                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          58775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1004323                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        577421                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           588                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        274780                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         91642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           421                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         58775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1004323                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18105322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13224734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8501025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4669435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          44516526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18105322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13224734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8501025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4669435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     50907582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         95424108                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    887756425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1977533368025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    160293990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1535491477155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    178404459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 988389536827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    181565389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 548764121783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5051586524053                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    887756425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1977533368025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    160293990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1535491477155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    178404459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 988389536827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    181565389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 548764121783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4862393303797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9913979827850                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.584938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.907540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.372295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.918565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.408092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.922297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.423768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.915545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.914173                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.584938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.907540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.372295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.918565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.408092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.922297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.423768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.915545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.959591                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82344.534366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109223.871745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96041.935291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116107.550984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102237.512321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116267.101535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 100036.026997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 117522.595728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113476.656378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82344.534366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109223.871745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96041.935291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116107.550984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102237.512321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116267.101535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 100036.026997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 117522.595728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95514.128009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103893.869543                       # average overall mshr miss latency
system.l2.replacements                      135111117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       917360                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           917360                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       917360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       917360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44597171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44597171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44597171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44597171                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     50907582                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       50907582                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4862393303797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4862393303797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95514.128009                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95514.128009                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1524                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1022                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             998                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             762                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4306                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5495                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3677                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16613                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    105468274                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     69473868                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     55721882                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     58837856                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    289501880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7019                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4675                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782875                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.803839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.786524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.810212                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19193.498453                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16588.793696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15154.169704                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 18087.259760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17426.225245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           29                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              89                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5466                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4166                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3660                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3232                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16524                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    111189451                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     84461967                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     73755961                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     66028972                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    335436351                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.778743                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.799616                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.782888                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.804981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.789904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20342.014453                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20274.115939                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20151.901913                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20429.756188                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20299.948620                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                246                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            372                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.408602                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.442308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.102941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.303030                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.338710                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          126                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1527500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       461500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       141499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       404000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2534499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.408602                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.442308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.102941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.303030                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.338710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20098.684211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20065.217391                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20214.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20115.071429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          13351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           9749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           9474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42159                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1317935990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    996338490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    988176984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1002669964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4305121428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.643980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.642082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.665052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.652075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.650120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98714.402666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103947.677621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 101361.881629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105833.857294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102116.307977                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8487                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7671                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         7948                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         7545                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31651                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         4864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         1914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         1801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         1929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    516669494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    269614494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    248606485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    274162965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1309053438                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.234613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.128215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.122860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.132769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.162040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106223.168997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 140864.416928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 138038.026097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 142126.990669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124576.840312                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2047                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1000501922                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    218835990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    238897458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    229877388                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1688112758                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          31473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.589767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.503458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.550047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.522064                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.562863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92042.495124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96958.790430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101572.048469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102807.418605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95292.845498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          588                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          607                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          421                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1705                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1815                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    887756425                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    160293990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    178404459                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    181565389                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1408020263                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.584938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.372295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.408092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.423768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.508690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82344.534366                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96041.935291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102237.512321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 100036.026997                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87946.300000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1259773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       892305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       619653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       366906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3138637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18669392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13489929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8582918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4718736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45460975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2194704440598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1687367959644                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1079005490807                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 598825323614                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5559903214663                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19929165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14382234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9202571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5085642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48599612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.936787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.937958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.932665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.927855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.935418                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117556.288957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125083.531547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125715.460733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126903.756348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122300.571307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       568934                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       267109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        83694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        51230                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       970967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18100458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13222820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8499224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4667506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     44490008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1977016698531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1535221862661                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 988140930342                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 548489958818                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5048869450352                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.908240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.919386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.923571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.917781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.915440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109224.678101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116103.967434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116262.488239                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117512.427154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113483.221903                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               5                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        82999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        82999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27666.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16599.800000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        48749                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        87749                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 24374.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21937.250000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   142636583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 135111182                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.055698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.914419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.014341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.287532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.391307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.001946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.300010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.832965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.253826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.295538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.084239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.051563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.028640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.394591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 888971998                       # Number of tag accesses
system.l2.tags.data_accesses                888971998                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        689920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1159275968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        106880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     846588352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        111744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     544077824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        116160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     298856256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3161872256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6011695360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       689920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       106880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       111744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       116160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1024704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50974272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50974272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18113687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13227943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8501216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4669629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     49404254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            93932740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       796473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             796473                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1085720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1824339934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           168196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1332266846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           175850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        856209331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           182800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        470306827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4975803847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9460539351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1085720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       168196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       175850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       182800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1612565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80217655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80217655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80217655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1085720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1824339934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          168196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1332266846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          175850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       856209331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          182800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       470306827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4975803847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9540757007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    789408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18036097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13173156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8461655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4642601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  49186005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022198703750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           106005601                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             745794                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    93932742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     796473                       # Number of write requests accepted
system.mem_ctrls.readBursts                  93932742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   796473                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 417216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7065                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4210856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4415897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5173879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5492061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7491990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7075525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          10091974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9693664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5687563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5245758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4502334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6595723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5030366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3969484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4117879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4720573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            51823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34719                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4727870655540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               467577630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6481286768040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50557.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69307.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 75204372                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  717061                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              93932742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               796473                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  997549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1559237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2125303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2467338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2576356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2537635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2127155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1952885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1650582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2305189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12749435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               30710782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               19779192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4020331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2709936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1729838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 960665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 384505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 111392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  60221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  19262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  33118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  33744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  33574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  33278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  33219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  32920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  32470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  32277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  31981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  31632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  30984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     50                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     18383509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.311327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.571636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.418479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4916469     26.74%     26.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      6063516     32.98%     59.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1705932      9.28%     69.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1414147      7.69%     76.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       852856      4.64%     81.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       459193      2.50%     83.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       431811      2.35%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       327046      1.78%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2212539     12.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     18383509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1897.061832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    265.603225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  25247.579910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        49053     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071          184      0.37%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           29      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-458751            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-524287            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-720895            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-851967            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-917503            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.24518e+06-1.31072e+06            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.50733e+06-1.57286e+06            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.6384e+06-1.70394e+06            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.191469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48965     99.33%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      0.21%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              130      0.26%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               63      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5984993664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                26701824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50522688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6011695488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50974272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9418.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9460.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        74.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    73.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  635449628500                       # Total gap between requests
system.mem_ctrls.avgGap                       6708.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       689984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1154310208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       106880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    843081984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       111744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    541545920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       116160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    297126464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3147904320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50522688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1085820.287432485260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1816525371.366309642792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 168195.889065230527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1326748913.302380800247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 175850.312759217079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 852224901.609732508659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 182799.723744546965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 467584672.317442119122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4953822659.007110595703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79507002.489944368601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18113687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13227943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8501216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4669629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     49404255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       796473                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    438259182                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1220275598530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     89495087                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 980830896083                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    104338598                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 631849922881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    104673420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 352957597645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3294635986614                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20423294145852                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40651.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67367.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53589.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74148.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     59758.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     74324.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     57671.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75585.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66687.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25642167.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          57174742380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          30389096265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        284669515200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1936452960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50161999680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     287337709650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2044024800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       713713540935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1123.163207                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2993202474                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21219120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 611237215526                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          74083519020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39376320390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        383031340440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2184303780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50161999680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287745418110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1700691360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       838283592780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1319.197737                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2115807686                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21219120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 612114610314                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                618                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          310                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    475415772.580645                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1115831167.112144                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          310    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3977637500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            310                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   488070648500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 147378889500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     55027399                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        55027399                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     55027399                       # number of overall hits
system.cpu1.icache.overall_hits::total       55027399                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4955                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4955                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4955                       # number of overall misses
system.cpu1.icache.overall_misses::total         4955                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    281097000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    281097000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    281097000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    281097000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     55032354                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     55032354                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     55032354                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     55032354                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000090                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000090                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56729.969728                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56729.969728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56729.969728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56729.969728                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.384615                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4483                       # number of writebacks
system.cpu1.icache.writebacks::total             4483                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          472                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          472                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          472                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          472                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4483                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4483                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4483                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4483                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    252844000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    252844000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    252844000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    252844000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56400.624582                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56400.624582                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56400.624582                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56400.624582                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4483                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     55027399                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       55027399                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    281097000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    281097000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     55032354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     55032354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56729.969728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56729.969728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          472                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4483                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4483                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    252844000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    252844000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56400.624582                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56400.624582                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           55068961                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4515                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12196.890587                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        110069191                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       110069191                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39280542                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39280542                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39280542                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39280542                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20588917                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20588917                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20588917                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20588917                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2159351721356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2159351721356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2159351721356                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2159351721356                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59869459                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59869459                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59869459                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59869459                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.343897                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.343897                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.343897                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.343897                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104879.325190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104879.325190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104879.325190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104879.325190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    754661643                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21578                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12222080                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            367                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.745762                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.795640                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14400882                       # number of writebacks
system.cpu1.dcache.writebacks::total         14400882                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6174611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6174611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6174611                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6174611                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14414306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14414306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14414306                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14414306                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1740024331859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1740024331859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1740024331859                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1740024331859                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.240762                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.240762                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.240762                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.240762                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120715.095951                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120715.095951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120715.095951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120715.095951                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14400867                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38801834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38801834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20437302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20437302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2147903442000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2147903442000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     59239136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     59239136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.344997                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.344997                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105097.211070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105097.211070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6044470                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6044470                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14392832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14392832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1738769814500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1738769814500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.242962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.242962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 120808.039342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 120808.039342                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       478708                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        478708                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       151615                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       151615                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11448279356                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11448279356                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       630323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       630323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.240535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.240535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75508.883395                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75508.883395                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       130141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       130141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        21474                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21474                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1254517359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1254517359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.034068                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.034068                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 58420.292400                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58420.292400                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          981                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          981                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          316                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          316                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13614000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13614000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.243639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.243639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43082.278481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43082.278481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.124904                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.124904                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7280.864198                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7280.864198                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          529                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          529                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          460                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          460                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2497000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2497000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          989                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          989                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.465116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.465116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5428.260870                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5428.260870                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          459                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          459                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.464105                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.464105                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4614.379085                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4614.379085                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1232000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1232000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          619                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          619                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2966500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2966500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          859                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          859                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.720605                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.720605                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4792.407108                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4792.407108                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          619                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          619                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2347500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2347500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.720605                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.720605                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3792.407108                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3792.407108                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.938386                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53701903                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14408379                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.727130                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.938386                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998075                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998075                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        134153558                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       134153558                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 635449538000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48669910                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1713832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47791275                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       134314645                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         76482883                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27320                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1764                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29084                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66136                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         31473                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48638440                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            5                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59878350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43218870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27676755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15322833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146191227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2359168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2553811264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       573824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1843074560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       547328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179983616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       548224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652995712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6233893696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       211642134                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53556032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        263037599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211479                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.465606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              212864882     80.93%     80.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1               45677797     17.37%     98.29% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3702334      1.41%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 625858      0.24%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 166728      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          263037599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       103299680518                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13881097908                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6690362                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7689438714                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6633964                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29983434470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27721830                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21659672081                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7022230                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31520                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
