# RISC-V Reference SoC Tapeout Program ‚Äì IIT Gandhinagar & VSD


![RISC-V](https://img.shields.io/badge/ISA-RISC--V-blue?style=for-the-badge)
![SoC](https://img.shields.io/badge/SoC-Project-red?style=for-the-badge)
![VSD](https://img.shields.io/badge/Domain-VSD-green?style=for-the-badge)
![IIT Gandhinagar](https://img.shields.io/badge/Institute-IIT%20Gandhinagar-lightgrey?style=for-the-badge)
![Synopsys](https://img.shields.io/badge/EDA-Synopsys-800080?style=for-the-badge)



Welcome to my **RISC-V Reference SoC Tapeout Program** repository!  
This repository contains all my **weekly tasks, notes, and learnings** from the program conducted by [VLSI System Design (VSD)](https://www.vlsisystemdesign.com/).

The program focuses on **RISC-V based SoC design**, from **RTL design to physical design and tapeout**, using **open-source and commercial EDA tools**.

> **From Silicon to Sovereignty**  
> A first-of-its-kind initiative by **Indian Institute of Technology Gandhinagar (IITGn)** and **VLSI System Design (VSD)** to empower students, educators, and professionals with **end-to-end RISC-V SoC design expertise** ‚Äî from RTL to **real silicon fabrication**.

---

## üìå Program Overview

The **RISC-V Reference SoC Tapeout Program** is a **20-week hands-on training** designed to teach the **complete chip design flow** using **Synopsys EDA tools** and the **SCL180nm PDK**.  

The program aims to:
- Build a **scalable and replicable framework** for academic tapeouts across India.
- Train engineers to **go beyond simulations and fabricate actual chips**.
- Produce **job-ready VLSI professionals** aligned with India‚Äôs semiconductor self-reliance mission.

### **Key Outcomes**
- Design, implement, and fabricate a **RISC-V System-on-Chip (SoC)**.
- Gain hands-on experience with **open-source and commercial EDA tools**.
- Develop a **reusable, production-grade methodology** for future academic tapeouts.

> **‚ÄúOne Tapeout Per Student‚Äù** ‚Äî enabling every engineer to experience the **complete chip design lifecycle**.

---

# üìÜ Weekly Progress Tracker

| **Week** | **Description** | **Status** |
|----------|---------------------------|------------|
| [Week0](./Week0)  |Overview of Digital VLSI SoC Design and Planning,Tools Installation | ‚úÖ Completed |


> I will continue updating the repository weekly with notes, logs, waveforms, and other deliverables.

---

## üôè Acknowledgments

I would like to sincerely thank everyone who made this program possible:

- [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836), Director & Co-founder of **VLSI System Design (VSD)** ‚Äì for his **mentorship, guidance, and support** throughout the program.  
- **IIT Gandhinagar** ‚Äì for providing the **resources, infrastructure, and guidance** to carry out the project successfully.  
- **Synopsys** ‚Äì for giving access to **industry-grade EDA tools**, enabling hands-on learning.  
- **VSD team and fellow participants** ‚Äì for their **collaboration and encouragement**, which made this experience highly valuable.

I am grateful for the opportunity to learn and grow in such a **hands-on, industry-aligned program**.
