==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'ap_bmp.cpp' ... 
@W [HLS-40] ap_bmp.cpp:51:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
ap_bmp.cpp:61:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
2 warnings generated.

@I [HLS-10] Analyzing design file 'imProcessing.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 324.848 ; gain = 12.586 ; free physical = 597 ; free virtual = 5670
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 324.848 ; gain = 12.586 ; free physical = 596 ; free virtual = 5670
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<112, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<60, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<136, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<84, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 516.844 ; gain = 204.582 ; free physical = 486 ; free virtual = 5588
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_double_i8' into 'imGrayScale' (imProcessing.cpp:36) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i32' into 'imGreyNormalization' (imProcessing.cpp:86) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 521.871 ; gain = 209.609 ; free physical = 412 ; free virtual = 5523
@I [XFORM-1101] Packing variable 'template_match_position' (imProcessing.cpp:162) into a 96-bit variable.
@I [XFORM-502] Unrolling all loops for pipelining in function 'imGrayScale' (imProcessing.cpp:18).
@W [XFORM-503] Cannot unroll loop 'L00' (imProcessing.cpp:29) in function 'imGrayScale': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'L11' (imProcessing.cpp:31) in function 'imGrayScale': cannot completely unroll a loop with a variable trip count.
@I [XFORM-501] Unrolling loop 'L99' (imProcessing.cpp:113) in function 'imDiff' partially with a factor of 4.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_double_i8' into 'imGrayScale' (imProcessing.cpp:36) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i32' into 'imGreyNormalization' (imProcessing.cpp:86) automatically.
@I [XFORM-721] Changing loop 'Loop_L66_proc' (imProcessing.cpp:105) to a process function for dataflow in function 'imDiff'.
@I [XFORM-712] Applying dataflow to function 'imDiff' (imProcessing.cpp:95), detected/extracted 1 process function(s):
	 'imDiff_Loop_L66_proc'.
@W [XFORM-124] Array  'imINPUT' (imProcessing.cpp:153): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 596.848 ; gain = 284.586 ; free physical = 257 ; free virtual = 5413
@W [XFORM-631] Renaming function 'imConstructOutputImage' (imProcessing.cpp:143:39) into imConstructOutputIma.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 724.848 ; gain = 412.586 ; free physical = 164 ; free virtual = 5336
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'imTemplateMatching' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imGrayScale26' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 32.04 seconds; current allocated memory: 350.037 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.22 seconds; current allocated memory: 350.533 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imGrayScale' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.5 seconds; current allocated memory: 350.993 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 351.365 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imGreyNormalization' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.49 seconds; current allocated memory: 352.186 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.16 seconds; current allocated memory: 352.779 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imDiff_Loop_L66_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.49 seconds; current allocated memory: 353.497 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.19 seconds; current allocated memory: 354.145 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imDiff' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.32 seconds; current allocated memory: 354.261 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.11 seconds; current allocated memory: 354.322 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imConstructOutputIma' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.36 seconds; current allocated memory: 354.541 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 354.720 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imTemplateMatching' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.11 seconds; current allocated memory: 354.825 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.83 seconds; current allocated memory: 355.079 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imGrayScale26' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'imTemplateMatching_dadd_64ns_64ns_64_5_full_dsp' to 'imTemplateMatchinbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'imTemplateMatching_dmul_64ns_64ns_64_6_max_dsp' to 'imTemplateMatchincud' due to the length limit 20
@I [SYN-210] Renamed object name 'imTemplateMatching_sitodp_32ns_64_6' to 'imTemplateMatchindEe' due to the length limit 20
@I [RTGEN-100] Generating core module 'imTemplateMatchinbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchincud': 2 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchindEe': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'imGrayScale26'.
@I [HLS-111]  Elapsed time: 0.88 seconds; current allocated memory: 355.871 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imGrayScale' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] RTL name 'imTemplateMatchinbkb' is changed to 'imTemplateMatchinbkb_x' due to conflict.
@W [RTGEN-101] RTL name 'imTemplateMatchincud' is changed to 'imTemplateMatchincud_x' due to conflict.
@W [RTGEN-101] RTL name 'imTemplateMatchindEe' is changed to 'imTemplateMatchindEe_x' due to conflict.
@I [RTGEN-100] Generating core module 'imTemplateMatchinbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchincud': 2 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchindEe': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'imGrayScale'.
@I [HLS-111]  Elapsed time: 0.68 seconds; current allocated memory: 357.655 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imGreyNormalization' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] RTL name 'imTemplateMatchinbkb' is changed to 'imTemplateMatchinbkb_x' due to conflict.
@I [SYN-210] Renamed object name 'imTemplateMatching_ddiv_64ns_64ns_64_31' to 'imTemplateMatchineOg' due to the length limit 20
@W [RTGEN-101] RTL name 'imTemplateMatchindEe' is changed to 'imTemplateMatchindEe_x' due to conflict.
@I [SYN-210] Renamed object name 'imTemplateMatching_mul_26ns_32s_32_6' to 'imTemplateMatchinfYi' due to the length limit 20
@I [RTGEN-100] Generating core module 'imTemplateMatchinbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchindEe': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchineOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchinfYi': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'imGreyNormalization'.
@I [HLS-111]  Elapsed time: 0.52 seconds; current allocated memory: 359.696 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imDiff_Loop_L66_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'imDiff_Loop_L66_proc'.
@I [HLS-111]  Elapsed time: 0.73 seconds; current allocated memory: 362.499 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imDiff' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'imDiff'.
@I [HLS-111]  Elapsed time: 0.81 seconds; current allocated memory: 365.004 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imConstructOutputIma' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'imConstructOutputIma'.
@I [HLS-111]  Elapsed time: 0.31 seconds; current allocated memory: 365.515 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imTemplateMatching' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imINPUT' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imOUTPUT' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imHeight' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imWidth' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplINPUT' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplOUTPUT' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplHeight' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplWidth' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'imTemplateMatching' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'imTemplateMatching'.
@I [HLS-111]  Elapsed time: 0.22 seconds; current allocated memory: 366.724 MB.
@I [RTMG-282] Generating pipelined core: 'imTemplateMatchinfYi_MulnS_0'
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 724.848 ; gain = 412.586 ; free physical = 149 ; free virtual = 5329
@I [SYSC-301] Generating SystemC RTL for imTemplateMatching.
@I [VHDL-304] Generating VHDL RTL for imTemplateMatching.
@I [VLOG-307] Generating Verilog RTL for imTemplateMatching.
@I [HLS-112] Total elapsed time: 42.19 seconds; peak allocated memory: 366.724 MB.
