ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Feb 22, 2022 at 15:34:19 CST
ncverilog
	tb.v
	huffman.v
	+define+tb2
file: tb.v
  `define PAT "./pattern2.dat"
                              |
ncvlog: *W,MACRDF (tb.v,15|30): text macro 'PAT' redefined - replaced with new definition.
  `define EXP "./golden2.dat"
                             |
ncvlog: *W,MACRDF (tb.v,16|29): text macro 'EXP' redefined - replaced with new definition.
	module worklib.tb:v
		errors: 0, warnings: 0
file: huffman.v
	module worklib.huffman:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.huffman:v <0x0f64688b>
			streams:  43, words: 29296
		worklib.tb:v <0x05b9b7f2>
			streams:  16, words: 14059
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               26      26
		Scalar wires:             5       -
		Vectored wires:          25       -
		Always blocks:            9       9
		Initial blocks:           6       6
		Cont. assignments:        6       6
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
./pattern2.dat and ./golden2.dat were used for this simulation.
Check CNT : PASS
 10 40  6 10  4 30
 10 10 30 40 80 80
546231
Simulation interrupted at 14159930165 NS + 0
ncsim> eixt
ncsim: *E,TCLERR: invalid command name "eixt".
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Feb 22, 2022 at 15:37:28 CST  (total: 00:03:09)
