<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>一位全加器及四位全加器————FPGA - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="一位全加器及四位全加器————FPGA" />
<meta property="og:description" content="文章目录 前言一、一位全加器1、一位全加器的原理图设计2、一位全加器的Verilog编程3、上板效果 二、四位全加器1、四位全加器的原理图设计2、四位全加器的Verilog 编程 三、总结四、参考资料 前言 环境：
1、Quartus18.0
2、vscode
3、基于Intel DE2-115的开发板
一、一位全加器 全加器简介：
全加器英语名称为full-adder，是用门电路实现两个二进制数相加并求出和的组合线路，称为一位全加器。一位全加器可以处理低位进位，并输出本位加法进位。多个一位全加器进行级联可以得到多位全加器。常用二进制四位全加器74LS283。 输入输出真值表： 一位全加器的真值表如下图，其中Ai为被加数，Bi为加数，相邻低位来的进位数为Ci-1，输出本位和为Si。向相邻高位进位数为Ci
1、一位全加器的原理图设计 工程创建过程这里就不再赘述，之前已经仔细介绍过，芯片型号选为EP4CE115F29即可。具体操作看下面：
https://blog.csdn.net/qq_52215423/article/details/127832959
在实现一位全加器之前需要先设计一下半加器：
点击File-&gt;new:
选择元件：
-添加输入输出通道完成设计：
效果：
查看RTL图：
将设计的半加器设置为可调用的元件：
保存为half_adder,博主这里把半加器命名成了quanjiaqi
，全加器命名成了quanjiaqi1。
设计全加器的原理图：
新建文件：
添加元件：
效果：
RTL图：
2、一位全加器的Verilog编程 1、创建Verilog文件：
代码： module shiyan1( //输入信号，ain表示被加数，bin表示加数，cin表示低位向高位的进位 input ain,bin,cin, //输出信号,cout表示向高位的进位，sum表示本位的相加和 output reg cout,sum ); reg s1,s2,s3; always @(ain or bin or cin) begin sum=(ain^bin)^cin;//本位和输出表达式 s1=ain&amp;cin; s2=bin&amp;cin; s3=ain&amp;bin; cout=(s1|s2)|s3;//高位进位输出表达式 end endmodule RTL电路图：
3、上板效果 一位全加器
二、四位全加器 1、四位全加器的原理图设计 将一位全加器设置为可调用的元件： 原理图： RTL电路图： 仿真： 2、四位全加器的Verilog 编程 创建文件：" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/21a0ce2344102274f92f7a7aa36da90e/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-03-25T20:09:29+08:00" />
<meta property="article:modified_time" content="2023-03-25T20:09:29+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">一位全加器及四位全加器————FPGA</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-light">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p></p> 
<div class="toc"> 
 <h4>文章目录</h4> 
 <ul><li><a href="#_5" rel="nofollow">前言</a></li><li><a href="#_11" rel="nofollow">一、一位全加器</a></li><li><ul><li><a href="#1_22" rel="nofollow">1、一位全加器的原理图设计</a></li><li><a href="#2Verilog_52" rel="nofollow">2、一位全加器的Verilog编程</a></li><li><a href="#3_79" rel="nofollow">3、上板效果</a></li></ul> 
  </li><li><a href="#_83" rel="nofollow">二、四位全加器</a></li><li><ul><li><a href="#1_84" rel="nofollow">1、四位全加器的原理图设计</a></li><li><a href="#2Verilog__101" rel="nofollow">2、四位全加器的Verilog 编程</a></li></ul> 
  </li><li><a href="#_124" rel="nofollow">三、总结</a></li><li><a href="#_126" rel="nofollow">四、参考资料</a></li></ul> 
</div> 
<p></p> 
<hr> 
<h2><a id="_5"></a>前言</h2> 
<blockquote> 
 <p><strong>环境：</strong><br> 1、Quartus18.0<br> 2、vscode<br> 3、基于Intel DE2-115的开发板</p> 
</blockquote> 
<hr> 
<h2><a id="_11"></a>一、一位全加器</h2> 
<ul><li><strong>全加器简介：</strong><br> 全加器英语名称为full-adder，是用门电路实现两个二进制数相加并求出和的组合线路，称为一位全加器。一位全加器可以处理低位进位，并输出本位加法进位。多个一位全加器进行级联可以得到多位全加器。常用二进制四位全加器74LS283。</li></ul> 
<p><img src="https://images2.imgbox.com/0b/66/TSnEf6F1_o.png" alt="在这里插入图片描述"></p> 
<ul><li><strong>输入输出真值表：</strong></li></ul> 
<blockquote> 
 <p>一位全加器的真值表如下图，其中Ai为被加数，Bi为加数，相邻低位来的进位数为Ci-1，输出本位和为Si。向相邻高位进位数为Ci</p> 
</blockquote> 
<p><img src="https://images2.imgbox.com/de/b8/c2S5y3zx_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="1_22"></a>1、一位全加器的原理图设计</h3> 
<blockquote> 
 <p>工程创建过程这里就不再赘述，之前已经仔细介绍过，芯片型号选为EP4CE115F29即可。具体操作看下面：<br> <a href="https://blog.csdn.net/qq_52215423/article/details/127832959">https://blog.csdn.net/qq_52215423/article/details/127832959</a></p> 
</blockquote> 
<ul><li><strong>在实现一位全加器之前需要先设计一下半加器：</strong><br> <strong>点击File-&gt;new:</strong><br> <img src="https://images2.imgbox.com/2a/76/o6lniixd_o.png" alt="在这里插入图片描述"></li><li><strong>选择元件：</strong><br> <img src="https://images2.imgbox.com/4b/45/vkS6ctnw_o.png" alt="在这里插入图片描述"><br> -<strong>添加输入输出通道完成设计：</strong><br> <img src="https://images2.imgbox.com/3f/57/SUDIKQuy_o.png" alt="在这里插入图片描述"></li><li><strong>效果：</strong><br> <img src="https://images2.imgbox.com/fc/9d/Q4uGhuT3_o.png" alt="在这里插入图片描述"></li><li><strong>查看RTL图：</strong><br> <img src="https://images2.imgbox.com/b9/eb/VEU3MzRP_o.png" alt="在这里插入图片描述"></li><li><strong>将设计的半加器设置为可调用的元件：</strong><br> <img src="https://images2.imgbox.com/1e/fa/rzaIjKuF_o.png" alt="在这里插入图片描述"></li></ul> 
<blockquote> 
 <p>保存为half_adder,博主这里把半加器命名成了quanjiaqi<br> ，全加器命名成了quanjiaqi1。</p> 
</blockquote> 
<ul><li> <p><strong>设计全加器的原理图：</strong></p> </li><li> <p><strong>新建文件：</strong><br> <img src="https://images2.imgbox.com/6e/58/UaPbhYSA_o.png" alt="在这里插入图片描述"></p> </li><li> <p><strong>添加元件：</strong></p> </li></ul> 
<p><img src="https://images2.imgbox.com/89/9e/fiDO266F_o.png" alt="在这里插入图片描述"></p> 
<ul><li><strong>效果：</strong><br> <img src="https://images2.imgbox.com/72/13/afoAWL0P_o.png" alt="在这里插入图片描述"></li><li><strong>RTL图：</strong><br> <img src="https://images2.imgbox.com/60/28/4bmt04Ep_o.png" alt="在这里插入图片描述"></li></ul> 
<h3><a id="2Verilog_52"></a>2、一位全加器的Verilog编程</h3> 
<ul><li><strong>1、创建Verilog文件：</strong><br> <img src="https://images2.imgbox.com/67/bd/IeQdH3lH_o.png" alt="在这里插入图片描述"></li><li><strong>代码：</strong></li></ul> 
<pre><code class="prism language-c">module <span class="token function">shiyan1</span><span class="token punctuation">(</span>
	<span class="token comment">//输入信号，ain表示被加数，bin表示加数，cin表示低位向高位的进位</span>
	input ain<span class="token punctuation">,</span>bin<span class="token punctuation">,</span>cin<span class="token punctuation">,</span>
	<span class="token comment">//输出信号,cout表示向高位的进位，sum表示本位的相加和</span>
	output reg cout<span class="token punctuation">,</span>sum

<span class="token punctuation">)</span><span class="token punctuation">;</span>
reg s1<span class="token punctuation">,</span>s2<span class="token punctuation">,</span>s3<span class="token punctuation">;</span>
always @<span class="token punctuation">(</span>ain or bin or cin<span class="token punctuation">)</span> begin
	sum<span class="token operator">=</span><span class="token punctuation">(</span>ain<span class="token operator">^</span>bin<span class="token punctuation">)</span><span class="token operator">^</span>cin<span class="token punctuation">;</span><span class="token comment">//本位和输出表达式</span>
	s1<span class="token operator">=</span>ain<span class="token operator">&amp;</span>cin<span class="token punctuation">;</span>
	s2<span class="token operator">=</span>bin<span class="token operator">&amp;</span>cin<span class="token punctuation">;</span>
	s3<span class="token operator">=</span>ain<span class="token operator">&amp;</span>bin<span class="token punctuation">;</span>
	cout<span class="token operator">=</span><span class="token punctuation">(</span>s1<span class="token operator">|</span>s2<span class="token punctuation">)</span><span class="token operator">|</span>s3<span class="token punctuation">;</span><span class="token comment">//高位进位输出表达式</span>
end
endmodule

</code></pre> 
<ul><li><strong>RTL电路图：</strong><br> <img src="https://images2.imgbox.com/03/50/MuIPJ9X1_o.png" alt="在这里插入图片描述"></li></ul> 
<h3><a id="3_79"></a>3、上板效果</h3> 
<p></p> 
<div class="csdn-video-box"> 
 <iframe id="1uS3BAkT-1679741290305" frameborder="0" src="https://player.bilibili.com/player.html?aid=311618606" allowfullscreen="true" data-mediaembed="bilibili"></iframe> 
 <p>一位全加器</p> 
</div> 
<p></p> 
<h2><a id="_83"></a>二、四位全加器</h2> 
<h3><a id="1_84"></a>1、四位全加器的原理图设计</h3> 
<ul><li><strong>将一位全加器设置为可调用的元件：</strong></li></ul> 
<p><img src="https://images2.imgbox.com/15/c1/8wDTUNjT_o.png" alt="在这里插入图片描述"></p> 
<ul><li><strong>原理图：</strong></li></ul> 
<p><img src="https://images2.imgbox.com/9f/54/YijhbqUl_o.png" alt="在这里插入图片描述"></p> 
<ul><li><strong>RTL电路图：</strong></li></ul> 
<p><img src="https://images2.imgbox.com/8d/01/cOVHhTN9_o.png" alt="在这里插入图片描述"></p> 
<ul><li><strong>仿真：</strong></li></ul> 
<p><img src="https://images2.imgbox.com/60/cd/JI22PY8j_o.png" alt="在这里插入图片描述"></p> 
<h3><a id="2Verilog__101"></a>2、四位全加器的Verilog 编程</h3> 
<ul><li><strong>创建文件：</strong><br> <img src="https://images2.imgbox.com/56/b0/prR8YZc0_o.png" alt="在这里插入图片描述"></li><li><strong>代码：</strong></li></ul> 
<pre><code class="prism language-c">module <span class="token function">full_adder4</span><span class="token punctuation">(</span>
    input<span class="token punctuation">[</span><span class="token number">3</span><span class="token operator">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>b<span class="token punctuation">,</span>
    input cin<span class="token punctuation">,</span>
    output<span class="token punctuation">[</span><span class="token number">3</span><span class="token operator">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span>
    output cout
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    assign<span class="token punctuation">{<!-- --></span>cout<span class="token punctuation">,</span>sum<span class="token punctuation">}</span> <span class="token operator">=</span> a<span class="token operator">+</span>b<span class="token operator">+</span>cin<span class="token punctuation">;</span>
endmodule
</code></pre> 
<ul><li><strong>RTL电路图：</strong></li></ul> 
<p><img src="https://images2.imgbox.com/6a/de/tUvFcIo3_o.png" alt="在这里插入图片描述"></p> 
<hr> 
<h2><a id="_124"></a>三、总结</h2> 
<p>由于在实验课上未完成四位加法器的操作，这里就没有了上板的效果视频。这次的实验主要就是通过全加器对FPGA知识进行入门操作，通过自己设计原理图可以更清楚的知道工程的内部连线，自由性更大，更为直观。但是，通过verilog编程能够通过编程而不去了解里面是有什么组成的而实现RTL电路图，并且工程会根据使用的资源、线路去生成相对较优的RTL电路图。</p> 
<h2><a id="_126"></a>四、参考资料</h2> 
<p><a href="https://blog.csdn.net/qq_43279579/article/details/115480406">1、FPGA——1位全加器的实现</a><br> <a href="https://blog.csdn.net/qq_45742155/article/details/110310343?ops_request_misc=%257B%2522request%255Fid%2522%253A%2522167974471816800182177587%2522%252C%2522scm%2522%253A%252220140713.130102334..%2522%257D&amp;request_id=167974471816800182177587&amp;biz_id=0&amp;utm_medium=distribute.pc_search_result.none-task-blog-2~all~top_positive~default-1-110310343-null-null.142%5Ev76%5Epc_new_rank,201%5Ev4%5Eadd_ask,239%5Ev2%5Einsert_chatgpt&amp;utm_term=%E5%9B%9B%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8verilog&amp;spm=1018.2226.3001.4187">2、编程Verilog四位全加器</a></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/ec0a08299a60d6e7835bd5e0034b9340/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Java技术开发实战分享</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/6d886789199d8dd8c5f00dcdf3236fa8/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">trying to connect to host “smtp.qq.com“, port 465, isSSL true javax.mail.MessagingException: Could n</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>