

================================================================
== Vivado HLS Report for 'k2c_dot_1'
================================================================
* Date:           Wed Apr 17 23:19:36 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_k2c_idx2sub_fu_644  |k2c_idx2sub  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_sub2idx_fu_656  |k2c_sub2idx  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1      |    ?|    ?|         1|          -|          -|       ?|    no    |
        |- Loop 2      |    2|    2|         1|          -|          -|       2|    no    |
        |- Loop 3      |    ?|    ?|         2|          1|          1|       ?|    yes   |
        |- Loop 4      |    ?|    ?|         1|          1|          1|       ?|    yes   |
        |- Loop 5      |    1|    1|         2|          1|          1|       1|    yes   |
        |- Loop 6      |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |- Loop 7      |    3|    3|         3|          1|          1|       2|    yes   |
        |- Loop 8      |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 8.1   |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |- Loop 9      |    ?|    ?|         ?|          -|          -|  262200|    no    |
        | + Loop 9.1   |    ?|    ?|         ?|          -|          -|       2|    no    |
        |- Loop 10     |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 10.1  |    ?|    ?|         8|          4|          1|       ?|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      1|        -|       -|
|Expression           |        -|     12|        0|    1519|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|     15|    19783|   15189|
|Memory               |        0|      -|      776|      32|
|Multiplexer          |        -|      -|        -|    1287|
|Register             |        -|      -|     1849|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|     28|    22408|   18027|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2184|    520|   617600|  308800|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      5|        3|       5|
+---------------------+---------+-------+---------+--------+
|Available            |     6552|   1560|  1852800|  926400|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      1|        1|       1|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------+----------------------+---------+-------+-------+-------+
    |face_classifier_cdEe_U12  |face_classifier_cdEe  |        0|      2|    227|    214|
    |face_classifier_ceOg_U13  |face_classifier_ceOg  |        0|      3|    128|    135|
    |face_classifier_cfYi_U14  |face_classifier_cfYi  |        0|      0|    779|    469|
    |face_classifier_cg8j_U15  |face_classifier_cg8j  |        0|      0|    779|    469|
    |grp_k2c_idx2sub_fu_644    |k2c_idx2sub           |        0|      0|  17532|  13588|
    |grp_k2c_sub2idx_fu_656    |k2c_sub2idx           |        0|     10|    338|    314|
    +--------------------------+----------------------+---------+-------+-------+-------+
    |Total                     |                      |        0|     15|  19783|  15189|
    +--------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |face_classifier_chbi_U16  |face_classifier_chbi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |permA_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |freeA_U    |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |newshpA_U  |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |newshpB_U  |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |Asub_U     |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |Bsub_U     |k2c_dot_1_permA  |        0|  128|   5|     5|   64|     1|          320|
    |permB_U    |k2c_dot_1_permB  |        0|    4|   1|     5|    2|     1|           10|
    |freeB_U    |k2c_dot_1_permB  |        0|    4|   1|     5|    2|     1|           10|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+
    |Total      |                 |        0|  776|  32|    40|  388|     8|         1940|
    +-----------+-----------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_938_p2                    |     *    |     10|  0|   45|          64|          64|
    |tmp_22_mid2_fu_1032_p2             |     *    |      1|  0|   10|          20|          20|
    |tmp_24_fu_1074_p2                  |     *    |      1|  0|   10|          20|          20|
    |count_4_fu_700_p2                  |     +    |      0|  0|   71|          64|           1|
    |count_5_fu_738_p2                  |     +    |      0|  0|   71|          64|           1|
    |i_20_cast_fu_780_p2                |     +    |      0|  0|   11|           2|           3|
    |i_20_fu_775_p2                     |     +    |      0|  0|   71|           2|          64|
    |i_21_fu_685_p2                     |     +    |      0|  0|   71|          64|           1|
    |i_22_fu_796_p2                     |     +    |      0|  0|   11|           3|           1|
    |i_23_fu_722_p2                     |     +    |      0|  0|    9|           2|           1|
    |i_24_fu_812_p2                     |     +    |      0|  0|   11|           3|           1|
    |i_25_fu_829_p2                     |     +    |      0|  0|    9|           2|           1|
    |i_26_fu_856_p2                     |     +    |      0|  0|   11|           3|           1|
    |i_27_fu_868_p2                     |     +    |      0|  0|    9|           2|           1|
    |i_28_fu_889_p2                     |     +    |      0|  0|   71|          64|           1|
    |i_29_fu_920_p2                     |     +    |      0|  0|   26|          19|           1|
    |i_30_fu_1010_p2                    |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next_fu_991_p2      |     +    |      0|  0|  135|         128|           1|
    |j_5_fu_908_p2                      |     +    |      0|  0|   11|           3|           1|
    |j_6_fu_950_p2                      |     +    |      0|  0|    9|           2|           1|
    |j_7_fu_1094_p2                     |     +    |      0|  0|   71|          64|           1|
    |k_2_fu_1054_p2                     |     +    |      0|  0|   71|          64|           1|
    |sum2_fu_1084_p2                    |     +    |      0|  0|   20|          20|          20|
    |sum9_fu_976_p2                     |     +    |      0|  0|   27|          20|          20|
    |sum_fu_1064_p2                     |     +    |      0|  0|   27|          20|          20|
    |tmp1_fu_1079_p2                    |     +    |      0|  0|   20|          20|          20|
    |ap_block_state101_on_subcall_done  |    and   |      0|  0|    2|           1|           1|
    |exitcond10_fu_903_p2               |   icmp   |      0|  0|   29|          64|          64|
    |exitcond1_fu_818_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond2_fu_851_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond3_fu_862_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond4_fu_914_p2                |   icmp   |      0|  0|   20|          19|          19|
    |exitcond5_fu_884_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond6_fu_680_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond7_fu_716_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond8_fu_791_p2                |   icmp   |      0|  0|   29|          64|          64|
    |exitcond9_fu_944_p2                |   icmp   |      0|  0|    9|           2|           3|
    |exitcond_flatten_fu_986_p2         |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_1049_p2                |   icmp   |      0|  0|   29|          64|          64|
    |ifzero_fu_961_p2                   |   icmp   |      0|  0|    9|           2|           3|
    |tmp_12_fu_691_p2                   |   icmp   |      0|  0|   29|          64|          64|
    |tmp_19_fu_997_p2                   |   icmp   |      0|  0|   29|          64|          64|
    |tmp_fu_728_p2                      |   icmp   |      0|  0|    8|           2|           1|
    |tmp_s_fu_807_p2                    |   icmp   |      0|  0|   29|          64|          64|
    |j9_mid2_fu_1002_p3                 |  select  |      0|  0|   64|           1|          64|
    |tmp_21_mid2_v_v_fu_1016_p3         |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|    2|           2|           1|
    |j_fu_835_p2                        |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |     12|  0| 1519|        1497|        1219|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |Ar_shape_address0                |   21|          4|    3|         12|
    |Ar_shape_ce0                     |   15|          3|    1|          3|
    |Asub_address0                    |   27|          5|    3|         15|
    |Asub_ce0                         |   21|          4|    1|          4|
    |Asub_d0                          |   15|          3|   64|        192|
    |Asub_we0                         |   15|          3|    1|          3|
    |B_shape_address0                 |   21|          4|    3|         12|
    |B_shape_ce0                      |   15|          3|    1|          3|
    |Bsub_address0                    |   27|          5|    3|         15|
    |Bsub_ce0                         |   21|          4|    1|          4|
    |Bsub_d0                          |   15|          3|   64|        192|
    |Bsub_we0                         |   15|          3|    1|          3|
    |C_array_address0                 |   15|          3|   12|         36|
    |C_array_d0                       |   15|          3|   32|         96|
    |ap_NS_fsm                        |  441|        100|    1|        100|
    |ap_enable_reg_pp0_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_i_7_phi_fu_501_p4     |    9|          2|    2|          4|
    |ap_phi_mux_k_phi_fu_637_p4       |    9|          2|   64|        128|
    |count_2_fu_130                   |    9|          2|   64|        128|
    |count_fu_94                      |    9|          2|   64|        128|
    |freeA_address0                   |   15|          3|    3|          9|
    |freeB_address0                   |   15|          3|    3|          9|
    |fwork_address0                   |   21|          4|   19|         76|
    |fwork_d0                         |   15|          3|   32|         96|
    |grp_k2c_idx2sub_fu_644_idx       |   15|          3|   64|        192|
    |grp_k2c_idx2sub_fu_644_ndim      |   15|          3|   64|        192|
    |grp_k2c_idx2sub_fu_644_shape_q0  |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_656_ndim      |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_656_shape_q0  |   15|          3|   64|        192|
    |grp_k2c_sub2idx_fu_656_sub_q0    |   15|          3|   64|        192|
    |i_10_reg_542                     |    9|          2|   64|        128|
    |i_11_reg_566                     |    9|          2|   19|         38|
    |i_1_reg_465                      |    9|          2|    2|          4|
    |i_4_reg_477                      |    9|          2|    3|          6|
    |i_5_reg_488                      |    9|          2|    3|          6|
    |i_7_reg_497                      |    9|          2|    2|          4|
    |i_8_reg_520                      |    9|          2|    3|          6|
    |i_9_reg_531                      |    9|          2|    2|          4|
    |i_reg_453                        |    9|          2|   64|        128|
    |i_s_reg_599                      |    9|          2|   64|        128|
    |indvar_flatten_reg_588           |    9|          2|  128|        256|
    |j3_reg_555                       |    9|          2|    3|          6|
    |j4_reg_577                       |    9|          2|    2|          4|
    |j9_reg_610                       |    9|          2|   64|        128|
    |j_1_reg_509                      |    9|          2|    1|          2|
    |k_reg_633                        |    9|          2|   64|        128|
    |newshpA_address0                 |   15|          3|    3|          9|
    |newshpA_ce0                      |   15|          3|    1|          3|
    |newshpB_address0                 |   15|          3|    3|          9|
    |newshpB_ce0                      |   15|          3|    1|          3|
    |permA_address0                   |   27|          5|    3|         15|
    |permA_d0                         |   15|          3|   64|        192|
    |permB_address0                   |   27|          5|    3|         15|
    |permB_d0                         |   15|          3|    2|          6|
    |tmp_22_reg_621                   |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1287|        272| 1435|       3733|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Ar_shape_load_reg_1174               |   64|   0|   64|          0|
    |B_array_addr_reg_1376                |   19|   0|   19|          0|
    |C_array_addr_reg_1442                |   12|   0|   12|          0|
    |ap_CS_fsm                            |   99|   0|   99|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1              |    1|   0|    1|          0|
    |bound_reg_1381                       |  128|   0|  128|          0|
    |count_2_fu_130                       |   64|   0|   64|          0|
    |count_fu_94                          |   64|   0|   64|          0|
    |exitcond10_reg_1339                  |    1|   0|    1|          0|
    |exitcond10_reg_1339_pp5_iter1_reg    |    1|   0|    1|          0|
    |exitcond1_reg_1253                   |    1|   0|    1|          0|
    |exitcond2_reg_1277                   |    1|   0|    1|          0|
    |exitcond2_reg_1277_pp3_iter1_reg     |    1|   0|    1|          0|
    |exitcond3_reg_1296                   |    1|   0|    1|          0|
    |exitcond3_reg_1296_pp4_iter1_reg     |    1|   0|    1|          0|
    |exitcond8_reg_1231                   |    1|   0|    1|          0|
    |exitcond_reg_1447                    |    1|   0|    1|          0|
    |exitcond_reg_1447_pp6_iter1_reg      |    1|   0|    1|          0|
    |free_axesA_reg_1195                  |   64|   0|   64|          0|
    |free_axesB_reg_1200                  |   64|   0|   64|          0|
    |fwork_load_2_reg_1471                |   32|   0|   32|          0|
    |fwork_load_reg_1466                  |   32|   0|   32|          0|
    |grp_k2c_idx2sub_fu_644_ap_start_reg  |    1|   0|    1|          0|
    |grp_k2c_sub2idx_fu_656_ap_start_reg  |    1|   0|    1|          0|
    |i_10_reg_542                         |   64|   0|   64|          0|
    |i_11_cast5_reg_1371                  |   19|   0|   64|         45|
    |i_11_reg_566                         |   19|   0|   19|          0|
    |i_1_reg_465                          |    2|   0|    2|          0|
    |i_20_cast_reg_1221                   |    3|   0|    3|          0|
    |i_20_reg_1216                        |   64|   0|   64|          0|
    |i_25_reg_1262                        |    2|   0|    2|          0|
    |i_28_reg_1323                        |   64|   0|   64|          0|
    |i_29_reg_1366                        |   19|   0|   19|          0|
    |i_4_cast_reg_1226                    |    3|   0|   64|         61|
    |i_4_reg_477                          |    3|   0|    3|          0|
    |i_5_reg_488                          |    3|   0|    3|          0|
    |i_7_reg_497                          |    2|   0|    2|          0|
    |i_8_cast_reg_1272                    |    3|   0|   64|         61|
    |i_8_cast_reg_1272_pp3_iter1_reg      |    3|   0|   64|         61|
    |i_8_reg_520                          |    3|   0|    3|          0|
    |i_9_cast6_reg_1305                   |    2|   0|   64|         62|
    |i_9_cast6_reg_1305_pp4_iter1_reg     |    2|   0|   64|         62|
    |i_9_reg_531                          |    2|   0|    2|          0|
    |i_reg_453                            |   64|   0|   64|          0|
    |i_s_reg_599                          |   64|   0|   64|          0|
    |ifzero_reg_1404                      |    1|   0|    1|          0|
    |indvar_flatten_next_reg_1417         |  128|   0|  128|          0|
    |indvar_flatten_reg_588               |  128|   0|  128|          0|
    |j3_cast_reg_1334                     |    3|   0|   64|         61|
    |j3_cast_reg_1334_pp5_iter1_reg       |    3|   0|   64|         61|
    |j3_reg_555                           |    3|   0|    3|          0|
    |j4_cast4_reg_1394                    |    2|   0|   64|         62|
    |j4_reg_577                           |    2|   0|    2|          0|
    |j9_mid2_reg_1422                     |   64|   0|   64|          0|
    |j9_reg_610                           |   64|   0|   64|          0|
    |j_1_reg_509                          |    1|   0|    1|          0|
    |j_6_reg_1389                         |    2|   0|    2|          0|
    |k_2_reg_1451                         |   64|   0|   64|          0|
    |k_reg_633                            |   64|   0|   64|          0|
    |tmp_21_mid2_v_v_reg_1427             |   64|   0|   64|          0|
    |tmp_22_mid2_reg_1432                 |   20|   0|   20|          0|
    |tmp_22_reg_621                       |   32|   0|   32|          0|
    |tmp_25_reg_1476                      |   32|   0|   32|          0|
    |tmp_28_reg_1180                      |   20|   0|   20|          0|
    |tmp_29_reg_1206                      |   20|   0|   20|          0|
    |tmp_30_reg_1211                      |   13|   0|   13|          0|
    |tmp_32_reg_1328                      |   20|   0|   20|          0|
    |tmp_35_reg_1437                      |   20|   0|   20|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1849|   0| 2385|        536|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   k2c_dot.1   | return value |
|C_array_address0   | out |   12|  ap_memory |    C_array    |     array    |
|C_array_ce0        | out |    1|  ap_memory |    C_array    |     array    |
|C_array_we0        | out |    1|  ap_memory |    C_array    |     array    |
|C_array_d0         | out |   32|  ap_memory |    C_array    |     array    |
|Ar_array_address0  | out |   12|  ap_memory |    Ar_array   |     array    |
|Ar_array_ce0       | out |    1|  ap_memory |    Ar_array   |     array    |
|Ar_array_q0        |  in |   32|  ap_memory |    Ar_array   |     array    |
|Ar_ndim_read       |  in |   64|   ap_none  |  Ar_ndim_read |    scalar    |
|Ar_numel_read      |  in |   64|   ap_none  | Ar_numel_read |    scalar    |
|Ar_shape_address0  | out |    3|  ap_memory |    Ar_shape   |     array    |
|Ar_shape_ce0       | out |    1|  ap_memory |    Ar_shape   |     array    |
|Ar_shape_q0        |  in |   64|  ap_memory |    Ar_shape   |     array    |
|B_array_address0   | out |   19|  ap_memory |    B_array    |     array    |
|B_array_ce0        | out |    1|  ap_memory |    B_array    |     array    |
|B_array_q0         |  in |   32|  ap_memory |    B_array    |     array    |
|B_shape_address0   | out |    3|  ap_memory |    B_shape    |     array    |
|B_shape_ce0        | out |    1|  ap_memory |    B_shape    |     array    |
|B_shape_q0         |  in |   64|  ap_memory |    B_shape    |     array    |
|p_read4            |  in |   64|   ap_none  |    p_read4    |    scalar    |
|fwork_address0     | out |   19|  ap_memory |     fwork     |     array    |
|fwork_ce0          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_we0          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_d0           | out |   32|  ap_memory |     fwork     |     array    |
|fwork_q0           |  in |   32|  ap_memory |     fwork     |     array    |
|fwork_address1     | out |   19|  ap_memory |     fwork     |     array    |
|fwork_ce1          | out |    1|  ap_memory |     fwork     |     array    |
|fwork_q1           |  in |   32|  ap_memory |     fwork     |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 111
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 72 73 }
  Pipeline-1 : II = 1, D = 1, States = { 75 }
  Pipeline-2 : II = 1, D = 2, States = { 77 78 }
  Pipeline-3 : II = 1, D = 3, States = { 80 81 82 }
  Pipeline-4 : II = 1, D = 3, States = { 84 85 86 }
  Pipeline-5 : II = 1, D = 3, States = { 90 91 92 }
  Pipeline-6 : II = 4, D = 8, States = { 103 104 105 106 107 108 109 110 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond6)
	3  / (exitcond6)
3 --> 
	4  / (exitcond7)
	3  / (!exitcond7)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	74  / (exitcond8)
	73  / (!exitcond8)
73 --> 
	72  / true
74 --> 
	75  / true
75 --> 
	76  / (!tmp_s)
	75  / (tmp_s)
76 --> 
	77  / true
77 --> 
	79  / (exitcond1)
	78  / (!exitcond1)
78 --> 
	77  / true
79 --> 
	80  / true
80 --> 
	83  / (exitcond2)
	81  / (!exitcond2)
81 --> 
	82  / true
82 --> 
	80  / true
83 --> 
	84  / true
84 --> 
	87  / (exitcond3)
	85  / (!exitcond3)
85 --> 
	86  / true
86 --> 
	84  / true
87 --> 
	88  / true
88 --> 
	89  / (!exitcond5)
	95  / (exitcond5)
89 --> 
	90  / true
90 --> 
	93  / (exitcond10)
	91  / (!exitcond10)
91 --> 
	92  / true
92 --> 
	90  / true
93 --> 
	94  / true
94 --> 
	88  / true
95 --> 
	96  / (!exitcond4)
	102  / (exitcond4)
96 --> 
	97  / true
97 --> 
	98  / (!exitcond9)
	95  / (exitcond9)
98 --> 
	99  / true
99 --> 
	100  / (ifzero)
	101  / (!ifzero)
100 --> 
	101  / true
101 --> 
	97  / true
102 --> 
	103  / (!exitcond_flatten)
103 --> 
	111  / (exitcond)
	104  / (!exitcond)
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	103  / true
111 --> 
	102  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%count = alloca i64"   --->   Operation 112 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read4)"   --->   Operation 113 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%Ar_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %Ar_numel_read)"   --->   Operation 114 'read' 'Ar_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%Ar_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %Ar_ndim_read)"   --->   Operation 115 'read' 'Ar_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%permA = alloca [5 x i64], align 16" [../C-Code-Original/include/k2c_helper_functions.c:282]   --->   Operation 116 'alloca' 'permA' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 117 [1/1] (0.70ns)   --->   "%permB = alloca [5 x i2], align 1" [../C-Code-Original/include/k2c_helper_functions.c:283]   --->   Operation 117 'alloca' 'permB' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 118 [1/1] (0.70ns)   --->   "%freeA = alloca [5 x i64], align 16" [../C-Code-Original/include/k2c_helper_functions.c:287]   --->   Operation 118 'alloca' 'freeA' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%freeB = alloca [5 x i2], align 1" [../C-Code-Original/include/k2c_helper_functions.c:288]   --->   Operation 119 'alloca' 'freeB' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%newshpA = alloca [5 x i64], align 16" [../C-Code-Original/include/k2c_helper_functions.c:291]   --->   Operation 120 'alloca' 'newshpA' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%newshpB = alloca [5 x i64], align 16" [../C-Code-Original/include/k2c_helper_functions.c:292]   --->   Operation 121 'alloca' 'newshpB' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 122 [1/1] (0.70ns)   --->   "%Asub = alloca [5 x i64], align 16" [../C-Code-Original/include/k2c_helper_functions.c:297]   --->   Operation 122 'alloca' 'Asub' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 123 [1/1] (0.70ns)   --->   "%Bsub = alloca [5 x i64], align 16" [../C-Code-Original/include/k2c_helper_functions.c:298]   --->   Operation 123 'alloca' 'Bsub' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 124 [1/1] (0.95ns)   --->   "store i64 0, i64* %count"   --->   Operation 124 'store' <Predicate = true> <Delay = 0.95>
ST_1 : Operation 125 [1/1] (0.95ns)   --->   "br label %._crit_edge" [../C-Code-Original/include/k2c_helper_functions.c:303]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_21, %._crit_edge.backedge ]"   --->   Operation 126 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.45ns)   --->   "%exitcond6 = icmp eq i64 %i, %Ar_ndim_read_1" [../C-Code-Original/include/k2c_helper_functions.c:303]   --->   Operation 127 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.64ns)   --->   "%i_21 = add i64 %i, 1" [../C-Code-Original/include/k2c_helper_functions.c:303]   --->   Operation 128 'add' 'i_21' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader35.preheader, label %.preheader36.0" [../C-Code-Original/include/k2c_helper_functions.c:303]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.45ns)   --->   "%tmp_12 = icmp eq i64 %i, %p_read" [../C-Code-Original/include/k2c_helper_functions.c:307]   --->   Operation 130 'icmp' 'tmp_12' <Predicate = (!exitcond6)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %._crit_edge.backedge, label %1" [../C-Code-Original/include/k2c_helper_functions.c:311]   --->   Operation 131 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%count_load = load i64* %count" [../C-Code-Original/include/k2c_helper_functions.c:313]   --->   Operation 132 'load' 'count_load' <Predicate = (!exitcond6 & !tmp_12)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%freeA_addr = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count_load" [../C-Code-Original/include/k2c_helper_functions.c:312]   --->   Operation 133 'getelementptr' 'freeA_addr' <Predicate = (!exitcond6 & !tmp_12)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.70ns)   --->   "store i64 %i, i64* %freeA_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:312]   --->   Operation 134 'store' <Predicate = (!exitcond6 & !tmp_12)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 135 [1/1] (1.64ns)   --->   "%count_4 = add i64 %count_load, 1" [../C-Code-Original/include/k2c_helper_functions.c:313]   --->   Operation 135 'add' 'count_4' <Predicate = (!exitcond6 & !tmp_12)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.95ns)   --->   "store i64 %count_4, i64* %count" [../C-Code-Original/include/k2c_helper_functions.c:313]   --->   Operation 136 'store' <Predicate = (!exitcond6 & !tmp_12)> <Delay = 0.95>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [../C-Code-Original/include/k2c_helper_functions.c:314]   --->   Operation 137 'br' <Predicate = (!exitcond6 & !tmp_12)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 138 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%count_2 = alloca i64"   --->   Operation 139 'alloca' 'count_2' <Predicate = (exitcond6)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.95ns)   --->   "store i64 0, i64* %count_2"   --->   Operation 140 'store' <Predicate = (exitcond6)> <Delay = 0.95>
ST_2 : Operation 141 [1/1] (0.95ns)   --->   "br label %.preheader35" [../C-Code-Original/include/k2c_helper_functions.c:317]   --->   Operation 141 'br' <Predicate = (exitcond6)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ 0, %.preheader35.preheader ], [ %i_23, %.preheader35.backedge ]"   --->   Operation 142 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.41ns)   --->   "%exitcond7 = icmp eq i2 %i_1, -2" [../C-Code-Original/include/k2c_helper_functions.c:317]   --->   Operation 143 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 144 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.60ns)   --->   "%i_23 = add i2 %i_1, 1" [../C-Code-Original/include/k2c_helper_functions.c:317]   --->   Operation 145 'add' 'i_23' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader33.0, label %.preheader34.preheader" [../C-Code-Original/include/k2c_helper_functions.c:317]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.41ns)   --->   "%tmp = icmp eq i2 %i_1, 0" [../C-Code-Original/include/k2c_helper_functions.c:321]   --->   Operation 147 'icmp' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader35.backedge, label %2" [../C-Code-Original/include/k2c_helper_functions.c:325]   --->   Operation 148 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%count_2_load = load i64* %count_2" [../C-Code-Original/include/k2c_helper_functions.c:327]   --->   Operation 149 'load' 'count_2_load' <Predicate = (!exitcond7 & !tmp)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%freeB_addr = getelementptr [5 x i2]* %freeB, i64 0, i64 %count_2_load" [../C-Code-Original/include/k2c_helper_functions.c:326]   --->   Operation 150 'getelementptr' 'freeB_addr' <Predicate = (!exitcond7 & !tmp)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.70ns)   --->   "store i2 %i_1, i2* %freeB_addr, align 1" [../C-Code-Original/include/k2c_helper_functions.c:326]   --->   Operation 151 'store' <Predicate = (!exitcond7 & !tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 152 [1/1] (1.64ns)   --->   "%count_5 = add i64 %count_2_load, 1" [../C-Code-Original/include/k2c_helper_functions.c:327]   --->   Operation 152 'add' 'count_5' <Predicate = (!exitcond7 & !tmp)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.95ns)   --->   "store i64 %count_5, i64* %count_2" [../C-Code-Original/include/k2c_helper_functions.c:327]   --->   Operation 153 'store' <Predicate = (!exitcond7 & !tmp)> <Delay = 0.95>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader35.backedge" [../C-Code-Original/include/k2c_helper_functions.c:328]   --->   Operation 154 'br' <Predicate = (!exitcond7 & !tmp)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader35"   --->   Operation 155 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%Ar_shape_addr = getelementptr [5 x i64]* %Ar_shape, i64 0, i64 %p_read" [../C-Code-Original/include/k2c_helper_functions.c:334]   --->   Operation 156 'getelementptr' 'Ar_shape_addr' <Predicate = (exitcond7)> <Delay = 0.00>
ST_3 : Operation 157 [2/2] (0.70ns)   --->   "%Ar_shape_load = load i64* %Ar_shape_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:334]   --->   Operation 157 'load' 'Ar_shape_load' <Predicate = (exitcond7)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 158 [1/2] (0.70ns)   --->   "%Ar_shape_load = load i64* %Ar_shape_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:334]   --->   Operation 158 'load' 'Ar_shape_load' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i64 %Ar_shape_load to i20" [../C-Code-Original/include/k2c_helper_functions.c:338]   --->   Operation 159 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [68/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 160 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 161 [67/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 161 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.81>
ST_6 : Operation 162 [66/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 162 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 163 [65/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 163 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.81>
ST_8 : Operation 164 [64/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 164 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.81>
ST_9 : Operation 165 [63/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 165 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.81>
ST_10 : Operation 166 [62/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 166 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 167 [61/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 167 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.81>
ST_12 : Operation 168 [60/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 168 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.81>
ST_13 : Operation 169 [59/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 169 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.81>
ST_14 : Operation 170 [58/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 170 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.81>
ST_15 : Operation 171 [57/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 171 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.81>
ST_16 : Operation 172 [56/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 172 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.81>
ST_17 : Operation 173 [55/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 173 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.81>
ST_18 : Operation 174 [54/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 174 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.81>
ST_19 : Operation 175 [53/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 175 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.81>
ST_20 : Operation 176 [52/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 176 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.81>
ST_21 : Operation 177 [51/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 177 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.81>
ST_22 : Operation 178 [50/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 178 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.81>
ST_23 : Operation 179 [49/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 179 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.81>
ST_24 : Operation 180 [48/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 180 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.81>
ST_25 : Operation 181 [47/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 181 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.81>
ST_26 : Operation 182 [46/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 182 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.81>
ST_27 : Operation 183 [45/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 183 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.81>
ST_28 : Operation 184 [44/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 184 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.81>
ST_29 : Operation 185 [43/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 185 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.81>
ST_30 : Operation 186 [42/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 186 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.81>
ST_31 : Operation 187 [41/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 187 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.81>
ST_32 : Operation 188 [40/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 188 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.81>
ST_33 : Operation 189 [39/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 189 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.81>
ST_34 : Operation 190 [38/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 190 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.81>
ST_35 : Operation 191 [37/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 191 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.81>
ST_36 : Operation 192 [36/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 192 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.81>
ST_37 : Operation 193 [35/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 193 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.81>
ST_38 : Operation 194 [34/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 194 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.81>
ST_39 : Operation 195 [33/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 195 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.81>
ST_40 : Operation 196 [32/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 196 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.81>
ST_41 : Operation 197 [31/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 197 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.81>
ST_42 : Operation 198 [30/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 198 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.81>
ST_43 : Operation 199 [29/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 199 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.81>
ST_44 : Operation 200 [28/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 200 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.81>
ST_45 : Operation 201 [1/1] (0.00ns)   --->   "%B_shape_addr = getelementptr [5 x i64]* %B_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_helper_functions.c:338]   --->   Operation 201 'getelementptr' 'B_shape_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 202 [2/2] (0.70ns)   --->   "%B_shape_load = load i64* %B_shape_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:338]   --->   Operation 202 'load' 'B_shape_load' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_45 : Operation 203 [27/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 203 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.52>
ST_46 : Operation 204 [1/2] (0.70ns)   --->   "%B_shape_load = load i64* %B_shape_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:338]   --->   Operation 204 'load' 'B_shape_load' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_46 : Operation 205 [26/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 205 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 206 [26/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 206 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.81>
ST_47 : Operation 207 [25/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 207 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 208 [25/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 208 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.81>
ST_48 : Operation 209 [24/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 209 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 210 [24/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 210 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.81>
ST_49 : Operation 211 [23/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 211 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 212 [23/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 212 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.81>
ST_50 : Operation 213 [22/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 213 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 214 [22/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 214 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.81>
ST_51 : Operation 215 [21/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 215 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 216 [21/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 216 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.81>
ST_52 : Operation 217 [20/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 217 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 218 [20/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 218 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.81>
ST_53 : Operation 219 [19/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 219 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 220 [19/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 220 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.81>
ST_54 : Operation 221 [18/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 221 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 222 [18/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 222 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.81>
ST_55 : Operation 223 [17/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 223 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 224 [17/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 224 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.81>
ST_56 : Operation 225 [16/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 225 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 226 [16/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 226 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.81>
ST_57 : Operation 227 [15/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 227 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 228 [15/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 228 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.81>
ST_58 : Operation 229 [14/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 229 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 230 [14/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 230 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.81>
ST_59 : Operation 231 [13/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 231 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 232 [13/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 232 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.81>
ST_60 : Operation 233 [12/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 233 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 234 [12/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 234 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.81>
ST_61 : Operation 235 [11/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 235 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 236 [11/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 236 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.81>
ST_62 : Operation 237 [10/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 237 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 238 [10/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 238 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.81>
ST_63 : Operation 239 [9/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 239 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 240 [9/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 240 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.81>
ST_64 : Operation 241 [8/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 241 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 242 [8/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 242 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.81>
ST_65 : Operation 243 [7/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 243 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 244 [7/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 244 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.81>
ST_66 : Operation 245 [6/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 245 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 246 [6/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 246 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.81>
ST_67 : Operation 247 [5/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 247 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 248 [5/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 248 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.81>
ST_68 : Operation 249 [4/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 249 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 250 [4/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 250 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.81>
ST_69 : Operation 251 [3/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 251 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 252 [3/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 252 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.81>
ST_70 : Operation 253 [2/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 253 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 254 [2/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 254 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.81>
ST_71 : Operation 255 [1/68] (1.81ns)   --->   "%free_axesA = udiv i64 %Ar_numel_read_1, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 255 'udiv' 'free_axesA' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 256 [1/26] (1.81ns)   --->   "%free_axesB = udiv i64 262200, %B_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 256 'udiv' 'free_axesB' <Predicate = true> <Delay = 1.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 64> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %free_axesB to i20" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 257 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i64 %free_axesB to i13" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 258 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %Ar_ndim_read_1 to i3"   --->   Operation 259 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 260 [1/1] (1.64ns)   --->   "%i_20 = add i64 -1, %Ar_ndim_read_1" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 260 'add' 'i_20' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 261 [1/1] (0.73ns)   --->   "%i_20_cast = add i3 -1, %tmp_31" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 261 'add' 'i_20_cast' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 262 [1/1] (0.95ns)   --->   "br label %3" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.95>

State 72 <SV = 71> <Delay = 1.59>
ST_72 : Operation 263 [1/1] (0.00ns)   --->   "%i_4 = phi i3 [ 0, %.preheader33.0 ], [ %i_22, %4 ]"   --->   Operation 263 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 264 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i_4 to i64" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 264 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 265 [1/1] (1.45ns)   --->   "%exitcond8 = icmp eq i64 %i_4_cast, %i_20" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 265 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 266 [1/1] (0.73ns)   --->   "%i_22 = add i3 %i_4, 1" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 266 'add' 'i_22' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader2.preheader, label %4" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 268 [1/1] (0.00ns)   --->   "%freeA_addr_2 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_4_cast" [../C-Code-Original/include/k2c_helper_functions.c:347]   --->   Operation 268 'getelementptr' 'freeA_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_72 : Operation 269 [2/2] (0.70ns)   --->   "%freeA_load = load i64* %freeA_addr_2, align 8" [../C-Code-Original/include/k2c_helper_functions.c:347]   --->   Operation 269 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 73 <SV = 72> <Delay = 1.41>
ST_73 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str653)" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 270 'specregionbegin' 'tmp_13' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_73 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:346]   --->   Operation 271 'specpipeline' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_73 : Operation 272 [1/2] (0.70ns)   --->   "%freeA_load = load i64* %freeA_addr_2, align 8" [../C-Code-Original/include/k2c_helper_functions.c:347]   --->   Operation 272 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_73 : Operation 273 [1/1] (0.00ns)   --->   "%permA_addr = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_4_cast" [../C-Code-Original/include/k2c_helper_functions.c:347]   --->   Operation 273 'getelementptr' 'permA_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_73 : Operation 274 [1/1] (0.70ns)   --->   "store i64 %freeA_load, i64* %permA_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:347]   --->   Operation 274 'store' <Predicate = (!exitcond8)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_73 : Operation 275 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str653, i32 %tmp_13)" [../C-Code-Original/include/k2c_helper_functions.c:348]   --->   Operation 275 'specregionend' 'empty' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_73 : Operation 276 [1/1] (0.00ns)   --->   "br label %3" [../C-Code-Original/include/k2c_helper_functions.c:344]   --->   Operation 276 'br' <Predicate = (!exitcond8)> <Delay = 0.00>

State 74 <SV = 72> <Delay = 0.95>
ST_74 : Operation 277 [1/1] (0.95ns)   --->   "br label %.preheader2" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.95>

State 75 <SV = 73> <Delay = 1.45>
ST_75 : Operation 278 [1/1] (0.00ns)   --->   "%i_5 = phi i3 [ %i_24, %5 ], [ %i_20_cast, %.preheader2.preheader ]"   --->   Operation 278 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 279 [1/1] (0.00ns)   --->   "%i_5_cast = zext i3 %i_5 to i64" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 279 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 280 [1/1] (1.45ns)   --->   "%tmp_s = icmp ult i64 %i_5_cast, %Ar_ndim_read_1" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 280 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %5, label %.preheader31.0" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str754)" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 282 'specregionbegin' 'tmp_14' <Predicate = (tmp_s)> <Delay = 0.00>
ST_75 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:351]   --->   Operation 283 'specpipeline' <Predicate = (tmp_s)> <Delay = 0.00>
ST_75 : Operation 284 [1/1] (0.00ns)   --->   "%permA_addr_4 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_5_cast" [../C-Code-Original/include/k2c_helper_functions.c:352]   --->   Operation 284 'getelementptr' 'permA_addr_4' <Predicate = (tmp_s)> <Delay = 0.00>
ST_75 : Operation 285 [1/1] (0.70ns)   --->   "store i64 %p_read, i64* %permA_addr_4, align 8" [../C-Code-Original/include/k2c_helper_functions.c:352]   --->   Operation 285 'store' <Predicate = (tmp_s)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_75 : Operation 286 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str754, i32 %tmp_14)" [../C-Code-Original/include/k2c_helper_functions.c:353]   --->   Operation 286 'specregionend' 'empty_34' <Predicate = (tmp_s)> <Delay = 0.00>
ST_75 : Operation 287 [1/1] (0.73ns)   --->   "%i_24 = add i3 %i_5, 1" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 287 'add' 'i_24' <Predicate = (tmp_s)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 288 [1/1] (0.00ns)   --->   "br label %.preheader2" [../C-Code-Original/include/k2c_helper_functions.c:349]   --->   Operation 288 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 76 <SV = 74> <Delay = 0.95>
ST_76 : Operation 289 [1/1] (0.00ns)   --->   "%permB_addr21 = getelementptr [5 x i2]* %permB, i64 0, i64 0" [../C-Code-Original/include/k2c_helper_functions.c:357]   --->   Operation 289 'getelementptr' 'permB_addr21' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 290 [1/1] (0.70ns)   --->   "store i2 0, i2* %permB_addr21, align 1" [../C-Code-Original/include/k2c_helper_functions.c:357]   --->   Operation 290 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_76 : Operation 291 [1/1] (0.95ns)   --->   "br label %.preheader30" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.95>

State 77 <SV = 75> <Delay = 0.70>
ST_77 : Operation 292 [1/1] (0.00ns)   --->   "%i_7 = phi i2 [ %i_25, %6 ], [ 1, %.preheader31.0 ]"   --->   Operation 292 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 293 [1/1] (0.00ns)   --->   "%j_1 = phi i1 [ %j, %6 ], [ false, %.preheader31.0 ]"   --->   Operation 293 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 294 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 295 [1/1] (0.41ns)   --->   "%exitcond1 = icmp eq i2 %i_7, -2" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 295 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader29.preheader, label %6" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 297 [1/1] (0.00ns)   --->   "%j_1_cast = zext i1 %j_1 to i64" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 297 'zext' 'j_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_77 : Operation 298 [1/1] (0.00ns)   --->   "%freeB_addr_2 = getelementptr [5 x i2]* %freeB, i64 0, i64 %j_1_cast" [../C-Code-Original/include/k2c_helper_functions.c:362]   --->   Operation 298 'getelementptr' 'freeB_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_77 : Operation 299 [2/2] (0.70ns)   --->   "%freeB_load = load i2* %freeB_addr_2, align 1" [../C-Code-Original/include/k2c_helper_functions.c:362]   --->   Operation 299 'load' 'freeB_load' <Predicate = (!exitcond1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_77 : Operation 300 [1/1] (0.60ns)   --->   "%i_25 = add i2 %i_7, 1" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 300 'add' 'i_25' <Predicate = (!exitcond1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 301 [1/1] (0.13ns)   --->   "%j = xor i1 %j_1, true" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 301 'xor' 'j' <Predicate = (!exitcond1)> <Delay = 0.13> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.13> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 1.41>
ST_78 : Operation 302 [1/1] (0.00ns)   --->   "%i_7_cast7 = zext i2 %i_7 to i64" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 302 'zext' 'i_7_cast7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_78 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str956)" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 303 'specregionbegin' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_78 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:361]   --->   Operation 304 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_78 : Operation 305 [1/2] (0.70ns)   --->   "%freeB_load = load i2* %freeB_addr_2, align 1" [../C-Code-Original/include/k2c_helper_functions.c:362]   --->   Operation 305 'load' 'freeB_load' <Predicate = (!exitcond1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_78 : Operation 306 [1/1] (0.00ns)   --->   "%permB_addr = getelementptr [5 x i2]* %permB, i64 0, i64 %i_7_cast7" [../C-Code-Original/include/k2c_helper_functions.c:362]   --->   Operation 306 'getelementptr' 'permB_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_78 : Operation 307 [1/1] (0.70ns)   --->   "store i2 %freeB_load, i2* %permB_addr, align 1" [../C-Code-Original/include/k2c_helper_functions.c:362]   --->   Operation 307 'store' <Predicate = (!exitcond1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_78 : Operation 308 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str956, i32 %tmp_15)" [../C-Code-Original/include/k2c_helper_functions.c:363]   --->   Operation 308 'specregionend' 'empty_35' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_78 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader30" [../C-Code-Original/include/k2c_helper_functions.c:359]   --->   Operation 309 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 79 <SV = 76> <Delay = 0.95>
ST_79 : Operation 310 [1/1] (0.95ns)   --->   "br label %.preheader29" [../C-Code-Original/include/k2c_helper_functions.c:367]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.95>

State 80 <SV = 77> <Delay = 1.59>
ST_80 : Operation 311 [1/1] (0.00ns)   --->   "%i_8 = phi i3 [ %i_26, %7 ], [ 0, %.preheader29.preheader ]"   --->   Operation 311 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 312 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8 to i64" [../C-Code-Original/include/k2c_helper_functions.c:367]   --->   Operation 312 'zext' 'i_8_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 313 [1/1] (1.45ns)   --->   "%exitcond2 = icmp eq i64 %i_8_cast, %Ar_ndim_read_1" [../C-Code-Original/include/k2c_helper_functions.c:367]   --->   Operation 313 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 314 [1/1] (0.73ns)   --->   "%i_26 = add i3 %i_8, 1" [../C-Code-Original/include/k2c_helper_functions.c:367]   --->   Operation 314 'add' 'i_26' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader28.preheader, label %7" [../C-Code-Original/include/k2c_helper_functions.c:367]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 316 [1/1] (0.00ns)   --->   "%permA_addr_5 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_8_cast" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 316 'getelementptr' 'permA_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_80 : Operation 317 [2/2] (0.70ns)   --->   "%permA_load = load i64* %permA_addr_5, align 8" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 317 'load' 'permA_load' <Predicate = (!exitcond2)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 81 <SV = 78> <Delay = 1.41>
ST_81 : Operation 318 [1/2] (0.70ns)   --->   "%permA_load = load i64* %permA_addr_5, align 8" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 318 'load' 'permA_load' <Predicate = (!exitcond2)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_81 : Operation 319 [1/1] (0.00ns)   --->   "%Ar_shape_addr_1 = getelementptr [5 x i64]* %Ar_shape, i64 0, i64 %permA_load" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 319 'getelementptr' 'Ar_shape_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_81 : Operation 320 [2/2] (0.70ns)   --->   "%Ar_shape_load_1 = load i64* %Ar_shape_addr_1, align 8" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 320 'load' 'Ar_shape_load_1' <Predicate = (!exitcond2)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 82 <SV = 79> <Delay = 1.41>
ST_82 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1057)" [../C-Code-Original/include/k2c_helper_functions.c:367]   --->   Operation 321 'specregionbegin' 'tmp_16' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_82 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:369]   --->   Operation 322 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_82 : Operation 323 [1/2] (0.70ns)   --->   "%Ar_shape_load_1 = load i64* %Ar_shape_addr_1, align 8" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 323 'load' 'Ar_shape_load_1' <Predicate = (!exitcond2)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_82 : Operation 324 [1/1] (0.00ns)   --->   "%newshpA_addr = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_8_cast" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 324 'getelementptr' 'newshpA_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_82 : Operation 325 [1/1] (0.70ns)   --->   "store i64 %Ar_shape_load_1, i64* %newshpA_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:370]   --->   Operation 325 'store' <Predicate = (!exitcond2)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_82 : Operation 326 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1057, i32 %tmp_16)" [../C-Code-Original/include/k2c_helper_functions.c:371]   --->   Operation 326 'specregionend' 'empty_36' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_82 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader29" [../C-Code-Original/include/k2c_helper_functions.c:367]   --->   Operation 327 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 83 <SV = 78> <Delay = 0.95>
ST_83 : Operation 328 [1/1] (0.95ns)   --->   "br label %.preheader28" [../C-Code-Original/include/k2c_helper_functions.c:372]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.95>

State 84 <SV = 79> <Delay = 0.70>
ST_84 : Operation 329 [1/1] (0.00ns)   --->   "%i_9 = phi i2 [ %i_27, %8 ], [ 0, %.preheader28.preheader ]"   --->   Operation 329 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 330 [1/1] (0.41ns)   --->   "%exitcond3 = icmp eq i2 %i_9, -2" [../C-Code-Original/include/k2c_helper_functions.c:372]   --->   Operation 330 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 331 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 332 [1/1] (0.60ns)   --->   "%i_27 = add i2 %i_9, 1" [../C-Code-Original/include/k2c_helper_functions.c:372]   --->   Operation 332 'add' 'i_27' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 333 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader27.preheader, label %8" [../C-Code-Original/include/k2c_helper_functions.c:372]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 334 [1/1] (0.00ns)   --->   "%i_9_cast6 = zext i2 %i_9 to i64" [../C-Code-Original/include/k2c_helper_functions.c:372]   --->   Operation 334 'zext' 'i_9_cast6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_84 : Operation 335 [1/1] (0.00ns)   --->   "%permB_addr_4 = getelementptr [5 x i2]* %permB, i64 0, i64 %i_9_cast6" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 335 'getelementptr' 'permB_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_84 : Operation 336 [2/2] (0.70ns)   --->   "%permB_load = load i2* %permB_addr_4, align 1" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 336 'load' 'permB_load' <Predicate = (!exitcond3)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 85 <SV = 80> <Delay = 1.41>
ST_85 : Operation 337 [1/2] (0.70ns)   --->   "%permB_load = load i2* %permB_addr_4, align 1" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 337 'load' 'permB_load' <Predicate = (!exitcond3)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_85 : Operation 338 [1/1] (0.00ns)   --->   "%extLd = zext i2 %permB_load to i64" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 338 'zext' 'extLd' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_85 : Operation 339 [1/1] (0.00ns)   --->   "%B_shape_addr_1 = getelementptr [5 x i64]* %B_shape, i64 0, i64 %extLd" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 339 'getelementptr' 'B_shape_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_85 : Operation 340 [2/2] (0.70ns)   --->   "%B_shape_load_1 = load i64* %B_shape_addr_1, align 8" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 340 'load' 'B_shape_load_1' <Predicate = (!exitcond3)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 86 <SV = 81> <Delay = 1.41>
ST_86 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1158)" [../C-Code-Original/include/k2c_helper_functions.c:372]   --->   Operation 341 'specregionbegin' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_86 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:374]   --->   Operation 342 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_86 : Operation 343 [1/2] (0.70ns)   --->   "%B_shape_load_1 = load i64* %B_shape_addr_1, align 8" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 343 'load' 'B_shape_load_1' <Predicate = (!exitcond3)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_86 : Operation 344 [1/1] (0.00ns)   --->   "%newshpB_addr = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_9_cast6" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 344 'getelementptr' 'newshpB_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_86 : Operation 345 [1/1] (0.70ns)   --->   "store i64 %B_shape_load_1, i64* %newshpB_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:375]   --->   Operation 345 'store' <Predicate = (!exitcond3)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_86 : Operation 346 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1158, i32 %tmp_17)" [../C-Code-Original/include/k2c_helper_functions.c:376]   --->   Operation 346 'specregionend' 'empty_37' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_86 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader28" [../C-Code-Original/include/k2c_helper_functions.c:372]   --->   Operation 347 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 87 <SV = 80> <Delay = 0.95>
ST_87 : Operation 348 [1/1] (0.95ns)   --->   "br label %.preheader27" [../C-Code-Original/include/k2c_helper_functions.c:379]   --->   Operation 348 'br' <Predicate = true> <Delay = 0.95>

State 88 <SV = 81> <Delay = 1.90>
ST_88 : Operation 349 [1/1] (0.00ns)   --->   "%i_10 = phi i64 [ %i_28, %12 ], [ 0, %.preheader27.preheader ]"   --->   Operation 349 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 350 [1/1] (1.45ns)   --->   "%exitcond5 = icmp eq i64 %i_10, %Ar_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:379]   --->   Operation 350 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 351 [1/1] (1.64ns)   --->   "%i_28 = add i64 %i_10, 1" [../C-Code-Original/include/k2c_helper_functions.c:379]   --->   Operation 351 'add' 'i_28' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader26.preheader, label %9" [../C-Code-Original/include/k2c_helper_functions.c:379]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 353 [2/2] (1.90ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Asub, [5 x i64]* %Ar_shape, i64 %Ar_ndim_read_1)" [../C-Code-Original/include/k2c_helper_functions.c:381]   --->   Operation 353 'call' <Predicate = (!exitcond5)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i64 %Ar_numel_read_1 to i20"   --->   Operation 354 'trunc' 'tmp_32' <Predicate = (exitcond5)> <Delay = 0.00>
ST_88 : Operation 355 [1/1] (0.95ns)   --->   "br label %.preheader26" [../C-Code-Original/include/k2c_helper_functions.c:391]   --->   Operation 355 'br' <Predicate = (exitcond5)> <Delay = 0.95>

State 89 <SV = 82> <Delay = 0.95>
ST_89 : Operation 356 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Asub, [5 x i64]* %Ar_shape, i64 %Ar_ndim_read_1)" [../C-Code-Original/include/k2c_helper_functions.c:381]   --->   Operation 356 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 357 [1/1] (0.95ns)   --->   "br label %10" [../C-Code-Original/include/k2c_helper_functions.c:382]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.95>

State 90 <SV = 83> <Delay = 1.59>
ST_90 : Operation 358 [1/1] (0.00ns)   --->   "%j3 = phi i3 [ 0, %9 ], [ %j_5, %11 ]"   --->   Operation 358 'phi' 'j3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 359 [1/1] (0.00ns)   --->   "%j3_cast = zext i3 %j3 to i64" [../C-Code-Original/include/k2c_helper_functions.c:382]   --->   Operation 359 'zext' 'j3_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 360 [1/1] (1.45ns)   --->   "%exitcond10 = icmp eq i64 %j3_cast, %Ar_ndim_read_1" [../C-Code-Original/include/k2c_helper_functions.c:382]   --->   Operation 360 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 361 [1/1] (0.73ns)   --->   "%j_5 = add i3 %j3, 1" [../C-Code-Original/include/k2c_helper_functions.c:382]   --->   Operation 361 'add' 'j_5' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %12, label %11" [../C-Code-Original/include/k2c_helper_functions.c:382]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 363 [1/1] (0.00ns)   --->   "%permA_addr_6 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j3_cast" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 363 'getelementptr' 'permA_addr_6' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_90 : Operation 364 [2/2] (0.70ns)   --->   "%permA_load_2 = load i64* %permA_addr_6, align 8" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 364 'load' 'permA_load_2' <Predicate = (!exitcond10)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 91 <SV = 84> <Delay = 1.41>
ST_91 : Operation 365 [1/2] (0.70ns)   --->   "%permA_load_2 = load i64* %permA_addr_6, align 8" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 365 'load' 'permA_load_2' <Predicate = (!exitcond10)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_91 : Operation 366 [1/1] (0.00ns)   --->   "%Asub_addr = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_2" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 366 'getelementptr' 'Asub_addr' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_91 : Operation 367 [2/2] (0.70ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 367 'load' 'Asub_load' <Predicate = (!exitcond10)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 92 <SV = 85> <Delay = 1.41>
ST_92 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1259)" [../C-Code-Original/include/k2c_helper_functions.c:382]   --->   Operation 368 'specregionbegin' 'tmp_18' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_92 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:383]   --->   Operation 369 'specpipeline' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_92 : Operation 370 [1/2] (0.70ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 370 'load' 'Asub_load' <Predicate = (!exitcond10)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_92 : Operation 371 [1/1] (0.00ns)   --->   "%Bsub_addr = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j3_cast" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 371 'getelementptr' 'Bsub_addr' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_92 : Operation 372 [1/1] (0.70ns)   --->   "store i64 %Asub_load, i64* %Bsub_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:385]   --->   Operation 372 'store' <Predicate = (!exitcond10)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_92 : Operation 373 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1259, i32 %tmp_18)" [../C-Code-Original/include/k2c_helper_functions.c:386]   --->   Operation 373 'specregionend' 'empty_38' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_92 : Operation 374 [1/1] (0.00ns)   --->   "br label %10" [../C-Code-Original/include/k2c_helper_functions.c:382]   --->   Operation 374 'br' <Predicate = (!exitcond10)> <Delay = 0.00>

State 93 <SV = 84> <Delay = 1.76>
ST_93 : Operation 375 [2/2] (0.95ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %Ar_ndim_read_1)" [../C-Code-Original/include/k2c_helper_functions.c:387]   --->   Operation 375 'call' 'bidx' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 376 [1/1] (0.00ns)   --->   "%Ar_array_addr = getelementptr [2622 x float]* %Ar_array, i64 0, i64 %i_10" [../C-Code-Original/include/k2c_helper_functions.c:388]   --->   Operation 376 'getelementptr' 'Ar_array_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 377 [2/2] (1.76ns)   --->   "%Ar_array_load = load float* %Ar_array_addr, align 4" [../C-Code-Original/include/k2c_helper_functions.c:388]   --->   Operation 377 'load' 'Ar_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 94 <SV = 85> <Delay = 3.53>
ST_94 : Operation 378 [1/2] (0.00ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %Ar_ndim_read_1)" [../C-Code-Original/include/k2c_helper_functions.c:387]   --->   Operation 378 'call' 'bidx' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 379 [1/2] (1.76ns)   --->   "%Ar_array_load = load float* %Ar_array_addr, align 4" [../C-Code-Original/include/k2c_helper_functions.c:388]   --->   Operation 379 'load' 'Ar_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_94 : Operation 380 [1/1] (0.00ns)   --->   "%fwork_addr = getelementptr [264822 x float]* %fwork, i64 0, i64 %bidx" [../C-Code-Original/include/k2c_helper_functions.c:388]   --->   Operation 380 'getelementptr' 'fwork_addr' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 381 [1/1] (1.76ns)   --->   "store float %Ar_array_load, float* %fwork_addr, align 4" [../C-Code-Original/include/k2c_helper_functions.c:388]   --->   Operation 381 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_94 : Operation 382 [1/1] (0.00ns)   --->   "br label %.preheader27" [../C-Code-Original/include/k2c_helper_functions.c:379]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>

State 95 <SV = 82> <Delay = 6.77>
ST_95 : Operation 383 [1/1] (0.00ns)   --->   "%i_11 = phi i19 [ 0, %.preheader26.preheader ], [ %i_29, %.preheader26.loopexit ]"   --->   Operation 383 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 384 [1/1] (1.12ns)   --->   "%exitcond4 = icmp eq i19 %i_11, -262088" [../C-Code-Original/include/k2c_helper_functions.c:391]   --->   Operation 384 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 262200, i64 262200, i64 262200)"   --->   Operation 385 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 386 [1/1] (1.35ns)   --->   "%i_29 = add i19 %i_11, 1" [../C-Code-Original/include/k2c_helper_functions.c:391]   --->   Operation 386 'add' 'i_29' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.preheader, label %13" [../C-Code-Original/include/k2c_helper_functions.c:391]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 388 [1/1] (0.00ns)   --->   "%i_11_cast5 = zext i19 %i_11 to i64" [../C-Code-Original/include/k2c_helper_functions.c:391]   --->   Operation 388 'zext' 'i_11_cast5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_95 : Operation 389 [2/2] (1.90ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_11_cast5, [5 x i64]* %Bsub, [5 x i64]* %B_shape, i64 2)" [../C-Code-Original/include/k2c_helper_functions.c:393]   --->   Operation 389 'call' <Predicate = (!exitcond4)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 390 [1/1] (0.00ns)   --->   "%B_array_addr = getelementptr [262200 x float]* %B_array, i64 0, i64 %i_11_cast5" [../C-Code-Original/include/k2c_helper_functions.c:400]   --->   Operation 390 'getelementptr' 'B_array_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_95 : Operation 391 [1/1] (0.00ns)   --->   "%cast = zext i64 %free_axesA to i128" [../C-Code-Original/include/k2c_helper_functions.c:341]   --->   Operation 391 'zext' 'cast' <Predicate = (exitcond4)> <Delay = 0.00>
ST_95 : Operation 392 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %free_axesB to i128" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 392 'zext' 'cast1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_95 : Operation 393 [1/1] (6.77ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 393 'mul' 'bound' <Predicate = (exitcond4)> <Delay = 6.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 394 [1/1] (0.95ns)   --->   "br label %.preheader" [../C-Code-Original/include/k2c_helper_functions.c:445]   --->   Operation 394 'br' <Predicate = (exitcond4)> <Delay = 0.95>

State 96 <SV = 83> <Delay = 0.95>
ST_96 : Operation 395 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_11_cast5, [5 x i64]* %Bsub, [5 x i64]* %B_shape, i64 2)" [../C-Code-Original/include/k2c_helper_functions.c:393]   --->   Operation 395 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 396 [1/1] (0.95ns)   --->   "br label %14" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.95>

State 97 <SV = 84> <Delay = 1.01>
ST_97 : Operation 397 [1/1] (0.00ns)   --->   "%j4 = phi i2 [ 0, %13 ], [ %j_6, %ifFalse ]"   --->   Operation 397 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 398 [1/1] (0.41ns)   --->   "%exitcond9 = icmp eq i2 %j4, -2" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 398 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 399 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 400 [1/1] (0.60ns)   --->   "%j_6 = add i2 %j4, 1" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 400 'add' 'j_6' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader26.loopexit, label %ifBlock" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 402 [1/1] (0.00ns)   --->   "%j4_cast4 = zext i2 %j4 to i64" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 402 'zext' 'j4_cast4' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_97 : Operation 403 [1/1] (0.00ns)   --->   "%permB_addr_5 = getelementptr [5 x i2]* %permB, i64 0, i64 %j4_cast4" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 403 'getelementptr' 'permB_addr_5' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_97 : Operation 404 [2/2] (0.70ns)   --->   "%permB_load_2 = load i2* %permB_addr_5, align 1" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 404 'load' 'permB_load_2' <Predicate = (!exitcond9)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_97 : Operation 405 [1/1] (0.41ns)   --->   "%ifzero = icmp eq i2 %j_6, -2" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 405 'icmp' 'ifzero' <Predicate = (!exitcond9)> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 406 [1/1] (0.00ns)   --->   "br label %.preheader26"   --->   Operation 406 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 98 <SV = 85> <Delay = 1.41>
ST_98 : Operation 407 [1/2] (0.70ns)   --->   "%permB_load_2 = load i2* %permB_addr_5, align 1" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 407 'load' 'permB_load_2' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_98 : Operation 408 [1/1] (0.00ns)   --->   "%extLd1 = zext i2 %permB_load_2 to i64" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 408 'zext' 'extLd1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 409 [1/1] (0.00ns)   --->   "%Bsub_addr_2 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %extLd1" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 409 'getelementptr' 'Bsub_addr_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 410 [2/2] (0.70ns)   --->   "%Bsub_load = load i64* %Bsub_addr_2, align 8" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 410 'load' 'Bsub_load' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 99 <SV = 86> <Delay = 1.41>
ST_99 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1360)" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 411 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:395]   --->   Operation 412 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 413 [1/2] (0.70ns)   --->   "%Bsub_load = load i64* %Bsub_addr_2, align 8" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 413 'load' 'Bsub_load' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_99 : Operation 414 [1/1] (0.00ns)   --->   "%Asub_addr_2 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j4_cast4" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 414 'getelementptr' 'Asub_addr_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 415 [1/1] (0.70ns)   --->   "store i64 %Bsub_load, i64* %Asub_addr_2, align 8" [../C-Code-Original/include/k2c_helper_functions.c:397]   --->   Operation 415 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_99 : Operation 416 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1360, i32 %tmp_21)" [../C-Code-Original/include/k2c_helper_functions.c:398]   --->   Operation 416 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 417 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [../C-Code-Original/include/k2c_helper_functions.c:394]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>

State 100 <SV = 87> <Delay = 1.76>
ST_100 : Operation 418 [2/2] (0.95ns)   --->   "%bidx_2 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 2)" [../C-Code-Original/include/k2c_helper_functions.c:399]   --->   Operation 418 'call' 'bidx_2' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 419 [2/2] (1.76ns)   --->   "%B_array_load = load float* %B_array_addr, align 4" [../C-Code-Original/include/k2c_helper_functions.c:400]   --->   Operation 419 'load' 'B_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 101 <SV = 88> <Delay = 3.53>
ST_101 : Operation 420 [1/2] (0.00ns)   --->   "%bidx_2 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 2)" [../C-Code-Original/include/k2c_helper_functions.c:399]   --->   Operation 420 'call' 'bidx_2' <Predicate = (ifzero)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i64 %bidx_2 to i20" [../C-Code-Original/include/k2c_helper_functions.c:399]   --->   Operation 421 'trunc' 'tmp_37' <Predicate = (ifzero)> <Delay = 0.00>
ST_101 : Operation 422 [1/2] (1.76ns)   --->   "%B_array_load = load float* %B_array_addr, align 4" [../C-Code-Original/include/k2c_helper_functions.c:400]   --->   Operation 422 'load' 'B_array_load' <Predicate = (ifzero)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_101 : Operation 423 [1/1] (1.36ns)   --->   "%sum9 = add i20 %tmp_37, %tmp_32" [../C-Code-Original/include/k2c_helper_functions.c:399]   --->   Operation 423 'add' 'sum9' <Predicate = (ifzero)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 424 [1/1] (0.00ns)   --->   "%sum9_cast = zext i20 %sum9 to i64" [../C-Code-Original/include/k2c_helper_functions.c:399]   --->   Operation 424 'zext' 'sum9_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_101 : Operation 425 [1/1] (0.00ns)   --->   "%fwork_addr_4 = getelementptr [264822 x float]* %fwork, i64 0, i64 %sum9_cast" [../C-Code-Original/include/k2c_helper_functions.c:400]   --->   Operation 425 'getelementptr' 'fwork_addr_4' <Predicate = (ifzero)> <Delay = 0.00>
ST_101 : Operation 426 [1/1] (1.76ns)   --->   "store float %B_array_load, float* %fwork_addr_4, align 4" [../C-Code-Original/include/k2c_helper_functions.c:400]   --->   Operation 426 'store' <Predicate = (ifzero)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_101 : Operation 427 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 427 'br' <Predicate = (ifzero)> <Delay = 0.00>
ST_101 : Operation 428 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 428 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 83> <Delay = 7.50>
ST_102 : Operation 429 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %.loopexit.preheader ], [ %indvar_flatten_next, %17 ]"   --->   Operation 429 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 430 [1/1] (0.00ns)   --->   "%i_s = phi i64 [ 0, %.loopexit.preheader ], [ %tmp_21_mid2_v_v, %17 ]" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 430 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 431 [1/1] (0.00ns)   --->   "%j9 = phi i64 [ 0, %.loopexit.preheader ], [ %j_7, %17 ]"   --->   Operation 431 'phi' 'j9' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 432 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 432 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 433 [1/1] (1.90ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 433 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 434 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %18, label %.loopexit" [../C-Code-Original/include/k2c_helper_functions.c:342]   --->   Operation 434 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 435 [1/1] (1.45ns)   --->   "%tmp_19 = icmp ult i64 %j9, %free_axesB" [../C-Code-Original/include/k2c_helper_functions.c:447]   --->   Operation 435 'icmp' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 436 [1/1] (0.54ns)   --->   "%j9_mid2 = select i1 %tmp_19, i64 %j9, i64 0" [../C-Code-Original/include/k2c_helper_functions.c:447]   --->   Operation 436 'select' 'j9_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 437 [1/1] (1.64ns)   --->   "%i_30 = add i64 1, %i_s" [../C-Code-Original/include/k2c_helper_functions.c:445]   --->   Operation 437 'add' 'i_30' <Predicate = (!exitcond_flatten)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 438 [1/1] (0.54ns)   --->   "%tmp_21_mid2_v_v = select i1 %tmp_19, i64 %i_s, i64 %i_30" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 438 'select' 'tmp_21_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i64 %tmp_21_mid2_v_v to i13" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 439 'trunc' 'tmp_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 440 [1/1] (1.11ns)   --->   "%tmp_21_mid2 = mul i13 %tmp_33, %tmp_30" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 440 'mul' 'tmp_21_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %tmp_21_mid2_v_v to i20" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 441 'trunc' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 442 [1/1] (3.53ns)   --->   "%tmp_22_mid2 = mul i20 %tmp_28, %tmp_34" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 442 'mul' 'tmp_22_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i64 %j9_mid2 to i20" [../C-Code-Original/include/k2c_helper_functions.c:447]   --->   Operation 443 'trunc' 'tmp_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %j9_mid2 to i13" [../C-Code-Original/include/k2c_helper_functions.c:447]   --->   Operation 444 'trunc' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 445 [1/1] (2.44ns)   --->   "%tmp_20 = add i13 %tmp_36, %tmp_21_mid2" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 445 'add' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i13 %tmp_20 to i64" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 446 'zext' 'tmp_25_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 447 [1/1] (0.00ns)   --->   "%C_array_addr = getelementptr [2622 x float]* %C_array, i64 0, i64 %tmp_25_cast" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 447 'getelementptr' 'C_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 448 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %C_array_addr, align 4" [../C-Code-Original/include/k2c_helper_functions.c:448]   --->   Operation 448 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_102 : Operation 449 [1/1] (0.95ns)   --->   "br label %15" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 449 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.95>
ST_102 : Operation 450 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_helper_functions.c:456]   --->   Operation 450 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 103 <SV = 84> <Delay = 6.33>
ST_103 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_22 = phi float [ 0.000000e+00, %.loopexit ], [ %tmp_26, %16 ]" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 451 'phi' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 452 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.loopexit ], [ %k_2, %16 ]"   --->   Operation 452 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 453 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i64 %k, %Ar_shape_load" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 453 'icmp' 'exitcond' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 454 [1/1] (1.64ns)   --->   "%k_2 = add i64 %k, 1" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 454 'add' 'k_2' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 455 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %17, label %16" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 455 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 456 'trunc' 'tmp_38' <Predicate = (!exitcond)> <Delay = 0.00>
ST_103 : Operation 457 [1/1] (1.36ns)   --->   "%sum = add i20 %tmp_38, %tmp_22_mid2" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 457 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 458 [1/1] (0.00ns)   --->   "%sum_cast = zext i20 %sum to i64" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 458 'zext' 'sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_103 : Operation 459 [1/1] (0.00ns)   --->   "%fwork_addr_5 = getelementptr [264822 x float]* %fwork, i64 0, i64 %sum_cast" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 459 'getelementptr' 'fwork_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_103 : Operation 460 [2/2] (1.76ns)   --->   "%fwork_load = load float* %fwork_addr_5, align 4" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 460 'load' 'fwork_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_103 : Operation 461 [1/1] (3.53ns)   --->   "%tmp_24 = mul i20 %tmp_38, %tmp_29" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 461 'mul' 'tmp_24' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i20 %tmp_24, %tmp_32" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 462 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 463 [1/1] (1.03ns) (root node of TernaryAdder)   --->   "%sum2 = add i20 %tmp1, %tmp_35" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 463 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 1.03> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 464 [1/1] (0.00ns)   --->   "%sum2_cast = zext i20 %sum2 to i64" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 464 'zext' 'sum2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_103 : Operation 465 [1/1] (0.00ns)   --->   "%fwork_addr_6 = getelementptr [264822 x float]* %fwork, i64 0, i64 %sum2_cast" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 465 'getelementptr' 'fwork_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_103 : Operation 466 [2/2] (1.76ns)   --->   "%fwork_load_2 = load float* %fwork_addr_6, align 4" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 466 'load' 'fwork_load_2' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 104 <SV = 85> <Delay = 1.76>
ST_104 : Operation 467 [1/2] (1.76ns)   --->   "%fwork_load = load float* %fwork_addr_5, align 4" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 467 'load' 'fwork_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_104 : Operation 468 [1/2] (1.76ns)   --->   "%fwork_load_2 = load float* %fwork_addr_6, align 4" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 468 'load' 'fwork_load_2' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 105 <SV = 86> <Delay = 8.46>
ST_105 : Operation 469 [2/2] (8.46ns)   --->   "%tmp_25 = fmul float %fwork_load, %fwork_load_2" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 469 'fmul' 'tmp_25' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 87> <Delay = 8.46>
ST_106 : Operation 470 [1/2] (8.46ns)   --->   "%tmp_25 = fmul float %fwork_load, %fwork_load_2" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 470 'fmul' 'tmp_25' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 88> <Delay = 6.77>
ST_107 : Operation 471 [4/4] (6.77ns)   --->   "%tmp_26 = fadd float %tmp_22, %tmp_25" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 471 'fadd' 'tmp_26' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 89> <Delay = 6.77>
ST_108 : Operation 472 [3/4] (6.77ns)   --->   "%tmp_26 = fadd float %tmp_22, %tmp_25" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 472 'fadd' 'tmp_26' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 90> <Delay = 6.77>
ST_109 : Operation 473 [2/4] (6.77ns)   --->   "%tmp_26 = fadd float %tmp_22, %tmp_25" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 473 'fadd' 'tmp_26' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 91> <Delay = 8.53>
ST_110 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 474 'specregionbegin' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00>
ST_110 : Operation 475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind" [../C-Code-Original/include/k2c_helper_functions.c:450]   --->   Operation 475 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_110 : Operation 476 [1/4] (6.77ns)   --->   "%tmp_26 = fadd float %tmp_22, %tmp_25" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 476 'fadd' 'tmp_26' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 477 [1/1] (1.76ns)   --->   "store float %tmp_26, float* %C_array_addr, align 4" [../C-Code-Original/include/k2c_helper_functions.c:452]   --->   Operation 477 'store' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_110 : Operation 478 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_23)" [../C-Code-Original/include/k2c_helper_functions.c:453]   --->   Operation 478 'specregionend' 'empty_40' <Predicate = (!exitcond)> <Delay = 0.00>
ST_110 : Operation 479 [1/1] (0.00ns)   --->   "br label %15" [../C-Code-Original/include/k2c_helper_functions.c:449]   --->   Operation 479 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 111 <SV = 85> <Delay = 1.64>
ST_111 : Operation 480 [1/1] (1.64ns)   --->   "%j_7 = add i64 %j9_mid2, 1" [../C-Code-Original/include/k2c_helper_functions.c:447]   --->   Operation 480 'add' 'j_7' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 481 [1/1] (0.00ns)   --->   "br label %.preheader" [../C-Code-Original/include/k2c_helper_functions.c:447]   --->   Operation 481 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Ar_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Ar_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ar_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ar_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count               (alloca           ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
Ar_numel_read_1     (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000]
Ar_ndim_read_1      (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000]
permA               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000]
permB               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000]
freeA               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
freeB               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000]
newshpA             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000]
newshpB             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000]
Asub                (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000]
Bsub                (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000]
StgValue_124        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_125        (br               ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                   (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond6           (icmp             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_21                (add              ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12              (icmp             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
freeA_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_4             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_136        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_137        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138        (br               ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_2             (alloca           ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141        (br               ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                 (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond7           (icmp             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_23                (add              ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (icmp             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_148        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_2_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
freeB_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_5             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_153        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_154        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_155        (br               ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ar_shape_addr       (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ar_shape_load       (load             ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_28              (trunc            ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
B_shape_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
B_shape_load        (load             ) [ 0000000000000000000000000000000000000000000000011111111111111111111111110000000000000000000000000000000000000000]
free_axesA          (udiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111110000000000]
free_axesB          (udiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111]
tmp_29              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111]
tmp_30              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111]
tmp_31              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_20                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
i_20_cast           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000]
StgValue_262        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000]
i_4                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
i_4_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
exitcond8           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
i_22                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000]
StgValue_267        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
freeA_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
tmp_13              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_271        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
freeA_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
permA_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_274        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_276        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000]
StgValue_277        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
i_5                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
i_5_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
StgValue_281        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_283        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
permA_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_285        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_24                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
StgValue_288        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000]
permB_addr21        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_290        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_291        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
i_7                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000]
j_1                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
StgValue_294        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000]
StgValue_296        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
freeB_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000]
i_25                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
j                   (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
i_7_cast7           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_304        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
freeB_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
permB_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_307        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_35            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_309        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
StgValue_310        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000]
i_8                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
i_8_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000]
exitcond2           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000]
i_26                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000]
StgValue_315        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
permA_addr_5        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
permA_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ar_shape_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000]
tmp_16              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_322        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ar_shape_load_1     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newshpA_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_325        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_36            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_327        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000]
StgValue_328        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000]
i_9                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
exitcond3           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
StgValue_331        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_27                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000]
StgValue_333        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_9_cast6           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000]
permB_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000]
permB_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
extLd               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_shape_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000]
tmp_17              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_342        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_shape_load_1      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newshpB_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_345        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_347        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000]
StgValue_348        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000]
i_10                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000]
exitcond5           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000]
i_28                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000]
StgValue_352        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111]
StgValue_355        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000]
StgValue_356        (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_357        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000]
j3                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
j3_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000]
exitcond10          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000]
j_5                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000]
StgValue_362        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
permA_addr_6        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000]
permA_load_2        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Asub_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000]
tmp_18              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_369        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Asub_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Bsub_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_372        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_38            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_374        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000]
Ar_array_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
bidx                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ar_array_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fwork_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_381        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_382        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000]
i_11                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000]
exitcond4           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000]
StgValue_385        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_29                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000011111110000000000]
StgValue_387        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_11_cast5          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
B_array_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000]
cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
StgValue_394        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111]
StgValue_395        (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_396        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000]
j4                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
exitcond9           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000]
StgValue_399        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_6                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000]
StgValue_401        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j4_cast4            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000]
permB_addr_5        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
ifzero              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000]
StgValue_406        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000011111110000000000]
permB_load_2        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
extLd1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Bsub_addr_2         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
tmp_21              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_412        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Bsub_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Asub_addr_2         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_415        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_39            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_417        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bidx_2              (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_array_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum9                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum9_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fwork_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_426        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_427        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_428        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000]
indvar_flatten      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
i_s                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
j9                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
exitcond_flatten    (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
indvar_flatten_next (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001111111111]
StgValue_434        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j9_mid2             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
i_30                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_mid2_v_v     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001111111111]
tmp_33              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_mid2         (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_mid2         (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110]
tmp_35              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110]
tmp_36              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_array_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110]
StgValue_448        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_449        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
StgValue_450        (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110]
k                   (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
exitcond            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
k_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
StgValue_455        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fwork_addr_5        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_24              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum2                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum2_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fwork_addr_6        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
fwork_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000]
fwork_load_2        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000]
tmp_25              (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110]
tmp_23              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_475        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26              (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
StgValue_477        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_479        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
j_7                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001111111111]
StgValue_481        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Ar_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ar_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ar_ndim_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ar_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Ar_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ar_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Ar_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ar_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_shape">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fwork">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str653"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str754"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str956"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1057"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1158"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_idx2sub"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1259"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_sub2idx"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1360"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1865"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="count_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="permA_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="permA/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="permB_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="permB/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="freeA_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="freeA/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="freeB_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="freeB/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="newshpA_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="newshpA/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="newshpB_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="newshpB/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Asub_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Asub/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Bsub_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bsub/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="count_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Ar_numel_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ar_numel_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Ar_ndim_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ar_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="freeA_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freeA_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_134/2 freeA_load/72 "/>
</bind>
</comp>

<comp id="164" class="1004" name="freeB_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freeB_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_151/3 freeB_load/77 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Ar_shape_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="64" slack="2"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ar_shape_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Ar_shape_load/3 Ar_shape_load_1/81 "/>
</bind>
</comp>

<comp id="189" class="1004" name="B_shape_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_shape_addr/45 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_shape_load/45 B_shape_load_1/85 "/>
</bind>
</comp>

<comp id="203" class="1004" name="freeA_addr_2_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freeA_addr_2/72 "/>
</bind>
</comp>

<comp id="210" class="1004" name="permA_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="1"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permA_addr/73 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_274/73 StgValue_285/75 permA_load/80 permA_load_2/90 "/>
</bind>
</comp>

<comp id="223" class="1004" name="permA_addr_4_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permA_addr_4/75 "/>
</bind>
</comp>

<comp id="230" class="1004" name="permB_addr21_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permB_addr21/76 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_290/76 StgValue_307/78 permB_load/84 permB_load_2/97 "/>
</bind>
</comp>

<comp id="244" class="1004" name="freeB_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freeB_addr_2/77 "/>
</bind>
</comp>

<comp id="251" class="1004" name="permB_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permB_addr/78 "/>
</bind>
</comp>

<comp id="259" class="1004" name="permA_addr_5_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permA_addr_5/80 "/>
</bind>
</comp>

<comp id="266" class="1004" name="Ar_shape_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="64" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ar_shape_addr_1/81 "/>
</bind>
</comp>

<comp id="275" class="1004" name="newshpA_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="2"/>
<pin id="279" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="newshpA_addr/82 "/>
</bind>
</comp>

<comp id="281" class="1004" name="StgValue_325_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_325/82 "/>
</bind>
</comp>

<comp id="288" class="1004" name="permB_addr_4_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permB_addr_4/84 "/>
</bind>
</comp>

<comp id="295" class="1004" name="B_shape_addr_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="2" slack="0"/>
<pin id="299" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_shape_addr_1/85 "/>
</bind>
</comp>

<comp id="303" class="1004" name="newshpB_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="2" slack="2"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="newshpB_addr/86 "/>
</bind>
</comp>

<comp id="309" class="1004" name="StgValue_345_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_345/86 "/>
</bind>
</comp>

<comp id="316" class="1004" name="permA_addr_6_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permA_addr_6/90 "/>
</bind>
</comp>

<comp id="323" class="1004" name="Asub_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="64" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Asub_addr/91 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Asub_load/91 StgValue_415/99 "/>
</bind>
</comp>

<comp id="336" class="1004" name="Bsub_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="2"/>
<pin id="340" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bsub_addr/92 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_372/92 Bsub_load/98 "/>
</bind>
</comp>

<comp id="349" class="1004" name="Ar_array_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="64" slack="3"/>
<pin id="353" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ar_array_addr/93 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Ar_array_load/93 "/>
</bind>
</comp>

<comp id="362" class="1004" name="fwork_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="64" slack="0"/>
<pin id="366" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fwork_addr/94 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="19" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="0" slack="0"/>
<pin id="448" dir="0" index="4" bw="19" slack="2147483647"/>
<pin id="449" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="32" slack="1"/>
<pin id="451" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_381/94 StgValue_426/101 fwork_load/103 fwork_load_2/103 "/>
</bind>
</comp>

<comp id="376" class="1004" name="B_array_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="19" slack="0"/>
<pin id="380" dir="1" index="3" bw="19" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_array_addr/95 "/>
</bind>
</comp>

<comp id="383" class="1004" name="permB_addr_5_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="2" slack="0"/>
<pin id="387" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permB_addr_5/97 "/>
</bind>
</comp>

<comp id="390" class="1004" name="Bsub_addr_2_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="2" slack="0"/>
<pin id="394" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bsub_addr_2/98 "/>
</bind>
</comp>

<comp id="397" class="1004" name="Asub_addr_2_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="2" slack="2"/>
<pin id="401" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Asub_addr_2/99 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="19" slack="5"/>
<pin id="407" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_array_load/100 "/>
</bind>
</comp>

<comp id="410" class="1004" name="fwork_addr_4_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="20" slack="0"/>
<pin id="414" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fwork_addr_4/101 "/>
</bind>
</comp>

<comp id="419" class="1004" name="C_array_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="13" slack="0"/>
<pin id="423" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_array_addr/102 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_448/102 StgValue_477/110 "/>
</bind>
</comp>

<comp id="433" class="1004" name="fwork_addr_5_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="20" slack="0"/>
<pin id="437" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fwork_addr_5/103 "/>
</bind>
</comp>

<comp id="441" class="1004" name="fwork_addr_6_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="20" slack="0"/>
<pin id="445" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fwork_addr_6/103 "/>
</bind>
</comp>

<comp id="453" class="1005" name="i_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="i_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="64" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="i_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="1"/>
<pin id="467" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="i_1_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="2" slack="0"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="i_4_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="1"/>
<pin id="479" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_4_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/72 "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_5_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="490" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="i_5_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="3" slack="3"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/75 "/>
</bind>
</comp>

<comp id="497" class="1005" name="i_7_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="1"/>
<pin id="499" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="i_7_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="1" slack="1"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/77 "/>
</bind>
</comp>

<comp id="509" class="1005" name="j_1_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="j_1_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="1" slack="1"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/77 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_8_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_8 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="i_8_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="1" slack="1"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_8/80 "/>
</bind>
</comp>

<comp id="531" class="1005" name="i_9_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_9 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="i_9_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="1" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_9/84 "/>
</bind>
</comp>

<comp id="542" class="1005" name="i_10_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_10 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_10_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_10/88 "/>
</bind>
</comp>

<comp id="555" class="1005" name="j3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="1"/>
<pin id="557" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j3 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="j3_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="3" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3/90 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i_11_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="19" slack="1"/>
<pin id="568" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i_11 (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_11_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="19" slack="0"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_11/95 "/>
</bind>
</comp>

<comp id="577" class="1005" name="j4_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="1"/>
<pin id="579" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="j4_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="2" slack="0"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/97 "/>
</bind>
</comp>

<comp id="588" class="1005" name="indvar_flatten_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="128" slack="1"/>
<pin id="590" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="indvar_flatten_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="128" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/102 "/>
</bind>
</comp>

<comp id="599" class="1005" name="i_s_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_s (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="i_s_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="64" slack="0"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_s/102 "/>
</bind>
</comp>

<comp id="610" class="1005" name="j9_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j9 (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="j9_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="64" slack="1"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j9/102 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_22_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_22_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="32" slack="1"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_22/103 "/>
</bind>
</comp>

<comp id="633" class="1005" name="k_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="k_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="64" slack="0"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/103 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_k2c_idx2sub_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="0" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="648" dir="0" index="3" bw="64" slack="0"/>
<pin id="649" dir="0" index="4" bw="64" slack="0"/>
<pin id="650" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_353/88 StgValue_389/95 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_k2c_sub2idx_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="659" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="660" dir="0" index="3" bw="64" slack="0"/>
<pin id="661" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="bidx/93 bidx_2/100 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="4"/>
<pin id="667" dir="0" index="1" bw="32" slack="1"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_26/107 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="0" index="1" bw="32" slack="1"/>
<pin id="674" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_25/105 "/>
</bind>
</comp>

<comp id="675" class="1004" name="StgValue_124_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="exitcond6_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="1"/>
<pin id="683" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="i_21_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_12_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="0"/>
<pin id="693" dir="0" index="1" bw="64" slack="1"/>
<pin id="694" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="count_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="1"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="count_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_4/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="StgValue_136_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="1"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="StgValue_140_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="64" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="exitcond7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="2" slack="0"/>
<pin id="718" dir="0" index="1" bw="2" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="i_23_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="0"/>
<pin id="730" dir="0" index="1" bw="2" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="count_2_load_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="1"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2_load/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="count_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_5/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="StgValue_153_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="0" index="1" bw="64" slack="1"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_153/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_28_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="0"/>
<pin id="751" dir="1" index="1" bw="20" slack="80"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="3"/>
<pin id="755" dir="0" index="1" bw="64" slack="0"/>
<pin id="756" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="free_axesA/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="22" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="0"/>
<pin id="761" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="free_axesB/46 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_29_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="0"/>
<pin id="766" dir="1" index="1" bw="20" slack="14"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/71 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_30_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="0"/>
<pin id="770" dir="1" index="1" bw="13" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/71 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_31_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="70"/>
<pin id="774" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/71 "/>
</bind>
</comp>

<comp id="775" class="1004" name="i_20_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="64" slack="70"/>
<pin id="778" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/71 "/>
</bind>
</comp>

<comp id="780" class="1004" name="i_20_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="3" slack="0"/>
<pin id="783" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20_cast/71 "/>
</bind>
</comp>

<comp id="786" class="1004" name="i_4_cast_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="3" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast/72 "/>
</bind>
</comp>

<comp id="791" class="1004" name="exitcond8_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="0"/>
<pin id="793" dir="0" index="1" bw="64" slack="1"/>
<pin id="794" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/72 "/>
</bind>
</comp>

<comp id="796" class="1004" name="i_22_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/72 "/>
</bind>
</comp>

<comp id="802" class="1004" name="i_5_cast_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/75 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_s_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="0"/>
<pin id="809" dir="0" index="1" bw="64" slack="73"/>
<pin id="810" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/75 "/>
</bind>
</comp>

<comp id="812" class="1004" name="i_24_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/75 "/>
</bind>
</comp>

<comp id="818" class="1004" name="exitcond1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="0"/>
<pin id="820" dir="0" index="1" bw="2" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/77 "/>
</bind>
</comp>

<comp id="824" class="1004" name="j_1_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/77 "/>
</bind>
</comp>

<comp id="829" class="1004" name="i_25_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/77 "/>
</bind>
</comp>

<comp id="835" class="1004" name="j_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="j/77 "/>
</bind>
</comp>

<comp id="841" class="1004" name="i_7_cast7_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast7/78 "/>
</bind>
</comp>

<comp id="846" class="1004" name="i_8_cast_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast/80 "/>
</bind>
</comp>

<comp id="851" class="1004" name="exitcond2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="0"/>
<pin id="853" dir="0" index="1" bw="64" slack="77"/>
<pin id="854" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/80 "/>
</bind>
</comp>

<comp id="856" class="1004" name="i_26_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_26/80 "/>
</bind>
</comp>

<comp id="862" class="1004" name="exitcond3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="0" index="1" bw="2" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/84 "/>
</bind>
</comp>

<comp id="868" class="1004" name="i_27_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="2" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/84 "/>
</bind>
</comp>

<comp id="874" class="1004" name="i_9_cast6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_9_cast6/84 "/>
</bind>
</comp>

<comp id="879" class="1004" name="extLd_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/85 "/>
</bind>
</comp>

<comp id="884" class="1004" name="exitcond5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="0"/>
<pin id="886" dir="0" index="1" bw="64" slack="81"/>
<pin id="887" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/88 "/>
</bind>
</comp>

<comp id="889" class="1004" name="i_28_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/88 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_32_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="81"/>
<pin id="897" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/88 "/>
</bind>
</comp>

<comp id="898" class="1004" name="j3_cast_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="0"/>
<pin id="900" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j3_cast/90 "/>
</bind>
</comp>

<comp id="903" class="1004" name="exitcond10_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="64" slack="0"/>
<pin id="905" dir="0" index="1" bw="64" slack="83"/>
<pin id="906" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/90 "/>
</bind>
</comp>

<comp id="908" class="1004" name="j_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/90 "/>
</bind>
</comp>

<comp id="914" class="1004" name="exitcond4_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="19" slack="0"/>
<pin id="916" dir="0" index="1" bw="19" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/95 "/>
</bind>
</comp>

<comp id="920" class="1004" name="i_29_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="19" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/95 "/>
</bind>
</comp>

<comp id="926" class="1004" name="i_11_cast5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="19" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_11_cast5/95 "/>
</bind>
</comp>

<comp id="932" class="1004" name="cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="12"/>
<pin id="934" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/95 "/>
</bind>
</comp>

<comp id="935" class="1004" name="cast1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="12"/>
<pin id="937" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/95 "/>
</bind>
</comp>

<comp id="938" class="1004" name="bound_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="64" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/95 "/>
</bind>
</comp>

<comp id="944" class="1004" name="exitcond9_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="2" slack="0"/>
<pin id="946" dir="0" index="1" bw="2" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/97 "/>
</bind>
</comp>

<comp id="950" class="1004" name="j_6_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="2" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/97 "/>
</bind>
</comp>

<comp id="956" class="1004" name="j4_cast4_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast4/97 "/>
</bind>
</comp>

<comp id="961" class="1004" name="ifzero_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="2" slack="0"/>
<pin id="963" dir="0" index="1" bw="2" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/97 "/>
</bind>
</comp>

<comp id="967" class="1004" name="extLd1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="2" slack="0"/>
<pin id="969" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/98 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_37_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="0"/>
<pin id="974" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/101 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sum9_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="20" slack="0"/>
<pin id="978" dir="0" index="1" bw="20" slack="7"/>
<pin id="979" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/101 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sum9_cast_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="20" slack="0"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/101 "/>
</bind>
</comp>

<comp id="986" class="1004" name="exitcond_flatten_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="128" slack="0"/>
<pin id="988" dir="0" index="1" bw="128" slack="1"/>
<pin id="989" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/102 "/>
</bind>
</comp>

<comp id="991" class="1004" name="indvar_flatten_next_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="128" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/102 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_19_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="0"/>
<pin id="999" dir="0" index="1" bw="64" slack="13"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/102 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="j9_mid2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="64" slack="0"/>
<pin id="1005" dir="0" index="2" bw="64" slack="0"/>
<pin id="1006" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j9_mid2/102 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="i_30_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="64" slack="0"/>
<pin id="1013" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/102 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_21_mid2_v_v_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="64" slack="0"/>
<pin id="1019" dir="0" index="2" bw="64" slack="0"/>
<pin id="1020" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21_mid2_v_v/102 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_33_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="64" slack="0"/>
<pin id="1026" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/102 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_34_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="0"/>
<pin id="1030" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/102 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_22_mid2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="20" slack="80"/>
<pin id="1034" dir="0" index="1" bw="20" slack="0"/>
<pin id="1035" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_22_mid2/102 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_35_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="64" slack="0"/>
<pin id="1039" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/102 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_36_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="64" slack="0"/>
<pin id="1043" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/102 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_25_cast_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="13" slack="0"/>
<pin id="1047" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/102 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="exitcond_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="64" slack="0"/>
<pin id="1051" dir="0" index="1" bw="64" slack="81"/>
<pin id="1052" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/103 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="k_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="64" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/103 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_38_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="64" slack="0"/>
<pin id="1062" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/103 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sum_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="20" slack="0"/>
<pin id="1066" dir="0" index="1" bw="20" slack="1"/>
<pin id="1067" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/103 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="sum_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="20" slack="0"/>
<pin id="1071" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/103 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_24_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="20" slack="0"/>
<pin id="1076" dir="0" index="1" bw="20" slack="14"/>
<pin id="1077" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/103 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="20" slack="0"/>
<pin id="1081" dir="0" index="1" bw="20" slack="3"/>
<pin id="1082" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/103 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sum2_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="20" slack="0"/>
<pin id="1086" dir="0" index="1" bw="20" slack="1"/>
<pin id="1087" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/103 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sum2_cast_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="20" slack="0"/>
<pin id="1091" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/103 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="j_7_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="64" slack="2"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/111 "/>
</bind>
</comp>

<comp id="1099" class="1007" name="grp_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="13" slack="0"/>
<pin id="1101" dir="0" index="1" bw="13" slack="13"/>
<pin id="1102" dir="0" index="2" bw="13" slack="0"/>
<pin id="1103" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_21_mid2/102 tmp_20/102 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="count_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="0"/>
<pin id="1109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="1114" class="1005" name="p_read_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="64" slack="1"/>
<pin id="1116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="1121" class="1005" name="Ar_numel_read_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="64" slack="3"/>
<pin id="1123" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="Ar_numel_read_1 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="Ar_ndim_read_1_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="64" slack="1"/>
<pin id="1130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Ar_ndim_read_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="i_21_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="64" slack="0"/>
<pin id="1145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="count_2_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="64" slack="0"/>
<pin id="1153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="count_2 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="i_23_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="2" slack="0"/>
<pin id="1163" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="Ar_shape_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="3" slack="1"/>
<pin id="1171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Ar_shape_addr "/>
</bind>
</comp>

<comp id="1174" class="1005" name="Ar_shape_load_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="64" slack="1"/>
<pin id="1176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Ar_shape_load "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_28_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="20" slack="80"/>
<pin id="1182" dir="1" index="1" bw="20" slack="80"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="B_shape_addr_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="3" slack="1"/>
<pin id="1187" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_shape_addr "/>
</bind>
</comp>

<comp id="1190" class="1005" name="B_shape_load_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="1"/>
<pin id="1192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_shape_load "/>
</bind>
</comp>

<comp id="1195" class="1005" name="free_axesA_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="64" slack="12"/>
<pin id="1197" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="free_axesA "/>
</bind>
</comp>

<comp id="1200" class="1005" name="free_axesB_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="64" slack="12"/>
<pin id="1202" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="free_axesB "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_29_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="20" slack="14"/>
<pin id="1208" dir="1" index="1" bw="20" slack="14"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_30_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="13" slack="13"/>
<pin id="1213" dir="1" index="1" bw="13" slack="13"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="i_20_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="64" slack="1"/>
<pin id="1218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="i_20_cast_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="3" slack="3"/>
<pin id="1223" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="i_20_cast "/>
</bind>
</comp>

<comp id="1226" class="1005" name="i_4_cast_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="1"/>
<pin id="1228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_4_cast "/>
</bind>
</comp>

<comp id="1231" class="1005" name="exitcond8_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="i_22_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="3" slack="0"/>
<pin id="1237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="freeA_addr_2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="3" slack="1"/>
<pin id="1242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="freeA_addr_2 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="i_24_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="3" slack="0"/>
<pin id="1250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="exitcond1_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="1"/>
<pin id="1255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="freeB_addr_2_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="3" slack="1"/>
<pin id="1259" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="freeB_addr_2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="i_25_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="2" slack="0"/>
<pin id="1264" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="j_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1272" class="1005" name="i_8_cast_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="64" slack="2"/>
<pin id="1274" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_8_cast "/>
</bind>
</comp>

<comp id="1277" class="1005" name="exitcond2_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="i_26_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="3" slack="0"/>
<pin id="1283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="permA_addr_5_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="3" slack="1"/>
<pin id="1288" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="permA_addr_5 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="Ar_shape_addr_1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="1"/>
<pin id="1293" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Ar_shape_addr_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="exitcond3_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="i_27_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="2" slack="0"/>
<pin id="1302" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="i_9_cast6_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="64" slack="2"/>
<pin id="1307" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_9_cast6 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="permB_addr_4_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="3" slack="1"/>
<pin id="1312" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="permB_addr_4 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="B_shape_addr_1_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="3" slack="1"/>
<pin id="1317" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_shape_addr_1 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="i_28_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="0"/>
<pin id="1325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_32_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="20" slack="3"/>
<pin id="1330" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="j3_cast_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="64" slack="2"/>
<pin id="1336" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="j3_cast "/>
</bind>
</comp>

<comp id="1339" class="1005" name="exitcond10_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond10 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="j_5_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="3" slack="0"/>
<pin id="1345" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="permA_addr_6_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="3" slack="1"/>
<pin id="1350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="permA_addr_6 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="Asub_addr_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="3" slack="1"/>
<pin id="1355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Asub_addr "/>
</bind>
</comp>

<comp id="1358" class="1005" name="Ar_array_addr_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="12" slack="1"/>
<pin id="1360" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Ar_array_addr "/>
</bind>
</comp>

<comp id="1366" class="1005" name="i_29_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="19" slack="0"/>
<pin id="1368" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="i_11_cast5_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="64" slack="1"/>
<pin id="1373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_11_cast5 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="B_array_addr_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="19" slack="5"/>
<pin id="1378" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="B_array_addr "/>
</bind>
</comp>

<comp id="1381" class="1005" name="bound_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="128" slack="1"/>
<pin id="1383" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1389" class="1005" name="j_6_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="2" slack="0"/>
<pin id="1391" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="j4_cast4_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="64" slack="2"/>
<pin id="1396" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="j4_cast4 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="permB_addr_5_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="3" slack="1"/>
<pin id="1401" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="permB_addr_5 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="ifzero_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="2"/>
<pin id="1406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="1408" class="1005" name="Bsub_addr_2_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="3" slack="1"/>
<pin id="1410" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Bsub_addr_2 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="exitcond_flatten_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="1"/>
<pin id="1415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1417" class="1005" name="indvar_flatten_next_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="128" slack="0"/>
<pin id="1419" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1422" class="1005" name="j9_mid2_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="64" slack="2"/>
<pin id="1424" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="j9_mid2 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="tmp_21_mid2_v_v_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="64" slack="0"/>
<pin id="1429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="tmp_21_mid2_v_v "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_22_mid2_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="20" slack="1"/>
<pin id="1434" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_mid2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_35_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="20" slack="1"/>
<pin id="1439" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="C_array_addr_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="12" slack="8"/>
<pin id="1444" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="C_array_addr "/>
</bind>
</comp>

<comp id="1447" class="1005" name="exitcond_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="1"/>
<pin id="1449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1451" class="1005" name="k_2_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="64" slack="0"/>
<pin id="1453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="fwork_addr_5_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="19" slack="1"/>
<pin id="1458" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="fwork_addr_5 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="fwork_addr_6_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="19" slack="1"/>
<pin id="1463" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="fwork_addr_6 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="fwork_load_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fwork_load "/>
</bind>
</comp>

<comp id="1471" class="1005" name="fwork_load_2_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="1"/>
<pin id="1473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fwork_load_2 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="tmp_25_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="tmp_26_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="1"/>
<pin id="1483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="j_7_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="64" slack="1"/>
<pin id="1488" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="158" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="170" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="216" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="183" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="197" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="216" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="330" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="2" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="356" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="10" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="402"><net_src comp="24" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="342" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="404"><net_src comp="397" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="405" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="418"><net_src comp="410" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="424"><net_src comp="0" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="24" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="90" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="24" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="446"><net_src comp="16" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="24" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="456"><net_src comp="24" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="457" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="480"><net_src comp="42" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="508"><net_src comp="501" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="523"><net_src comp="42" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="553"><net_src comp="542" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="558"><net_src comp="42" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="26" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="86" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="24" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="24" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="90" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="625" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="636"><net_src comp="24" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="547" pin="4"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="8" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="654"><net_src comp="12" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="655"><net_src comp="32" pin="0"/><net_sink comp="644" pin=4"/></net>

<net id="662"><net_src comp="656" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="663"><net_src comp="76" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="32" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="665" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="670"><net_src comp="621" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="679"><net_src comp="24" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="457" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="457" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="22" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="457" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="22" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="24" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="469" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="28" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="469" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="34" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="469" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="26" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="22" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="183" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="183" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="36" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="197" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="779"><net_src comp="38" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="40" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="772" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="481" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="795"><net_src comp="786" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="481" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="44" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="491" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="491" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="44" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="501" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="28" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="513" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="833"><net_src comp="501" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="34" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="513" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="64" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="497" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="849"><net_src comp="524" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="855"><net_src comp="846" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="524" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="44" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="535" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="28" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="535" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="34" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="535" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="882"><net_src comp="237" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="888"><net_src comp="547" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="547" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="22" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="901"><net_src comp="559" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="907"><net_src comp="898" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="559" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="44" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="570" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="80" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="570" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="82" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="570" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="932" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="581" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="28" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="581" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="34" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="581" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="965"><net_src comp="950" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="28" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="237" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="975"><net_src comp="656" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="972" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="984"><net_src comp="976" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="990"><net_src comp="592" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="995"><net_src comp="592" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="88" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="614" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1007"><net_src comp="997" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="614" pin="4"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="24" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1014"><net_src comp="22" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="603" pin="4"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="997" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="603" pin="4"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="1016" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="1016" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="1028" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1040"><net_src comp="1002" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="1002" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="1045" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1053"><net_src comp="637" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1058"><net_src comp="637" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="22" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="637" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="1064" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1078"><net_src comp="1060" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1088"><net_src comp="1079" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1084" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1098"><net_src comp="22" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="1024" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="1041" pin="1"/><net_sink comp="1099" pin=2"/></net>

<net id="1106"><net_src comp="1099" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1110"><net_src comp="94" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1117"><net_src comp="134" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1124"><net_src comp="140" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1131"><net_src comp="146" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1135"><net_src comp="1128" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="1"/><net_sink comp="644" pin=4"/></net>

<net id="1138"><net_src comp="1128" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1139"><net_src comp="1128" pin="1"/><net_sink comp="656" pin=3"/></net>

<net id="1146"><net_src comp="685" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1154"><net_src comp="130" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1157"><net_src comp="1151" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1164"><net_src comp="722" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1172"><net_src comp="176" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1177"><net_src comp="183" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1183"><net_src comp="749" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1188"><net_src comp="189" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1193"><net_src comp="197" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1198"><net_src comp="753" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1203"><net_src comp="758" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1209"><net_src comp="764" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1214"><net_src comp="768" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1219"><net_src comp="775" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1224"><net_src comp="780" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1229"><net_src comp="786" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1234"><net_src comp="791" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="796" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1243"><net_src comp="203" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1251"><net_src comp="812" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1256"><net_src comp="818" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="244" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1265"><net_src comp="829" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1270"><net_src comp="835" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1275"><net_src comp="846" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1280"><net_src comp="851" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1284"><net_src comp="856" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1289"><net_src comp="259" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1294"><net_src comp="266" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1299"><net_src comp="862" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="868" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1308"><net_src comp="874" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1313"><net_src comp="288" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1318"><net_src comp="295" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1326"><net_src comp="889" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1331"><net_src comp="895" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1337"><net_src comp="898" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1342"><net_src comp="903" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="908" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1351"><net_src comp="316" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1356"><net_src comp="323" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1361"><net_src comp="349" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1369"><net_src comp="920" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1374"><net_src comp="926" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1379"><net_src comp="376" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1384"><net_src comp="938" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1392"><net_src comp="950" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1397"><net_src comp="956" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1402"><net_src comp="383" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1407"><net_src comp="961" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="390" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1416"><net_src comp="986" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1420"><net_src comp="991" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1425"><net_src comp="1002" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1430"><net_src comp="1016" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="1435"><net_src comp="1032" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1440"><net_src comp="1037" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1445"><net_src comp="419" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1450"><net_src comp="1049" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1454"><net_src comp="1054" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="1459"><net_src comp="433" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1464"><net_src comp="441" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1469"><net_src comp="369" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1474"><net_src comp="369" pin="7"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1479"><net_src comp="671" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1484"><net_src comp="665" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1489"><net_src comp="1094" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="614" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_array | {102 110 }
	Port: Ar_array | {}
	Port: Ar_shape | {}
	Port: B_array | {}
	Port: B_shape | {}
	Port: fwork | {94 101 }
 - Input state : 
	Port: k2c_dot.1 : C_array | {}
	Port: k2c_dot.1 : Ar_array | {93 94 }
	Port: k2c_dot.1 : Ar_ndim_read | {1 }
	Port: k2c_dot.1 : Ar_numel_read | {1 }
	Port: k2c_dot.1 : Ar_shape | {3 4 81 82 88 89 }
	Port: k2c_dot.1 : B_array | {100 101 }
	Port: k2c_dot.1 : B_shape | {45 46 85 86 95 96 }
	Port: k2c_dot.1 : p_read4 | {1 }
	Port: k2c_dot.1 : fwork | {103 104 }
  - Chain level:
	State 1
		StgValue_124 : 1
	State 2
		exitcond6 : 1
		i_21 : 1
		StgValue_129 : 2
		tmp_12 : 1
		StgValue_131 : 2
		freeA_addr : 1
		StgValue_134 : 2
		count_4 : 1
		StgValue_136 : 2
		StgValue_140 : 1
	State 3
		exitcond7 : 1
		i_23 : 1
		StgValue_146 : 2
		tmp : 1
		StgValue_148 : 2
		freeB_addr : 1
		StgValue_151 : 2
		count_5 : 1
		StgValue_153 : 2
		Ar_shape_load : 1
	State 4
		tmp_28 : 1
		free_axesA : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		B_shape_load : 1
	State 46
		free_axesB : 1
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
		tmp_29 : 1
		tmp_30 : 1
		i_20_cast : 1
	State 72
		i_4_cast : 1
		exitcond8 : 2
		i_22 : 1
		StgValue_267 : 3
		freeA_addr_2 : 2
		freeA_load : 3
	State 73
		StgValue_274 : 1
		empty : 1
	State 74
	State 75
		i_5_cast : 1
		tmp_s : 2
		StgValue_281 : 3
		permA_addr_4 : 2
		StgValue_285 : 3
		empty_34 : 1
		i_24 : 1
	State 76
		StgValue_290 : 1
	State 77
		exitcond1 : 1
		StgValue_296 : 2
		j_1_cast : 1
		freeB_addr_2 : 2
		freeB_load : 3
		i_25 : 1
		j : 1
	State 78
		permB_addr : 1
		StgValue_307 : 2
		empty_35 : 1
	State 79
	State 80
		i_8_cast : 1
		exitcond2 : 2
		i_26 : 1
		StgValue_315 : 3
		permA_addr_5 : 2
		permA_load : 3
	State 81
		Ar_shape_addr_1 : 1
		Ar_shape_load_1 : 2
	State 82
		StgValue_325 : 1
		empty_36 : 1
	State 83
	State 84
		exitcond3 : 1
		i_27 : 1
		StgValue_333 : 2
		i_9_cast6 : 1
		permB_addr_4 : 2
		permB_load : 3
	State 85
		extLd : 1
		B_shape_addr_1 : 2
		B_shape_load_1 : 3
	State 86
		StgValue_345 : 1
		empty_37 : 1
	State 87
	State 88
		exitcond5 : 1
		i_28 : 1
		StgValue_352 : 2
		StgValue_353 : 1
	State 89
	State 90
		j3_cast : 1
		exitcond10 : 2
		j_5 : 1
		StgValue_362 : 3
		permA_addr_6 : 2
		permA_load_2 : 3
	State 91
		Asub_addr : 1
		Asub_load : 2
	State 92
		StgValue_372 : 1
		empty_38 : 1
	State 93
		Ar_array_load : 1
	State 94
		fwork_addr : 1
		StgValue_381 : 2
	State 95
		exitcond4 : 1
		i_29 : 1
		StgValue_387 : 2
		i_11_cast5 : 1
		StgValue_389 : 2
		B_array_addr : 2
		bound : 1
	State 96
	State 97
		exitcond9 : 1
		j_6 : 1
		StgValue_401 : 2
		j4_cast4 : 1
		permB_addr_5 : 2
		permB_load_2 : 3
		ifzero : 2
	State 98
		extLd1 : 1
		Bsub_addr_2 : 2
		Bsub_load : 3
	State 99
		StgValue_415 : 1
		empty_39 : 1
	State 100
	State 101
		tmp_37 : 1
		sum9 : 2
		sum9_cast : 3
		fwork_addr_4 : 4
		StgValue_426 : 5
	State 102
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_434 : 2
		tmp_19 : 1
		j9_mid2 : 2
		i_30 : 1
		tmp_21_mid2_v_v : 2
		tmp_33 : 3
		tmp_21_mid2 : 4
		tmp_34 : 3
		tmp_22_mid2 : 4
		tmp_35 : 3
		tmp_36 : 3
		tmp_20 : 5
		tmp_25_cast : 6
		C_array_addr : 7
		StgValue_448 : 8
	State 103
		exitcond : 1
		k_2 : 1
		StgValue_455 : 2
		tmp_38 : 1
		sum : 2
		sum_cast : 3
		fwork_addr_5 : 4
		fwork_load : 5
		tmp_24 : 2
		tmp1 : 3
		sum2 : 4
		sum2_cast : 5
		fwork_addr_6 : 6
		fwork_load_2 : 7
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
		StgValue_477 : 1
		empty_40 : 1
	State 111


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_k2c_idx2sub_fu_644   |    0    |  2.856  |  17721  |  13280  |
|          |    grp_k2c_sub2idx_fu_656   |    10   |  2.856  |   592   |   263   |
|----------|-----------------------------|---------|---------|---------|---------|
|   udiv   |          grp_fu_753         |    0    |    0    |   779   |   469   |
|          |          grp_fu_758         |    0    |    0    |   779   |   469   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         i_21_fu_685         |    0    |    0    |    0    |    71   |
|          |        count_4_fu_700       |    0    |    0    |    0    |    71   |
|          |         i_23_fu_722         |    0    |    0    |    0    |    9    |
|          |        count_5_fu_738       |    0    |    0    |    0    |    71   |
|          |         i_20_fu_775         |    0    |    0    |    0    |    71   |
|          |       i_20_cast_fu_780      |    0    |    0    |    0    |    11   |
|          |         i_22_fu_796         |    0    |    0    |    0    |    11   |
|          |         i_24_fu_812         |    0    |    0    |    0    |    11   |
|          |         i_25_fu_829         |    0    |    0    |    0    |    9    |
|          |         i_26_fu_856         |    0    |    0    |    0    |    11   |
|          |         i_27_fu_868         |    0    |    0    |    0    |    9    |
|    add   |         i_28_fu_889         |    0    |    0    |    0    |    71   |
|          |          j_5_fu_908         |    0    |    0    |    0    |    11   |
|          |         i_29_fu_920         |    0    |    0    |    0    |    26   |
|          |          j_6_fu_950         |    0    |    0    |    0    |    9    |
|          |         sum9_fu_976         |    0    |    0    |    0    |    27   |
|          |  indvar_flatten_next_fu_991 |    0    |    0    |    0    |   135   |
|          |         i_30_fu_1010        |    0    |    0    |    0    |    71   |
|          |         k_2_fu_1054         |    0    |    0    |    0    |    71   |
|          |         sum_fu_1064         |    0    |    0    |    0    |    27   |
|          |         tmp1_fu_1079        |    0    |    0    |    0    |    20   |
|          |         sum2_fu_1084        |    0    |    0    |    0    |    20   |
|          |         j_7_fu_1094         |    0    |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|---------|
|   fadd   |          grp_fu_665         |    2    |    0    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond6_fu_680      |    0    |    0    |    0    |    29   |
|          |        tmp_12_fu_691        |    0    |    0    |    0    |    29   |
|          |       exitcond7_fu_716      |    0    |    0    |    0    |    8    |
|          |          tmp_fu_728         |    0    |    0    |    0    |    8    |
|          |       exitcond8_fu_791      |    0    |    0    |    0    |    29   |
|          |         tmp_s_fu_807        |    0    |    0    |    0    |    29   |
|          |       exitcond1_fu_818      |    0    |    0    |    0    |    8    |
|          |       exitcond2_fu_851      |    0    |    0    |    0    |    29   |
|   icmp   |       exitcond3_fu_862      |    0    |    0    |    0    |    8    |
|          |       exitcond5_fu_884      |    0    |    0    |    0    |    29   |
|          |      exitcond10_fu_903      |    0    |    0    |    0    |    29   |
|          |       exitcond4_fu_914      |    0    |    0    |    0    |    20   |
|          |       exitcond9_fu_944      |    0    |    0    |    0    |    8    |
|          |        ifzero_fu_961        |    0    |    0    |    0    |    8    |
|          |   exitcond_flatten_fu_986   |    0    |    0    |    0    |    50   |
|          |        tmp_19_fu_997        |    0    |    0    |    0    |    29   |
|          |       exitcond_fu_1049      |    0    |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|---------|
|   fmul   |          grp_fu_671         |    3    |    0    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|---------|
|  select  |       j9_mid2_fu_1002       |    0    |    0    |    0    |    64   |
|          |   tmp_21_mid2_v_v_fu_1016   |    0    |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         bound_fu_938        |    10   |    0    |    0    |    45   |
|    mul   |     tmp_22_mid2_fu_1032     |    1    |    0    |    0    |    10   |
|          |        tmp_24_fu_1074       |    1    |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|---------|
|    xor   |           j_fu_835          |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|  muladd  |         grp_fu_1099         |    1    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      p_read_read_fu_134     |    0    |    0    |    0    |    0    |
|   read   | Ar_numel_read_1_read_fu_140 |    0    |    0    |    0    |    0    |
|          |  Ar_ndim_read_1_read_fu_146 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_28_fu_749        |    0    |    0    |    0    |    0    |
|          |        tmp_29_fu_764        |    0    |    0    |    0    |    0    |
|          |        tmp_30_fu_768        |    0    |    0    |    0    |    0    |
|          |        tmp_31_fu_772        |    0    |    0    |    0    |    0    |
|          |        tmp_32_fu_895        |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_37_fu_972        |    0    |    0    |    0    |    0    |
|          |        tmp_33_fu_1024       |    0    |    0    |    0    |    0    |
|          |        tmp_34_fu_1028       |    0    |    0    |    0    |    0    |
|          |        tmp_35_fu_1037       |    0    |    0    |    0    |    0    |
|          |        tmp_36_fu_1041       |    0    |    0    |    0    |    0    |
|          |        tmp_38_fu_1060       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_4_cast_fu_786       |    0    |    0    |    0    |    0    |
|          |       i_5_cast_fu_802       |    0    |    0    |    0    |    0    |
|          |       j_1_cast_fu_824       |    0    |    0    |    0    |    0    |
|          |       i_7_cast7_fu_841      |    0    |    0    |    0    |    0    |
|          |       i_8_cast_fu_846       |    0    |    0    |    0    |    0    |
|          |       i_9_cast6_fu_874      |    0    |    0    |    0    |    0    |
|          |         extLd_fu_879        |    0    |    0    |    0    |    0    |
|          |        j3_cast_fu_898       |    0    |    0    |    0    |    0    |
|   zext   |      i_11_cast5_fu_926      |    0    |    0    |    0    |    0    |
|          |         cast_fu_932         |    0    |    0    |    0    |    0    |
|          |         cast1_fu_935        |    0    |    0    |    0    |    0    |
|          |       j4_cast4_fu_956       |    0    |    0    |    0    |    0    |
|          |        extLd1_fu_967        |    0    |    0    |    0    |    0    |
|          |       sum9_cast_fu_981      |    0    |    0    |    0    |    0    |
|          |     tmp_25_cast_fu_1045     |    0    |    0    |    0    |    0    |
|          |       sum_cast_fu_1069      |    0    |    0    |    0    |    0    |
|          |      sum2_cast_fu_1089      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    28   |  5.712  |  20226  |  16318  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|  Asub |    0   |   128  |    5   |
|  Bsub |    0   |   128  |    5   |
| freeA |    0   |   128  |    5   |
| freeB |    0   |    4   |    1   |
|newshpA|    0   |   128  |    5   |
|newshpB|    0   |   128  |    5   |
| permA |    0   |   128  |    5   |
| permB |    0   |    4   |    1   |
+-------+--------+--------+--------+
| Total |    0   |   776  |   32   |
+-------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   Ar_array_addr_reg_1358   |   12   |
|   Ar_ndim_read_1_reg_1128  |   64   |
|  Ar_numel_read_1_reg_1121  |   64   |
|  Ar_shape_addr_1_reg_1291  |    3   |
|   Ar_shape_addr_reg_1169   |    3   |
|   Ar_shape_load_reg_1174   |   64   |
|     Asub_addr_reg_1353     |    3   |
|    B_array_addr_reg_1376   |   19   |
|   B_shape_addr_1_reg_1315  |    3   |
|    B_shape_addr_reg_1185   |    3   |
|    B_shape_load_reg_1190   |   64   |
|    Bsub_addr_2_reg_1408    |    3   |
|    C_array_addr_reg_1442   |   12   |
|       bound_reg_1381       |   128  |
|      count_2_reg_1151      |   64   |
|       count_reg_1107       |   64   |
|     exitcond10_reg_1339    |    1   |
|     exitcond1_reg_1253     |    1   |
|     exitcond2_reg_1277     |    1   |
|     exitcond3_reg_1296     |    1   |
|     exitcond8_reg_1231     |    1   |
|  exitcond_flatten_reg_1413 |    1   |
|      exitcond_reg_1447     |    1   |
|    freeA_addr_2_reg_1240   |    3   |
|    freeB_addr_2_reg_1257   |    3   |
|     free_axesA_reg_1195    |   64   |
|     free_axesB_reg_1200    |   64   |
|    fwork_addr_5_reg_1456   |   19   |
|    fwork_addr_6_reg_1461   |   19   |
|    fwork_load_2_reg_1471   |   32   |
|     fwork_load_reg_1466    |   32   |
|        i_10_reg_542        |   64   |
|     i_11_cast5_reg_1371    |   64   |
|        i_11_reg_566        |   19   |
|         i_1_reg_465        |    2   |
|     i_20_cast_reg_1221     |    3   |
|        i_20_reg_1216       |   64   |
|        i_21_reg_1143       |   64   |
|        i_22_reg_1235       |    3   |
|        i_23_reg_1161       |    2   |
|        i_24_reg_1248       |    3   |
|        i_25_reg_1262       |    2   |
|        i_26_reg_1281       |    3   |
|        i_27_reg_1300       |    2   |
|        i_28_reg_1323       |   64   |
|        i_29_reg_1366       |   19   |
|      i_4_cast_reg_1226     |   64   |
|         i_4_reg_477        |    3   |
|         i_5_reg_488        |    3   |
|         i_7_reg_497        |    2   |
|      i_8_cast_reg_1272     |   64   |
|         i_8_reg_520        |    3   |
|     i_9_cast6_reg_1305     |   64   |
|         i_9_reg_531        |    2   |
|          i_reg_453         |   64   |
|         i_s_reg_599        |   64   |
|       ifzero_reg_1404      |    1   |
|indvar_flatten_next_reg_1417|   128  |
|   indvar_flatten_reg_588   |   128  |
|      j3_cast_reg_1334      |   64   |
|         j3_reg_555         |    3   |
|      j4_cast4_reg_1394     |   64   |
|         j4_reg_577         |    2   |
|      j9_mid2_reg_1422      |   64   |
|         j9_reg_610         |   64   |
|         j_1_reg_509        |    1   |
|        j_5_reg_1343        |    3   |
|        j_6_reg_1389        |    2   |
|        j_7_reg_1486        |   64   |
|         j_reg_1267         |    1   |
|        k_2_reg_1451        |   64   |
|          k_reg_633         |   64   |
|       p_read_reg_1114      |   64   |
|    permA_addr_5_reg_1286   |    3   |
|    permA_addr_6_reg_1348   |    3   |
|    permB_addr_4_reg_1310   |    3   |
|    permB_addr_5_reg_1399   |    3   |
|  tmp_21_mid2_v_v_reg_1427  |   64   |
|    tmp_22_mid2_reg_1432    |   20   |
|       tmp_22_reg_621       |   32   |
|       tmp_25_reg_1476      |   32   |
|       tmp_26_reg_1481      |   32   |
|       tmp_28_reg_1180      |   20   |
|       tmp_29_reg_1206      |   20   |
|       tmp_30_reg_1211      |   13   |
|       tmp_32_reg_1328      |   20   |
|       tmp_35_reg_1437      |   20   |
+----------------------------+--------+
|            Total           |  2593  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_158   |  p0  |   3  |   3  |    9   ||    15   |
|    grp_access_fu_170   |  p0  |   3  |   3  |    9   ||    15   |
|    grp_access_fu_183   |  p0  |   4  |   3  |   12   ||    21   |
|    grp_access_fu_197   |  p0  |   4  |   3  |   12   ||    21   |
|    grp_access_fu_216   |  p0  |   6  |   3  |   18   ||    33   |
|    grp_access_fu_216   |  p1  |   2  |  64  |   128  ||    9    |
|    grp_access_fu_237   |  p0  |   6  |   3  |   18   ||    33   |
|    grp_access_fu_237   |  p1  |   2  |   2  |    4   ||    9    |
|    grp_access_fu_330   |  p0  |   3  |   3  |    9   ||    15   |
|    grp_access_fu_342   |  p0  |   3  |   3  |    9   ||    15   |
|    grp_access_fu_356   |  p0  |   2  |  12  |   24   ||    9    |
|    grp_access_fu_369   |  p0  |   4  |  19  |   76   ||    21   |
|    grp_access_fu_369   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_369   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_426   |  p0  |   2  |  12  |   24   ||    9    |
|    grp_access_fu_426   |  p1  |   2  |  32  |   64   ||    9    |
|       i_7_reg_497      |  p0  |   2  |   2  |    4   ||    9    |
|      i_10_reg_542      |  p0  |   2  |  64  |   128  ||    9    |
|     tmp_22_reg_621     |  p0  |   2  |  32  |   64   ||    9    |
| grp_k2c_idx2sub_fu_644 |  p1  |   3  |  64  |   192  ||    15   |
| grp_k2c_idx2sub_fu_644 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_idx2sub_fu_644 |  p4  |   2  |  64  |   128  ||    9    |
| grp_k2c_sub2idx_fu_656 |  p3  |   2  |  64  |   128  ||    9    |
|       grp_fu_753       |  p1  |   2  |  64  |   128  ||    9    |
|       grp_fu_758       |  p1  |   2  |  64  |   128  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  1508  || 24.6027 ||   339   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   28   |    5   |  20226 |  16318 |
|   Memory  |    0   |    -   |    -   |   776  |   32   |
|Multiplexer|    -   |    -   |   24   |    -   |   339  |
|  Register |    -   |    -   |    -   |  2593  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   28   |   30   |  23595 |  16689 |
+-----------+--------+--------+--------+--------+--------+
