{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2022.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "178.86"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "39", "@dc": "39", "@oc": "39", "@id": "40438900", "text": ":facetid:toc:db/conf/fpga/fpga2022.bht"}}, "hits": {"@total": "39", "@computed": "39", "@sent": "39", "@first": "0", "hit": [{"@score": "1", "@id": "469314", "info": {"authors": {"author": [{"@pid": "168/9621", "text": "Rashmi Agrawal"}, {"@pid": "00/5542", "text": "Ji Yang"}, {"@pid": "44/3393", "text": "Haris Javaid"}]}, "title": "Efficient FPGA-based ECDSA Verification Engine For Permissioned Blockchains.", "venue": "FPGA", "pages": "50", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AgrawalYJ22", "doi": "10.1145/3490422.3502333", "ee": "https://doi.org/10.1145/3490422.3502333", "url": "https://dblp.org/rec/conf/fpga/AgrawalYJ22"}, "url": "URL#469314"}, {"@score": "1", "@id": "469315", "info": {"authors": {"author": [{"@pid": "75/912", "text": "Aman Arora"}, {"@pid": "294/9645", "text": "Aatman Borda"}, {"@pid": "295/2702", "text": "Tanmay Anand"}, {"@pid": "177/5432", "text": "Bagus Hanindhito"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy K. John"}]}, "title": "MathRAMs: Configurable Fused Compute-Memory Blocks for FPGAs.", "venue": "FPGA", "pages": "52", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AroraBAHJ22", "doi": "10.1145/3490422.3502336", "ee": "https://doi.org/10.1145/3490422.3502336", "url": "https://dblp.org/rec/conf/fpga/AroraBAHJ22"}, "url": "URL#469315"}, {"@score": "1", "@id": "469316", "info": {"authors": {"author": [{"@pid": "237/1041", "text": "Mohammad Bagherbeik"}, {"@pid": "33/10700", "text": "Wentao Xu"}, {"@pid": "273/6496", "text": "Seyed Farzad Mousavi"}, {"@pid": "07/2543", "text": "Kouichi Kanda"}, {"@pid": "22/4418", "text": "Hirotaka Tamura"}, {"@pid": "58/6360", "text": "Ali Sheikholeslami"}]}, "title": "MAQO: A Scalable Many-Core Annealer for Quadratic Optimization on a Stratix 10 FPGA.", "venue": "FPGA", "pages": "155", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BagherbeikXMKTS22", "doi": "10.1145/3490422.3502328", "ee": "https://doi.org/10.1145/3490422.3502328", "url": "https://dblp.org/rec/conf/fpga/BagherbeikXMKTS22"}, "url": "URL#469316"}, {"@score": "1", "@id": "469317", "info": {"authors": {"author": [{"@pid": "237/9330", "text": "Martha Barker"}, {"@pid": "60/5638", "text": "Stephen A. Edwards"}, {"@pid": "29/10949", "text": "Martha A. Kim"}]}, "title": "Synthesized Garbage Collection for FPGA Accelerators.", "venue": "FPGA", "pages": "53", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BarkerEK22", "doi": "10.1145/3490422.3502341", "ee": "https://doi.org/10.1145/3490422.3502341", "url": "https://dblp.org/rec/conf/fpga/BarkerEK22"}, "url": "URL#469317"}, {"@score": "1", "@id": "469318", "info": {"authors": {"author": [{"@pid": "190/7785", "text": "Jianyi Cheng"}, {"@pid": "21/7915", "text": "John Wickerson"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Finding and Finessing Static Islands in Dynamically Scheduled Circuits.", "venue": "FPGA", "pages": "89-100", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChengWC22", "doi": "10.1145/3490422.3502362", "ee": "https://doi.org/10.1145/3490422.3502362", "url": "https://dblp.org/rec/conf/fpga/ChengWC22"}, "url": "URL#469318"}, {"@score": "1", "@id": "469319", "info": {"authors": {"author": [{"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "226/3843", "text": "Licheng Guo"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Accelerating SSSP for Power-Law Graphs.", "venue": "FPGA", "pages": "190-200", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChiGC22", "doi": "10.1145/3490422.3502358", "ee": "https://doi.org/10.1145/3490422.3502358", "url": "https://dblp.org/rec/conf/fpga/ChiGC22"}, "url": "URL#469319"}, {"@score": "1", "@id": "469320", "info": {"authors": {"author": [{"@pid": "313/5647", "text": "King Lok Chung"}, {"@pid": "286/1927", "text": "Nguyen Dao"}, {"@pid": "42/6466-14", "text": "Jing Yu 0014"}, {"@pid": "60/5993", "text": "Dirk Koch"}]}, "title": "How to Shrink My FPGAs - Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics.", "venue": "FPGA", "pages": "13-23", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChungD0K22", "doi": "10.1145/3490422.3502371", "ee": "https://doi.org/10.1145/3490422.3502371", "url": "https://dblp.org/rec/conf/fpga/ChungD0K22"}, "url": "URL#469320"}, {"@score": "1", "@id": "469321", "info": {"authors": {"author": [{"@pid": "278/0551", "text": "Seyed Alireza Damghani"}, {"@pid": "k/KennethBKent", "text": "Kenneth B. Kent"}]}, "title": "Yosys+Odin-II: The Odin-II Partial Mapper with Yosys Coarse-grained Netlists in VTR.", "venue": "FPGA", "pages": "157", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DamghaniK22", "doi": "10.1145/3490422.3502344", "ee": "https://doi.org/10.1145/3490422.3502344", "url": "https://dblp.org/rec/conf/fpga/DamghaniK22"}, "url": "URL#469321"}, {"@score": "1", "@id": "469322", "info": {"authors": {"author": [{"@pid": "309/4297", "text": "Yixiao Du"}, {"@pid": "120/1114", "text": "Yuwei Hu"}, {"@pid": "313/5501", "text": "Zhongchun Zhou"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS: A Case Study on SpMV.", "venue": "FPGA", "pages": "54-64", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuHZZ22", "doi": "10.1145/3490422.3502368", "ee": "https://doi.org/10.1145/3490422.3502368", "url": "https://dblp.org/rec/conf/fpga/DuHZZ22"}, "url": "URL#469322"}, {"@score": "1", "@id": "469323", "info": {"authors": {"author": [{"@pid": "132/7629", "text": "Yizhao Gao"}, {"@pid": "62/3151", "text": "Song Wang"}, {"@pid": "95/4575", "text": "Hayden Kwok-Hay So"}]}, "title": "REMOT: A Hardware-Software Architecture for Attention-Guided Multi-Object Tracking with Dynamic Vision Sensors on FPGAs.", "venue": "FPGA", "pages": "158-168", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaoWS22", "doi": "10.1145/3490422.3502365", "ee": "https://doi.org/10.1145/3490422.3502365", "url": "https://dblp.org/rec/conf/fpga/GaoWS22"}, "url": "URL#469323"}, {"@score": "1", "@id": "469324", "info": {"authors": {"author": [{"@pid": "244/2987", "text": "Maria Rafaela Gkeka"}, {"@pid": "215/8856", "text": "Alexandros Patras"}, {"@pid": "303/9684", "text": "Nikolaos Tavoularis"}, {"@pid": "153/7709", "text": "Stylianos Piperakis"}, {"@pid": "27/1701", "text": "Emmanouil Hourdakis"}, {"@pid": "94/3367", "text": "Panos E. Trahanias"}, {"@pid": "91/1800", "text": "Christos D. Antonopoulos"}, {"@pid": "95/4898", "text": "Spyros Lalis"}, {"@pid": "01/5833", "text": "Nikolaos Bellas"}]}, "title": "FPGA Accelerators for Robust Visual SLAM on Humanoid Robots.", "venue": "FPGA", "pages": "51", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GkekaPTPHTALB22", "doi": "10.1145/3490422.3502331", "ee": "https://doi.org/10.1145/3490422.3502331", "url": "https://dblp.org/rec/conf/fpga/GkekaPTPHTALB22"}, "url": "URL#469324"}, {"@score": "1", "@id": "469325", "info": {"authors": {"author": [{"@pid": "76/3005", "text": "Yu Gong"}, {"@pid": "89/4436", "text": "Zhihan Xu"}, {"@pid": "184/1264", "text": "Zhezhi He"}, {"@pid": "19/949-3", "text": "Weifeng Zhang 0003"}, {"@pid": "309/5944", "text": "Xiaobing Tu"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}, {"@pid": "45/4954-2", "text": "Li Jiang 0002"}]}, "title": "N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores.", "venue": "FPGA", "pages": "112-122", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GongXHZTLJ22", "doi": "10.1145/3490422.3502367", "ee": "https://doi.org/10.1145/3490422.3502367", "url": "https://dblp.org/rec/conf/fpga/GongXHZTLJ22"}, "url": "URL#469325"}, {"@score": "1", "@id": "469326", "info": {"authors": {"author": [{"@pid": "21/8636", "text": "Ce Guo"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Accelerating Constraint-Based Causal Discovery by Shifting Speed Bottleneck.", "venue": "FPGA", "pages": "169-179", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoL22", "doi": "10.1145/3490422.3502363", "ee": "https://doi.org/10.1145/3490422.3502363", "url": "https://dblp.org/rec/conf/fpga/GuoL22"}, "url": "URL#469326"}, {"@score": "1", "@id": "469327", "info": {"authors": {"author": [{"@pid": "226/3843", "text": "Licheng Guo"}, {"@pid": "85/2060", "text": "Pongstorn Maidee"}, {"@pid": "69/5182", "text": "Yun Zhou"}, {"@pid": "69/9034", "text": "Chris Lavin"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "214/9831", "text": "Weikang Qiao"}, {"@pid": "27/4406", "text": "Alireza Kaviani"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "RapidStream: Parallel Physical Implementation of FPGA HLS Designs.", "venue": "FPGA", "pages": "1-12", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoMZ00CQKZC22", "doi": "10.1145/3490422.3502361", "ee": "https://doi.org/10.1145/3490422.3502361", "url": "https://dblp.org/rec/conf/fpga/GuoMZ00CQKZC22"}, "url": "URL#469327"}, {"@score": "1", "@id": "469328", "info": {"authors": {"author": [{"@pid": "212/7422", "text": "Mingqiang Huang"}, {"@pid": "313/5735", "text": "Yucen Liu"}, {"@pid": "12/7247", "text": "Quan Cheng"}, {"@pid": "91/252", "text": "Shuxin Yang"}, {"@pid": "181/2853", "text": "Kai Li"}, {"@pid": "199/4697", "text": "Junyi Luo"}, {"@pid": "313/5514", "text": "Zhengke Yang"}, {"@pid": "141/3803", "text": "Qiufeng Li"}, {"@pid": "64/4832-1", "text": "Hao Yu 0001"}, {"@pid": "297/4629", "text": "Changhai Man"}]}, "title": "A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGA.", "venue": "FPGA", "pages": "50", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangLCYLLYLYM22", "doi": "10.1145/3490422.3502343", "ee": "https://doi.org/10.1145/3490422.3502343", "url": "https://dblp.org/rec/conf/fpga/HuangLCYLLYLYM22"}, "url": "URL#469328"}, {"@score": "1", "@id": "469329", "info": {"authors": {"author": [{"@pid": "287/2282", "text": "Shinhaeng Kang"}, {"@pid": "81/6765-2", "text": "Sukhan Lee 0002"}, {"@pid": "223/4239", "text": "Byeongho Kim"}, {"@pid": "285/4872", "text": "Hweesoo Kim"}, {"@pid": "84/2909", "text": "Kyomin Sohn"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "199/7202", "text": "Eojin Lee"}]}, "title": "An FPGA-based RNN-T Inference Accelerator with PIM-HBM.", "venue": "FPGA", "pages": "146-152", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Kang0KKSKL22", "doi": "10.1145/3490422.3502355", "ee": "https://doi.org/10.1145/3490422.3502355", "url": "https://dblp.org/rec/conf/fpga/Kang0KKSKL22"}, "url": "URL#469329"}, {"@score": "1", "@id": "469330", "info": {"authors": {"author": [{"@pid": "128/9303", "text": "Marius Knaust"}, {"@pid": "226/4905", "text": "Enrico Seiler"}, {"@pid": "10/884", "text": "Knut Reinert"}, {"@pid": "73/4025-1", "text": "Thomas Steinke 0001"}]}, "title": "Co-Design for Energy Efficient and Fast Genomic Search: Interleaved Bloom Filter on FPGA.", "venue": "FPGA", "pages": "180-189", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KnaustSR022", "doi": "10.1145/3490422.3502366", "ee": "https://doi.org/10.1145/3490422.3502366", "url": "https://dblp.org/rec/conf/fpga/KnaustSR022"}, "url": "URL#469330"}, {"@score": "1", "@id": "469331", "info": {"authors": {"author": [{"@pid": "15/2124", "text": "Yi-Chien Lin"}, {"@pid": "18/267", "text": "Bingyi Zhang"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "HP-GNN: Generating High Throughput GNN Training Implementation on CPU-FPGA Heterogeneous Platform.", "venue": "FPGA", "pages": "123-133", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinZP22", "doi": "10.1145/3490422.3502359", "ee": "https://doi.org/10.1145/3490422.3502359", "url": "https://dblp.org/rec/conf/fpga/LinZP22"}, "url": "URL#469331"}, {"@score": "1", "@id": "469332", "info": {"authors": {"author": [{"@pid": "05/9540", "text": "Yanqi Liu"}, {"@pid": "223/9994", "text": "Anthony Opipari"}, {"@pid": "250/2506", "text": "Th\u00e9o Gu\u00e9rin"}, {"@pid": "68/3828", "text": "Ruth Iris Bahar"}]}, "title": "Hardware Acceleration of Nonparametric Belief Propagation for Efficient Robot Manipulation.", "venue": "FPGA", "pages": "51", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuOGB22", "doi": "10.1145/3490422.3502329", "ee": "https://doi.org/10.1145/3490422.3502329", "url": "https://dblp.org/rec/conf/fpga/LiuOGB22"}, "url": "URL#469332"}, {"@score": "1", "@id": "469333", "info": {"authors": {"author": [{"@pid": "221/0729", "text": "Yukui Luo"}, {"@pid": "70/6340", "text": "Yuheng Zhang"}, {"@pid": "300/5409", "text": "Shijin Duan"}, {"@pid": "15/1040", "text": "Xiaolin Xu"}]}, "title": "An Integrity Checking Framework for AXI Protocol in Multi-tenant FPGA.", "venue": "FPGA", "pages": "155", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuoZDX22", "doi": "10.1145/3490422.3502338", "ee": "https://doi.org/10.1145/3490422.3502338", "url": "https://dblp.org/rec/conf/fpga/LuoZDX22"}, "url": "URL#469333"}, {"@score": "1", "@id": "469334", "info": {"authors": {"author": [{"@pid": "295/9171", "text": "Jonas Ney"}, {"@pid": "203/9079", "text": "Sebastian D\u00f6rner"}, {"@pid": "125/4283", "text": "Matthias Herrmann"}, {"@pid": "296/6631", "text": "Mohammad Hassani Sadi"}, {"@pid": "291/4577", "text": "Jannis Clausius"}, {"@pid": "15/4332", "text": "Stephan ten Brink"}, {"@pid": "48/6980", "text": "Norbert Wehn"}]}, "title": "FPGA-based Trainable Autoencoder for Communication Systems.", "venue": "FPGA", "pages": "154", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NeyDHSCBW22", "doi": "10.1145/3490422.3502337", "ee": "https://doi.org/10.1145/3490422.3502337", "url": "https://dblp.org/rec/conf/fpga/NeyDHSCBW22"}, "url": "URL#469334"}, {"@score": "1", "@id": "469335", "info": {"authors": {"author": [{"@pid": "s/HermanSchmit", "text": "Herman Schmit"}, {"@pid": "219/0594", "text": "Matthew Denton"}]}, "title": "Multi-input Serial Adders for FPGA-like Computational Fabric.", "venue": "FPGA", "pages": "35-41", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchmitD22", "doi": "10.1145/3490422.3502352", "ee": "https://doi.org/10.1145/3490422.3502352", "url": "https://dblp.org/rec/conf/fpga/SchmitD22"}, "url": "URL#469335"}, {"@score": "1", "@id": "469336", "info": {"authors": {"author": [{"@pid": "294/1147", "text": "Rakin Muhammad Shadab"}, {"@pid": "86/6331", "text": "Yu Zou"}, {"@pid": "294/0918", "text": "Sanjay Gandham"}, {"@pid": "147/0999", "text": "Amro Awad"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "HMT: A Hardware-Centric Hybrid Bonsai Merkle Tree Algorithm for High-Performance Authentication.", "venue": "FPGA", "pages": "52", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShadabZGAL22", "doi": "10.1145/3490422.3502345", "ee": "https://doi.org/10.1145/3490422.3502345", "url": "https://dblp.org/rec/conf/fpga/ShadabZGAL22"}, "url": "URL#469336"}, {"@score": "1", "@id": "469337", "info": {"authors": {"author": {"@pid": "31/353", "text": "Satnam Singh"}}, "title": "The Virtuous Cycles of Determinism: Programming Groq&apos;s Tensor Streaming Processor.", "venue": "FPGA", "pages": "153", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Singh22", "doi": "10.1145/3490422.3510453", "ee": "https://doi.org/10.1145/3490422.3510453", "url": "https://dblp.org/rec/conf/fpga/Singh22"}, "url": "URL#469337"}, {"@score": "1", "@id": "469338", "info": {"authors": {"author": [{"@pid": "259/3786", "text": "Atefeh Sohrabizadeh"}, {"@pid": "225/5377", "text": "Yunsheng Bai"}, {"@pid": "37/3868", "text": "Yizhou Sun"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Automated Accelerator Optimization Aided by Graph Neural Networks.", "venue": "FPGA", "pages": "50", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SohrabizadehBSC22", "doi": "10.1145/3490422.3502330", "ee": "https://doi.org/10.1145/3490422.3502330", "url": "https://dblp.org/rec/conf/fpga/SohrabizadehBSC22"}, "url": "URL#469338"}, {"@score": "1", "@id": "469339", "info": {"authors": {"author": [{"@pid": "259/3786", "text": "Atefeh Sohrabizadeh"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "SPA-GCN: Efficient and Flexible GCN Accelerator with Application for Graph Similarity Computation.", "venue": "FPGA", "pages": "156", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SohrabizadehCC22", "doi": "10.1145/3490422.3502332", "ee": "https://doi.org/10.1145/3490422.3502332", "url": "https://dblp.org/rec/conf/fpga/SohrabizadehCC22"}, "url": "URL#469339"}, {"@score": "1", "@id": "469340", "info": {"authors": {"author": [{"@pid": "163/3673", "text": "Linghao Song"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "259/3786", "text": "Atefeh Sohrabizadeh"}, {"@pid": "90/8053", "text": "Young-kyu Choi"}, {"@pid": "243/1089", "text": "Jason Lau"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Sextans: A Streaming Accelerator for General-Purpose Sparse-Matrix Dense-Matrix Multiplication.", "venue": "FPGA", "pages": "65-77", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SongCSCLC22", "doi": "10.1145/3490422.3502357", "ee": "https://doi.org/10.1145/3490422.3502357", "url": "https://dblp.org/rec/conf/fpga/SongCSCLC22"}, "url": "URL#469340"}, {"@score": "1", "@id": "469341", "info": {"authors": {"author": [{"@pid": "193/2457", "text": "Mengshu Sun"}, {"@pid": "238/0343", "text": "Zhengang Li"}, {"@pid": "243/1147", "text": "Alec Lu"}, {"@pid": "194/5818", "text": "Yanyu Li"}, {"@pid": "203/4468", "text": "Sung-En Chang"}, {"@pid": "47/5714", "text": "Xiaolong Ma"}, {"@pid": "94/7236", "text": "Xue Lin"}, {"@pid": "44/10032", "text": "Zhenman Fang"}]}, "title": "FILM-QNN: Efficient FPGA Acceleration of Deep Neural Networks with Intra-Layer, Mixed-Precision Quantization.", "venue": "FPGA", "pages": "134-145", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SunLLLCMLF22", "doi": "10.1145/3490422.3502364", "ee": "https://doi.org/10.1145/3490422.3502364", "url": "https://dblp.org/rec/conf/fpga/SunLLLCMLF22"}, "url": "URL#469341"}, {"@score": "1", "@id": "469342", "info": {"authors": {"author": {"@pid": "60/3778", "text": "Zsolt Tokei"}}, "title": "Logic Scaling Options for the Next 10 Years: From FinFet to CFET, from Dual Damascene to Semi Damascene.", "venue": "FPGA", "pages": "49", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Tokei22", "doi": "10.1145/3490422.3510452", "ee": "https://doi.org/10.1145/3490422.3510452", "url": "https://dblp.org/rec/conf/fpga/Tokei22"}, "url": "URL#469342"}, {"@score": "1", "@id": "469343", "info": {"authors": {"author": [{"@pid": "225/6660", "text": "Erwei Wang"}, {"@pid": "140/2422-1", "text": "James J. Davis 0001"}, {"@pid": "308/1056", "text": "Georgios-Ilias Stavrou"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "124/7095", "text": "Mohamed S. Abdelfattah"}]}, "title": "Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural Network Inference.", "venue": "FPGA", "pages": "101-111", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wang0SCCA22", "doi": "10.1145/3490422.3502360", "ee": "https://doi.org/10.1145/3490422.3502360", "url": "https://dblp.org/rec/conf/fpga/Wang0SCCA22"}, "url": "URL#469343"}, {"@score": "1", "@id": "469344", "info": {"authors": {"author": [{"@pid": "214/9811", "text": "Shaojie Xiang"}, {"@pid": "145/9456", "text": "Yi-Hsiang Lai"}, {"@pid": "40/7018", "text": "Yuan Zhou"}, {"@pid": "236/6631", "text": "Hongzheng Chen"}, {"@pid": "229/0489", "text": "Niansong Zhang"}, {"@pid": "15/9843", "text": "Debjit Pal"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "HeteroFlow: An Accelerator Programming Model with Decoupled Data Placement for Software-Defined FPGAs.", "venue": "FPGA", "pages": "78-88", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XiangLZCZPZ22", "doi": "10.1145/3490422.3502369", "ee": "https://doi.org/10.1145/3490422.3502369", "url": "https://dblp.org/rec/conf/fpga/XiangLZCZPZ22"}, "url": "URL#469344"}, {"@score": "1", "@id": "469345", "info": {"authors": {"author": [{"@pid": "202/5867", "text": "Qingcheng Xiao"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "Towards Agile DNN Accelerator Design Using Incremental Synthesis on FPGAs.", "venue": "FPGA", "pages": "42-48", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Xiao022", "doi": "10.1145/3490422.3502351", "ee": "https://doi.org/10.1145/3490422.3502351", "url": "https://dblp.org/rec/conf/fpga/Xiao022"}, "url": "URL#469345"}, {"@score": "1", "@id": "469346", "info": {"authors": {"author": [{"@pid": "198/5622", "text": "Yuanlong Xiao"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "HiPR: Fast, Incremental Custom Partial Reconfiguration for HLS Developers.", "venue": "FPGA", "pages": "155", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XiaoD22", "doi": "10.1145/3490422.3502335", "ee": "https://doi.org/10.1145/3490422.3502335", "url": "https://dblp.org/rec/conf/fpga/XiaoD22"}, "url": "URL#469346"}, {"@score": "1", "@id": "469347", "info": {"authors": {"author": [{"@pid": "64/8798", "text": "Jiafeng Xie"}, {"@pid": "295/0078", "text": "Pengzhou He"}, {"@pid": "234/3397", "text": "Tianyou Bao"}]}, "title": "Ultra Low-Complexity Implementation of Binary Ring-LWE based Post-Quantum Cryptography on FPGA Platform.", "venue": "FPGA", "pages": "156", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XieHB22", "doi": "10.1145/3490422.3502342", "ee": "https://doi.org/10.1145/3490422.3502342", "url": "https://dblp.org/rec/conf/fpga/XieHB22"}, "url": "URL#469347"}, {"@score": "1", "@id": "469348", "info": {"authors": {"author": [{"@pid": "76/934", "text": "Zhenyu Xu"}, {"@pid": "270/3838", "text": "Thomas Mauldin"}, {"@pid": "47/3749-1", "text": "Qing Yang 0001"}, {"@pid": "64/5099", "text": "Tao Wei"}]}, "title": "Highly Scalable Runtime Countermeasure Against Microprobing Attacks on Die-to-Die Interconnections in System-in-Package.", "venue": "FPGA", "pages": "154", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XuM0W22", "doi": "10.1145/3490422.3502334", "ee": "https://doi.org/10.1145/3490422.3502334", "url": "https://dblp.org/rec/conf/fpga/XuM0W22"}, "url": "URL#469348"}, {"@score": "1", "@id": "469349", "info": {"authors": {"author": [{"@pid": "197/3081", "text": "Tian Ye"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "End-to-End Acceleration of Homomorphic Encrypted CNN Inference on FPGAs.", "venue": "FPGA", "pages": "51", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YeKP22", "doi": "10.1145/3490422.3502346", "ee": "https://doi.org/10.1145/3490422.3502346", "url": "https://dblp.org/rec/conf/fpga/YeKP22"}, "url": "URL#469349"}, {"@score": "1", "@id": "469350", "info": {"authors": {"author": [{"@pid": "187/8249", "text": "Yue Zha"}, {"@pid": "181/2820-73", "text": "Jing Li 0073"}]}, "title": "Revisiting PathFinder Routing Algorithm.", "venue": "FPGA", "pages": "24-34", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaL22", "doi": "10.1145/3490422.3502356", "ee": "https://doi.org/10.1145/3490422.3502356", "url": "https://dblp.org/rec/conf/fpga/ZhaL22"}, "url": "URL#469350"}, {"@score": "1", "@id": "469351", "info": {"authors": {"author": [{"@pid": "18/267", "text": "Bingyi Zhang"}, {"@pid": "136/2474", "text": "Hanqing Zeng"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "DecGNN: A Framework for Mapping Decoupled GNN Models onto CPU-FPGA Heterogeneous Platform.", "venue": "FPGA", "pages": "154", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangZP22", "doi": "10.1145/3490422.3502326", "ee": "https://doi.org/10.1145/3490422.3502326", "url": "https://dblp.org/rec/conf/fpga/ZhangZP22"}, "url": "URL#469351"}, {"@score": "1", "@id": "582491", "info": {"authors": {"author": [{"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "FPGA &apos;22: The 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Virtual Event, USA, 27 February 2022 - 1 March 2022", "venue": "FPGA", "publisher": "ACM", "year": "2022", "type": "Editorship", "key": "conf/fpga/2022", "doi": "10.1145/3490422", "ee": "https://doi.org/10.1145/3490422", "url": "https://dblp.org/rec/conf/fpga/2022"}, "url": "URL#582491"}]}}}