<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='54' type='const llvm::LaneBitmask'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='195' u='r' c='_ZNK4llvm19TargetRegisterClass11getLaneMaskEv'/>
<offset>192</offset>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='259' u='r' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='124' u='m' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='124' u='r' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='37' u='m' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='37' u='r' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='67' u='r' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='172' u='r' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='172' u='r' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='232' u='r' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
