module register (
	input rst,
	input clk_i,
	input [7:0] data_in,
	output [7:0] data_out
);
	reg [7:0] reg_data;
	
	always_ff @( posedge clk_i) begin
		if (~rst)
			reg_data <= 8'b00000000;
		else 
			reg_data <= data_in;
	end
	assign data_out = reg_data;
endmodule 