(pcb C:\Users\tgemj\OneDrive\Shared\C95\KiCAD\Am9511AAddon\Am9511AAddon.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  122000 -30000  50000 -30000  50000 -77000  122000 -77000
            122000 -30000  122000 -30000)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C1 73000 -46500 front 270 (PN 0.1u))
      (place C2 59500 -68500 front 270 (PN 0.1u))
      (place C3 72000 -34500 front 270 (PN 0.1u))
      (place C4 72500 -58000 front 270 (PN 0.1u))
      (place C5 101500 -67500 front 270 (PN 0.1u))
      (place C6 85500 -68500 front 270 (PN 0.1u))
      (place C7 102500 -33000 front 0 (PN 0.1u))
    )
    (component "Housings_DIP:DIP-24_W15.24mm"
      (place J1 53500 -35500 front 0 (PN Conn_02x12))
      (place U6 103500 -37000 front 0 (PN "Am9511A-1DC"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place JP1 99000 -52000 front 180 (PN "Clock Selection"))
    )
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place U2 76000 -40500 front 90 (PN 74HCT573))
      (place U3 76500 -64000 front 90 (PN 74HCT574))
    )
    (component "Housings_DIP:DIP-14_W7.62mm"
      (place U4 77500 -52500 front 90 (PN 74HCT00))
      (place U1 63500 -75000 front 90 (PN 74HCT04))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U5 89500 -75000 front 90 (PN "XTAL OSC 3.0 MHz"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (place J2 105000 -74500 front 90 (PN Conn_01x06))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place JP2 119500 -71000 front 180 (PN Pullup_Enable))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 110000 -33000 front 0 (PN 10k))
      (place R2 116000 -69000 front 180 (PN 10k))
    )
  )
  (library
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 120  -60 1310  5060 1310))
      (outline (path signal 120  -60 -1310  5060 -1310))
      (outline (path signal 120  -60 1310  -60 996))
      (outline (path signal 120  -60 -996  -60 -1310))
      (outline (path signal 120  5060 1310  5060 996))
      (outline (path signal 120  5060 -996  5060 -1310))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  6050 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Housings_DIP:DIP-24_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -29500))
      (outline (path signal 50  -1050 -29500  16300 -29500))
      (outline (path signal 50  16300 -29500  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 C2-1 C3-1 C4-1 C6-1 C7-2 J1-2 U2-20 U3-20 U4-14 U5-8 U6-2 R2-2 U1-14)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 C6-2 C7-1 J1-1 U2-10 U3-1 U3-10 U4-1 U4-2 U4-7
        U5-4 U6-1 J2-1 R1-1 U1-9 U1-11 U1-5 U1-13 U1-7)
    )
    (net /VDD
      (pins C5-1 J1-16 U6-16)
    )
    (net /DB5
      (pins J1-13 U2-14 U2-7 U6-13)
    )
    (net /DB6
      (pins J1-14 U2-13 U2-8 U6-14)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net /DB7
      (pins J1-15 U2-12 U2-9 U6-15)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net "Net-(J1-Pad17)"
      (pins J1-17)
    )
    (net //CS
      (pins J1-18 U3-5)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net /RD
      (pins J1-19 U3-4)
    )
    (net /DB0
      (pins J1-8 U2-2 U2-19 U6-8)
    )
    (net /WR
      (pins J1-20 U3-3)
    )
    (net /DB1
      (pins J1-9 U2-3 U2-18 U6-9)
    )
    (net /C_/D
      (pins J1-21 U3-2 U3-6 U3-7 U3-8 U3-9)
    )
    (net /DB2
      (pins J1-10 U2-4 U2-17 U6-10)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22 U6-22 R1-2)
    )
    (net /DB3
      (pins J1-11 U2-5 U2-16 U6-11)
    )
    (net /E
      (pins J1-23 JP1-3 U2-11 U4-10 U4-4)
    )
    (net /DB4
      (pins J1-12 U2-15 U2-6 U6-12)
    )
    (net //END
      (pins U6-24 J2-6 JP2-1)
    )
    (net /Q
      (pins J1-6 U3-11 U1-1)
    )
    (net "Net-(JP1-Pad1)"
      (pins JP1-1 U5-5)
    )
    (net "Net-(JP1-Pad2)"
      (pins JP1-2 U6-23)
    )
    (net "Net-(U1-Pad2)"
      (pins U4-12 U1-2)
    )
    (net "Net-(U2-Pad1)"
      (pins U2-1 U4-11)
    )
    (net "Net-(U3-Pad12)"
      (pins U3-12)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-13)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (net "Net-(U3-Pad15)"
      (pins U3-15)
    )
    (net "Net-(U3-Pad16)"
      (pins U3-16 U6-18)
    )
    (net "Net-(U3-Pad18)"
      (pins U3-18)
    )
    (net "Net-(U3-Pad19)"
      (pins U3-19 U6-21)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8 U6-20)
    )
    (net "Net-(U4-Pad6)"
      (pins U4-6 U6-19)
    )
    (net "Net-(U5-Pad1)"
      (pins U5-1)
    )
    (net "Net-(U6-Pad6)"
      (pins U6-6)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7)
    )
    (net "Net-(J1-Pad24)"
      (pins J1-24)
    )
    (net "Net-(J2-Pad2)"
      (pins U6-3 J2-2)
    )
    (net "Net-(J2-Pad3)"
      (pins U6-4 J2-3)
    )
    (net "Net-(J2-Pad4)"
      (pins U6-5 J2-4)
    )
    (net //PAUSE
      (pins U6-17 J2-5)
    )
    (net "Net-(JP2-Pad2)"
      (pins JP2-2 R2-1)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad3)"
      (pins U3-17 U4-9 U1-3)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad4)"
      (pins U4-5 U4-13 U1-4)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3)
    )
    (class kicad_default "" //CS //END //PAUSE /C_/D /DB0 /DB1 /DB2 /DB3 /DB4
      /DB5 /DB6 /DB7 /E /Q /RD /WR "Net-(J1-Pad17)" "Net-(J1-Pad22)" "Net-(J1-Pad24)"
      "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad7)" "Net-(J2-Pad2)"
      "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(JP1-Pad1)" "Net-(JP1-Pad2)" "Net-(JP2-Pad2)"
      "Net-(U1-Pad10)" "Net-(U1-Pad12)" "Net-(U1-Pad2)" "Net-(U1-Pad3)" "Net-(U1-Pad4)"
      "Net-(U1-Pad6)" "Net-(U1-Pad8)" "Net-(U2-Pad1)" "Net-(U3-Pad12)" "Net-(U3-Pad13)"
      "Net-(U3-Pad14)" "Net-(U3-Pad15)" "Net-(U3-Pad16)" "Net-(U3-Pad18)"
      "Net-(U3-Pad19)" "Net-(U4-Pad3)" "Net-(U4-Pad6)" "Net-(U4-Pad8)" "Net-(U5-Pad1)"
      "Net-(U6-Pad6)" "Net-(U6-Pad7)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power /VDD GND VCC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
