INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/project/CRC/CRC.srcs/sources_1/new/CRC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRC_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/project/CRC/CRC.srcs/sources_1/new/crc_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_new
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/project/CRC/CRC.srcs/sources_1/new/synch_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synch_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/project/CRC/CRC.srcs/sim_1/new/tb_crc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_crc_top
