C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisim
C:/Aldec/Active-HDL-Student-Edition/bin/vcom -93 -nowarn ELAB1_0026 -work unisim -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisim/.cxl.vhdl.unisim.unisim.nt64.cmf -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unimacro
C:/Aldec/Active-HDL-Student-Edition/bin/vcom -93 -nowarn ELAB1_0026 -work unimacro -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unimacro/.cxl.vhdl.unimacro.unimacro.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unifast
C:/Aldec/Active-HDL-Student-Edition/bin/vcom -93 -nowarn ELAB1_0026 -work unifast -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unifast/.cxl.vhdl.unifast.unifast.nt64.cmf
