$date
	Wed Mar 21 02:16:15 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module t $end
$var wire 1 # inp1 $end
$var wire 1 $ inp2 $end
$var wire 1 " sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
1!
0$
1#
#30
1$
#40
0!
0$
0#
1"
#50
1!
1$
#60
0!
0$
1#
#70
1!
1$
#80
