INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:25:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 buffer29/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer10/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.217ns (26.272%)  route 3.415ns (73.728%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=665, unset)          0.508     0.508    buffer29/clk
    SLICE_X5Y134         FDRE                                         r  buffer29/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer29/outs_reg[1]/Q
                         net (fo=5, routed)           0.310     1.034    buffer29/buffer29_outs[1]
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.043     1.077 r  buffer29/result0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     1.077    cmpi1/S[0]
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.328 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.328    cmpi1/result0_carry_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.455 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=36, routed)          0.399     1.855    buffer60/fifo/CO[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.130     1.985 r  buffer60/fifo/transmitValue_i_3__16/O
                         net (fo=3, routed)           0.269     2.253    control_merge0/tehb/control/transmitValue_reg_1
    SLICE_X3Y126         LUT6 (Prop_lut6_I3_O)        0.043     2.296 r  control_merge0/tehb/control/transmitValue_i_2__13/O
                         net (fo=15, routed)          0.628     2.924    control_merge1/tehb/control/transmitValue_reg_8
    SLICE_X5Y123         LUT5 (Prop_lut5_I3_O)        0.051     2.975 r  control_merge1/tehb/control/dataReg[0]_i_4/O
                         net (fo=23, routed)          0.319     3.294    control_merge1/tehb/control/dataReg_reg[0]
    SLICE_X6Y123         LUT6 (Prop_lut6_I1_O)        0.129     3.423 f  control_merge1/tehb/control/A_loadEn_INST_0_i_4/O
                         net (fo=14, routed)          0.368     3.792    fork2/generateBlocks[1].regblock/A_loadEn_0
    SLICE_X9Y123         LUT6 (Prop_lut6_I2_O)        0.043     3.835 r  fork2/generateBlocks[1].regblock/fullReg_i_5__1/O
                         net (fo=1, routed)           0.337     4.171    fork3/control/generateBlocks[1].regblock/fullReg_reg_3
    SLICE_X9Y123         LUT5 (Prop_lut5_I1_O)        0.053     4.224 r  fork3/control/generateBlocks[1].regblock/fullReg_i_2__4/O
                         net (fo=5, routed)           0.431     4.655    fork3/control/generateBlocks[1].regblock/transmitValue_reg_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I2_O)        0.131     4.786 r  fork3/control/generateBlocks[1].regblock/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.354     5.140    buffer10/E[0]
    SLICE_X11Y120        FDRE                                         r  buffer10/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=665, unset)          0.483     6.183    buffer10/clk
    SLICE_X11Y120        FDRE                                         r  buffer10/dataReg_reg[1]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X11Y120        FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer10/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  0.813    




