{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.57329,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.713013,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.19671,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.18413,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0527114,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.18413,
	"finish__design__instance__count__class:fill_cell": 26996,
	"finish__design__instance__area__class:fill_cell": 3083.38,
	"finish__design__instance__count__class:tap_cell": 986,
	"finish__design__instance__area__class:tap_cell": 28.7518,
	"finish__design__instance__count__class:tie_cell": 1664,
	"finish__design__instance__area__class:tie_cell": 72.7834,
	"finish__design__instance__count__class:buffer": 1748,
	"finish__design__instance__area__class:buffer": 243.792,
	"finish__design__instance__count__class:clock_buffer": 137,
	"finish__design__instance__area__class:clock_buffer": 52.2256,
	"finish__design__instance__count__class:timing_repair_buffer": 364,
	"finish__design__instance__area__class:timing_repair_buffer": 34.0151,
	"finish__design__instance__count__class:inverter": 1713,
	"finish__design__instance__area__class:inverter": 82.1291,
	"finish__design__instance__count__class:clock_inverter": 58,
	"finish__design__instance__area__class:clock_inverter": 10.2643,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 712.364,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13276,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1444.75,
	"finish__design__instance__count": 48874,
	"finish__design__instance__area": 5764.45,
	"finish__timing__setup__tns": -382.596,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -45.4402,
	"finish__timing__hold__ws": 37.2828,
	"finish__clock__skew__setup": 161.02,
	"finish__clock__skew__hold": 137.345,
	"finish__timing__drv__max_slew_limit": -0.139745,
	"finish__timing__drv__max_slew": 51,
	"finish__timing__drv__max_cap_limit": 0.248779,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 41,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0214685,
	"finish__power__switching__total": 0.0239875,
	"finish__power__leakage__total": 2.0771e-06,
	"finish__power__total": 0.0454581,
	"finish__design__io": 264,
	"finish__design__die__area": 6412.81,
	"finish__design__core__area": 5764.45,
	"finish__design__instance__count": 21878,
	"finish__design__instance__area": 2681.07,
	"finish__design__instance__count__stdcell": 21878,
	"finish__design__instance__area__stdcell": 2681.07,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.465105,
	"finish__design__instance__utilization__stdcell": 0.465105,
	"finish__design__rows": 281,
	"finish__design__rows:asap7sc7p5t": 281,
	"finish__design__sites": 395367,
	"finish__design__sites:asap7sc7p5t": 395367,
	"finish__flow__warnings__count": 19,
	"finish__flow__errors__count": 0
}