# do half_adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:18 on Oct 03,2021
# vlog -work work half_adder.vo 
# -- Compiling module half_adder_ver
# -- Compiling module hard_block
# 
# Top level modules:
# 	half_adder_ver
# End time: 18:36:18 on Oct 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:18 on Oct 03,2021
# vlog -work work half_adder_ver.vwf.vt 
# -- Compiling module half_adder_ver_vlg_vec_tst
# 
# Top level modules:
# 	half_adder_ver_vlg_vec_tst
# End time: 18:36:18 on Oct 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.half_adder_ver_vlg_vec_tst 
# Start time: 18:36:18 on Oct 03,2021
# Loading work.half_adder_ver_vlg_vec_tst
# Loading work.half_adder_ver
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from half_adder_v.sdo
# Loading timing data from half_adder_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /half_adder_ver_vlg_vec_tst File: half_adder_ver.vwf.vt
# after#26
# ** Note: $finish    : half_adder_ver.vwf.vt(48)
#    Time: 200 ns  Iteration: 0  Instance: /half_adder_ver_vlg_vec_tst
# End time: 18:36:18 on Oct 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
