{
    "code": "module TopModule (\n    input  logic [1023:0] in,\n    input  logic [7:0]    sel,\n    output logic [3:0]    out\n);\n\n    always @(*) begin\n        out = in[(sel * 4) +: 4];\n    end\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}