INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/digit_caps_accel.hlsrun_impl_summary, at Sat Aug 31 16:10:45 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel -config /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg -cmdlineconfig /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Aug 31 16:10:45 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jjos425/Desktop/P4P33-2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jjos425' on host 'en432999.uoa.auckland.ac.nz' (Linux_x86_64 version 5.15.0-118-generic) on Sat Aug 31 16:10:46 NZST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel'
INFO: [HLS 200-2005] Using work_dir /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/constants.h' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/constants.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/DigitCaps.cpp' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/DigitCaps.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/DigitCaps.h' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/DigitCaps.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/testing_suite.h' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/testing_suite.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=DigitTestBench.cpp' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/DigitTestBench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=DigitTestBench.cpp' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/DigitTestBench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=dynamic_routing' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Aug 31 16:10:50 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/hls_data.json outdir=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip srcdir=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/misc
INFO: Copied 41 verilog file(s) to /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/hdl/verilog
INFO: Copied 40 vhdl file(s) to /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/drivers
Generating 2 subcores in /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/hdl/ip.tmp:
impl/misc/dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl
impl/misc/dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/hdl/verilog
INFO: Generating dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip via file impl/misc/dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip'...
INFO: Done generating dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip via file impl/misc/dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl
INFO: Generating dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: Done generating dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/hdl/vhdl/dynamic_routing.vhd (dynamic_routing)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/component.xml
Generating XO file: dynamic_routing.xo in directory /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/..
Running: package_xo -xo_path /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/../dynamic_routing.xo -kernel_xml /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/kernel.xml -kernel_name dynamic_routing -ip_directory /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip -kernel_files {/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/../../constants.h /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/../../DigitCaps.cpp /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/../../DigitCaps.h /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/../../testing_suite.h /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/../../DigitTestBench.cpp} -hls_directory /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/misc/hls_files -kernel_json /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/hls_data.json
INFO: Created IP archive /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip/xilinx_com_hls_dynamic_routing_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Aug 31 16:10:59 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Aug 31 16:11:11 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module dynamic_routing
## set language verilog
## set family zynquplus
## set device xczu9eg
## set package -ffvb1156
## set speed -2-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:dynamic_routing:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project digit_caps_accel
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "dynamic_routing"
# dict set report_options funcmodules {dynamic_routing_dynamic_routing_Pipeline_1 dynamic_routing_apply_weights_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_102_2 dynamic_routing_apply_weights dynamic_routing_softmax dynamic_routing_sum_of_products_Pipeline_VITIS_LOOP_211_1_VITIS_LOOP_214_2 dynamic_routing_sum_of_products_Pipeline_VITIS_LOOP_227_4_VITIS_LOOP_232_5 dynamic_routing_sum_of_products dynamic_routing_squash dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_291_1_VITIS_LOOP_294_2 dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_308_1 dynamic_routing_dynamic_routing_Pipeline_4}
# dict set report_options bindmodules {dynamic_routing_flow_control_loop_pipe_sequential_init dynamic_routing_mul_32s_32s_48_1_1 dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1 dynamic_routing_mul_12ns_14ns_25_1_1 dynamic_routing_mul_13ns_15ns_27_1_1 dynamic_routing_mul_14ns_16ns_29_1_1 dynamic_routing_sparsemux_23_4_32_1_1 dynamic_routing_sparsemux_9_3_32_1_1 dynamic_routing_sdiv_48ns_32s_48_52_1 dynamic_routing_am_addmul_11ns_11ns_13ns_25_4_1 dynamic_routing_am_addmul_11ns_12ns_14ns_27_4_1 dynamic_routing_am_addmul_11ns_13ns_15ns_29_4_1 dynamic_routing_urem_14ns_5ns_4_18_1 dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1 dynamic_routing_sdiv_48ns_33s_48_52_1 dynamic_routing_sdiv_64ns_32s_32_68_1 dynamic_routing_sparsemux_21_4_32_1_1 dynamic_routing_sparsemux_321_8_32_1_1 dynamic_routing_primary_caps_RAM_1WNR_AUTO_1R1W dynamic_routing_weighted_input_u_RAM_AUTO_1R1W dynamic_routing_coupling_b_RAM_AUTO_1R1W dynamic_routing_coupling_c_RAM_AUTO_1R1W dynamic_routing_sum_of_products_s_RAM_AUTO_1R1W dynamic_routing_output_agreement_RAM_AUTO_1R1W dynamic_routing_gmem0_m_axi dynamic_routing_gmem1_m_axi dynamic_routing_gmem2_m_axi dynamic_routing_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-08-31 16:11:21 NZST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Aug 31 16:11:21 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Aug 31 16:11:21 2024] Launched synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/digit_caps_accel/digit_caps_accel/hls/impl/verilog/project.runs/synth_1/runme.log
[Sat Aug 31 16:11:21 2024] Waiting for synth_1 to finish...
[Sat Aug 31 16:11:40 2024] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'bd_0_hls_inst_0_synth_1'
 'bd_0_hls_inst_0_synth_1' run failed with below errors.
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu9eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Note: Vivado 2021.1 and later versions require upgrading your license server tools to the Flex 11.17.2.0 versions. Please confirm with your license admin that the correct version of the license server tools are installed.

wait_on_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1842.293 ; gain = 0.000 ; free physical = 3163 ; free virtual = 22399
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    invoked from within
"if { $has_synth || $has_impl } {
  # synth properties setting
  set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context..."
    (file "run_vivado.tcl" line 132)
INFO: [Common 17-206] Exiting Vivado at Sat Aug 31 16:11:40 2024...
ERROR: [HLS 200-478] vivado returned an error 
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 34.41 seconds. Total CPU system time: 1.63 seconds. Total elapsed time: 64.73 seconds; peak allocated memory: 381.793 MB.
