Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 27 16:04:29 2022
| Host         : Xi_Jinping running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Toplayer_timing_summary_routed.rpt -pb Toplayer_timing_summary_routed.pb -rpx Toplayer_timing_summary_routed.rpx -warn_on_violation
| Design       : Toplayer
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.161   -54081.082                  21952                87311        0.018        0.000                      0                87311        3.000        0.000                       0                 43860  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                   -9.161   -54081.082                  21952                87000        0.018        0.000                      0                87000        3.000        0.000                       0                 43700  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       13.128        0.000                      0                  311        0.103        0.000                      0                  311        9.437        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :        21952  Failing Endpoints,  Worst Slack       -9.161ns,  Total Violation   -54081.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.161ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        19.080ns  (logic 9.025ns (47.302%)  route 10.055ns (52.698%))
  Logic Levels:           31  (CARRY4=18 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.697    22.039    tuning/r_reg[0]_i_8_n_2
    SLICE_X93Y21         LUT5 (Prop_lut5_I3_O)        0.329    22.368 r  tuning/r[4]_i_14/O
                         net (fo=1, routed)           0.000    22.368    tuning/r[4]_i_14_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.900 r  tuning/r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.900    tuning/r_reg[4]_i_5_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.139 r  tuning/r_reg[7]_i_13/O[2]
                         net (fo=1, routed)           0.616    23.755    tuning/r1[7]
    SLICE_X92Y22         LUT5 (Prop_lut5_I4_O)        0.302    24.057 r  tuning/r[7]_i_4/O
                         net (fo=1, routed)           0.460    24.517    tuning/r[7]_i_4_n_0
    SLICE_X95Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.641 r  tuning/r[7]_i_1/O
                         net (fo=1, routed)           0.000    24.641    tuning/r[7]_i_1_n_0
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.606    15.089    tuning/clk_100_IBUF_BUFG
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[7]/C
                         clock pessimism              0.394    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.032    15.480    tuning/r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -24.641    
  -------------------------------------------------------------------
                         slack                                 -9.161    

Slack (VIOLATED) :        -8.803ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        18.721ns  (logic 9.121ns (48.721%)  route 9.600ns (51.279%))
  Logic Levels:           31  (CARRY4=18 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.697    22.039    tuning/r_reg[0]_i_8_n_2
    SLICE_X93Y21         LUT5 (Prop_lut5_I3_O)        0.329    22.368 r  tuning/r[4]_i_14/O
                         net (fo=1, routed)           0.000    22.368    tuning/r[4]_i_14_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.900 r  tuning/r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.900    tuning/r_reg[4]_i_5_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.234 r  tuning/r_reg[7]_i_13/O[1]
                         net (fo=1, routed)           0.307    23.541    tuning/r1[6]
    SLICE_X92Y23         LUT5 (Prop_lut5_I4_O)        0.303    23.844 r  tuning/r[6]_i_3/O
                         net (fo=1, routed)           0.314    24.158    tuning/r[6]_i_3_n_0
    SLICE_X95Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.282 r  tuning/r[6]_i_1/O
                         net (fo=1, routed)           0.000    24.282    tuning/r[6]_i_1_n_0
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.606    15.089    tuning/clk_100_IBUF_BUFG
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[6]/C
                         clock pessimism              0.394    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.031    15.479    tuning/r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -24.282    
  -------------------------------------------------------------------
                         slack                                 -8.803    

Slack (VIOLATED) :        -8.679ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        18.601ns  (logic 9.005ns (48.412%)  route 9.596ns (51.588%))
  Logic Levels:           31  (CARRY4=18 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.697    22.039    tuning/r_reg[0]_i_8_n_2
    SLICE_X93Y21         LUT5 (Prop_lut5_I3_O)        0.329    22.368 r  tuning/r[4]_i_14/O
                         net (fo=1, routed)           0.000    22.368    tuning/r[4]_i_14_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.900 r  tuning/r_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.900    tuning/r_reg[4]_i_5_n_0
    SLICE_X93Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.122 r  tuning/r_reg[7]_i_13/O[0]
                         net (fo=1, routed)           0.315    23.437    tuning/r1[5]
    SLICE_X95Y22         LUT5 (Prop_lut5_I4_O)        0.299    23.736 r  tuning/r[5]_i_3/O
                         net (fo=1, routed)           0.302    24.038    tuning/r[5]_i_3_n_0
    SLICE_X97Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.162 r  tuning/r[5]_i_1/O
                         net (fo=1, routed)           0.000    24.162    tuning/r[5]_i_1_n_0
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.609    15.092    tuning/clk_100_IBUF_BUFG
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[5]/C
                         clock pessimism              0.394    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X97Y21         FDRE (Setup_fdre_C_D)        0.032    15.483    tuning/r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -24.162    
  -------------------------------------------------------------------
                         slack                                 -8.679    

Slack (VIOLATED) :        -8.677ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        18.598ns  (logic 8.864ns (47.661%)  route 9.734ns (52.339%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.697    22.039    tuning/r_reg[0]_i_8_n_2
    SLICE_X93Y21         LUT5 (Prop_lut5_I3_O)        0.329    22.368 r  tuning/r[4]_i_14/O
                         net (fo=1, routed)           0.000    22.368    tuning/r[4]_i_14_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.974 r  tuning/r_reg[4]_i_5/O[3]
                         net (fo=1, routed)           0.466    23.440    tuning/r1[4]
    SLICE_X97Y20         LUT5 (Prop_lut5_I4_O)        0.306    23.746 r  tuning/r[4]_i_3/O
                         net (fo=1, routed)           0.289    24.035    tuning/r[4]_i_3_n_0
    SLICE_X97Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.159 r  tuning/r[4]_i_1/O
                         net (fo=1, routed)           0.000    24.159    tuning/r[4]_i_1_n_0
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.609    15.092    tuning/clk_100_IBUF_BUFG
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[4]/C
                         clock pessimism              0.394    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X97Y21         FDRE (Setup_fdre_C_D)        0.031    15.482    tuning/r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -24.159    
  -------------------------------------------------------------------
                         slack                                 -8.677    

Slack (VIOLATED) :        -8.661ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        18.577ns  (logic 8.853ns (47.657%)  route 9.724ns (52.343%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.375    21.718    tuning/r_reg[0]_i_8_n_2
    SLICE_X92Y21         LUT5 (Prop_lut5_I1_O)        0.329    22.047 r  tuning/r[4]_i_10/O
                         net (fo=1, routed)           0.190    22.237    tuning/r[4]_i_10_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    22.835 r  tuning/r_reg[4]_i_5/O[1]
                         net (fo=1, routed)           0.580    23.415    tuning/r1[2]
    SLICE_X94Y23         LUT5 (Prop_lut5_I4_O)        0.303    23.718 r  tuning/r[2]_i_3/O
                         net (fo=1, routed)           0.295    24.014    tuning/r[2]_i_3_n_0
    SLICE_X95Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.138 r  tuning/r[2]_i_1/O
                         net (fo=1, routed)           0.000    24.138    tuning/r[2]_i_1_n_0
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.606    15.089    tuning/clk_100_IBUF_BUFG
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[2]/C
                         clock pessimism              0.394    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.029    15.477    tuning/r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                         -24.138    
  -------------------------------------------------------------------
                         slack                                 -8.661    

Slack (VIOLATED) :        -8.609ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 8.801ns (47.505%)  route 9.725ns (52.495%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.697    22.039    tuning/r_reg[0]_i_8_n_2
    SLICE_X93Y21         LUT5 (Prop_lut5_I3_O)        0.329    22.368 r  tuning/r[4]_i_14/O
                         net (fo=1, routed)           0.000    22.368    tuning/r[4]_i_14_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.915 r  tuning/r_reg[4]_i_5/O[2]
                         net (fo=1, routed)           0.454    23.369    tuning/r1[3]
    SLICE_X95Y22         LUT5 (Prop_lut5_I4_O)        0.302    23.671 r  tuning/r[3]_i_3/O
                         net (fo=1, routed)           0.292    23.964    tuning/r[3]_i_3_n_0
    SLICE_X95Y23         LUT6 (Prop_lut6_I4_O)        0.124    24.088 r  tuning/r[3]_i_1/O
                         net (fo=1, routed)           0.000    24.088    tuning/r[3]_i_1_n_0
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.606    15.089    tuning/clk_100_IBUF_BUFG
    SLICE_X95Y23         FDRE                                         r  tuning/r_reg[3]/C
                         clock pessimism              0.394    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.031    15.479    tuning/r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -24.088    
  -------------------------------------------------------------------
                         slack                                 -8.609    

Slack (VIOLATED) :        -8.531ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 8.733ns (47.329%)  route 9.719ns (52.671%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.375    21.718    tuning/r_reg[0]_i_8_n_2
    SLICE_X92Y21         LUT5 (Prop_lut5_I1_O)        0.329    22.047 r  tuning/r[4]_i_10/O
                         net (fo=1, routed)           0.190    22.237    tuning/r[4]_i_10_n_0
    SLICE_X93Y21         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    22.719 r  tuning/r_reg[4]_i_5/O[0]
                         net (fo=1, routed)           0.459    23.178    tuning/r1[1]
    SLICE_X95Y22         LUT5 (Prop_lut5_I4_O)        0.299    23.477 r  tuning/r[1]_i_3/O
                         net (fo=1, routed)           0.413    23.889    tuning/r[1]_i_3_n_0
    SLICE_X97Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.013 r  tuning/r[1]_i_1/O
                         net (fo=1, routed)           0.000    24.013    tuning/r[1]_i_1_n_0
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.609    15.092    tuning/clk_100_IBUF_BUFG
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[1]/C
                         clock pessimism              0.394    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X97Y21         FDRE (Setup_fdre_C_D)        0.031    15.482    tuning/r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                         -24.013    
  -------------------------------------------------------------------
                         slack                                 -8.531    

Slack (VIOLATED) :        -7.396ns  (required time - arrival time)
  Source:                 tuning/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tuning/r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        17.315ns  (logic 7.952ns (45.925%)  route 9.363ns (54.075%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.799     5.561    tuning/clk_100_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  tuning/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y8         FDRE (Prop_fdre_C_Q)         0.518     6.079 f  tuning/q_reg[0]/Q
                         net (fo=47, routed)          0.441     6.520    tuning/q[0]
    SLICE_X103Y8         LUT1 (Prop_lut1_I0_O)        0.124     6.644 r  tuning/r[3]_i_318/O
                         net (fo=2, routed)           0.200     6.845    tuning/r[3]_i_318_n_0
    SLICE_X102Y8         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.440 r  tuning/r_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     7.440    tuning/r_reg[3]_i_222_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 f  tuning/r_reg[3]_i_219/O[1]
                         net (fo=16, routed)          0.663     8.426    tuning/r3[6]
    SLICE_X100Y8         LUT3 (Prop_lut3_I0_O)        0.306     8.732 f  tuning/r[3]_i_220/O
                         net (fo=40, routed)          0.726     9.458    tuning/r[3]_i_220_n_0
    SLICE_X99Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.582 r  tuning/r[3]_i_439/O
                         net (fo=1, routed)           0.780    10.361    tuning/r[3]_i_439_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.757 r  tuning/r_reg[3]_i_394/CO[3]
                         net (fo=1, routed)           0.000    10.757    tuning/r_reg[3]_i_394_n_0
    SLICE_X96Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  tuning/r_reg[3]_i_399/CO[3]
                         net (fo=1, routed)           0.000    10.874    tuning/r_reg[3]_i_399_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  tuning/r_reg[3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.991    tuning/r_reg[3]_i_332_n_0
    SLICE_X96Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.306 r  tuning/r_reg[3]_i_233/O[3]
                         net (fo=3, routed)           0.547    11.854    tuning/r_reg[3]_i_233_n_4
    SLICE_X92Y11         LUT5 (Prop_lut5_I1_O)        0.307    12.161 r  tuning/r[3]_i_235/O
                         net (fo=3, routed)           0.524    12.685    tuning/r[3]_i_235_n_0
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  tuning/r[3]_i_127/O
                         net (fo=1, routed)           0.803    13.612    tuning/r[3]_i_127_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.010 r  tuning/r_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.010    tuning/r_reg[3]_i_49_n_0
    SLICE_X95Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  tuning/r_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.124    tuning/r_reg[3]_i_18_n_0
    SLICE_X95Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  tuning/r_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.238    tuning/r_reg[3]_i_6_n_0
    SLICE_X95Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.572 r  tuning/r_reg[7]_i_11/O[1]
                         net (fo=21, routed)          1.229    15.801    tuning_n_16
    SLICE_X96Y18         LUT6 (Prop_lut6_I2_O)        0.303    16.104 r  r[0]_i_333/O
                         net (fo=1, routed)           0.000    16.104    r[0]_i_333_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.747 r  r_reg[0]_i_251/O[3]
                         net (fo=4, routed)           0.349    17.097    r_reg[0]_i_251_n_4
    SLICE_X99Y18         LUT3 (Prop_lut3_I0_O)        0.307    17.404 r  r[0]_i_250/O
                         net (fo=1, routed)           0.449    17.853    r[0]_i_250_n_0
    SLICE_X98Y19         LUT5 (Prop_lut5_I1_O)        0.124    17.977 r  r[0]_i_161/O
                         net (fo=2, routed)           0.578    18.555    r[0]_i_161_n_0
    SLICE_X94Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.679 r  r[0]_i_165/O
                         net (fo=1, routed)           0.000    18.679    r[0]_i_165_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.059 r  r_reg[0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.059    r_reg[0]_i_95_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.278 r  r_reg[0]_i_46/O[0]
                         net (fo=3, routed)           0.511    19.789    tuning/r_reg[0]_i_20_0[0]
    SLICE_X95Y18         LUT4 (Prop_lut4_I0_O)        0.295    20.084 r  tuning/r[0]_i_122/O
                         net (fo=1, routed)           0.480    20.565    tuning/r[0]_i_122_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.072 r  tuning/r_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.072    tuning/r_reg[0]_i_57_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.186 r  tuning/r_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.186    tuning/r_reg[0]_i_20_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.343 r  tuning/r_reg[0]_i_8/CO[1]
                         net (fo=10, routed)          0.371    21.714    tuning/r_reg[0]_i_8_n_2
    SLICE_X92Y21         LUT5 (Prop_lut5_I3_O)        0.329    22.043 r  tuning/r[0]_i_3/O
                         net (fo=1, routed)           0.710    22.752    tuning/r10_in[0]
    SLICE_X97Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.876 r  tuning/r[0]_i_1/O
                         net (fo=1, routed)           0.000    22.876    tuning/r[0]_i_1_n_0
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.609    15.092    tuning/clk_100_IBUF_BUFG
    SLICE_X97Y21         FDRE                                         r  tuning/r_reg[0]/C
                         clock pessimism              0.394    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X97Y21         FDRE (Setup_fdre_C_D)        0.029    15.480    tuning/r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -22.876    
  -------------------------------------------------------------------
                         slack                                 -7.396    

Slack (VIOLATED) :        -5.173ns  (required time - arrival time)
  Source:                 Maxindex/k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/maxindex_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        14.976ns  (logic 2.733ns (18.250%)  route 12.243ns (81.750%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.650     5.412    Maxindex/clk_100_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  Maxindex/k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  Maxindex/k_reg[2]/Q
                         net (fo=164, routed)         6.243    12.111    Maxindex/k_reg[2]
    SLICE_X102Y134       MUXF7 (Prop_muxf7_S_O)       0.314    12.425 r  Maxindex/FFTmax_reg[10]_i_5/O
                         net (fo=1, routed)           0.000    12.425    Maxindex/FFTmax_reg[10]_i_5_n_0
    SLICE_X102Y134       MUXF8 (Prop_muxf8_I0_O)      0.098    12.523 r  Maxindex/FFTmax_reg[10]_i_2/O
                         net (fo=1, routed)           3.566    16.089    Maxindex/FFTmax_reg[10]_i_2_n_0
    SLICE_X93Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.408 r  Maxindex/FFTmax[10]_i_1/O
                         net (fo=3, routed)           0.733    17.141    Maxindex/FFTmax[10]_i_1_n_0
    SLICE_X91Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.265 r  Maxindex/maxindex[9]_i_31/O
                         net (fo=1, routed)           0.000    17.265    Maxindex/maxindex[9]_i_31_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  Maxindex/maxindex_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.815    Maxindex/maxindex_reg[9]_i_15_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  Maxindex/maxindex_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.929    Maxindex/maxindex_reg[9]_i_6_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.043 r  Maxindex/maxindex_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.043    Maxindex/maxindex_reg[9]_i_3_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.314 r  Maxindex/maxindex_reg[9]_i_2/CO[0]
                         net (fo=1, routed)           0.506    18.820    Maxindex/maxindex_reg[9]_i_2_n_3
    SLICE_X100Y55        LUT3 (Prop_lut3_I2_O)        0.373    19.193 r  Maxindex/maxindex[9]_i_1/O
                         net (fo=55, routed)          1.195    20.388    Maxindex/maxindex
    SLICE_X106Y66        FDRE                                         r  Maxindex/maxindex_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.679    15.161    Maxindex/clk_100_IBUF_BUFG
    SLICE_X106Y66        FDRE                                         r  Maxindex/maxindex_reg[5]/C
                         clock pessimism              0.294    15.455    
                         clock uncertainty           -0.035    15.420    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205    15.215    Maxindex/maxindex_reg[5]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -20.388    
  -------------------------------------------------------------------
                         slack                                 -5.173    

Slack (VIOLATED) :        -5.173ns  (required time - arrival time)
  Source:                 Maxindex/k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/maxindex_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        14.976ns  (logic 2.733ns (18.250%)  route 12.243ns (81.750%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.650     5.412    Maxindex/clk_100_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  Maxindex/k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  Maxindex/k_reg[2]/Q
                         net (fo=164, routed)         6.243    12.111    Maxindex/k_reg[2]
    SLICE_X102Y134       MUXF7 (Prop_muxf7_S_O)       0.314    12.425 r  Maxindex/FFTmax_reg[10]_i_5/O
                         net (fo=1, routed)           0.000    12.425    Maxindex/FFTmax_reg[10]_i_5_n_0
    SLICE_X102Y134       MUXF8 (Prop_muxf8_I0_O)      0.098    12.523 r  Maxindex/FFTmax_reg[10]_i_2/O
                         net (fo=1, routed)           3.566    16.089    Maxindex/FFTmax_reg[10]_i_2_n_0
    SLICE_X93Y50         LUT6 (Prop_lut6_I0_O)        0.319    16.408 r  Maxindex/FFTmax[10]_i_1/O
                         net (fo=3, routed)           0.733    17.141    Maxindex/FFTmax[10]_i_1_n_0
    SLICE_X91Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.265 r  Maxindex/maxindex[9]_i_31/O
                         net (fo=1, routed)           0.000    17.265    Maxindex/maxindex[9]_i_31_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  Maxindex/maxindex_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.815    Maxindex/maxindex_reg[9]_i_15_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  Maxindex/maxindex_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.929    Maxindex/maxindex_reg[9]_i_6_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.043 r  Maxindex/maxindex_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.043    Maxindex/maxindex_reg[9]_i_3_n_0
    SLICE_X91Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.314 r  Maxindex/maxindex_reg[9]_i_2/CO[0]
                         net (fo=1, routed)           0.506    18.820    Maxindex/maxindex_reg[9]_i_2_n_3
    SLICE_X100Y55        LUT3 (Prop_lut3_I2_O)        0.373    19.193 r  Maxindex/maxindex[9]_i_1/O
                         net (fo=55, routed)          1.195    20.388    Maxindex/maxindex
    SLICE_X106Y66        FDRE                                         r  Maxindex/maxindex_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       1.679    15.161    Maxindex/clk_100_IBUF_BUFG
    SLICE_X106Y66        FDRE                                         r  Maxindex/maxindex_reg[6]/C
                         clock pessimism              0.294    15.455    
                         clock uncertainty           -0.035    15.420    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205    15.215    Maxindex/maxindex_reg[6]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -20.388    
  -------------------------------------------------------------------
                         slack                                 -5.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 out512_reg[380][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[380][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.499%)  route 0.153ns (54.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.555     1.502    clk_100_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  out512_reg[380][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  out512_reg[380][31]/Q
                         net (fo=1, routed)           0.153     1.783    Maxindex/res512_reg[380][32]_0[31]
    SLICE_X52Y49         FDRE                                         r  Maxindex/res512_reg[380][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.824     2.018    Maxindex/clk_100_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  Maxindex/res512_reg[380][31]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)        -0.006     1.765    Maxindex/res512_reg[380][31]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 out512_reg[336][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[336][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.449%)  route 0.226ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.638     1.585    clk_100_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  out512_reg[336][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  out512_reg[336][5]/Q
                         net (fo=1, routed)           0.226     1.952    Maxindex/res512_reg[336][32]_0[5]
    SLICE_X106Y48        FDRE                                         r  Maxindex/res512_reg[336][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.911     2.105    Maxindex/clk_100_IBUF_BUFG
    SLICE_X106Y48        FDRE                                         r  Maxindex/res512_reg[336][5]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X106Y48        FDRE (Hold_fdre_C_D)         0.075     1.933    Maxindex/res512_reg[336][5]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 out512_reg[421][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[421][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.627     1.574    clk_100_IBUF_BUFG
    SLICE_X49Y123        FDRE                                         r  out512_reg[421][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  out512_reg[421][12]/Q
                         net (fo=1, routed)           0.215     1.931    Maxindex/res512_reg[421][32]_0[12]
    SLICE_X53Y121        FDRE                                         r  Maxindex/res512_reg[421][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.896     2.090    Maxindex/clk_100_IBUF_BUFG
    SLICE_X53Y121        FDRE                                         r  Maxindex/res512_reg[421][12]/C
                         clock pessimism             -0.255     1.835    
    SLICE_X53Y121        FDRE (Hold_fdre_C_D)         0.075     1.910    Maxindex/res512_reg[421][12]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 out512_reg[404][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[404][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.780%)  route 0.187ns (53.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.609     1.556    clk_100_IBUF_BUFG
    SLICE_X96Y55         FDRE                                         r  out512_reg[404][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y55         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  out512_reg[404][18]/Q
                         net (fo=1, routed)           0.187     1.907    Maxindex/res512_reg[404][32]_0[18]
    SLICE_X94Y48         FDRE                                         r  Maxindex/res512_reg[404][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.882     2.076    Maxindex/clk_100_IBUF_BUFG
    SLICE_X94Y48         FDRE                                         r  Maxindex/res512_reg[404][18]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X94Y48         FDRE (Hold_fdre_C_D)         0.052     1.881    Maxindex/res512_reg[404][18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 out512_reg[484][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[484][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.918%)  route 0.221ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.610     1.557    clk_100_IBUF_BUFG
    SLICE_X101Y53        FDRE                                         r  out512_reg[484][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  out512_reg[484][23]/Q
                         net (fo=1, routed)           0.221     1.919    Maxindex/res512_reg[484][32]_0[23]
    SLICE_X96Y49         FDRE                                         r  Maxindex/res512_reg[484][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.882     2.076    Maxindex/clk_100_IBUF_BUFG
    SLICE_X96Y49         FDRE                                         r  Maxindex/res512_reg[484][23]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X96Y49         FDRE (Hold_fdre_C_D)         0.063     1.892    Maxindex/res512_reg[484][23]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 out512_reg[498][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[498][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.780%)  route 0.187ns (53.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.558     1.505    clk_100_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  out512_reg[498][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  out512_reg[498][22]/Q
                         net (fo=1, routed)           0.187     1.856    Maxindex/res512_reg[498][32]_0[22]
    SLICE_X38Y48         FDRE                                         r  Maxindex/res512_reg[498][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.828     2.022    Maxindex/clk_100_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  Maxindex/res512_reg[498][22]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.053     1.828    Maxindex/res512_reg[498][22]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 out512_reg[466][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[466][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.502%)  route 0.225ns (61.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.552     1.499    clk_100_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  out512_reg[466][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  out512_reg[466][30]/Q
                         net (fo=1, routed)           0.225     1.865    Maxindex/res512_reg[466][32]_0[30]
    SLICE_X47Y60         FDRE                                         r  Maxindex/res512_reg[466][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.824     2.018    Maxindex/clk_100_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  Maxindex/res512_reg[466][30]/C
                         clock pessimism             -0.252     1.766    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.071     1.837    Maxindex/res512_reg[466][30]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 out512_reg[210][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[210][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.562%)  route 0.159ns (55.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.554     1.501    clk_100_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  out512_reg[210][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  out512_reg[210][28]/Q
                         net (fo=1, routed)           0.159     1.788    Maxindex/res512_reg[210][32]_0[28]
    SLICE_X48Y53         FDRE                                         r  Maxindex/res512_reg[210][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.826     2.020    Maxindex/clk_100_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  Maxindex/res512_reg[210][28]/C
                         clock pessimism             -0.252     1.768    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)        -0.008     1.760    Maxindex/res512_reg[210][28]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 out512_reg[54][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Maxindex/res512_reg[54][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.466%)  route 0.207ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.553     1.500    clk_100_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  out512_reg[54][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  out512_reg[54][11]/Q
                         net (fo=1, routed)           0.207     1.848    Maxindex/res512_reg[54][32]_0[11]
    SLICE_X50Y18         FDRE                                         r  Maxindex/res512_reg[54][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.814     2.008    Maxindex/clk_100_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  Maxindex/res512_reg[54][11]/C
                         clock pessimism             -0.252     1.756    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.064     1.820    Maxindex/res512_reg[54][11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/Radix22ButterflyG1_btf1_re_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_out_re_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.188%)  route 0.200ns (51.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.555     1.502    FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/clk_100_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/Radix22ButterflyG1_btf1_re_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/Radix22ButterflyG1_btf1_re_reg_reg[21]/Q
                         net (fo=1, routed)           0.200     1.843    FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_out_re_reg[21]_0
    SLICE_X47Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.888 r  FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_out_re[21]_i_1__3/O
                         net (fo=1, routed)           0.000     1.888    FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_out_re_next[21]
    SLICE_X47Y8          FDRE                                         r  FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_out_re_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=43678, routed)       0.826     2.020    FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/clk_100_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_out_re_reg[21]/C
                         clock pessimism             -0.252     1.768    
    SLICE_X47Y8          FDRE (Hold_fdre_C_D)         0.091     1.859    FFT1/u_FFT_HDL_Optimized/u_SDF1_5_1/u_SDFCOMMUTATOR_5/SDFCummutator_out_re_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5      FFT1/u_FFT_HDL_Optimized/u_SDF1_3_1/u_dataMEM_im_0_3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5      FFT1/u_FFT_HDL_Optimized/u_SDF1_3_1/u_dataMEM_im_0_3/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6      FFT1/u_FFT_HDL_Optimized/u_SDF1_3_1/u_dataMEM_re_0_3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6      FFT1/u_FFT_HDL_Optimized/u_SDF1_3_1/u_dataMEM_re_0_3/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4      FFT1/u_FFT_HDL_Optimized/u_SDF1_1_1/u_dataMEM_re_0_1_generic/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4      FFT1/u_FFT_HDL_Optimized/u_SDF1_1_1/u_dataMEM_re_0_1_generic/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18     FFT1/u_FFT_HDL_Optimized/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18     FFT1/u_FFT_HDL_Optimized/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19     FFT1/u_FFT_HDL_Optimized/u_NaturalOrder_Stage/u_dataMEM_re_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19     FFT1/u_FFT_HDL_Optimized/u_NaturalOrder_Stage/u_dataMEM_re_1/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y33     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg_0_7_24_29/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27     FFT1/u_FFT_HDL_Optimized/u_SDF1_7_1/u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg_0_7_12_17/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       13.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.128ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 3.025ns (40.543%)  route 4.436ns (59.457%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 29.480 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=24, routed)          1.676    13.569    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124    13.693 f  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/skip_i_3/O
                         net (fo=2, routed)           0.554    14.246    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.120    14.366 f  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=8, routed)           1.546    15.913    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.327    16.240 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[4]_i_1/O
                         net (fo=2, routed)           0.660    16.900    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[4]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.655    29.480    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X7Y4           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.767    30.247    
                         clock uncertainty           -0.138    30.109    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.081    30.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         30.028    
                         arrival time                         -16.900    
  -------------------------------------------------------------------
                         slack                                 13.128    

Slack (MET) :             13.243ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.702ns (39.375%)  route 4.160ns (60.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.570ns = ( 29.403 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.272    14.165    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124    14.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_3/O
                         net (fo=2, routed)           1.023    15.312    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.124    15.436 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=7, routed)           0.866    16.301    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.578    29.403    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.803    30.206    
                         clock uncertainty           -0.138    30.068    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.524    29.544    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         29.544    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                 13.243    

Slack (MET) :             13.243ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.702ns (39.375%)  route 4.160ns (60.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.570ns = ( 29.403 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.272    14.165    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124    14.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_3/O
                         net (fo=2, routed)           1.023    15.312    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.124    15.436 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=7, routed)           0.866    16.301    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.578    29.403    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.803    30.206    
                         clock uncertainty           -0.138    30.068    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.524    29.544    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         29.544    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                 13.243    

Slack (MET) :             13.243ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.702ns (39.375%)  route 4.160ns (60.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.570ns = ( 29.403 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.272    14.165    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124    14.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_3/O
                         net (fo=2, routed)           1.023    15.312    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.124    15.436 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=7, routed)           0.866    16.301    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.578    29.403    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.803    30.206    
                         clock uncertainty           -0.138    30.068    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.524    29.544    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         29.544    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                 13.243    

Slack (MET) :             13.243ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.702ns (39.375%)  route 4.160ns (60.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.570ns = ( 29.403 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.272    14.165    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124    14.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_3/O
                         net (fo=2, routed)           1.023    15.312    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.124    15.436 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=7, routed)           0.866    16.301    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.578    29.403    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.803    30.206    
                         clock uncertainty           -0.138    30.068    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.524    29.544    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         29.544    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                 13.243    

Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 3.025ns (41.860%)  route 4.202ns (58.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.569ns = ( 29.402 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=24, routed)          1.676    13.569    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124    13.693 f  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/skip_i_3/O
                         net (fo=2, routed)           0.554    14.246    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.120    14.366 f  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=8, routed)           1.212    15.579    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I5_O)        0.327    15.906 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[3]_i_1/O
                         net (fo=2, routed)           0.760    16.665    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[3]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.577    29.402    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y3           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.803    30.205    
                         clock uncertainty           -0.138    30.067    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.095    29.972    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         29.972    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.331ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 3.025ns (41.598%)  route 4.247ns (58.402%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 29.480 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=24, routed)          1.676    13.569    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124    13.693 f  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/skip_i_3/O
                         net (fo=2, routed)           0.554    14.246    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I4_O)        0.120    14.366 f  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=8, routed)           1.546    15.913    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.327    16.240 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[4]_i_1/O
                         net (fo=2, routed)           0.471    16.711    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[4]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.655    29.480    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X7Y4           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.767    30.247    
                         clock uncertainty           -0.138    30.109    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.067    30.042    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         30.042    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                 13.331    

Slack (MET) :             13.338ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.702ns (39.375%)  route 4.160ns (60.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.570ns = ( 29.403 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.272    14.165    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124    14.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_3/O
                         net (fo=2, routed)           1.023    15.312    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.124    15.436 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=7, routed)           0.866    16.301    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.578    29.403    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.803    30.206    
                         clock uncertainty           -0.138    30.068    
    SLICE_X9Y1           FDRE (Setup_fdre_C_R)       -0.429    29.639    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         29.639    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                 13.338    

Slack (MET) :             13.338ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.702ns (39.375%)  route 4.160ns (60.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.570ns = ( 29.403 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=27, routed)          2.272    14.165    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124    14.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_3/O
                         net (fo=2, routed)           1.023    15.312    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.124    15.436 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=7, routed)           0.866    16.301    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.578    29.403    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.803    30.206    
                         clock uncertainty           -0.138    30.068    
    SLICE_X9Y1           FDRE (Setup_fdre_C_R)       -0.429    29.639    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         29.639    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                 13.338    

Slack (MET) :             13.387ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 2.826ns (39.923%)  route 4.253ns (60.077%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 29.481 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=30, routed)          1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=26, routed)          2.165    14.057    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X5Y3           LUT4 (Prop_lut4_I2_O)        0.124    14.181 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=1, routed)           0.670    14.852    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.124    14.976 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=2, routed)           0.611    15.587    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.124    15.711 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.807    16.518    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=30, routed)          1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         1.656    29.481    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X5Y2           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.767    30.248    
                         clock uncertainty           -0.138    30.110    
    SLICE_X5Y2           FDRE (Setup_fdre_C_CE)      -0.205    29.905    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.905    
                         arrival time                         -16.518    
  -------------------------------------------------------------------
                         slack                                 13.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.014%)  route 0.203ns (58.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.595     2.741    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     2.882 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.203     3.085    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[2]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.982    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.311%)  route 0.206ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.595     2.741    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y2           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     2.905 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.206     3.111    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[3]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.982    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.283%)  route 0.206ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.595     2.741    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X8Y1           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     2.905 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/Q
                         net (fo=1, routed)           0.206     3.112    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[0]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.982    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.487%)  route 0.205ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.594     2.740    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y5           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.128     2.868 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.205     3.073    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     2.929    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.509%)  route 0.204ns (61.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.594     2.740    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y3           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.128     2.868 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.204     3.073    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     2.928    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.307%)  route 0.206ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.594     2.740    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y3           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.128     2.868 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.206     3.074    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     2.929    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.787%)  route 0.242ns (63.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.623     2.769    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X7Y4           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     2.910 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.242     3.153    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[4]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.801     2.819    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.002    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.494%)  route 0.256ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.594     2.740    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/clk_48
    SLICE_X9Y5           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     2.881 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.256     3.138    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/clk_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.982    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.619     2.765    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X3Y15          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     2.906 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[89]/Q
                         net (fo=1, routed)           0.112     3.019    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[89]
    SLICE_X2Y14          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.888     3.602    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X2Y14          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[90]/C
                         clock pessimism             -0.822     2.780    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.075     2.855    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[90]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=30, routed)          0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.613     2.759    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X1Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     2.900 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/Q
                         net (fo=1, routed)           0.155     3.055    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last
    SLICE_X2Y21          SRLC32E                                      r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=156, routed)         0.881     3.595    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/clk_48
    SLICE_X2Y21          SRLC32E                                      r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
                         clock pessimism             -0.822     2.773    
    SLICE_X2Y21          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     2.882    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y0      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y1    i_audio/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X4Y0       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_20_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X4Y0       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_21_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X5Y4       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y0       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y0       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y0       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y0       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y17      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y17      i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y17      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y13      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y17      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y13      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y17      i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y13      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y21      i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK



