;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -7, <-120
	SUB @-127, 100
	MOV <-13, 36
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, @106
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	CMP @121, 103
	MOV -1, <-20
	SUB -207, <-120
	CMP @121, 106
	MOV -1, <-20
	ADD 0, 0
	SUB @-127, 100
	MOV -17, <-20
	SUB @121, 106
	SUB -1, <-20
	SPL -1, @-60
	SUB @127, @106
	SLT #-430, -29
	SUB @-1, 3
	ADD 0, 0
	SUB @-127, 100
	SUB <-3, 0
	ADD 271, 60
	MOV -17, <-20
	JMN @130, 360
	ADD #270, <1
	MOV <3, @136
	ADD #270, <1
	MOV <3, @136
	ADD 271, 60
	SPL 636, #634
	ADD #270, <1
	MOV -1, <-20
	SUB @121, 100
	MOV -1, <-20
	ADD #270, <1
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	SPL @300, 90
	SPL 0, <402
