Source Block: verilog-ethernet/rtl/gmii_phy_if.v@154:164@HdlIdDef
    end
end

// register RX data from PHY to MAC
(* IOB = "TRUE" *)
reg [7:0] gmii_rxd_reg = 0;
(* IOB = "TRUE" *)
reg gmii_rx_dv_reg = 0;
(* IOB = "TRUE" *)
reg gmii_rx_er_reg = 0;


Diff Content:
- 159 reg [7:0] gmii_rxd_reg = 0;
+ 159 reg [7:0] gmii_rxd_reg = 8'd0;

Clone Blocks:
