module wideexpr_00852(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {3{$signed((ctrl[5]?{1{(ctrl[0]?2'sb11:+(((ctrl[2]?s5:3'sb000))>>((ctrl[3]?4'sb0111:s1))))}}:(5'sb01011)<<<(((((s3)<<<(s5))<<<({1{s2}}))>>>(+((u5)+(3'sb001))))==((ctrl[7]?(ctrl[2]?(s2)|(1'sb0):5'sb10001):+(+(6'sb110111)))))))}};
  assign y1 = ~(({4{(+(((4'sb0101)<=((ctrl[1]?s5:(3'sb010)>>>(u1))))>>>((1'sb0)<<($signed((5'sb01001)>>>(s5))))))>>((s0)>>>((ctrl[1]?~&(((2'sb10)<<<(s0))&(s3)):u7)))}})>=(s2));
  assign y2 = ((ctrl[2]?{s7,(ctrl[0]?s2:s4),s0,$signed((s4)<<(($signed((ctrl[5]?-(3'sb011):(s5)|(s6))))<<<($signed(((s7)<<(4'sb0101))<<<((s5)<<(6'b011010))))))}:(ctrl[3]?$unsigned(u4):$unsigned(($signed((5'sb11101)==(s5)))>>>((ctrl[5]?((s7)&($signed(5'b11010)))<<<((-(s7))^(2'sb00)):$signed(((ctrl[5]?2'sb01:6'sb110110))-((s4)^(s5)))))))))<<<((u5)&(($unsigned((3'sb000)+($signed({1{(u0)<=({6'sb000110})}}))))-({3{^($signed((-(5'sb01100))>>>(s5)))}})));
  assign y3 = (s6)<<<(6'sb001010);
  assign y4 = (($signed(6'sb111100))>>((((ctrl[4]?+($unsigned(({s6,6'sb101111})+((u2)|(2'b11)))):-(s7)))>>(5'b00010))^(((($signed({+(u2),(s0)>>(s0)}))+(($signed({4'sb0110,u2,s7}))>>(~^(-(s1)))))<<<((ctrl[5]?s5:((u5)>=($signed(1'sb1)))<<(s5))))<<<(+((ctrl[5]?$signed(5'b11010):(ctrl[6]?2'sb11:-(s5))))))))<=(+(+({(ctrl[6]?(ctrl[1]?3'sb110:-(((3'sb101)>>>(s5))>>>((ctrl[5]?1'sb1:6'sb000100)))):(+(((3'sb100)^~(1'sb0))<<(4'sb0001)))^((ctrl[0]?((2'sb11)<<(4'sb0110))>>>({u4,u7,s1}):$signed((6'b011110)&(s6))))),1'sb0,-(2'sb00),(s2)^~(+($signed(((ctrl[1]?s5:s4))<<<(5'sb00011))))})));
  assign y5 = (ctrl[0]?(u1)-({{3'sb010},(ctrl[1]?(s4)^~(s5):$signed($unsigned(1'b1)))}):u5);
  assign y6 = (((ctrl[4]?4'sb0111:-(5'sb11000)))-(+((ctrl[2]?-(s7):((ctrl[0]?3'sb101:3'sb111))^~(4'sb1100)))))&(-(1'sb1));
  assign y7 = (s0)<<(4'sb1010);
endmodule
