# Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT
"""ROCKE architecture target metadata (the polymorphic-core SSOT).

``ArchTarget`` is the single ROCKE-owned description of *what a gfx target
supports* — wave size, LDS capacity, the MMA atom catalog, memory capability
bits, and resource limits. It carries **hardware facts only**: no pipeline or
scheduler vocabulary (those are instance-side policy), and no LLVM intrinsic
text (that is the ``ISABackend``).

The data lives in ``core/arch/data/arch_specs.json`` and is loaded here. Nothing
in this module imports from ``dispatcher/`` — ROCKE is standalone and must be
importable/testable without the dispatcher tree on disk.

See ``dsl_docs/architecture/multi_arch_data_layout.md``.
"""

from __future__ import annotations

import json
import re
from dataclasses import dataclass, field
from enum import Enum, IntEnum
from functools import lru_cache
from pathlib import Path
from typing import Any, Dict, List, Optional, Tuple

# Re-export for callers using the original architecture entry point.
from ..dtypes import normalize_dtype

_DATA_FILE = Path(__file__).parent / "data" / "arch_specs.json"

# A callable that, given an :class:`~rocke.core.ir.IRBuilder`, a runtime lane
# ``Value`` (0..wave_size-1) and a compile-time fragment slot index, emits the
# index arithmetic for the two tile coordinates of that fragment element and
# returns them as a ``(Value, Value)`` pair. The coordinate meaning depends on
# the machine operand position (see :class:`LayoutMap.role`):
#
#   * src0 -> ``(row, k)`` in the atom's M x K input tile
#   * src1 -> ``(k, col)`` in the atom's K x N input tile
#   * src2/dst -> ``(row, col)`` in the atom's M x N tile
#
# The map is *pure* with respect to the IR: it only emits ``arith.*`` ops via the
# builder, so the same map drives both fragment loads (compute the source
# coordinate, gather into the fragment slot) and fragment stores (compute the
# destination coordinate, scatter the slot).
_LaneCoordFn = Any  # Callable[[IRBuilder, Value, int], Tuple[Value, Value]]


@dataclass(frozen=True)
class LayoutMap:
    """Lane/slot -> tile-coordinate map for one MMA fragment role.

    A ``LayoutMap`` is the data-layout contract between an MMA atom and the
    kernel body: it converts a *physical* register location (which lane holds
    the value, and which slot of that lane's fragment vector) into the *logical*
    matrix coordinate that location represents. Because MFMA (wave64) and WMMA
    (wave32) scatter the same logical tile across lanes very differently, the
    kernel cannot hard-code the math — it asks the atom's ``LayoutMap`` for it.

    Attributes
    ----------
    role
        ``"src0"``, ``"src1"``, ``"src2"``, or ``"dst"``. ``src0`` uses
        ``(row, k)``, ``src1`` uses ``(k, col)``, and ``src2``/``dst`` use
        ``(row, col)`` coordinates. ``scale_src0`` and ``scale_src1`` use
        ``(row, K-group)`` and ``(K-group, col)`` for logical scale elements.
    frag_len
        Number of fragment slots per lane for this role (the per-lane vector
        length: e.g. 4 for an MFMA 16x16x16 accumulator, 8 for the WMMA
        accumulator).
    wave_size
        The wave size the map's lane arithmetic assumes (64 for MFMA, 32 for
        WMMA). Surfaced so a kernel can assert the launch geometry matches.
    fn
        The lowering callable ``(builder, lane, slot) -> (coord0, coord1)``.

    Use :meth:`coord` to invoke the map; it validates the slot index and emits
    the arithmetic through the supplied builder.
    """

    role: str
    frag_len: int
    wave_size: int
    fn: _LaneCoordFn = field(repr=False)

    def coord(self, builder: Any, lane: Any, slot: int) -> Tuple[Any, Any]:
        """Emit the index math for ``(lane, slot)`` and return the coord pair.

        ``builder`` is an :class:`~rocke.core.ir.IRBuilder`; ``lane`` is a
        runtime ``i32`` ``Value``; ``slot`` is a compile-time int in
        ``[0, frag_len)``. The returned pair is two ``i32`` ``Value``s whose
        meaning is set by :attr:`role`.
        """
        if not (0 <= slot < self.frag_len):
            raise ValueError(
                f"fragment slot {slot} out of range [0, {self.frag_len}) "
                f"for {self.role!r} layout map"
            )
        return self.fn(builder, lane, slot)


class MmaScaleDType(str, Enum):
    """Scale value formats, independent of matrix dtypes and target support.

    E5M3 is an unsigned scale format, distinct from the signed E5M2 matrix
    format. Only E4M3 shares the accepted matrix spelling ``fp8e4m3``.
    """

    E8M0 = "e8m0"
    E4M3 = "e4m3"
    E5M3 = "e5m3"

    def __str__(self) -> str:
        return self.value

    @classmethod
    def _missing_(cls, value: object) -> MmaScaleDType | None:
        if value == "fp8e4m3":
            return cls.E4M3
        return None


class MmaScaleBlockK(IntEnum):
    """Number of K elements sharing one scale."""

    K16 = 16
    K32 = 32


def _normalize_mma_scales(
    a_dtype: str | None, b_dtype: str | None, block_k: int | None
) -> tuple[MmaScaleDType | None, MmaScaleDType | None, MmaScaleBlockK | None]:
    """Validate the complete scale contract, independently of backend support."""
    if a_dtype is None and b_dtype is None and block_k is None:
        return None, None, None
    try:
        a, b = MmaScaleDType(a_dtype), MmaScaleDType(b_dtype)
    except ValueError:
        raise ValueError("MMA scale dtype must be e8m0, e4m3, or e5m3") from None
    if type(block_k) not in (int, MmaScaleBlockK) or block_k not in (16, 32):
        raise ValueError("MMA scale_block_k must be an integer equal to 16 or 32")
    return a, b, MmaScaleBlockK(block_k)


@dataclass(frozen=True)
class MmaScaleOperand:
    """Scale value format and granularity for one matrix source.

    ``dtype`` is one of ``e8m0``, ``e4m3``, or ``e5m3``; ``fp8e4m3`` is an
    alias for ``e4m3``. It describes the scale values independently of the
    source dtype and the backend's packed register carrier. ``block_size``
    is the number of source elements along K sharing one scale value. Only
    16 and 32 are valid: SCALE and SCALE16 use 32 and 16, respectively.
    """

    dtype: MmaScaleDType | str
    block_size: MmaScaleBlockK | int
    frag_len: int = 0
    layout: LayoutMap | None = field(default=None, repr=False, compare=False)

    def __post_init__(self) -> None:
        try:
            dtype = MmaScaleDType(self.dtype)
        except ValueError:
            raise ValueError("MMA scale dtype must be e8m0, e4m3, or e5m3") from None
        if type(self.block_size) not in (
            int,
            MmaScaleBlockK,
        ) or self.block_size not in (16, 32):
            raise ValueError(
                "MMA scale block_size must be an integer equal to 16 or 32"
            )
        object.__setattr__(self, "dtype", dtype)
        object.__setattr__(self, "block_size", MmaScaleBlockK(self.block_size))
        if type(self.frag_len) is not int or self.frag_len < 0:
            raise ValueError(f"invalid scale fragment length: {self.frag_len!r}")
        if self.layout is not None and (
            not self.frag_len or self.layout.frag_len != self.frag_len
        ):
            raise ValueError("scale layout does not match its fragment metadata")


@dataclass(frozen=True)
class MmaDst:
    """Metadata for the matrix ``dst`` operand.

    A zero ``frag_len`` leaves the width unspecified; ``IRBuilder.mma`` resolves
    it from the atom's catalog entry. Emission supports fp32 and i32 destinations.
    """

    dtype: str
    frag_len: int = 0
    layout: Optional[LayoutMap] = field(default=None, repr=False, compare=False)

    def require_layout(self, name: str, op: "MmaOp") -> LayoutMap:
        if self.layout is None:
            raise NotImplementedError(
                f"no verified {name!r} layout map for MMA op_id {op.op_id!r} "
                f"({op.m}x{op.n}x{op.k}); add one to "
                f"_MMA_FRAGMENT_INFO before consuming it"
            )
        return self.layout


@dataclass(frozen=True)
class MmaSrc:
    """Metadata for one matrix ``src``, with an optional scale operand."""

    dtype: str
    frag_len: int = 0
    layout: Optional[LayoutMap] = field(default=None, repr=False, compare=False)
    scale: Optional[MmaScaleOperand] = None

    def require_layout(self, name: str, op: "MmaOp") -> LayoutMap:
        if self.layout is None:
            raise NotImplementedError(
                f"no verified {name!r} layout map for MMA op_id {op.op_id!r} "
                f"({op.m}x{op.n}x{op.k}); add one to "
                f"_MMA_FRAGMENT_INFO before consuming it"
            )
        return self.layout


@dataclass(frozen=True)
class MmaOp:
    """A single supported matrix-multiply-accumulate atom on a target.

    ``op_id`` identifies a concrete operand contract. The backend reads
    metadata, not the ID spelling; LLVM intrinsic text belongs to the ISA layer.

    ``srcs`` contains ``src0``, ``src1``, and ``src2`` in machine order. The
    first two are multiplicands, ``src2`` is the accumulator input, and ``dst``
    is the matrix result.
    Optional scale operands belong to the source they scale; they are not extra
    matrix fragments in ``srcs``.
    """

    family: str  # "mma" | "wmma" | "wmma_scaled"
    srcs: Tuple[MmaSrc, MmaSrc, MmaSrc]
    dst: MmaDst
    m: int
    n: int
    k: int
    op_id: str
    wave_size: int = 64

    def __post_init__(self) -> None:
        if len(self.srcs) != 3:
            raise ValueError(f"MMA op {self.op_id!r} requires exactly 3 matrix sources")
        for i, src in enumerate(self.srcs):
            if src.scale is not None and src.scale.layout is not None:
                layout = src.scale.layout
                if layout.role != f"scale_src{i}" or layout.wave_size != self.wave_size:
                    raise ValueError("scale layout does not match its source metadata")
        if self.family == "wmma_scaled":
            _normalize_mma_scales(
                self.a_scale_dtype, self.b_scale_dtype, self.scale_block_k
            )

    @property
    def shape(self) -> Tuple[int, int, int]:
        return (self.m, self.n, self.k)

    def src(self, index: int) -> MmaSrc:
        if not 0 <= index < len(self.srcs):
            raise IndexError(f"MMA src index {index} is outside [0, {len(self.srcs)})")
        return self.srcs[index]

    def src_layout(self, index: int) -> LayoutMap:
        return self.src(index).require_layout(f"src{index}", self)

    def dst_layout(self) -> LayoutMap:
        return self.dst.require_layout("dst", self)

    # Compatibility projections for existing mathematical A/B/C callers. The
    # historical C surface described the accumulator result, so C projects dst;
    # src2 is available only through the canonical indexed interface.
    @property
    def a_dtype(self) -> str:
        return self.srcs[0].dtype

    @property
    def b_dtype(self) -> str:
        return self.srcs[1].dtype

    @property
    def c_dtype(self) -> str:
        return self.dst.dtype

    @property
    def a_frag_len(self) -> int:
        return self.srcs[0].frag_len

    @property
    def b_frag_len(self) -> int:
        return self.srcs[1].frag_len

    @property
    def c_frag_len(self) -> int:
        return self.dst.frag_len

    # --- physical-layout compatibility accessors -------------------------
    def a_layout(self) -> LayoutMap:
        """The A-operand ``(row, k)`` lane/slot -> coordinate map."""
        return self.src_layout(0)

    def b_layout(self) -> LayoutMap:
        """The B-operand ``(k, col)`` lane/slot -> coordinate map."""
        return self.src_layout(1)

    def c_layout(self) -> LayoutMap:
        """Legacy result ``(row, col)`` lane/slot -> coordinate map."""
        return self.dst_layout()

    @property
    def a_scale_dtype(self) -> MmaScaleDType | None:
        return self.srcs[0].scale.dtype if self.srcs[0].scale else None

    @property
    def b_scale_dtype(self) -> MmaScaleDType | None:
        return self.srcs[1].scale.dtype if self.srcs[1].scale else None

    @property
    def scale_block_k(self) -> MmaScaleBlockK | None:
        """Shared block size for consumers requiring a complete A/B contract."""
        a, b = self.srcs[0].scale, self.srcs[1].scale
        if a is None and b is None:
            return None
        if a is None or b is None or a.block_size != b.block_size:
            raise ValueError("MMA sources do not have a shared scale block size")
        return a.block_size

    @property
    def a_scale_frag_len(self) -> int:
        return self.srcs[0].scale.frag_len if self.srcs[0].scale else 0

    @property
    def b_scale_frag_len(self) -> int:
        return self.srcs[1].scale.frag_len if self.srcs[1].scale else 0

    def src_scale_layout(self, index: int) -> LayoutMap:
        scale = self.src(index).scale
        if scale is None or scale.layout is None:
            raise NotImplementedError(
                f"no verified 'scale_src{index}' layout map for MMA op_id {self.op_id!r} "
                f"({self.m}x{self.n}x{self.k}); add one to "
                f"_MMA_FRAGMENT_INFO before consuming it"
            )
        return scale.layout

    def a_scale_layout(self) -> LayoutMap:
        return self.src_scale_layout(0)

    def b_scale_layout(self) -> LayoutMap:
        return self.src_scale_layout(1)

    def acc_layout(self) -> LayoutMap:
        return self.dst_layout()


# ---------------------------------------------------------------------------
# Physical fragment layout maps
# ---------------------------------------------------------------------------
#
# The lane arithmetic below is the BYTE-IDENTICAL contract for the MFMA path: it
# reproduces exactly the math the existing MFMA kernels already emit, namely
# ``helpers/atoms.py::MfmaAtom.lane_to_output`` (accumulator) and the operand
# layout documented on the ``MfmaAtom`` factory methods. The WMMA maps encode
# the hardware-verified wave32 gfx1151 layout (see ``instances/gfx1151``).
#
# Each builder returns a ``(builder, lane, slot) -> (coord0, coord1)`` closure.
# ``slot`` is bound at closure-build time? No — it is passed at call time so a
# single LayoutMap covers all slots of the fragment.


def _mfma_row_col_16x16(builder, lane, slot):
    """MFMA 16x16 src2/dst row-column map.

    Mirrors ``MfmaAtom.lane_to_output`` for the (16, 16) case with
    ``c_per_lane == 4`` (``row = m_blk * 4 + i``, ``col = lane % 16``).
    """
    c16 = builder.const_i32(16)
    n_in_atom = builder.mod(lane, c16)
    m_blk = builder.div(lane, c16)
    row = builder.add(builder.mul(m_blk, builder.const_i32(4)), builder.const_i32(slot))
    return row, n_in_atom


def _mfma_row_col_32x32(builder, lane, slot):
    """MFMA 32x32 src2/dst row-column map.

    Mirrors ``MfmaAtom.lane_to_output`` for the (32, 32) case:
    ``row = (i // 4) * 8 + (lane // 32) * 4 + (i % 4)``, ``col = lane % 32``.
    """
    c32 = builder.const_i32(32)
    n_in_atom = builder.mod(lane, c32)
    m_blk = builder.div(lane, c32)
    rb = slot // 4
    ri = slot % 4
    row = builder.add(
        builder.add(
            builder.const_i32(rb * 8), builder.mul(m_blk, builder.const_i32(4))
        ),
        builder.const_i32(ri),
    )
    return row, n_in_atom


def _mfma_a_16x16(builder, lane, slot):
    """MFMA 16x16x16 A operand: lane holds row ``lane % 16``, K ``k_blk*4 + slot``.

    Per ``MfmaAtom.f16_16x16x16``: ``m_in_atom = lane % 16``,
    ``k_blk = lane // 16``, and the lane's ``<4 x half>`` covers
    ``K = [k_blk*4 : k_blk*4 + 4]``. Returns ``(row, k)``.
    """
    c16 = builder.const_i32(16)
    m_in_atom = builder.mod(lane, c16)
    k_blk = builder.div(lane, c16)
    k = builder.add(builder.mul(k_blk, builder.const_i32(4)), builder.const_i32(slot))
    return m_in_atom, k


def _mfma_b_16x16(builder, lane, slot):
    """MFMA 16x16x16 B operand: lane holds col ``lane % 16``, K ``k_blk*4 + slot``.

    Symmetric to :func:`_mfma_a_16x16`; the B fragment is laid out by column.
    Returns ``(k, col)``.
    """
    c16 = builder.const_i32(16)
    n_in_atom = builder.mod(lane, c16)
    k_blk = builder.div(lane, c16)
    k = builder.add(builder.mul(k_blk, builder.const_i32(4)), builder.const_i32(slot))
    return k, n_in_atom


def _mfma_a_16x16x8_xf32(builder, lane, slot):
    c = builder.const_i32(16)
    axis = builder.mod(lane, c)
    group = builder.div(lane, c)
    k = builder.add(builder.mul(group, builder.const_i32(2)), builder.const_i32(slot))
    return axis, k


def _mfma_b_16x16x8_xf32(builder, lane, slot):
    c = builder.const_i32(16)
    axis = builder.mod(lane, c)
    group = builder.div(lane, c)
    k = builder.add(builder.mul(group, builder.const_i32(2)), builder.const_i32(slot))
    return k, axis


def _mfma_a_32x32x4_xf32(builder, lane, slot):
    c = builder.const_i32(32)
    axis = builder.mod(lane, c)
    group = builder.div(lane, c)
    k = builder.add(builder.mul(group, builder.const_i32(2)), builder.const_i32(slot))
    return axis, k


def _mfma_b_32x32x4_xf32(builder, lane, slot):
    c = builder.const_i32(32)
    axis = builder.mod(lane, c)
    group = builder.div(lane, c)
    k = builder.add(builder.mul(group, builder.const_i32(2)), builder.const_i32(slot))
    return k, axis


def _mfma_a_16x16x4_f32(builder, lane, slot):
    """MFMA 16x16x4 fp32 A operand: each lane holds one fp32 scalar.

    row = lane % 16, k = lane // 16 (slot is always 0 — a_frag_len == 1).
    Returns ``(row, k)``.
    """
    c16 = builder.const_i32(16)
    m_in_atom = builder.mod(lane, c16)
    k = builder.div(lane, c16)
    return m_in_atom, k


def _mfma_b_16x16x4_f32(builder, lane, slot):
    """MFMA 16x16x4 fp32 B operand: each lane holds one fp32 scalar.

    col = lane % 16, k = lane // 16 (slot is always 0 — b_frag_len == 1).
    Returns ``(k, col)``.
    """
    c16 = builder.const_i32(16)
    n_in_atom = builder.mod(lane, c16)
    k = builder.div(lane, c16)
    return k, n_in_atom


def _mfma_a_32x32x2_f32(builder, lane, slot):
    """MFMA 32x32x2 fp32 A operand: each lane holds one fp32 scalar.

    row = lane % 32, k = lane // 32 (slot is always 0 — a_frag_len == 1).
    Returns ``(row, k)``.
    """
    c32 = builder.const_i32(32)
    m_in_atom = builder.mod(lane, c32)
    k = builder.div(lane, c32)
    return m_in_atom, k


def _mfma_b_32x32x2_f32(builder, lane, slot):
    """MFMA 32x32x2 fp32 B operand: each lane holds one fp32 scalar.

    col = lane % 32, k = lane // 32 (slot is always 0 — b_frag_len == 1).
    Returns ``(k, col)``.
    """
    c32 = builder.const_i32(32)
    n_in_atom = builder.mod(lane, c32)
    k = builder.div(lane, c32)
    return k, n_in_atom


def _mfma_a_32x32x8(builder, lane, slot):
    """MFMA 32x32x8 A operand: row ``lane % 32``, K ``k_blk*4 + slot``.

    Per ``MfmaAtom.f16_32x32x8``: ``m_in_atom = lane % 32``,
    ``k_blk = lane // 32`` (0 or 1), lane ``<4 x half>`` covers
    ``K = [k_blk*4 : k_blk*4 + 4]``. Returns ``(row, k)``.
    """
    c32 = builder.const_i32(32)
    m_in_atom = builder.mod(lane, c32)
    k_blk = builder.div(lane, c32)
    k = builder.add(builder.mul(k_blk, builder.const_i32(4)), builder.const_i32(slot))
    return m_in_atom, k


def _mfma_b_32x32x8(builder, lane, slot):
    """MFMA 32x32x8 B operand: col ``lane % 32``, K ``k_blk*4 + slot``."""
    c32 = builder.const_i32(32)
    n_in_atom = builder.mod(lane, c32)
    k_blk = builder.div(lane, c32)
    k = builder.add(builder.mul(k_blk, builder.const_i32(4)), builder.const_i32(slot))
    return k, n_in_atom


def _mfma_a_16x16x32(builder, lane, slot):
    """MFMA 16x16x32 A operand: row ``lane % 16``, K ``k_blk*8 + slot``.

    Per ``MfmaAtom.f16_16x16x32`` (the K-packed CDNA3 atom, hardware-verified to
    1e-3): ``m_in_atom = lane % 16``, ``k_blk = lane // 16`` (0..3), and the
    lane's ``<8 x half>`` covers the *contiguous* block
    ``K = [k_blk*8 : k_blk*8 + 8]``. The flat-concat alternative
    (``[k_blk*4 : k_blk*4+4] + [k_blk*4+16 : k_blk*4+20]``) compiles and
    validates only to 1e-2 -- this contiguous packing is the correct one.
    Returns ``(row, k)``.
    """
    c16 = builder.const_i32(16)
    m_in_atom = builder.mod(lane, c16)
    k_blk = builder.div(lane, c16)
    k = builder.add(builder.mul(k_blk, builder.const_i32(8)), builder.const_i32(slot))
    return m_in_atom, k


def _mfma_b_16x16x32(builder, lane, slot):
    """MFMA 16x16x32 B operand: col ``lane % 16``, K ``k_blk*8 + slot``.

    Symmetric to :func:`_mfma_a_16x16x32` (B laid out by column). Returns
    ``(k, col)``.
    """
    c16 = builder.const_i32(16)
    n_in_atom = builder.mod(lane, c16)
    k_blk = builder.div(lane, c16)
    k = builder.add(builder.mul(k_blk, builder.const_i32(8)), builder.const_i32(slot))
    return k, n_in_atom


def _mfma_a_32x32x16(builder, lane, slot):
    """MFMA 32x32x16 A operand: row ``lane % 32``, K ``k_blk*8 + slot``.

    The K=16 sibling of :func:`_mfma_a_32x32x8` (per ``MfmaAtom.f16_32x32x16``):
    ``m_in_atom = lane % 32``, ``k_blk = lane // 32`` (0 or 1), and the lane's
    ``<8 x half>`` covers the contiguous block ``K = [k_blk*8 : k_blk*8 + 8]`` --
    the same CDNA3 K-packing rule the verified 16x16x32 atom uses (contiguous,
    not flat-concat). Returns ``(row, k)``.
    """
    c32 = builder.const_i32(32)
    m_in_atom = builder.mod(lane, c32)
    k_blk = builder.div(lane, c32)
    k = builder.add(builder.mul(k_blk, builder.const_i32(8)), builder.const_i32(slot))
    return m_in_atom, k


def _mfma_b_32x32x16(builder, lane, slot):
    """MFMA 32x32x16 B operand: col ``lane % 32``, K ``k_blk*8 + slot``.

    Symmetric to :func:`_mfma_a_32x32x16` (B laid out by column). Returns
    ``(k, col)``.
    """
    c32 = builder.const_i32(32)
    n_in_atom = builder.mod(lane, c32)
    k_blk = builder.div(lane, c32)
    k = builder.add(builder.mul(k_blk, builder.const_i32(8)), builder.const_i32(slot))
    return k, n_in_atom


def _wmma_row_col_16x16(builder, lane, slot):
    """WMMA 16x16x16 src2/dst row-column map.

    ``<8 x float>`` per lane; slot ``i`` -> ``(row 2*i + lane // 16,
    col lane % 16)``. Returns ``(row, col)``.
    """
    c16 = builder.const_i32(16)
    col = builder.mod(lane, c16)
    half = builder.div(lane, c16)
    row = builder.add(builder.const_i32(2 * slot), half)
    return row, col


def _wmma_a_16x16(builder, lane, slot):
    """WMMA 16x16x16 A operand (wave32): lane ``l`` holds row ``l % 16``;
    the ``<16 x half>`` fragment slot ``i`` is K=``i`` (0..15). Returns
    ``(row, k)``."""
    c16 = builder.const_i32(16)
    row = builder.mod(lane, c16)
    return row, builder.const_i32(slot)


def _wmma_b_16x16(builder, lane, slot):
    """WMMA 16x16x16 B operand (wave32): lane ``l`` holds col ``l % 16``;
    fragment slot ``i`` is K=``i`` (0..15). Returns ``(k, col)``."""
    c16 = builder.const_i32(16)
    col = builder.mod(lane, c16)
    return builder.const_i32(slot), col


# --- RDNA3/3.5 integer WMMA (iu8) 16x16x16 lane maps --------------------------
# Same lane geometry as f16 WMMA (lane l holds row/col l%16, cross-half
# duplication), but the K=16 dimension is *packed* into the <4 x i32> A/B
# fragment: slot j (0..3) is one i32 holding the four int8 K-values
# [4j, 4j+1, 4j+2, 4j+3]. The lane map therefore returns the K *base* of the
# slot (4*j); the kernel/staging code packs the four consecutive K bytes from
# there. The accumulator is identical to f16 WMMA (_wmma_row_col_16x16), only the
# element type is i32 instead of f32.
def _wmma_a_16x16_iu8(builder, lane, slot):
    """iu8 WMMA A operand (wave32): lane ``l`` holds row ``l % 16``; A fragment
    slot ``j`` is the i32 packing K=[4j..4j+3]. Returns ``(row, k_base=4j)``."""
    c16 = builder.const_i32(16)
    row = builder.mod(lane, c16)
    return row, builder.const_i32(4 * slot)


def _wmma_b_16x16_iu8(builder, lane, slot):
    """iu8 WMMA B operand (wave32): lane ``l`` holds col ``l % 16``; B fragment
    slot ``j`` is the i32 packing K=[4j..4j+3]. Returns ``(k_base=4j, col)``."""
    c16 = builder.const_i32(16)
    col = builder.mod(lane, c16)
    return builder.const_i32(4 * slot), col


# --- RDNA3/3.5 integer WMMA (iu4) 16x16x16 lane maps --------------------------
# Same lane geometry as iu8, but the K=16 dimension is packed into <2 x i32>:
# slot j (0..1) holds eight signed int4 values K=[8j..8j+7].
def _wmma_a_16x16_iu4(builder, lane, slot):
    """iu4 WMMA A operand (wave32): lane ``l`` holds row ``l % 16``; A fragment
    slot ``j`` is the i32 packing K=[8j..8j+7]. Returns ``(row, k_base=8j)``."""
    c16 = builder.const_i32(16)
    row = builder.mod(lane, c16)
    return row, builder.const_i32(8 * slot)


def _wmma_b_16x16_iu4(builder, lane, slot):
    """iu4 WMMA B operand (wave32): lane ``l`` holds col ``l % 16``; B fragment
    slot ``j`` is the i32 packing K=[8j..8j+7]. Returns ``(k_base=8j, col)``."""
    c16 = builder.const_i32(16)
    col = builder.mod(lane, c16)
    return builder.const_i32(8 * slot), col


# --- RDNA4 (gfx12) WMMA 16x16x16 lane maps ------------------------------------
# RDNA4 dropped the RDNA3/3.5 cross-half duplication: A/B fragments are
# ``<8 x half>`` per lane (not <16 x half>), and the K dimension is split across
# the two lane-halves (lanes 0-15 carry K 0..7, lanes 16-31 carry K 8..15). The
# accumulator is column-distributed (CDNA/MFMA-style): lanes index columns,
# registers index rows. These maps are the *hypothesis* verified empirically by
# examples/gfx1201/wmma_probe.py before matmul_nbits is trusted on gfx1201.
def _wmma_gfx12_row_col_16x16(builder, lane, slot):
    """RDNA4 WMMA 16x16x16 src2/dst row-column map:
    slot ``i`` -> ``(row (lane // 16) * 8 + i, col lane % 16)``. Returns
    ``(row, col)``."""
    c16 = builder.const_i32(16)
    col = builder.mod(lane, c16)
    half = builder.div(lane, c16)
    row = builder.add(builder.mul(half, builder.const_i32(8)), builder.const_i32(slot))
    return row, col


def _wmma_gfx12_a_16x16(builder, lane, slot):
    """RDNA4 WMMA 16x16x16 A operand (wave32): lane ``l`` holds row ``l % 16``;
    the ``<8 x half>`` fragment slot ``i`` is K=``(l // 16) * 8 + i``. Returns
    ``(row, k)``."""
    c16 = builder.const_i32(16)
    row = builder.mod(lane, c16)
    k_half = builder.div(lane, c16)
    k = builder.add(builder.mul(k_half, builder.const_i32(8)), builder.const_i32(slot))
    return row, k


def _wmma_gfx12_b_16x16(builder, lane, slot):
    """RDNA4 WMMA 16x16x16 B operand (wave32): lane ``l`` holds col ``l % 16``;
    the ``<8 x half>`` fragment slot ``i`` is K=``(l // 16) * 8 + i``. Returns
    ``(k, col)``."""
    c16 = builder.const_i32(16)
    col = builder.mod(lane, c16)
    k_half = builder.div(lane, c16)
    k = builder.add(builder.mul(k_half, builder.const_i32(8)), builder.const_i32(slot))
    return k, col


# --- gfx1250 (gfx1250) WMMA 16x16x32 lane maps (CDNA, GFX12 programming model) --
# gfx1250 is wave32/WMMA like gfx12 RDNA but the primary fp16/bf16 atom is
# 16x16x32 (K=32, not 16). A/B fragments are <16 x half> per lane (16 K-elements
# each); the K dimension is split across the two lane-halves (lanes 0-15 carry
# K 0..15, lanes 16-31 carry K 16..31). The accumulator is the same 16x16
# column-distributed layout as gfx12 (<8 x float>, slot i -> row (l//16)*8 + i,
# col l%16), since the output tile is still 16x16. These maps are the
# *hypothesis* verified empirically by examples/gfx1250/wmma_probe.py.
def _wmma_gfx1250_a_16x16x4_f32(builder, lane, slot):
    """gfx1250 WMMA 16x16x4 fp32 A operand (wave32): kABKLane=2, kAK1PerLane=2.
    row = lane // 2 (M index 0..15); K = (lane % 2) * 2 + slot (slot ∈ {0,1}).
    Returns ``(row, k)``."""
    c2 = builder.const_i32(2)
    row = builder.div(lane, c2)
    k_lane = builder.mod(lane, c2)
    k = builder.add(builder.mul(k_lane, c2), builder.const_i32(slot))
    return row, k


def _wmma_gfx1250_b_16x16x4_f32(builder, lane, slot):
    """gfx1250 WMMA 16x16x4 fp32 B operand (wave32): kABKLane=2, kAK1PerLane=2.
    col = lane // 2 (N index 0..15); K = (lane % 2) * 2 + slot (slot ∈ {0,1}).
    Returns ``(k, col)``."""
    c2 = builder.const_i32(2)
    col = builder.div(lane, c2)
    k_lane = builder.mod(lane, c2)
    k = builder.add(builder.mul(k_lane, c2), builder.const_i32(slot))
    return k, col


def _wmma_gfx1250_a_16x16x32(builder, lane, slot):
    """gfx1250 WMMA 16x16x32 A operand (wave32): lane ``l`` holds row ``l % 16``;
    the ``<16 x half>`` fragment slot ``i`` is K=``(l // 16) * 16 + i``. Returns
    ``(row, k)``."""
    c16 = builder.const_i32(16)
    row = builder.mod(lane, c16)
    k_half = builder.div(lane, c16)
    k = builder.add(builder.mul(k_half, builder.const_i32(16)), builder.const_i32(slot))
    return row, k


def _wmma_gfx1250_b_16x16x32(builder, lane, slot):
    """gfx1250 WMMA 16x16x32 B operand (wave32): lane ``l`` holds col ``l % 16``;
    the ``<16 x half>`` fragment slot ``i`` is K=``(l // 16) * 16 + i``. Returns
    ``(k, col)``."""
    c16 = builder.const_i32(16)
    col = builder.mod(lane, c16)
    k_half = builder.div(lane, c16)
    k = builder.add(builder.mul(k_half, builder.const_i32(16)), builder.const_i32(slot))
    return k, col


def _wmma_gfx1250_a_scale(builder, lane, slot):
    row = builder.mod(lane, builder.const_i32(16))
    return row, builder.const_i32(slot)


def _wmma_gfx1250_b_scale(builder, lane, slot):
    col = builder.mod(lane, builder.const_i32(16))
    return builder.const_i32(slot), col


@dataclass(frozen=True)
class _FragOperand:
    """Physical fragment metadata for one machine operand position."""

    frag_len: int
    fn: _LaneCoordFn = None


@dataclass(frozen=True)
class _FragInfo:
    """Per-op_id physical metadata for ``srcs[0..2]`` and ``dst``."""

    srcs: Tuple[_FragOperand, _FragOperand, _FragOperand]
    dst: _FragOperand
    wave_size: int
    a_scale_frag_len: int = 0
    b_scale_frag_len: int = 0
    a_scale_fn: _LaneCoordFn = None
    b_scale_fn: _LaneCoordFn = None

    def __post_init__(self) -> None:
        if len(self.srcs) != 3:
            raise ValueError("MMA fragment metadata requires exactly 3 sources")


def _shared_src2_dst_frag_info(
    src0_frag_len: int,
    src1_frag_len: int,
    row_col_frag_len: int,
    wave_size: int,
    src0_fn: _LaneCoordFn = None,
    src1_fn: _LaneCoordFn = None,
    row_col_fn: _LaneCoordFn = None,
    a_scale_frag_len: int = 0,
    b_scale_frag_len: int = 0,
    a_scale_fn: _LaneCoordFn = None,
    b_scale_fn: _LaneCoordFn = None,
) -> _FragInfo:
    """Build metadata whose ``src2`` and ``dst`` layouts currently match.

    ``src2`` and ``dst`` get separate descriptors even when the current ISA
    gives them the same fragment width and row/column coordinate function.
    This is a catalog-construction convenience, not a constraint on
    :class:`_FragInfo`; distinct contracts use that type directly.
    """

    return _FragInfo(
        srcs=(
            _FragOperand(src0_frag_len, src0_fn),
            _FragOperand(src1_frag_len, src1_fn),
            _FragOperand(row_col_frag_len, row_col_fn),
        ),
        dst=_FragOperand(row_col_frag_len, row_col_fn),
        wave_size=wave_size,
        a_scale_frag_len=a_scale_frag_len,
        b_scale_frag_len=b_scale_frag_len,
        a_scale_fn=a_scale_fn,
        b_scale_fn=b_scale_fn,
    )


# op_id -> physical fragment metadata. Frag lengths are populated for every
# IRBuilder MFMA/WMMA atom (so ``IRBuilder.mma`` can size the result vector);
# layout-map functions are populated for the atoms whose lane math is verified.
# Adding a new atom is one row here.
_MMA_FRAGMENT_INFO: Dict[str, _FragInfo] = {
    "mfma_f32_32x32x4_xf32": _shared_src2_dst_frag_info(
        2, 2, 16, 64, _mfma_a_32x32x4_xf32, _mfma_b_32x32x4_xf32, _mfma_row_col_32x32
    ),
    "mfma_f32_16x16x8_xf32": _shared_src2_dst_frag_info(
        2, 2, 4, 64, _mfma_a_16x16x8_xf32, _mfma_b_16x16x8_xf32, _mfma_row_col_16x16
    ),
    # --- MFMA fp32 (wave64) -----------------------------------------------
    # A/B are scalar float per lane (a_frag_len=b_frag_len=1); accumulator
    # shares the standard 16x16 / 32x32 layout (c_frag_len=4 / 16).
    "mfma_f32_16x16x4_f32": _shared_src2_dst_frag_info(
        1, 1, 4, 64, _mfma_a_16x16x4_f32, _mfma_b_16x16x4_f32, _mfma_row_col_16x16
    ),
    "mfma_f32_32x32x2_f32": _shared_src2_dst_frag_info(
        1, 1, 16, 64, _mfma_a_32x32x2_f32, _mfma_b_32x32x2_f32, _mfma_row_col_32x32
    ),
    # --- MFMA f16 (wave64) ------------------------------------------------
    "mfma_f32_16x16x16_f16": _shared_src2_dst_frag_info(
        4, 4, 4, 64, _mfma_a_16x16, _mfma_b_16x16, _mfma_row_col_16x16
    ),
    "mfma_f32_16x16x32_f16": _shared_src2_dst_frag_info(
        8, 8, 4, 64, _mfma_a_16x16x32, _mfma_b_16x16x32, _mfma_row_col_16x16
    ),
    "mfma_f32_32x32x8_f16": _shared_src2_dst_frag_info(
        4, 4, 16, 64, _mfma_a_32x32x8, _mfma_b_32x32x8, _mfma_row_col_32x32
    ),
    "mfma_f32_32x32x16_f16": _shared_src2_dst_frag_info(
        8, 8, 16, 64, _mfma_a_32x32x16, _mfma_b_32x32x16, _mfma_row_col_32x32
    ),
    "mfma_f32_4x4x4_f16": _shared_src2_dst_frag_info(4, 4, 4, 64),
    # --- MFMA bf16 (wave64) ----------------------------------------------
    "mfma_f32_16x16x16_bf16": _shared_src2_dst_frag_info(
        4, 4, 4, 64, _mfma_a_16x16, _mfma_b_16x16, _mfma_row_col_16x16
    ),
    "mfma_f32_16x16x32_bf16": _shared_src2_dst_frag_info(
        8, 8, 4, 64, _mfma_a_16x16x32, _mfma_b_16x16x32, _mfma_row_col_16x16
    ),
    "mfma_f32_32x32x8_bf16": _shared_src2_dst_frag_info(
        4, 4, 16, 64, _mfma_a_32x32x8, _mfma_b_32x32x8, _mfma_row_col_32x32
    ),
    "mfma_f32_32x32x16_bf16": _shared_src2_dst_frag_info(
        8, 8, 16, 64, _mfma_a_32x32x16, _mfma_b_32x32x16, _mfma_row_col_32x32
    ),
    # --- MFMA fp8 / bf8 (wave64) -----------------------------------------
    # fp8/bf8 share the f16 operand lane layout (a_per_lane=8, same K-packing);
    # only the element type / intrinsic mangling differ.
    "mfma_f32_16x16x32_fp8": _shared_src2_dst_frag_info(
        8, 8, 4, 64, _mfma_a_16x16x32, _mfma_b_16x16x32, _mfma_row_col_16x16
    ),
    "mfma_f32_16x16x32_bf8": _shared_src2_dst_frag_info(
        8, 8, 4, 64, _mfma_a_16x16x32, _mfma_b_16x16x32, _mfma_row_col_16x16
    ),
    "mfma_f32_32x32x16_fp8": _shared_src2_dst_frag_info(
        8, 8, 16, 64, _mfma_a_32x32x16, _mfma_b_32x32x16, _mfma_row_col_32x32
    ),
    "mfma_f32_32x32x16_bf8": _shared_src2_dst_frag_info(
        8, 8, 16, 64, _mfma_a_32x32x16, _mfma_b_32x32x16, _mfma_row_col_32x32
    ),
    # --- MFMA MX (wave64), frag lengths only -----------------------------
    "mfma_f32_16x16x128_fp4": _shared_src2_dst_frag_info(16, 16, 4, 64),
    "mfma_f32_16x16x96_fp6": _shared_src2_dst_frag_info(12, 12, 4, 64),
    # Unscaled fp8 K=128 hero atom (lowers through the f8f6f4 scale-MFMA
    # intrinsic; there is no dense plain fp8 K=128). A/B are 32 fp8 bytes per
    # lane (<8 x i32> at the intrinsic boundary), accumulator <4 x float> --
    # same fragment widths as the f8f6f4 sibling below. Registered here so the
    # op_id resolves to correct fragment lengths (this table is the SSOT that
    # ir.IRBuilder.mma consults) even before it is added to the JSON catalog,
    # instead of hitting the zero-length _frag_info fallback.
    "mfma_f32_16x16x128_fp8": _shared_src2_dst_frag_info(32, 32, 4, 64),
    "mfma_scale_f32_16x16x128_f8f6f4": _shared_src2_dst_frag_info(32, 32, 4, 64),
    # --- WMMA f16 / bf16 (wave32, RDNA) ----------------------------------
    "wmma_f32_16x16x16_f16": _shared_src2_dst_frag_info(
        16, 16, 8, 32, _wmma_a_16x16, _wmma_b_16x16, _wmma_row_col_16x16
    ),
    # bf16 shares the f16 fragment layout (same 16x16x16 lane math; only the
    # element type / intrinsic mangling differ — operands lower as <16 x i16>).
    "wmma_f32_16x16x16_bf16": _shared_src2_dst_frag_info(
        16, 16, 8, 32, _wmma_a_16x16, _wmma_b_16x16, _wmma_row_col_16x16
    ),
    # --- WMMA iu8 (wave32, RDNA3/3.5) ------------------------------------------
    # A/B fragments are <4 x i32> (16 int8 packed 4-per-i32); accumulator is
    # <8 x i32> with the same lane math as the f16 WMMA accumulator.
    "wmma_i32_16x16x16_iu8": _shared_src2_dst_frag_info(
        4, 4, 8, 32, _wmma_a_16x16_iu8, _wmma_b_16x16_iu8, _wmma_row_col_16x16
    ),
    # --- WMMA iu4 (wave32, RDNA3/3.5) ------------------------------------------
    # A/B fragments are <2 x i32> (16 int4 packed 8-per-i32); accumulator is
    # <8 x i32> with the same lane math as the f16 WMMA accumulator.
    "wmma_i32_16x16x16_iu4": _shared_src2_dst_frag_info(
        2, 2, 8, 32, _wmma_a_16x16_iu4, _wmma_b_16x16_iu4, _wmma_row_col_16x16
    ),
    # --- WMMA f16 / bf16 (wave32, RDNA4 / gfx12) -------------------------------
    # No cross-half duplication: A/B are <8 x half> per lane; column-distributed
    # accumulator. Lane maps verified by examples/gfx1201/wmma_probe.py.
    "wmma_gfx12_f32_16x16x16_f16": _shared_src2_dst_frag_info(
        8, 8, 8, 32, _wmma_gfx12_a_16x16, _wmma_gfx12_b_16x16, _wmma_gfx12_row_col_16x16
    ),
    "wmma_gfx12_f32_16x16x16_bf16": _shared_src2_dst_frag_info(
        8, 8, 8, 32, _wmma_gfx12_a_16x16, _wmma_gfx12_b_16x16, _wmma_gfx12_row_col_16x16
    ),
    # --- WMMA fp32 (wave32, gfx1250, CDNA) --------------------------------
    # K=4 atom: A/B are <2 x fp32> per lane (a_frag_len=b_frag_len=2).
    # kABKLane=2, kAK1PerLane=2: row=lane//2, K=(lane%2)*2+slot (slot ∈ {0,1}).
    # Accumulator is the gfx12 column-distributed <8 x float> (c_frag_len=8).
    # Intrinsic: __builtin_amdgcn_wmma_f32_16x16x4_f32 (verified in CK Tile
    # wmma_gfx12.hpp lines 355-373; amdgcn_mma_base kABKPerLane=2, kCMPerLane=8).
    "wmma_gfx1250_f32_16x16x4_f32": _shared_src2_dst_frag_info(
        2,
        2,
        8,
        32,
        _wmma_gfx1250_a_16x16x4_f32,
        _wmma_gfx1250_b_16x16x4_f32,
        _wmma_gfx12_row_col_16x16,
    ),
    # --- WMMA f16 / bf16 (wave32, gfx1250, CDNA) ----------------------
    # K=32 atom: A/B are <16 x half> per lane (K split across lane-halves, 16
    # each); accumulator is the same 16x16 column-distributed <8 x float> as
    # gfx12. Lane maps verified by examples/gfx1250/wmma_probe.py.
    "wmma_gfx1250_f32_16x16x32_f16": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        _wmma_gfx1250_a_16x16x32,
        _wmma_gfx1250_b_16x16x32,
        _wmma_gfx12_row_col_16x16,
    ),
    # gfx1250 FP8/BF8 K=64 WMMA. A/B carry 32 low-bit bytes per lane presented
    # as <8 x i32>; accumulator is the same 16x16 column-distributed <8 x float>
    # as the f16/bf16 K=32 atom. The block-scaled GEMM kernel computes operand
    # offsets directly (no LayoutMap), so only frag lengths + wave size are
    # registered here; the accumulator map is shared with the f16 path.
    "wmma_gfx1250_f32_16x16x64_fp8_fp8": _shared_src2_dst_frag_info(
        8,
        8,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
    ),
    "wmma_gfx1250_f32_16x16x64_fp8_bf8": _shared_src2_dst_frag_info(
        8,
        8,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
    ),
    "wmma_gfx1250_f32_16x16x64_bf8_fp8": _shared_src2_dst_frag_info(
        8,
        8,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
    ),
    "wmma_gfx1250_f32_16x16x64_bf8_bf8": _shared_src2_dst_frag_info(
        8,
        8,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
    ),
    # Native gfx1250 scaled WMMA. FP8/BF8 use 64 bytes per lane. FP6 uses
    # 48 packed bytes plus four zero words; FP4 uses 32 bytes plus eight zero
    # words. All share the same <16 x i32> ABI.
    # SCALE packs four K=32 E8M0 bytes in i32 and SCALE16 packs eight K=16
    # bytes in i64. Both share the gfx12 column-distributed accumulator.
    "wmma_gfx1250_f32_16x16x128_fp8_fp8_scale_e8m0_e8m0_k32": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=4,
        b_scale_frag_len=4,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_fp4_fp4_scale_e8m0_e8m0_k32": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=4,
        b_scale_frag_len=4,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_fp6_fp6_scale_e8m0_e8m0_k32": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=4,
        b_scale_frag_len=4,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_bf6_bf6_scale_e8m0_e8m0_k32": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=4,
        b_scale_frag_len=4,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_bf8_bf8_scale_e8m0_e8m0_k32": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=4,
        b_scale_frag_len=4,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_fp8_fp8_scale_e8m0_e8m0_k16": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=8,
        b_scale_frag_len=8,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_fp4_fp4_scale_e8m0_e8m0_k16": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=8,
        b_scale_frag_len=8,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_fp6_fp6_scale_e8m0_e8m0_k16": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=8,
        b_scale_frag_len=8,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_bf6_bf6_scale_e8m0_e8m0_k16": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=8,
        b_scale_frag_len=8,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x128_bf8_bf8_scale_e8m0_e8m0_k16": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        None,
        None,
        _wmma_gfx12_row_col_16x16,
        a_scale_frag_len=8,
        b_scale_frag_len=8,
        a_scale_fn=_wmma_gfx1250_a_scale,
        b_scale_fn=_wmma_gfx1250_b_scale,
    ),
    "wmma_gfx1250_f32_16x16x32_bf16": _shared_src2_dst_frag_info(
        16,
        16,
        8,
        32,
        _wmma_gfx1250_a_16x16x32,
        _wmma_gfx1250_b_16x16x32,
        _wmma_gfx12_row_col_16x16,
    ),
}


def _frag_info(op_id: str) -> _FragInfo:
    info = _MMA_FRAGMENT_INFO.get(op_id)
    if info is None:
        # Unknown atoms still load (e.g. a future JSON-only op_id); they carry
        # zero frag lengths and no maps until registered here.
        return _shared_src2_dst_frag_info(0, 0, 0, 64)
    return info


@dataclass(frozen=True)
class MemoryCapabilities:
    has_async_lds: bool
    has_async_global_lds: bool
    has_ds_read_tr: bool
    has_tdm: bool
    buffer_load_max_dwords: int


@dataclass(frozen=True)
class ResourceLimits:
    max_threads_per_block: int
    vgprs: int
    agprs: int
    sgprs: int


class MmaCatalog:
    """Query indexed matrix operands and an optional complete A/B scale contract.

    ``scales=None`` leaves scaling unconstrained; ``(None, None, None)``
    selects unscaled sources. Exact selection and largest-K ties must be unique.
    Legacy A/B/C queries default the destination dtype to the src2 dtype.
    """

    def __init__(self, ops: List[MmaOp]) -> None:
        self._ops = tuple(ops)

    @property
    def ops(self) -> Tuple[MmaOp, ...]:
        return self._ops

    def enumerate(
        self,
        *,
        family: str = "mma",
        src_dtypes: Optional[Tuple[str, str, str]] = None,
        dst_dtype: Optional[str] = None,
        scales: tuple[str | None, str | None, int | None] | None = None,
        a_dtype: Optional[str] = None,
        b_dtype: Optional[str] = None,
        c_dtype: Optional[str] = None,
        m: Optional[int] = None,
        n: Optional[int] = None,
    ) -> List[MmaOp]:
        if src_dtypes is None:
            if a_dtype is None or b_dtype is None or c_dtype is None:
                raise TypeError("enumerate requires src_dtypes or a/b/c_dtype")
            src_dtypes = (a_dtype, b_dtype, c_dtype)
        if scales is not None:
            if len(scales) != 3:
                raise ValueError("scales must contain exactly 3 entries")
            scales = _normalize_mma_scales(*scales)
        if len(src_dtypes) != 3:
            raise ValueError("src_dtypes must contain exactly 3 entries")
        src_keys = tuple(normalize_dtype(dtype) for dtype in src_dtypes)
        for i, legacy in enumerate((a_dtype, b_dtype, c_dtype)):
            if legacy is not None and normalize_dtype(legacy) != src_keys[i]:
                raise ValueError("conflicting indexed and legacy matrix dtypes")
        # Preserve the historical three-dtype query by defaulting dst to src2.
        # Indexed callers can state a distinct result.
        dst_key = normalize_dtype(src_dtypes[2] if dst_dtype is None else dst_dtype)
        out = []
        for op in self._ops:
            if op.family != family:
                continue
            if (
                tuple(src.dtype for src in op.srcs) != src_keys
                or op.dst.dtype != dst_key
            ):
                continue
            if scales is not None:
                a, b, block_k = scales
                expected = ((a, block_k), (b, block_k))
                actual = tuple(
                    (
                        (src.scale.dtype, src.scale.block_size)
                        if src.scale
                        else (None, None)
                    )
                    for src in op.srcs[:2]
                )
                if actual != expected:
                    continue
            if m is not None and op.m != m:
                continue
            if n is not None and op.n != n:
                continue
            out.append(op)
        return out

    def has_shape(
        self,
        *,
        family: str = "mma",
        src_dtypes: tuple[str, str, str] | None = None,
        a_dtype: str | None = None,
        b_dtype: str | None = None,
        c_dtype: str | None = None,
        dst_dtype: Optional[str] = None,
        scales: tuple[str | None, str | None, int | None] | None = None,
        m: int,
        n: int,
        k: int,
    ) -> bool:
        return any(
            op.shape == (m, n, k)
            for op in self.enumerate(
                family=family,
                src_dtypes=src_dtypes,
                a_dtype=a_dtype,
                b_dtype=b_dtype,
                c_dtype=c_dtype,
                dst_dtype=dst_dtype,
                scales=scales,
                m=m,
                n=n,
            )
        )

    def select_largest_k(
        self,
        *,
        family: str = "mma",
        src_dtypes: tuple[str, str, str] | None = None,
        a_dtype: str | None = None,
        b_dtype: str | None = None,
        c_dtype: str | None = None,
        dst_dtype: Optional[str] = None,
        scales: tuple[str | None, str | None, int | None] | None = None,
        m: int,
        n: int,
        k_max: Optional[int] = None,
    ) -> Optional[MmaOp]:
        cands = [
            op
            for op in self.enumerate(
                family=family,
                src_dtypes=src_dtypes,
                a_dtype=a_dtype,
                b_dtype=b_dtype,
                c_dtype=c_dtype,
                dst_dtype=dst_dtype,
                scales=scales,
                m=m,
                n=n,
            )
            if k_max is None or op.k <= k_max
        ]
        if not cands:
            return None
        largest_k = max(op.k for op in cands)
        return self._unique([op for op in cands if op.k == largest_k])

    @staticmethod
    def _unique(ops: list[MmaOp]) -> MmaOp | None:
        if len(ops) > 1:
            raise ValueError("ambiguous MMA query; specify the full operand contract")
        return ops[0] if ops else None

    def by_op_id(self, op_id: str) -> Optional[MmaOp]:
        """Look up an atom by its ``op_id`` handle (the backend's MMA key)."""
        for op in self._ops:
            if op.op_id == op_id:
                return op
        return None

    def op_for_shape(
        self,
        *,
        family: str = "mma",
        src_dtypes: tuple[str, str, str] | None = None,
        a_dtype: str | None = None,
        b_dtype: str | None = None,
        c_dtype: str | None = None,
        dst_dtype: Optional[str] = None,
        scales: tuple[str | None, str | None, int | None] | None = None,
        m: int,
        n: int,
        k: int,
    ) -> Optional[MmaOp]:
        candidates = self.enumerate(
            family=family,
            src_dtypes=src_dtypes,
            a_dtype=a_dtype,
            b_dtype=b_dtype,
            c_dtype=c_dtype,
            dst_dtype=dst_dtype,
            scales=scales,
            m=m,
            n=n,
        )
        return self._unique([op for op in candidates if op.k == k])


@dataclass(frozen=True)
class ArchTarget:
    """Hardware-facts surface for one gfx target. Frozen; cheap to pass around."""

    gfx: str
    family: str
    target_family: str
    wave_size: int
    lds_capacity_bytes: int
    vmcnt_bits: int
    mma: MmaCatalog
    memory: MemoryCapabilities
    limits: ResourceLimits
    stepping: Optional[str] = None
    matrix_path: str = "mfma"
    has_mfma: bool = True
    has_wmma: bool = False
    waitcnt_model: str = "legacy"
    barrier_model: str = "legacy"
    requires_shader_end_padding: bool = False
    virtual_address_bits: int = 48
    wgp_cache_lds_shared: bool = False

    # --- identity ---------------------------------------------------------
    @property
    def isa_triple(self) -> str:
        return f"amdgcn-amd-amdhsa--{self.gfx}"

    # --- hardware predicates (policies compose these) ---------------------
    def fits_lds(self, bytes_in_use: int) -> bool:
        return bytes_in_use <= self.lds_capacity_bytes

    def supports_dtype_combo(
        self, a: str, b: str, c: str, dst: Optional[str] = None, *, family: str = "mma"
    ) -> bool:
        return (
            len(
                self.mma.enumerate(
                    family=family,
                    a_dtype=a,
                    b_dtype=b,
                    c_dtype=c,
                    dst_dtype=dst,
                )
            )
            > 0
        )

    def max_vector_load_dwords(self, dtype: str) -> int:
        # Width is gated by the buffer-load path, not the element type today.
        return self.memory.buffer_load_max_dwords

    @property
    def max_threads_per_block(self) -> int:
        return self.limits.max_threads_per_block

    @staticmethod
    def from_gfx(gfx: str) -> "ArchTarget":
        return _build_target(gfx)


# ---------------------------------------------------------------------------
# Loader
# ---------------------------------------------------------------------------


@lru_cache(maxsize=1)
def _load_specs() -> Dict[str, dict]:
    # Pin UTF-8: the embedded interpreter defaults to the ASCII codec, and
    # arch_specs.json contains non-ASCII bytes.
    with open(_DATA_FILE, encoding="utf-8") as fh:
        doc = json.load(fh)
    return doc["arches"]


@lru_cache(maxsize=1)
def _op_id_dst_dtype() -> Dict[str, str]:
    """``op_id -> normalized dst dtype``, aggregated across every arch
    row in the JSON catalog.

    An ``op_id`` names a specific atom, so its ``dst`` dtype is invariant
    across the arches that list it. This lets a caller that only has a bare
    ``op_id`` string (e.g. :meth:`rocke.core.ir.IRBuilder.mma`) recover the
    ``dst`` dtype from the SSOT without holding an :class:`ArchTarget`.
    Op_ids that are frag-registered but not yet in the JSON catalog are absent
    (callers should treat a miss as the default f32 ``dst``).

    The **first** catalog hit for an op_id wins, matching the C implementation
    (``rocke_arch_mma_op_id_dst_dtype`` in ``query.cpp``, which returns the first
    registry hit). If a later arch lists the same op_id with a *different*
    ``dst`` dtype we raise instead of silently overwriting: that would be
    SSOT drift (the invariant above is broken) and must be fixed in the catalog,
    not masked. Raising here also keeps the Python and C engines deterministic
    and byte-identical rather than diverging on catalog ordering.
    """
    out: Dict[str, str] = {}
    for row in _load_specs().values():
        for o in row["mma"]:
            op_id = o["op_id"]
            _, dst_row = _mma_operand_rows(o)
            c = normalize_dtype(dst_row["dtype"])
            prev = out.get(op_id)
            if prev is None:
                out[op_id] = c  # first hit wins
            elif prev != c:
                raise ValueError(
                    f"arch SSOT drift in {_DATA_FILE.name}: op_id {op_id!r} has "
                    f"inconsistent dst dtype across arches "
                    f"({prev!r} vs {c!r}). An op_id names a specific atom, so its "
                    f"dst dtype must be invariant across the arches that "
                    f"list it; fix the catalog so every row agrees."
                )
    return out


# Compatibility for callers that used C to mean the instruction result.
_op_id_c_dtype = _op_id_dst_dtype


@lru_cache(maxsize=1)
def _op_id_family() -> Dict[str, str]:
    """Resolve operation families without selecting a target or parsing IDs."""
    out: Dict[str, str] = {}
    for row in _load_specs().values():
        for op in row["mma"]:
            op_id, family = op["op_id"], op["family"]
            previous = out.setdefault(op_id, family)
            if previous != family:
                raise ValueError(
                    f"arch SSOT drift: op_id {op_id!r} has inconsistent family "
                    f"across arches ({previous!r} vs {family!r})"
                )
    return out


def _mma_operand_rows(o: dict) -> tuple[list[dict], dict]:
    """Validate duplicate and structural matrix metadata before either reader.

    Legacy JSON C names src2; only an omitted dst defaults to that source.
    Destination format support is checked separately when IR is built.
    """
    op_id = o["op_id"]

    def matrix_row(row: object, role: str) -> dict:
        if not isinstance(row, dict) or not isinstance(row.get("dtype"), str):
            raise ValueError(
                f"MMA catalog op {op_id!r} {role} must define a string dtype"
            )
        return dict(row)

    if "srcs" in o:
        rows = o["srcs"]
        if not isinstance(rows, (list, tuple)) or len(rows) != 3:
            raise ValueError(
                f"MMA catalog op {op_id!r} must define exactly 3 matrix sources"
            )
        src_rows = [matrix_row(row, f"src{i}") for i, row in enumerate(rows)]
        for i, legacy in enumerate(("a", "b", "c")):
            if legacy in o:
                legacy_row = matrix_row({"dtype": o[legacy]}, legacy)
                if normalize_dtype(legacy_row["dtype"]) != normalize_dtype(
                    src_rows[i]["dtype"]
                ):
                    raise ValueError("conflicting indexed and legacy matrix dtypes")
    else:
        src_rows = [matrix_row({"dtype": o.get(key)}, key) for key in ("a", "b", "c")]
    dst_row = matrix_row(o["dst"] if "dst" in o else {"dtype": o.get("c")}, "dst")
    if "a_scale_dtype" in o or "b_scale_dtype" in o or "scale_block_k" in o:
        a, b, block_k = _normalize_mma_scales(
            o.get("a_scale_dtype"), o.get("b_scale_dtype"), o.get("scale_block_k")
        )
        src_rows = [dict(row) for row in src_rows]
        for i, dtype in enumerate((a, b)):
            legacy_scale = (
                MmaScaleOperand(dtype, block_k) if dtype is not None else None
            )
            if "scale" in src_rows[i]:
                scale = src_rows[i]["scale"]
                indexed_scale = MmaScaleOperand(**scale) if scale is not None else None
                if indexed_scale != legacy_scale:
                    raise ValueError("conflicting indexed and legacy scale metadata")
            if legacy_scale is not None:
                src_rows[i]["scale"] = {"dtype": dtype, "block_size": block_k}
    return src_rows, dst_row


def _build_mma_op(o: dict) -> MmaOp:
    """Construct an :class:`MmaOp` from one catalog JSON row, attaching the
    physical fragment lengths and layout maps registered for its op_id."""
    op_id = o["op_id"]
    info = _frag_info(op_id)

    def _mk(role: str, frag_len: int, fn: _LaneCoordFn) -> Optional[LayoutMap]:
        if fn is None or frag_len <= 0:
            return None
        return LayoutMap(role=role, frag_len=frag_len, wave_size=info.wave_size, fn=fn)

    src_rows, dst_row = _mma_operand_rows(o)

    def _source(
        row: dict,
        role: str,
        frag_len: int,
        fn: _LaneCoordFn,
        scale_len: int = 0,
        scale_fn: _LaneCoordFn = None,
    ) -> MmaSrc:
        scale_row = row.get("scale")
        scale = (
            MmaScaleOperand(
                dtype=scale_row["dtype"],
                block_size=scale_row["block_size"],
                frag_len=scale_len,
                layout=_mk(f"scale_{role}", scale_len, scale_fn),
            )
            if scale_row is not None
            else None
        )
        return MmaSrc(
            dtype=normalize_dtype(row["dtype"]),
            frag_len=frag_len,
            layout=_mk(role, frag_len, fn),
            scale=scale,
        )

    return MmaOp(
        family=o["family"],
        srcs=(
            _source(
                src_rows[0],
                "src0",
                info.srcs[0].frag_len,
                info.srcs[0].fn,
                info.a_scale_frag_len,
                info.a_scale_fn,
            ),
            _source(
                src_rows[1],
                "src1",
                info.srcs[1].frag_len,
                info.srcs[1].fn,
                info.b_scale_frag_len,
                info.b_scale_fn,
            ),
            _source(src_rows[2], "src2", info.srcs[2].frag_len, info.srcs[2].fn),
        ),
        dst=MmaDst(
            dtype=normalize_dtype(dst_row["dtype"]),
            frag_len=info.dst.frag_len,
            layout=_mk("dst", info.dst.frag_len, info.dst.fn),
        ),
        m=o["m"],
        n=o["n"],
        k=o["k"],
        op_id=op_id,
        wave_size=info.wave_size,
    )


@lru_cache(maxsize=None)
def _build_target(gfx: str) -> ArchTarget:
    specs = _load_specs()
    if gfx not in specs:
        raise KeyError(
            f"unknown gfx target {gfx!r}; known: {sorted(specs)}. "
            f"Add a row to {_DATA_FILE.name}."
        )
    row = specs[gfx]
    mma = MmaCatalog([_build_mma_op(o) for o in row["mma"]])
    mem = row["memory"]
    lim = row["limits"]
    has_mfma = any(op.family == "mma" for op in mma.ops)
    has_wmma = any(op.family == "wmma" for op in mma.ops)
    return ArchTarget(
        gfx=gfx,
        family=row["family"],
        target_family=row["target_family"],
        wave_size=row["wave_size"],
        lds_capacity_bytes=row["lds_capacity_bytes"],
        vmcnt_bits=row["vmcnt_bits"],
        mma=mma,
        memory=MemoryCapabilities(
            has_async_lds=mem["has_async_lds"],
            has_async_global_lds=mem.get("has_async_global_lds", mem["has_async_lds"]),
            has_ds_read_tr=mem["has_ds_read_tr"],
            has_tdm=mem.get("has_tdm", False),
            buffer_load_max_dwords=mem["buffer_load_max_dwords"],
        ),
        limits=ResourceLimits(
            max_threads_per_block=lim["max_threads_per_block"],
            vgprs=lim["vgprs"],
            agprs=lim["agprs"],
            sgprs=lim["sgprs"],
        ),
        stepping=row.get("stepping"),
        matrix_path=row.get(
            "matrix_path",
            "wmma" if has_wmma and not has_mfma else "mfma" if has_mfma else "scalar",
        ),
        has_mfma=row.get("has_mfma", has_mfma),
        has_wmma=row.get("has_wmma", has_wmma),
        waitcnt_model=row.get("waitcnt_model", "legacy"),
        barrier_model=row.get("barrier_model", "legacy"),
        requires_shader_end_padding=row.get("requires_shader_end_padding", False),
        virtual_address_bits=row.get("virtual_address_bits", 48),
        wgp_cache_lds_shared=row.get("wgp_cache_lds_shared", False),
    )


def known_arches() -> Tuple[str, ...]:
    return tuple(sorted(_load_specs()))


def target_id_from_isa(isa: str) -> str:
    """Extract the target ID from a COMGR ISA name.

    ``compile_kernel(..., isa=...)`` passes its ``isa`` argument here. That
    value may come from an example's ``--isa`` option, a fixed string in a
    script, or the compile helper's ``gfx950`` default. See the input paths
    documented in :mod:`rocke.helpers.compile`.

    For ``amdgcn-amd-amdhsa--gfx942:sramecc+:xnack-``, this returns
    ``gfx942:sramecc+:xnack-``, keeping any profile or feature suffix.
    It also accepts a target ID without the ISA prefix.

    The result starts at the last ``gfx`` in the input. If there is no
    ``gfx``, the input is returned unchanged. This does not validate the name.
    """

    start = isa.rfind("gfx")
    return isa[start:] if start >= 0 else isa


def base_arch_from_target_id(target_id: str) -> str:
    """Derive the architecture name used for rocKE catalog lookup and lowering.

    Removes features after ``:`` and profile suffixes such as ``-strict``:
    ``gfx1250-strict`` becomes ``gfx1250`` and ``gfx942:xnack-`` becomes
    ``gfx942``. Names already in :func:`known_arches`, including
    ``gfx11-generic``, are preserved.

    An unknown name is reduced to its leading ``gfx`` token when possible.
    This does not check support; :meth:`ArchTarget.from_gfx` requires a
    matching catalog entry.
    """

    target_without_features = target_id.split(":", 1)[0]
    arches = known_arches()
    if target_without_features in arches:
        return target_without_features
    for arch in sorted(arches, key=len, reverse=True):
        if target_without_features.startswith(f"{arch}-"):
            return arch
    match = re.match(r"^(gfx[0-9a-z]+)", target_without_features)
    return match.group(1) if match else target_without_features


def compiler_target_from_target_id(target_id: str) -> str:
    """Derive the target name that the compile helpers pass to COMGR or hipcc.

    Removes profile suffixes such as ``-strict`` using
    :func:`base_arch_from_target_id`, but keeps features after ``:``.
    For example, ``gfx1250-strict`` becomes ``gfx1250``, while
    ``gfx942:sramecc+:xnack-`` stays unchanged.

    This only converts the string. COMGR or hipcc checks whether the target
    and its features are supported when compilation runs.
    """

    target_without_features, separator, features = target_id.partition(":")
    base_arch = base_arch_from_target_id(target_id)
    if target_without_features.startswith(f"{base_arch}-"):
        target_without_features = base_arch
    if separator:
        return f"{target_without_features}:{features}"
    return target_without_features


def arch_from_isa(isa: str) -> str:
    """Extract a target ID from a COMGR ISA name, then derive its base architecture.

    Combines :func:`target_id_from_isa` and :func:`base_arch_from_target_id`.
    For example, ``amdgcn-amd-amdhsa--gfx942:xnack-`` becomes ``gfx942``.
    """

    return base_arch_from_target_id(target_id_from_isa(isa))


def validate_arch(arch: Optional[str]) -> None:
    if arch is None:
        raise ValueError(
            "Could not detect a GPU architecture. Pass in an explicit architecture instead."
        )
    if arch not in known_arches():
        raise ValueError(
            f"Unknown GPU architecture detected. Known architectures include: {known_arches()}"
        )
