\doxysection{stm32f4xx\+\_\+rcc.\+c File Reference}
\hypertarget{stm32f4xx__rcc_8c}{}\label{stm32f4xx__rcc_8c}\index{stm32f4xx\_rcc.c@{stm32f4xx\_rcc.c}}


This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral\+:  


{\ttfamily \#include "{}stm32f4xx\+\_\+rcc.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+conf.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3d3085e491cbef815d223afbe5bf1930}{HSION\+\_\+\+Bit\+Number}}~0x00
\item 
\#define \mbox{\hyperlink{group___r_c_c_gac3290a833c0e35ec17d32c2d494e6133}{CR\+\_\+\+HSION\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga3d3085e491cbef815d223afbe5bf1930}{HSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga253fa44d87aabc55f0cd6628e77a51fd}{CSSON\+\_\+\+Bit\+Number}}~0x13
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaca914aed10477ae4090fea0a9639b1ea}{CR\+\_\+\+CSSON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga253fa44d87aabc55f0cd6628e77a51fd}{CSSON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gab24d7f5f8e4b3b717fd91b54f393f6a3}{PLLON\+\_\+\+Bit\+Number}}~0x18
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3f1fb2589cb8b5ac2f7121aba1135a5f}{CR\+\_\+\+PLLON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gab24d7f5f8e4b3b717fd91b54f393f6a3}{PLLON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gabae59c3e4200523e3aa5b6e10aee8c46}{PLLI2\+SON\+\_\+\+Bit\+Number}}~0x1A
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga0c0fb27aba4eb660f7590252596bdfc5}{CR\+\_\+\+PLLI2\+SON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gabae59c3e4200523e3aa5b6e10aee8c46}{PLLI2\+SON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga8682298330c3b9bae1992e4f1a0af985}{CFGR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x08)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9561d436b438d8f513b754f1934c3e30}{I2\+SSRC\+\_\+\+Bit\+Number}}~0x17
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9076f5ddbb262fd45584702f5d280c9e}{CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga8682298330c3b9bae1992e4f1a0af985}{CFGR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga9561d436b438d8f513b754f1934c3e30}{I2\+SSRC\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x70)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9302c551752124766afc4cee65436405}{RTCEN\+\_\+\+Bit\+Number}}~0x0F
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaf70aaf70b0752ccb3a60307b2fb46038}{BDCR\+\_\+\+RTCEN\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga9302c551752124766afc4cee65436405}{RTCEN\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gae6718158034388d8fde8caaa28ffe8b9}{BDRST\+\_\+\+Bit\+Number}}~0x10
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga892fdf297b85b85cbaf0723649b31818}{BDCR\+\_\+\+BDRST\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gae6718158034388d8fde8caaa28ffe8b9}{BDRST\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x74)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3f9dbe50769ce2a63ae12520433b9b40}{LSION\+\_\+\+Bit\+Number}}~0x00
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaa253e36e7e5fb02998c0e4d0388abc52}{CSR\+\_\+\+LSION\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga3f9dbe50769ce2a63ae12520433b9b40}{LSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gabd7dd9cf31a9cc27fd9c0c1624f9a298}{CFGR\+\_\+\+MCO2\+\_\+\+RESET\+\_\+\+MASK}}~((uint32\+\_\+t)0x07\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga51f5130a66963090dc02b4ebd47e2f83}{CFGR\+\_\+\+MCO1\+\_\+\+RESET\+\_\+\+MASK}}~((uint32\+\_\+t)0x\+F89\+FFFFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga890221cb651a3f30f6d1bca0d9b0e13d}{FLAG\+\_\+\+MASK}}~((uint8\+\_\+t)0x1F)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9b2724575bb34217aeddcb69c41a1547}{CR\+\_\+\+BYTE3\+\_\+\+ADDRESS}}~((uint32\+\_\+t)0x40023802)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaab58c3f3f81bf1ab9a14cf3fececd8c4}{CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x0C + 0x01))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga43f47430582c9575970901533e525bb5}{CIR\+\_\+\+BYTE3\+\_\+\+ADDRESS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x0C + 0x02))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga40b5a415d697b6af7babd8a208c92435}{BDCR\+\_\+\+ADDRESS}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + \mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga413f6422be11b1334abe60b3bff2e062}{RCC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga523b06e73f6aa8a03e42299c855066a8}{RCC\+\_\+\+HSEConfig}} (uint8\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{Error\+Status}} \mbox{\hyperlink{group___r_c_c___group1_gae0f15692614dd048ee4110a056f001dc}{RCC\+\_\+\+Wait\+For\+HSEStart\+Up}} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\+\_\+\+Adjust\+HSICalibration\+Value}} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga0c6772a1e43765909495f57815ef69e2}{RCC\+\_\+\+HSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga65209ab5c3589b249c7d70f978735ca6}{RCC\+\_\+\+LSEConfig}} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\+\_\+\+LSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga154b93e90bfdede2a874244a1ff1002e}{RCC\+\_\+\+PLLConfig}} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t PLLM, uint32\+\_\+t PLLN, uint32\+\_\+t PLLP, uint32\+\_\+t PLLQ)
\begin{DoxyCompactList}\small\item\em Configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga84dee53c75e58fdb53571716593c2272}{RCC\+\_\+\+PLLCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the main PLL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga4c15157382939a693c15620a4867e6ad}{RCC\+\_\+\+PLLI2\+SConfig}} (uint32\+\_\+t PLLI2\+SN, uint32\+\_\+t PLLI2\+SR)
\begin{DoxyCompactList}\small\item\em Configures the PLLI2S clock multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga2efe493a6337d5e0034bfcdfb0f541e4}{RCC\+\_\+\+PLLI2\+SCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLLI2S. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\+\_\+\+Clock\+Security\+System\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_ga15c9ecb6ef015ed008cb28e5b7a50531}{RCC\+\_\+\+MCO1\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO1\+Source, uint32\+\_\+t RCC\+\_\+\+MCO1\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO1 pin(\+PA8). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group1_gaf50f10675b747de60c739e44e5c22aee}{RCC\+\_\+\+MCO2\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO2\+Source, uint32\+\_\+t RCC\+\_\+\+MCO2\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO2 pin(\+PC9). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group2_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\+\_\+\+SYSCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___r_c_c___group2_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource}} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group2_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\+\_\+\+HCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group2_ga448137346d4292985d4e7a61dd1a824f}{RCC\+\_\+\+PCLK1\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group2_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\+\_\+\+PCLK2\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group2_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\+\_\+\+Get\+Clocks\+Freq}} (\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. ~\newline
 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga6c56f8529988fcc8f4dbffbc1bab27d0}{RCC\+\_\+\+I2\+SCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+I2\+SCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga80c89116820d48bb38db2e7d5e5a49b9}{RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaadffedbd87e796f01d9776b8ee01ff5e}{RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga4eb8c119f2e9bf2bd2e042d27f151338}{RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaa7c450567f4731d4f0615f63586cad86}{RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB1 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gafb119d6d1955d1b8c361e8140845ac5a}{RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB2 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaee44f159a1ca9ebdd7117bff387cd592}{RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB3 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga5cd0d5adbc7496d7005b208bd19ce255}{RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga1ac5bb9676ae9b48e50d6a95de922ce3}{RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga4e1df07cdfd81c068902d9d35fcc3911}{RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga84dd64badb84768cbcf19e241cadff50}{RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga30365b9e0b4c5d7e98c2675c862ddd7e}{RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group4_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\+\_\+\+ITConfig}} (uint8\+\_\+t RCC\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___r_c_c___group4_ga2897bdc52f272031c44fb1f72205d295}{RCC\+\_\+\+Get\+Flag\+Status}} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group4_ga53f909dbb15a54124419084ebda97d72}{RCC\+\_\+\+Clear\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST, RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___r_c_c___group4_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\+\_\+\+Get\+ITStatus}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group4_ga529842d165910f8f87e26115da36089b}{RCC\+\_\+\+Clear\+ITPending\+Bit}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___r_c_c_gab4232f78d57fe4cfed7055005999ee44}{APBAHBPresc\+Table}} \mbox{[}16\mbox{]} = \{0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9\}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral\+: 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011
\begin{DoxyItemize}
\item Internal/external clocks, PLL, CSS and MCO configuration
\item System, AHB and APB busses clocks configuration
\item Peripheral clocks configuration
\item Interrupts and flags management
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}*               
*          ===================================================================
*                               RCC specific features
*          ===================================================================
*    
*          After reset the device is running from Internal High Speed oscillator 
*          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
*          and I-Cache are disabled, and all peripherals are off except internal
*          SRAM, Flash and JTAG.
*           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
*             all peripherals mapped on these busses are running at HSI speed.
*             - The clock for all peripherals is switched off, except the SRAM and FLASH.
*           - All GPIOs are in input floating state, except the JTAG pins which
*             are assigned to be used for debug purpose.
*        
*          Once the device started from reset, the user application has to:        
*           - Configure the clock source to be used to drive the System clock
*             (if the application needs higher frequency/performance)
*           - Configure the System clock frequency and Flash settings  
*           - Configure the AHB and APB busses prescalers
*           - Enable the clock for the peripheral(s) to be used
*           - Configure the clock source(s) for peripherals which clocks are not
*             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
*                        
*  \end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }