
*** Running vivado
    with args -log top_module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_module.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/asus/Desktop/project_proje/project_proje.srcs/constrs_1/new/proje_const.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/project_proje/project_proje.srcs/constrs_1/new/proje_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 466.891 ; gain = 256.590
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 475.766 ; gain = 8.875
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11a60848b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 170f09b55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 977.430 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 170f09b55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 977.430 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1602 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1ddcc5687

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 977.430 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1aa81c32b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 977.430 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 977.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aa81c32b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 977.430 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aa81c32b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 977.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 977.430 ; gain = 510.539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 977.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 977.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 977.430 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17b547ca3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 21d11d4fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 21d11d4fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.262 ; gain = 22.832
Phase 1 Placer Initialization | Checksum: 21d11d4fa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2351c0986

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2351c0986

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a16df8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 100f10487

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 100f10487

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c9915048

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15f34dd7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 20347d864

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2500925e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2500925e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 217609f19

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.262 ; gain = 22.832
Phase 3 Detail Placement | Checksum: 217609f19

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.799. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e1830103

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.262 ; gain = 22.832
Phase 4.1 Post Commit Optimization | Checksum: 1e1830103

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e1830103

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e1830103

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.262 ; gain = 22.832

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ba08b453

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.262 ; gain = 22.832
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ba08b453

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.262 ; gain = 22.832
Ending Placer Task | Checksum: 12b26a85c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.262 ; gain = 22.832
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.262 ; gain = 22.832
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1000.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1000.375 ; gain = 0.113
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1000.375 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1000.375 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: aa945f6f ConstDB: 0 ShapeSum: 809248ed RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b69be83b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b69be83b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b69be83b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b69be83b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1132.617 ; gain = 124.027
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e4f29d9f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1132.617 ; gain = 124.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.370| TNS=-350.549| WHS=-0.077 | THS=-1.294 |

Phase 2 Router Initialization | Checksum: 1f9d98460

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eca14e5f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1058
 Number of Nodes with overlaps = 394
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 102590177

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.617 ; gain = 124.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.294| TNS=-409.571| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 19d72eda8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1fe330d54

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.617 ; gain = 124.027
Phase 4.1.2 GlobIterForTiming | Checksum: 1e0ed2203

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.617 ; gain = 124.027
Phase 4.1 Global Iteration 0 | Checksum: 1e0ed2203

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 682
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 226b86838

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1132.617 ; gain = 124.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.062| TNS=-405.946| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 172f280bf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 269ade1b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1132.617 ; gain = 124.027
Phase 4.2.2 GlobIterForTiming | Checksum: 7d46f3ee

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1132.617 ; gain = 124.027
Phase 4.2 Global Iteration 1 | Checksum: 7d46f3ee

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 757
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 188ad7a7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.617 ; gain = 124.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.999| TNS=-403.738| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: ff41f083

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.617 ; gain = 124.027
Phase 4 Rip-up And Reroute | Checksum: ff41f083

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1efad0afa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.617 ; gain = 124.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.920| TNS=-401.210| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e0bdc817

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0bdc817

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.617 ; gain = 124.027
Phase 5 Delay and Skew Optimization | Checksum: 1e0bdc817

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13eccda44

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.893| TNS=-400.655| WHS=0.203  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13eccda44

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027
Phase 6 Post Hold Fix | Checksum: 13eccda44

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53289 %
  Global Horizontal Routing Utilization  = 1.84526 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11f993a7a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f993a7a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d201cd6d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.893| TNS=-400.655| WHS=0.203  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: d201cd6d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.617 ; gain = 124.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1132.617 ; gain = 132.242
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1132.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/asus/Desktop/project_proje/project_proje.runs/impl_1/top_module_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile top_module.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port sensor1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port sensor2 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_module.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1501.246 ; gain = 348.906
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_module.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 21:23:56 2020...

*** Running vivado
    with args -log top_module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_module.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: open_checkpoint top_module_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 210.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/asus/Desktop/20-21 fall/project_proje/project_proje.runs/impl_1/.Xil/Vivado-11728-LAPTOP-TOHVF931/dcp/top_module.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/20-21 fall/project_proje/project_proje.runs/impl_1/.Xil/Vivado-11728-LAPTOP-TOHVF931/dcp/top_module.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 468.617 ; gain = 1.438
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.419 . Memory (MB): peak = 468.617 ; gain = 1.438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 468.617 ; gain = 258.414
Command: write_bitstream -force -no_partial_bitfile top_module.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port sensor1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port sensor2 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
