============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:40:43 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    ctr
      countval_reg[3]/CLK                               0             0 R 
      countval_reg[3]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs79/A                                           +0     115   
      drc_bufs79/Y          BUFX2             4 10.7   14   +42     156 F 
    ctr/countval[3] 
    g255/A                                                   +0     156   
    g255/Y                  INVX1             1  2.5    0    +3     160 R 
    g252/A                                                   +0     160   
    g252/Y                  OR2X1             2  5.0   36   +47     207 R 
    g249/C                                                   +0     207   
    g249/Y                  NAND3X1           1  1.5   16   +15     222 F 
    drc_bufs/A                                               +0     222   
    drc_bufs/Y              BUFX2             1  1.9    2   +34     255 F 
    g248/C                                                   +0     255   
    g248/Y                  OAI21X1           6 14.0   97   +53     308 R 
    g246/B                                                   +0     308   
    g246/Y                  OR2X1             5 11.6   64   +82     391 R 
    g244/C                                                   +0     391   
    g244/Y                  AOI21X1           1  1.5   16   +26     417 F 
    drc_bufs256/A                                            +0     417   
    drc_bufs256/Y           BUFX2             1  1.5    2   +33     450 F 
    g243/A                                                   +0     450   
    g243/Y                  INVX1             4  9.2   10   +21     470 R 
  genblk1[0].genblk1.sng/sn_out[0] 
  g121/A                                                     +0     470   
  g121/Y                    AND2X1            1 12.7   74   +63     534 R 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      p1/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                             +0     534   
            g2/YS           FAX1              1  3.4   12   +93     626 F 
          fa0/s 
          ha0/b 
            g17/B                                            +0     626   
            g17/YS          HAX1              1  4.0   19   +59     685 F 
          ha0/s 
        p1/y[0] 
        g168/A                                               +0     685   
        g168/YC             HAX1              1  8.8   35   +65     750 F 
        g167/B                                               +0     750   
        g167/YC             FAX1              1  7.1   29   +89     838 F 
        g166/C                                               +0     838   
        g166/YS             FAX1              1 10.3   56   +95     934 R 
      p1/y[2] 
      g234/B                                                 +0     934   
      g234/YS               FAX1              2 11.1   34  +106    1039 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g503/B                                                 +0    1039   
      g503/YC               FAX1              1  7.1   29   +88    1128 F 
      g499/C                                                 +0    1128   
      g499/YC               FAX1              1  7.1   29   +82    1209 F 
      g495/C                                                 +0    1209   
      g495/YC               FAX1              1  7.1   29   +82    1291 F 
      g491/C                                                 +0    1291   
      g491/YC               FAX1              1  7.1   26   +82    1373 F 
      g487/C                                                 +0    1373   
      g487/YC               FAX1              1 10.9   37   +89    1462 F 
      g2/A                                                   +0    1462   
      g2/YS                 FAX1              1  2.8   21   +84    1545 R 
      g481/A                                                 +0    1545   
      g481/Y                MUX2X1            1  1.5   16   +23    1568 F 
      g480/A                                                 +0    1568   
      g480/Y                INVX1             1  2.0    0    +2    1571 R 
      countval_reg[7]/D     DFFSR                            +0    1571   
      countval_reg[7]/CLK   setup                       0   +70    1641 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3309ps 
Start-point  : TOP/genblk1[0].genblk1.sng/ctr/countval_reg[3]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
