============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Wed Sep 11 16:25:37 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
GUI-8384 ERROR: Analyze file(s) failed ...
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: syntax error near 'n' in CPLD_SOC_AHB_TOP.v(85)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(109)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.331678s wall, 3.478822s user + 0.093601s system = 3.572423s CPU (107.2%)

RUN-1004 : used memory is 184 MB, reserved memory is 148 MB, peak memory is 187 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.510614s wall, 1.544410s user + 0.093601s system = 1.638011s CPU (108.4%)

RUN-1004 : used memory is 227 MB, reserved memory is 191 MB, peak memory is 227 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.495745s wall, 1.388409s user + 0.046800s system = 1.435209s CPU (96.0%)

RUN-1004 : used memory is 354 MB, reserved memory is 317 MB, peak memory is 354 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.490717s wall, 17.924515s user + 0.327602s system = 18.252117s CPU (98.7%)

RUN-1004 : used memory is 302 MB, reserved memory is 279 MB, peak memory is 422 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.850693s wall, 2.730018s user + 0.124801s system = 2.854818s CPU (100.1%)

RUN-1004 : used memory is 317 MB, reserved memory is 291 MB, peak memory is 422 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.335299s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (98.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 516012, overlap = 183.5
PHY-3002 : Step(2): len = 355616, overlap = 242.5
PHY-3002 : Step(3): len = 277048, overlap = 269
PHY-3002 : Step(4): len = 227271, overlap = 287
PHY-3002 : Step(5): len = 188811, overlap = 303.25
PHY-3002 : Step(6): len = 153848, overlap = 327
PHY-3002 : Step(7): len = 125151, overlap = 347.25
PHY-3002 : Step(8): len = 102475, overlap = 358.75
PHY-3002 : Step(9): len = 86366.5, overlap = 366.75
PHY-3002 : Step(10): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(11): len = 76794.8, overlap = 374.5
PHY-3002 : Step(12): len = 77060.1, overlap = 372
PHY-3002 : Step(13): len = 88963, overlap = 355.25
PHY-3002 : Step(14): len = 87297.7, overlap = 351.25
PHY-3002 : Step(15): len = 87936.9, overlap = 342.75
PHY-3002 : Step(16): len = 86265.7, overlap = 338.75
PHY-3002 : Step(17): len = 87780.6, overlap = 338.75
PHY-3002 : Step(18): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(19): len = 90459.9, overlap = 335.5
PHY-3002 : Step(20): len = 100279, overlap = 329
PHY-3002 : Step(21): len = 108943, overlap = 304.75
PHY-3002 : Step(22): len = 107787, overlap = 296.75
PHY-3002 : Step(23): len = 107419, overlap = 293.25
PHY-3002 : Step(24): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(25): len = 109942, overlap = 281.25
PHY-3002 : Step(26): len = 113102, overlap = 280.75
PHY-3002 : Step(27): len = 114547, overlap = 271.75
PHY-3002 : Step(28): len = 118667, overlap = 258.25
PHY-3002 : Step(29): len = 123999, overlap = 251.5
PHY-3002 : Step(30): len = 124634, overlap = 248.75
PHY-3002 : Step(31): len = 124684, overlap = 244.75
PHY-3002 : Step(32): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(33): len = 131824, overlap = 236
PHY-3002 : Step(34): len = 136653, overlap = 229.75
PHY-3002 : Step(35): len = 134898, overlap = 216.5
PHY-3002 : Step(36): len = 135625, overlap = 210
PHY-3002 : Step(37): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(38): len = 142832, overlap = 188
PHY-3002 : Step(39): len = 154803, overlap = 161
PHY-3002 : Step(40): len = 152020, overlap = 164.5
PHY-3002 : Step(41): len = 151657, overlap = 166
PHY-3002 : Step(42): len = 153615, overlap = 166.25
PHY-3002 : Step(43): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(44): len = 157613, overlap = 156.25
PHY-3002 : Step(45): len = 164965, overlap = 156.5
PHY-3002 : Step(46): len = 164572, overlap = 150
PHY-3002 : Step(47): len = 165916, overlap = 146.25
PHY-3002 : Step(48): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(49): len = 171149, overlap = 144.25
PHY-3002 : Step(50): len = 176572, overlap = 130.75
PHY-3002 : Step(51): len = 175859, overlap = 129.75
PHY-3002 : Step(52): len = 175342, overlap = 129.5
PHY-3002 : Step(53): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002552s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.074972s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.714541s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(54): len = 176347, overlap = 143.5
PHY-3002 : Step(55): len = 175829, overlap = 138.75
PHY-3002 : Step(56): len = 173913, overlap = 145.5
PHY-3002 : Step(57): len = 171123, overlap = 151.25
PHY-3002 : Step(58): len = 166997, overlap = 160.75
PHY-3002 : Step(59): len = 162855, overlap = 160.25
PHY-3002 : Step(60): len = 158657, overlap = 166.25
PHY-3002 : Step(61): len = 155273, overlap = 173.25
PHY-3002 : Step(62): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(63): len = 161713, overlap = 168.25
PHY-3002 : Step(64): len = 168923, overlap = 155
PHY-3002 : Step(65): len = 168593, overlap = 152.75
PHY-3002 : Step(66): len = 169018, overlap = 152.25
PHY-3002 : Step(67): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(68): len = 176370, overlap = 129.25
PHY-3002 : Step(69): len = 182169, overlap = 116.25
PHY-3002 : Step(70): len = 184286, overlap = 107.5
PHY-3002 : Step(71): len = 185814, overlap = 107.25
PHY-3002 : Step(72): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(73): len = 190967, overlap = 97
PHY-3002 : Step(74): len = 193687, overlap = 94.25
PHY-3002 : Step(75): len = 196707, overlap = 96.75
PHY-3002 : Step(76): len = 197674, overlap = 96.25
PHY-3002 : Step(77): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(78): len = 202568, overlap = 98.75
PHY-3002 : Step(79): len = 205330, overlap = 96.75
PHY-3002 : Step(80): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.034976s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (98.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.737208s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(81): len = 212602, overlap = 175.75
PHY-3002 : Step(82): len = 210147, overlap = 152.75
PHY-3002 : Step(83): len = 205280, overlap = 157.5
PHY-3002 : Step(84): len = 198607, overlap = 168.25
PHY-3002 : Step(85): len = 191888, overlap = 181.25
PHY-3002 : Step(86): len = 186573, overlap = 189.25
PHY-3002 : Step(87): len = 182941, overlap = 192.25
PHY-3002 : Step(88): len = 180079, overlap = 191.25
PHY-3002 : Step(89): len = 177802, overlap = 197.25
PHY-3002 : Step(90): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(91): len = 183625, overlap = 187.75
PHY-3002 : Step(92): len = 189652, overlap = 175.5
PHY-3002 : Step(93): len = 190379, overlap = 172
PHY-3002 : Step(94): len = 190815, overlap = 170.75
PHY-3002 : Step(95): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(96): len = 199505, overlap = 159.5
PHY-3002 : Step(97): len = 202349, overlap = 158.25
PHY-3002 : Step(98): len = 203852, overlap = 147.75
PHY-3002 : Step(99): len = 205833, overlap = 147.5
PHY-3002 : Step(100): len = 207612, overlap = 150
PHY-3002 : Step(101): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(102): len = 212683, overlap = 142.5
PHY-3002 : Step(103): len = 214042, overlap = 143.75
PHY-3002 : Step(104): len = 216266, overlap = 143
PHY-3002 : Step(105): len = 217679, overlap = 142.5
PHY-3002 : Step(106): len = 218247, overlap = 139.75
PHY-3002 : Step(107): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(108): len = 221513, overlap = 134.75
PHY-3002 : Step(109): len = 222629, overlap = 134.75
PHY-3002 : Step(110): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(111): len = 225348, overlap = 132.75
PHY-3002 : Step(112): len = 226865, overlap = 133
PHY-3002 : Step(113): len = 228495, overlap = 131.5
PHY-3002 : Step(114): len = 228664, overlap = 131.5
PHY-3002 : Step(115): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(116): len = 229753, overlap = 130.75
PHY-3002 : Step(117): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(118): len = 231101, overlap = 132.25
PHY-3002 : Step(119): len = 231856, overlap = 130
PHY-3002 : Step(120): len = 232377, overlap = 130
PHY-3002 : Step(121): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.390231s wall, 0.296402s user + 0.156001s system = 0.452403s CPU (115.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.033611s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.747262s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(122): len = 226946, overlap = 88.5
PHY-3002 : Step(123): len = 224385, overlap = 99.5
PHY-3002 : Step(124): len = 221196, overlap = 114.5
PHY-3002 : Step(125): len = 218823, overlap = 127
PHY-3002 : Step(126): len = 217277, overlap = 136.5
PHY-3002 : Step(127): len = 216164, overlap = 136.5
PHY-3002 : Step(128): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(129): len = 219413, overlap = 134
PHY-3002 : Step(130): len = 220033, overlap = 127.5
PHY-3002 : Step(131): len = 221417, overlap = 125.75
PHY-3002 : Step(132): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(133): len = 224624, overlap = 118.5
PHY-3002 : Step(134): len = 225863, overlap = 118.25
PHY-3002 : Step(135): len = 227316, overlap = 117
PHY-3002 : Step(136): len = 227743, overlap = 118
PHY-3002 : Step(137): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021471s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (218.0%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  22.871688s wall, 31.933405s user + 1.263608s system = 33.197013s CPU (145.1%)

RUN-1004 : used memory is 389 MB, reserved memory is 351 MB, peak memory is 422 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.726821s wall, 3.744024s user + 0.000000s system = 3.744024s CPU (100.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.306498s wall, 5.335234s user + 0.015600s system = 5.350834s CPU (100.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122995s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (88.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.551697s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.086740s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (89.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 26.092218s wall, 30.560596s user + 0.249602s system = 30.810198s CPU (118.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 27.035172s wall, 27.081774s user + 0.218401s system = 27.300175s CPU (101.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.008061s wall, 5.912438s user + 0.000000s system = 5.912438s CPU (98.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.273478s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.531284s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (98.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.105787s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (100.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.710078s wall, 1.731611s user + 0.000000s system = 1.731611s CPU (101.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.997047s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (98.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.887526s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (101.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.906727s wall, 0.904806s user + 0.015600s system = 0.920406s CPU (101.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.897380s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (99.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.940670s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.925437s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (97.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.943383s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.928558s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.167912s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (111.5%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.987768s wall, 88.327766s user + 0.561604s system = 88.889370s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.162442s wall, 97.578626s user + 0.577204s system = 98.155829s CPU (105.4%)

RUN-1004 : used memory is 509 MB, reserved memory is 470 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.794487s wall, 2.667617s user + 0.093601s system = 2.761218s CPU (98.8%)

RUN-1004 : used memory is 509 MB, reserved memory is 470 MB, peak memory is 543 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.857360s wall, 3.853225s user + 0.015600s system = 3.868825s CPU (100.3%)

RUN-1004 : used memory is 538 MB, reserved memory is 499 MB, peak memory is 543 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.444495s wall, 23.275349s user + 0.109201s system = 23.384550s CPU (187.9%)

RUN-1004 : used memory is 561 MB, reserved memory is 523 MB, peak memory is 569 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.391259s wall, 1.326008s user + 0.046800s system = 1.372809s CPU (98.7%)

RUN-1004 : used memory is 666 MB, reserved memory is 628 MB, peak memory is 669 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.948325s wall, 2.184014s user + 0.452403s system = 2.636417s CPU (9.8%)

RUN-1004 : used memory is 667 MB, reserved memory is 630 MB, peak memory is 670 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.858046s wall, 0.280802s user + 0.156001s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 615 MB, reserved memory is 582 MB, peak memory is 670 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.964970s wall, 4.290027s user + 0.670804s system = 4.960832s CPU (13.8%)

RUN-1004 : used memory is 605 MB, reserved memory is 572 MB, peak memory is 670 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.236400s wall, 3.213621s user + 0.031200s system = 3.244821s CPU (100.3%)

RUN-1004 : used memory is 344 MB, reserved memory is 322 MB, peak memory is 670 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.431051s wall, 1.372809s user + 0.062400s system = 1.435209s CPU (100.3%)

RUN-1004 : used memory is 369 MB, reserved memory is 346 MB, peak memory is 670 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.348517s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (99.5%)

RUN-1004 : used memory is 470 MB, reserved memory is 435 MB, peak memory is 670 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.366107s wall, 17.284911s user + 0.218401s system = 17.503312s CPU (100.8%)

RUN-1004 : used memory is 455 MB, reserved memory is 435 MB, peak memory is 670 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.627615s wall, 2.558416s user + 0.109201s system = 2.667617s CPU (101.5%)

RUN-1004 : used memory is 458 MB, reserved memory is 438 MB, peak memory is 670 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.212108s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(138): len = 516012, overlap = 183.5
PHY-3002 : Step(139): len = 355616, overlap = 242.5
PHY-3002 : Step(140): len = 277048, overlap = 269
PHY-3002 : Step(141): len = 227271, overlap = 287
PHY-3002 : Step(142): len = 188811, overlap = 303.25
PHY-3002 : Step(143): len = 153848, overlap = 327
PHY-3002 : Step(144): len = 125151, overlap = 347.25
PHY-3002 : Step(145): len = 102475, overlap = 358.75
PHY-3002 : Step(146): len = 86366.5, overlap = 366.75
PHY-3002 : Step(147): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(148): len = 76794.8, overlap = 374.5
PHY-3002 : Step(149): len = 77060.1, overlap = 372
PHY-3002 : Step(150): len = 88963, overlap = 355.25
PHY-3002 : Step(151): len = 87297.7, overlap = 351.25
PHY-3002 : Step(152): len = 87936.9, overlap = 342.75
PHY-3002 : Step(153): len = 86265.7, overlap = 338.75
PHY-3002 : Step(154): len = 87780.6, overlap = 338.75
PHY-3002 : Step(155): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(156): len = 90459.9, overlap = 335.5
PHY-3002 : Step(157): len = 100279, overlap = 329
PHY-3002 : Step(158): len = 108943, overlap = 304.75
PHY-3002 : Step(159): len = 107787, overlap = 296.75
PHY-3002 : Step(160): len = 107419, overlap = 293.25
PHY-3002 : Step(161): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(162): len = 109942, overlap = 281.25
PHY-3002 : Step(163): len = 113102, overlap = 280.75
PHY-3002 : Step(164): len = 114547, overlap = 271.75
PHY-3002 : Step(165): len = 118667, overlap = 258.25
PHY-3002 : Step(166): len = 123999, overlap = 251.5
PHY-3002 : Step(167): len = 124634, overlap = 248.75
PHY-3002 : Step(168): len = 124684, overlap = 244.75
PHY-3002 : Step(169): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(170): len = 131824, overlap = 236
PHY-3002 : Step(171): len = 136653, overlap = 229.75
PHY-3002 : Step(172): len = 134898, overlap = 216.5
PHY-3002 : Step(173): len = 135625, overlap = 210
PHY-3002 : Step(174): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(175): len = 142832, overlap = 188
PHY-3002 : Step(176): len = 154803, overlap = 161
PHY-3002 : Step(177): len = 152020, overlap = 164.5
PHY-3002 : Step(178): len = 151657, overlap = 166
PHY-3002 : Step(179): len = 153615, overlap = 166.25
PHY-3002 : Step(180): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(181): len = 157613, overlap = 156.25
PHY-3002 : Step(182): len = 164965, overlap = 156.5
PHY-3002 : Step(183): len = 164572, overlap = 150
PHY-3002 : Step(184): len = 165916, overlap = 146.25
PHY-3002 : Step(185): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(186): len = 171149, overlap = 144.25
PHY-3002 : Step(187): len = 176572, overlap = 130.75
PHY-3002 : Step(188): len = 175859, overlap = 129.75
PHY-3002 : Step(189): len = 175342, overlap = 129.5
PHY-3002 : Step(190): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.062352s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.762078s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(191): len = 176347, overlap = 143.5
PHY-3002 : Step(192): len = 175829, overlap = 138.75
PHY-3002 : Step(193): len = 173913, overlap = 145.5
PHY-3002 : Step(194): len = 171123, overlap = 151.25
PHY-3002 : Step(195): len = 166997, overlap = 160.75
PHY-3002 : Step(196): len = 162855, overlap = 160.25
PHY-3002 : Step(197): len = 158657, overlap = 166.25
PHY-3002 : Step(198): len = 155273, overlap = 173.25
PHY-3002 : Step(199): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(200): len = 161713, overlap = 168.25
PHY-3002 : Step(201): len = 168923, overlap = 155
PHY-3002 : Step(202): len = 168593, overlap = 152.75
PHY-3002 : Step(203): len = 169018, overlap = 152.25
PHY-3002 : Step(204): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(205): len = 176370, overlap = 129.25
PHY-3002 : Step(206): len = 182169, overlap = 116.25
PHY-3002 : Step(207): len = 184286, overlap = 107.5
PHY-3002 : Step(208): len = 185814, overlap = 107.25
PHY-3002 : Step(209): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(210): len = 190967, overlap = 97
PHY-3002 : Step(211): len = 193687, overlap = 94.25
PHY-3002 : Step(212): len = 196707, overlap = 96.75
PHY-3002 : Step(213): len = 197674, overlap = 96.25
PHY-3002 : Step(214): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(215): len = 202568, overlap = 98.75
PHY-3002 : Step(216): len = 205330, overlap = 96.75
PHY-3002 : Step(217): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.049484s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.714789s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(218): len = 212602, overlap = 175.75
PHY-3002 : Step(219): len = 210147, overlap = 152.75
PHY-3002 : Step(220): len = 205280, overlap = 157.5
PHY-3002 : Step(221): len = 198607, overlap = 168.25
PHY-3002 : Step(222): len = 191888, overlap = 181.25
PHY-3002 : Step(223): len = 186573, overlap = 189.25
PHY-3002 : Step(224): len = 182941, overlap = 192.25
PHY-3002 : Step(225): len = 180079, overlap = 191.25
PHY-3002 : Step(226): len = 177802, overlap = 197.25
PHY-3002 : Step(227): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(228): len = 183625, overlap = 187.75
PHY-3002 : Step(229): len = 189652, overlap = 175.5
PHY-3002 : Step(230): len = 190379, overlap = 172
PHY-3002 : Step(231): len = 190815, overlap = 170.75
PHY-3002 : Step(232): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(233): len = 199505, overlap = 159.5
PHY-3002 : Step(234): len = 202349, overlap = 158.25
PHY-3002 : Step(235): len = 203852, overlap = 147.75
PHY-3002 : Step(236): len = 205833, overlap = 147.5
PHY-3002 : Step(237): len = 207612, overlap = 150
PHY-3002 : Step(238): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(239): len = 212683, overlap = 142.5
PHY-3002 : Step(240): len = 214042, overlap = 143.75
PHY-3002 : Step(241): len = 216266, overlap = 143
PHY-3002 : Step(242): len = 217679, overlap = 142.5
PHY-3002 : Step(243): len = 218247, overlap = 139.75
PHY-3002 : Step(244): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(245): len = 221513, overlap = 134.75
PHY-3002 : Step(246): len = 222629, overlap = 134.75
PHY-3002 : Step(247): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(248): len = 225348, overlap = 132.75
PHY-3002 : Step(249): len = 226865, overlap = 133
PHY-3002 : Step(250): len = 228495, overlap = 131.5
PHY-3002 : Step(251): len = 228664, overlap = 131.5
PHY-3002 : Step(252): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(253): len = 229753, overlap = 130.75
PHY-3002 : Step(254): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(255): len = 231101, overlap = 132.25
PHY-3002 : Step(256): len = 231856, overlap = 130
PHY-3002 : Step(257): len = 232377, overlap = 130
PHY-3002 : Step(258): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.355447s wall, 0.312002s user + 0.156001s system = 0.468003s CPU (131.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.109525s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (90.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.433626s wall, 1.419609s user + 0.015600s system = 1.435209s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(259): len = 226946, overlap = 88.5
PHY-3002 : Step(260): len = 224385, overlap = 99.5
PHY-3002 : Step(261): len = 221196, overlap = 114.5
PHY-3002 : Step(262): len = 218823, overlap = 127
PHY-3002 : Step(263): len = 217277, overlap = 136.5
PHY-3002 : Step(264): len = 216164, overlap = 136.5
PHY-3002 : Step(265): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(266): len = 219413, overlap = 134
PHY-3002 : Step(267): len = 220033, overlap = 127.5
PHY-3002 : Step(268): len = 221417, overlap = 125.75
PHY-3002 : Step(269): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(270): len = 224624, overlap = 118.5
PHY-3002 : Step(271): len = 225863, overlap = 118.25
PHY-3002 : Step(272): len = 227316, overlap = 117
PHY-3002 : Step(273): len = 227743, overlap = 118
PHY-3002 : Step(274): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022989s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.9%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  22.341947s wall, 31.746204s user + 1.450809s system = 33.197013s CPU (148.6%)

RUN-1004 : used memory is 500 MB, reserved memory is 469 MB, peak memory is 670 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.718925s wall, 3.681624s user + 0.015600s system = 3.697224s CPU (99.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.962495s wall, 6.021639s user + 0.031200s system = 6.052839s CPU (101.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.128516s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (109.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.544420s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (100.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.091736s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (119.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 24.998788s wall, 29.640190s user + 0.078001s system = 29.718190s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.393285s wall, 26.348569s user + 0.000000s system = 26.348569s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 5.977364s wall, 5.974838s user + 0.000000s system = 5.974838s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.248819s wall, 2.246414s user + 0.000000s system = 2.246414s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.480044s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (100.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.097350s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (102.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.680405s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (100.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.001183s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (101.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.868541s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (100.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.905196s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.885947s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (102.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.929988s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.909839s wall, 0.920406s user + 0.015600s system = 0.936006s CPU (102.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.922590s wall, 0.936006s user + 0.015600s system = 0.951606s CPU (103.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.917080s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.169192s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (101.4%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  79.245586s wall, 83.803737s user + 0.202801s system = 84.006539s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  89.066869s wall, 93.663000s user + 0.280802s system = 93.943802s CPU (105.5%)

RUN-1004 : used memory is 574 MB, reserved memory is 552 MB, peak memory is 670 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.754564s wall, 2.652017s user + 0.078001s system = 2.730018s CPU (99.1%)

RUN-1004 : used memory is 574 MB, reserved memory is 552 MB, peak memory is 670 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.895619s wall, 3.837625s user + 0.031200s system = 3.868825s CPU (99.3%)

RUN-1004 : used memory is 606 MB, reserved memory is 584 MB, peak memory is 670 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.803189s wall, 22.230142s user + 0.062400s system = 22.292543s CPU (188.9%)

RUN-1004 : used memory is 628 MB, reserved memory is 605 MB, peak memory is 670 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.388600s wall, 0.140401s user + 0.046800s system = 0.187201s CPU (13.5%)

RUN-1004 : used memory is 681 MB, reserved memory is 657 MB, peak memory is 681 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.929905s wall, 1.107607s user + 0.093601s system = 1.201208s CPU (41.0%)

RUN-1004 : used memory is 670 MB, reserved memory is 646 MB, peak memory is 681 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.337300s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (100.3%)

RUN-1004 : used memory is 734 MB, reserved memory is 710 MB, peak memory is 737 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.204201s wall, 2.480416s user + 0.655204s system = 3.135620s CPU (11.5%)

RUN-1004 : used memory is 733 MB, reserved memory is 712 MB, peak memory is 738 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.891207s wall, 0.343202s user + 0.124801s system = 0.468003s CPU (6.8%)

RUN-1004 : used memory is 716 MB, reserved memory is 695 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.199092s wall, 4.633230s user + 0.904806s system = 5.538036s CPU (15.3%)

RUN-1004 : used memory is 706 MB, reserved memory is 685 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.392050s wall, 3.338421s user + 0.031200s system = 3.369622s CPU (99.3%)

RUN-1004 : used memory is 420 MB, reserved memory is 444 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.464306s wall, 1.388409s user + 0.078001s system = 1.466409s CPU (100.1%)

RUN-1004 : used memory is 433 MB, reserved memory is 456 MB, peak memory is 738 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.322845s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (100.2%)

RUN-1004 : used memory is 522 MB, reserved memory is 535 MB, peak memory is 738 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.169419s wall, 16.957309s user + 0.312002s system = 17.269311s CPU (100.6%)

RUN-1004 : used memory is 508 MB, reserved memory is 502 MB, peak memory is 738 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.628376s wall, 2.589617s user + 0.046800s system = 2.636417s CPU (100.3%)

RUN-1004 : used memory is 513 MB, reserved memory is 507 MB, peak memory is 738 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.194562s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(275): len = 516012, overlap = 183.5
PHY-3002 : Step(276): len = 355616, overlap = 242.5
PHY-3002 : Step(277): len = 277048, overlap = 269
PHY-3002 : Step(278): len = 227271, overlap = 287
PHY-3002 : Step(279): len = 188811, overlap = 303.25
PHY-3002 : Step(280): len = 153848, overlap = 327
PHY-3002 : Step(281): len = 125151, overlap = 347.25
PHY-3002 : Step(282): len = 102475, overlap = 358.75
PHY-3002 : Step(283): len = 86366.5, overlap = 366.75
PHY-3002 : Step(284): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(285): len = 76794.8, overlap = 374.5
PHY-3002 : Step(286): len = 77060.1, overlap = 372
PHY-3002 : Step(287): len = 88963, overlap = 355.25
PHY-3002 : Step(288): len = 87297.7, overlap = 351.25
PHY-3002 : Step(289): len = 87936.9, overlap = 342.75
PHY-3002 : Step(290): len = 86265.7, overlap = 338.75
PHY-3002 : Step(291): len = 87780.6, overlap = 338.75
PHY-3002 : Step(292): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(293): len = 90459.9, overlap = 335.5
PHY-3002 : Step(294): len = 100279, overlap = 329
PHY-3002 : Step(295): len = 108943, overlap = 304.75
PHY-3002 : Step(296): len = 107787, overlap = 296.75
PHY-3002 : Step(297): len = 107419, overlap = 293.25
PHY-3002 : Step(298): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(299): len = 109942, overlap = 281.25
PHY-3002 : Step(300): len = 113102, overlap = 280.75
PHY-3002 : Step(301): len = 114547, overlap = 271.75
PHY-3002 : Step(302): len = 118667, overlap = 258.25
PHY-3002 : Step(303): len = 123999, overlap = 251.5
PHY-3002 : Step(304): len = 124634, overlap = 248.75
PHY-3002 : Step(305): len = 124684, overlap = 244.75
PHY-3002 : Step(306): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(307): len = 131824, overlap = 236
PHY-3002 : Step(308): len = 136653, overlap = 229.75
PHY-3002 : Step(309): len = 134898, overlap = 216.5
PHY-3002 : Step(310): len = 135625, overlap = 210
PHY-3002 : Step(311): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(312): len = 142832, overlap = 188
PHY-3002 : Step(313): len = 154803, overlap = 161
PHY-3002 : Step(314): len = 152020, overlap = 164.5
PHY-3002 : Step(315): len = 151657, overlap = 166
PHY-3002 : Step(316): len = 153615, overlap = 166.25
PHY-3002 : Step(317): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(318): len = 157613, overlap = 156.25
PHY-3002 : Step(319): len = 164965, overlap = 156.5
PHY-3002 : Step(320): len = 164572, overlap = 150
PHY-3002 : Step(321): len = 165916, overlap = 146.25
PHY-3002 : Step(322): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(323): len = 171149, overlap = 144.25
PHY-3002 : Step(324): len = 176572, overlap = 130.75
PHY-3002 : Step(325): len = 175859, overlap = 129.75
PHY-3002 : Step(326): len = 175342, overlap = 129.5
PHY-3002 : Step(327): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.168764s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720172s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(328): len = 176347, overlap = 143.5
PHY-3002 : Step(329): len = 175829, overlap = 138.75
PHY-3002 : Step(330): len = 173913, overlap = 145.5
PHY-3002 : Step(331): len = 171123, overlap = 151.25
PHY-3002 : Step(332): len = 166997, overlap = 160.75
PHY-3002 : Step(333): len = 162855, overlap = 160.25
PHY-3002 : Step(334): len = 158657, overlap = 166.25
PHY-3002 : Step(335): len = 155273, overlap = 173.25
PHY-3002 : Step(336): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(337): len = 161713, overlap = 168.25
PHY-3002 : Step(338): len = 168923, overlap = 155
PHY-3002 : Step(339): len = 168593, overlap = 152.75
PHY-3002 : Step(340): len = 169018, overlap = 152.25
PHY-3002 : Step(341): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(342): len = 176370, overlap = 129.25
PHY-3002 : Step(343): len = 182169, overlap = 116.25
PHY-3002 : Step(344): len = 184286, overlap = 107.5
PHY-3002 : Step(345): len = 185814, overlap = 107.25
PHY-3002 : Step(346): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(347): len = 190967, overlap = 97
PHY-3002 : Step(348): len = 193687, overlap = 94.25
PHY-3002 : Step(349): len = 196707, overlap = 96.75
PHY-3002 : Step(350): len = 197674, overlap = 96.25
PHY-3002 : Step(351): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(352): len = 202568, overlap = 98.75
PHY-3002 : Step(353): len = 205330, overlap = 96.75
PHY-3002 : Step(354): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.116121s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.741298s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (107.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(355): len = 212602, overlap = 175.75
PHY-3002 : Step(356): len = 210147, overlap = 152.75
PHY-3002 : Step(357): len = 205280, overlap = 157.5
PHY-3002 : Step(358): len = 198607, overlap = 168.25
PHY-3002 : Step(359): len = 191888, overlap = 181.25
PHY-3002 : Step(360): len = 186573, overlap = 189.25
PHY-3002 : Step(361): len = 182941, overlap = 192.25
PHY-3002 : Step(362): len = 180079, overlap = 191.25
PHY-3002 : Step(363): len = 177802, overlap = 197.25
PHY-3002 : Step(364): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(365): len = 183625, overlap = 187.75
PHY-3002 : Step(366): len = 189652, overlap = 175.5
PHY-3002 : Step(367): len = 190379, overlap = 172
PHY-3002 : Step(368): len = 190815, overlap = 170.75
PHY-3002 : Step(369): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(370): len = 199505, overlap = 159.5
PHY-3002 : Step(371): len = 202349, overlap = 158.25
PHY-3002 : Step(372): len = 203852, overlap = 147.75
PHY-3002 : Step(373): len = 205833, overlap = 147.5
PHY-3002 : Step(374): len = 207612, overlap = 150
PHY-3002 : Step(375): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(376): len = 212683, overlap = 142.5
PHY-3002 : Step(377): len = 214042, overlap = 143.75
PHY-3002 : Step(378): len = 216266, overlap = 143
PHY-3002 : Step(379): len = 217679, overlap = 142.5
PHY-3002 : Step(380): len = 218247, overlap = 139.75
PHY-3002 : Step(381): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(382): len = 221513, overlap = 134.75
PHY-3002 : Step(383): len = 222629, overlap = 134.75
PHY-3002 : Step(384): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(385): len = 225348, overlap = 132.75
PHY-3002 : Step(386): len = 226865, overlap = 133
PHY-3002 : Step(387): len = 228495, overlap = 131.5
PHY-3002 : Step(388): len = 228664, overlap = 131.5
PHY-3002 : Step(389): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(390): len = 229753, overlap = 130.75
PHY-3002 : Step(391): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(392): len = 231101, overlap = 132.25
PHY-3002 : Step(393): len = 231856, overlap = 130
PHY-3002 : Step(394): len = 232377, overlap = 130
PHY-3002 : Step(395): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.396238s wall, 0.249602s user + 0.187201s system = 0.436803s CPU (110.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.084928s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.754727s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(396): len = 226946, overlap = 88.5
PHY-3002 : Step(397): len = 224385, overlap = 99.5
PHY-3002 : Step(398): len = 221196, overlap = 114.5
PHY-3002 : Step(399): len = 218823, overlap = 127
PHY-3002 : Step(400): len = 217277, overlap = 136.5
PHY-3002 : Step(401): len = 216164, overlap = 136.5
PHY-3002 : Step(402): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(403): len = 219413, overlap = 134
PHY-3002 : Step(404): len = 220033, overlap = 127.5
PHY-3002 : Step(405): len = 221417, overlap = 125.75
PHY-3002 : Step(406): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(407): len = 224624, overlap = 118.5
PHY-3002 : Step(408): len = 225863, overlap = 118.25
PHY-3002 : Step(409): len = 227316, overlap = 117
PHY-3002 : Step(410): len = 227743, overlap = 118
PHY-3002 : Step(411): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020083s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.7%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  21.940334s wall, 32.089406s user + 1.419609s system = 33.509015s CPU (152.7%)

RUN-1004 : used memory is 538 MB, reserved memory is 532 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.771229s wall, 3.759624s user + 0.015600s system = 3.775224s CPU (100.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.471911s wall, 5.491235s user + 0.031200s system = 5.522435s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122329s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.525813s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (97.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.087727s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (71.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 25.358294s wall, 29.983392s user + 0.234002s system = 30.217394s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.553351s wall, 26.473370s user + 0.000000s system = 26.473370s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.032106s wall, 6.006038s user + 0.000000s system = 6.006038s CPU (99.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.269767s wall, 2.262014s user + 0.000000s system = 2.262014s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.504931s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (98.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.099586s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (99.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.684098s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.006516s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (99.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.877769s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (97.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.901741s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (102.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.890764s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (99.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.921364s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (98.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.922173s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.933744s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (98.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.921942s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.176418s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (97.3%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  79.955056s wall, 84.365341s user + 0.296402s system = 84.661743s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  89.332160s wall, 93.741001s user + 0.343202s system = 94.084203s CPU (105.3%)

RUN-1004 : used memory is 588 MB, reserved memory is 583 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.710279s wall, 2.652017s user + 0.062400s system = 2.714417s CPU (100.2%)

RUN-1004 : used memory is 588 MB, reserved memory is 583 MB, peak memory is 738 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.880283s wall, 3.806424s user + 0.046800s system = 3.853225s CPU (99.3%)

RUN-1004 : used memory is 636 MB, reserved memory is 630 MB, peak memory is 738 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.249103s wall, 27.315775s user + 0.093601s system = 27.409376s CPU (192.4%)

RUN-1004 : used memory is 661 MB, reserved memory is 655 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.399818s wall, 1.419609s user + 0.015600s system = 1.435209s CPU (102.5%)

RUN-1004 : used memory is 763 MB, reserved memory is 759 MB, peak memory is 765 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.185716s wall, 2.464816s user + 0.499203s system = 2.964019s CPU (10.9%)

RUN-1004 : used memory is 764 MB, reserved memory is 761 MB, peak memory is 766 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.881078s wall, 0.358802s user + 0.218401s system = 0.577204s CPU (8.4%)

RUN-1004 : used memory is 756 MB, reserved memory is 752 MB, peak memory is 769 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.237109s wall, 4.758031s user + 0.764405s system = 5.522435s CPU (15.2%)

RUN-1004 : used memory is 745 MB, reserved memory is 742 MB, peak memory is 769 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.428946s wall, 3.400822s user + 0.046800s system = 3.447622s CPU (100.5%)

RUN-1004 : used memory is 376 MB, reserved memory is 456 MB, peak memory is 769 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.580241s wall, 1.404009s user + 0.078001s system = 1.482009s CPU (93.8%)

RUN-1004 : used memory is 404 MB, reserved memory is 461 MB, peak memory is 769 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.333562s wall, 1.248008s user + 0.109201s system = 1.357209s CPU (101.8%)

RUN-1004 : used memory is 505 MB, reserved memory is 565 MB, peak memory is 769 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.743450s wall, 17.331711s user + 0.249602s system = 17.581313s CPU (99.1%)

RUN-1004 : used memory is 574 MB, reserved memory is 620 MB, peak memory is 769 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.707252s wall, 2.589617s user + 0.078001s system = 2.667617s CPU (98.5%)

RUN-1004 : used memory is 575 MB, reserved memory is 620 MB, peak memory is 769 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.209767s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(412): len = 516012, overlap = 183.5
PHY-3002 : Step(413): len = 355616, overlap = 242.5
PHY-3002 : Step(414): len = 277048, overlap = 269
PHY-3002 : Step(415): len = 227271, overlap = 287
PHY-3002 : Step(416): len = 188811, overlap = 303.25
PHY-3002 : Step(417): len = 153848, overlap = 327
PHY-3002 : Step(418): len = 125151, overlap = 347.25
PHY-3002 : Step(419): len = 102475, overlap = 358.75
PHY-3002 : Step(420): len = 86366.5, overlap = 366.75
PHY-3002 : Step(421): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(422): len = 76794.8, overlap = 374.5
PHY-3002 : Step(423): len = 77060.1, overlap = 372
PHY-3002 : Step(424): len = 88963, overlap = 355.25
PHY-3002 : Step(425): len = 87297.7, overlap = 351.25
PHY-3002 : Step(426): len = 87936.9, overlap = 342.75
PHY-3002 : Step(427): len = 86265.7, overlap = 338.75
PHY-3002 : Step(428): len = 87780.6, overlap = 338.75
PHY-3002 : Step(429): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(430): len = 90459.9, overlap = 335.5
PHY-3002 : Step(431): len = 100279, overlap = 329
PHY-3002 : Step(432): len = 108943, overlap = 304.75
PHY-3002 : Step(433): len = 107787, overlap = 296.75
PHY-3002 : Step(434): len = 107419, overlap = 293.25
PHY-3002 : Step(435): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(436): len = 109942, overlap = 281.25
PHY-3002 : Step(437): len = 113102, overlap = 280.75
PHY-3002 : Step(438): len = 114547, overlap = 271.75
PHY-3002 : Step(439): len = 118667, overlap = 258.25
PHY-3002 : Step(440): len = 123999, overlap = 251.5
PHY-3002 : Step(441): len = 124634, overlap = 248.75
PHY-3002 : Step(442): len = 124684, overlap = 244.75
PHY-3002 : Step(443): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(444): len = 131824, overlap = 236
PHY-3002 : Step(445): len = 136653, overlap = 229.75
PHY-3002 : Step(446): len = 134898, overlap = 216.5
PHY-3002 : Step(447): len = 135625, overlap = 210
PHY-3002 : Step(448): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(449): len = 142832, overlap = 188
PHY-3002 : Step(450): len = 154803, overlap = 161
PHY-3002 : Step(451): len = 152020, overlap = 164.5
PHY-3002 : Step(452): len = 151657, overlap = 166
PHY-3002 : Step(453): len = 153615, overlap = 166.25
PHY-3002 : Step(454): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(455): len = 157613, overlap = 156.25
PHY-3002 : Step(456): len = 164965, overlap = 156.5
PHY-3002 : Step(457): len = 164572, overlap = 150
PHY-3002 : Step(458): len = 165916, overlap = 146.25
PHY-3002 : Step(459): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(460): len = 171149, overlap = 144.25
PHY-3002 : Step(461): len = 176572, overlap = 130.75
PHY-3002 : Step(462): len = 175859, overlap = 129.75
PHY-3002 : Step(463): len = 175342, overlap = 129.5
PHY-3002 : Step(464): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.235755s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (97.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.748938s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(465): len = 176347, overlap = 143.5
PHY-3002 : Step(466): len = 175829, overlap = 138.75
PHY-3002 : Step(467): len = 173913, overlap = 145.5
PHY-3002 : Step(468): len = 171123, overlap = 151.25
PHY-3002 : Step(469): len = 166997, overlap = 160.75
PHY-3002 : Step(470): len = 162855, overlap = 160.25
PHY-3002 : Step(471): len = 158657, overlap = 166.25
PHY-3002 : Step(472): len = 155273, overlap = 173.25
PHY-3002 : Step(473): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(474): len = 161713, overlap = 168.25
PHY-3002 : Step(475): len = 168923, overlap = 155
PHY-3002 : Step(476): len = 168593, overlap = 152.75
PHY-3002 : Step(477): len = 169018, overlap = 152.25
PHY-3002 : Step(478): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(479): len = 176370, overlap = 129.25
PHY-3002 : Step(480): len = 182169, overlap = 116.25
PHY-3002 : Step(481): len = 184286, overlap = 107.5
PHY-3002 : Step(482): len = 185814, overlap = 107.25
PHY-3002 : Step(483): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(484): len = 190967, overlap = 97
PHY-3002 : Step(485): len = 193687, overlap = 94.25
PHY-3002 : Step(486): len = 196707, overlap = 96.75
PHY-3002 : Step(487): len = 197674, overlap = 96.25
PHY-3002 : Step(488): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(489): len = 202568, overlap = 98.75
PHY-3002 : Step(490): len = 205330, overlap = 96.75
PHY-3002 : Step(491): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.167547s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.761671s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(492): len = 212602, overlap = 175.75
PHY-3002 : Step(493): len = 210147, overlap = 152.75
PHY-3002 : Step(494): len = 205280, overlap = 157.5
PHY-3002 : Step(495): len = 198607, overlap = 168.25
PHY-3002 : Step(496): len = 191888, overlap = 181.25
PHY-3002 : Step(497): len = 186573, overlap = 189.25
PHY-3002 : Step(498): len = 182941, overlap = 192.25
PHY-3002 : Step(499): len = 180079, overlap = 191.25
PHY-3002 : Step(500): len = 177802, overlap = 197.25
PHY-3002 : Step(501): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(502): len = 183625, overlap = 187.75
PHY-3002 : Step(503): len = 189652, overlap = 175.5
PHY-3002 : Step(504): len = 190379, overlap = 172
PHY-3002 : Step(505): len = 190815, overlap = 170.75
PHY-3002 : Step(506): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(507): len = 199505, overlap = 159.5
PHY-3002 : Step(508): len = 202349, overlap = 158.25
PHY-3002 : Step(509): len = 203852, overlap = 147.75
PHY-3002 : Step(510): len = 205833, overlap = 147.5
PHY-3002 : Step(511): len = 207612, overlap = 150
PHY-3002 : Step(512): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(513): len = 212683, overlap = 142.5
PHY-3002 : Step(514): len = 214042, overlap = 143.75
PHY-3002 : Step(515): len = 216266, overlap = 143
PHY-3002 : Step(516): len = 217679, overlap = 142.5
PHY-3002 : Step(517): len = 218247, overlap = 139.75
PHY-3002 : Step(518): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(519): len = 221513, overlap = 134.75
PHY-3002 : Step(520): len = 222629, overlap = 134.75
PHY-3002 : Step(521): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(522): len = 225348, overlap = 132.75
PHY-3002 : Step(523): len = 226865, overlap = 133
PHY-3002 : Step(524): len = 228495, overlap = 131.5
PHY-3002 : Step(525): len = 228664, overlap = 131.5
PHY-3002 : Step(526): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(527): len = 229753, overlap = 130.75
PHY-3002 : Step(528): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(529): len = 231101, overlap = 132.25
PHY-3002 : Step(530): len = 231856, overlap = 130
PHY-3002 : Step(531): len = 232377, overlap = 130
PHY-3002 : Step(532): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.439425s wall, 0.280802s user + 0.265202s system = 0.546003s CPU (124.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.173564s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.821166s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (91.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(533): len = 226946, overlap = 88.5
PHY-3002 : Step(534): len = 224385, overlap = 99.5
PHY-3002 : Step(535): len = 221196, overlap = 114.5
PHY-3002 : Step(536): len = 218823, overlap = 127
PHY-3002 : Step(537): len = 217277, overlap = 136.5
PHY-3002 : Step(538): len = 216164, overlap = 136.5
PHY-3002 : Step(539): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(540): len = 219413, overlap = 134
PHY-3002 : Step(541): len = 220033, overlap = 127.5
PHY-3002 : Step(542): len = 221417, overlap = 125.75
PHY-3002 : Step(543): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(544): len = 224624, overlap = 118.5
PHY-3002 : Step(545): len = 225863, overlap = 118.25
PHY-3002 : Step(546): len = 227316, overlap = 117
PHY-3002 : Step(547): len = 227743, overlap = 118
PHY-3002 : Step(548): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022463s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (208.3%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  23.454621s wall, 32.183006s user + 2.074813s system = 34.257820s CPU (146.1%)

RUN-1004 : used memory is 576 MB, reserved memory is 622 MB, peak memory is 769 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.762757s wall, 3.790824s user + 0.031200s system = 3.822024s CPU (101.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.839875s wall, 5.678436s user + 0.015600s system = 5.694037s CPU (97.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.143429s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (108.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.579293s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.102540s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (91.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 27.242992s wall, 31.137800s user + 0.234002s system = 31.371801s CPU (115.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 27.418811s wall, 27.175374s user + 0.015600s system = 27.190974s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.277091s wall, 6.208840s user + 0.000000s system = 6.208840s CPU (98.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.513977s wall, 2.355615s user + 0.015600s system = 2.371215s CPU (94.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.524460s wall, 1.513210s user + 0.015600s system = 1.528810s CPU (100.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.121048s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.747761s wall, 1.731611s user + 0.015600s system = 1.747211s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.083415s wall, 1.076407s user + 0.015600s system = 1.092007s CPU (100.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.924493s wall, 0.904806s user + 0.015600s system = 0.920406s CPU (99.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.953733s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (101.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.931626s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.969751s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (103.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.968696s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (101.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.969285s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (101.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.940510s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.184252s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (101.6%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  84.047685s wall, 87.360560s user + 0.421203s system = 87.781763s CPU (104.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.821221s wall, 97.001422s user + 0.499203s system = 97.500625s CPU (103.9%)

RUN-1004 : used memory is 570 MB, reserved memory is 647 MB, peak memory is 769 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.757216s wall, 2.605217s user + 0.156001s system = 2.761218s CPU (100.1%)

RUN-1004 : used memory is 570 MB, reserved memory is 647 MB, peak memory is 769 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.939611s wall, 3.884425s user + 0.062400s system = 3.946825s CPU (100.2%)

RUN-1004 : used memory is 616 MB, reserved memory is 694 MB, peak memory is 769 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.852214s wall, 23.774552s user + 0.062400s system = 23.836953s CPU (185.5%)

RUN-1004 : used memory is 646 MB, reserved memory is 714 MB, peak memory is 769 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.350267s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (101.7%)

RUN-1004 : used memory is 726 MB, reserved memory is 793 MB, peak memory is 769 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.138535s wall, 2.558416s user + 0.468003s system = 3.026419s CPU (11.2%)

RUN-1004 : used memory is 726 MB, reserved memory is 795 MB, peak memory is 769 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.880862s wall, 0.280802s user + 0.062400s system = 0.343202s CPU (5.0%)

RUN-1004 : used memory is 721 MB, reserved memory is 789 MB, peak memory is 769 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.139049s wall, 4.711230s user + 0.546003s system = 5.257234s CPU (14.5%)

RUN-1004 : used memory is 710 MB, reserved memory is 778 MB, peak memory is 769 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(28)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 53 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.604999s wall, 3.619223s user + 0.000000s system = 3.619223s CPU (100.4%)

RUN-1004 : used memory is 419 MB, reserved memory is 534 MB, peak memory is 769 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.572424s wall, 1.450809s user + 0.078001s system = 1.528810s CPU (97.2%)

RUN-1004 : used memory is 437 MB, reserved memory is 538 MB, peak memory is 769 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.553885s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (91.4%)

RUN-1004 : used memory is 510 MB, reserved memory is 598 MB, peak memory is 769 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.63 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.216541s wall, 17.628113s user + 0.187201s system = 17.815314s CPU (97.8%)

RUN-1004 : used memory is 576 MB, reserved memory is 656 MB, peak memory is 769 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.729480s wall, 2.620817s user + 0.109201s system = 2.730018s CPU (100.0%)

RUN-1004 : used memory is 577 MB, reserved memory is 657 MB, peak memory is 769 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.162818s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (102.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(549): len = 516012, overlap = 183.5
PHY-3002 : Step(550): len = 355616, overlap = 242.5
PHY-3002 : Step(551): len = 277048, overlap = 269
PHY-3002 : Step(552): len = 227271, overlap = 287
PHY-3002 : Step(553): len = 188811, overlap = 303.25
PHY-3002 : Step(554): len = 153848, overlap = 327
PHY-3002 : Step(555): len = 125151, overlap = 347.25
PHY-3002 : Step(556): len = 102475, overlap = 358.75
PHY-3002 : Step(557): len = 86366.5, overlap = 366.75
PHY-3002 : Step(558): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(559): len = 76794.8, overlap = 374.5
PHY-3002 : Step(560): len = 77060.1, overlap = 372
PHY-3002 : Step(561): len = 88963, overlap = 355.25
PHY-3002 : Step(562): len = 87297.7, overlap = 351.25
PHY-3002 : Step(563): len = 87936.9, overlap = 342.75
PHY-3002 : Step(564): len = 86265.7, overlap = 338.75
PHY-3002 : Step(565): len = 87780.6, overlap = 338.75
PHY-3002 : Step(566): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(567): len = 90459.9, overlap = 335.5
PHY-3002 : Step(568): len = 100279, overlap = 329
PHY-3002 : Step(569): len = 108943, overlap = 304.75
PHY-3002 : Step(570): len = 107787, overlap = 296.75
PHY-3002 : Step(571): len = 107419, overlap = 293.25
PHY-3002 : Step(572): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(573): len = 109942, overlap = 281.25
PHY-3002 : Step(574): len = 113102, overlap = 280.75
PHY-3002 : Step(575): len = 114547, overlap = 271.75
PHY-3002 : Step(576): len = 118667, overlap = 258.25
PHY-3002 : Step(577): len = 123999, overlap = 251.5
PHY-3002 : Step(578): len = 124634, overlap = 248.75
PHY-3002 : Step(579): len = 124684, overlap = 244.75
PHY-3002 : Step(580): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(581): len = 131824, overlap = 236
PHY-3002 : Step(582): len = 136653, overlap = 229.75
PHY-3002 : Step(583): len = 134898, overlap = 216.5
PHY-3002 : Step(584): len = 135625, overlap = 210
PHY-3002 : Step(585): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(586): len = 142832, overlap = 188
PHY-3002 : Step(587): len = 154803, overlap = 161
PHY-3002 : Step(588): len = 152020, overlap = 164.5
PHY-3002 : Step(589): len = 151657, overlap = 166
PHY-3002 : Step(590): len = 153615, overlap = 166.25
PHY-3002 : Step(591): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(592): len = 157613, overlap = 156.25
PHY-3002 : Step(593): len = 164965, overlap = 156.5
PHY-3002 : Step(594): len = 164572, overlap = 150
PHY-3002 : Step(595): len = 165916, overlap = 146.25
PHY-3002 : Step(596): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(597): len = 171149, overlap = 144.25
PHY-3002 : Step(598): len = 176572, overlap = 130.75
PHY-3002 : Step(599): len = 175859, overlap = 129.75
PHY-3002 : Step(600): len = 175342, overlap = 129.5
PHY-3002 : Step(601): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.272316s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (101.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.778246s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(602): len = 176347, overlap = 143.5
PHY-3002 : Step(603): len = 175829, overlap = 138.75
PHY-3002 : Step(604): len = 173913, overlap = 145.5
PHY-3002 : Step(605): len = 171123, overlap = 151.25
PHY-3002 : Step(606): len = 166997, overlap = 160.75
PHY-3002 : Step(607): len = 162855, overlap = 160.25
PHY-3002 : Step(608): len = 158657, overlap = 166.25
PHY-3002 : Step(609): len = 155273, overlap = 173.25
PHY-3002 : Step(610): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(611): len = 161713, overlap = 168.25
PHY-3002 : Step(612): len = 168923, overlap = 155
PHY-3002 : Step(613): len = 168593, overlap = 152.75
PHY-3002 : Step(614): len = 169018, overlap = 152.25
PHY-3002 : Step(615): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(616): len = 176370, overlap = 129.25
PHY-3002 : Step(617): len = 182169, overlap = 116.25
PHY-3002 : Step(618): len = 184286, overlap = 107.5
PHY-3002 : Step(619): len = 185814, overlap = 107.25
PHY-3002 : Step(620): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(621): len = 190967, overlap = 97
PHY-3002 : Step(622): len = 193687, overlap = 94.25
PHY-3002 : Step(623): len = 196707, overlap = 96.75
PHY-3002 : Step(624): len = 197674, overlap = 96.25
PHY-3002 : Step(625): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(626): len = 202568, overlap = 98.75
PHY-3002 : Step(627): len = 205330, overlap = 96.75
PHY-3002 : Step(628): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.257389s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.781477s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(629): len = 212602, overlap = 175.75
PHY-3002 : Step(630): len = 210147, overlap = 152.75
PHY-3002 : Step(631): len = 205280, overlap = 157.5
PHY-3002 : Step(632): len = 198607, overlap = 168.25
PHY-3002 : Step(633): len = 191888, overlap = 181.25
PHY-3002 : Step(634): len = 186573, overlap = 189.25
PHY-3002 : Step(635): len = 182941, overlap = 192.25
PHY-3002 : Step(636): len = 180079, overlap = 191.25
PHY-3002 : Step(637): len = 177802, overlap = 197.25
PHY-3002 : Step(638): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(639): len = 183625, overlap = 187.75
PHY-3002 : Step(640): len = 189652, overlap = 175.5
PHY-3002 : Step(641): len = 190379, overlap = 172
PHY-3002 : Step(642): len = 190815, overlap = 170.75
PHY-3002 : Step(643): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(644): len = 199505, overlap = 159.5
PHY-3002 : Step(645): len = 202349, overlap = 158.25
PHY-3002 : Step(646): len = 203852, overlap = 147.75
PHY-3002 : Step(647): len = 205833, overlap = 147.5
PHY-3002 : Step(648): len = 207612, overlap = 150
PHY-3002 : Step(649): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(650): len = 212683, overlap = 142.5
PHY-3002 : Step(651): len = 214042, overlap = 143.75
PHY-3002 : Step(652): len = 216266, overlap = 143
PHY-3002 : Step(653): len = 217679, overlap = 142.5
PHY-3002 : Step(654): len = 218247, overlap = 139.75
PHY-3002 : Step(655): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(656): len = 221513, overlap = 134.75
PHY-3002 : Step(657): len = 222629, overlap = 134.75
PHY-3002 : Step(658): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(659): len = 225348, overlap = 132.75
PHY-3002 : Step(660): len = 226865, overlap = 133
PHY-3002 : Step(661): len = 228495, overlap = 131.5
PHY-3002 : Step(662): len = 228664, overlap = 131.5
PHY-3002 : Step(663): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(664): len = 229753, overlap = 130.75
PHY-3002 : Step(665): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(666): len = 231101, overlap = 132.25
PHY-3002 : Step(667): len = 231856, overlap = 130
PHY-3002 : Step(668): len = 232377, overlap = 130
PHY-3002 : Step(669): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.431551s wall, 0.249602s user + 0.265202s system = 0.514803s CPU (119.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.222889s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (100.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.791358s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(670): len = 226946, overlap = 88.5
PHY-3002 : Step(671): len = 224385, overlap = 99.5
PHY-3002 : Step(672): len = 221196, overlap = 114.5
PHY-3002 : Step(673): len = 218823, overlap = 127
PHY-3002 : Step(674): len = 217277, overlap = 136.5
PHY-3002 : Step(675): len = 216164, overlap = 136.5
PHY-3002 : Step(676): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(677): len = 219413, overlap = 134
PHY-3002 : Step(678): len = 220033, overlap = 127.5
PHY-3002 : Step(679): len = 221417, overlap = 125.75
PHY-3002 : Step(680): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(681): len = 224624, overlap = 118.5
PHY-3002 : Step(682): len = 225863, overlap = 118.25
PHY-3002 : Step(683): len = 227316, overlap = 117
PHY-3002 : Step(684): len = 227743, overlap = 118
PHY-3002 : Step(685): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022477s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (138.8%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  24.557266s wall, 32.791410s user + 1.856412s system = 34.647822s CPU (141.1%)

RUN-1004 : used memory is 579 MB, reserved memory is 657 MB, peak memory is 769 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.823152s wall, 3.790824s user + 0.000000s system = 3.790824s CPU (99.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.887092s wall, 5.803237s user + 0.015600s system = 5.818837s CPU (98.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.127887s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (97.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.573256s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.100660s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (124.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 27.666986s wall, 32.136206s user + 0.171601s system = 32.307807s CPU (116.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 28.617473s wall, 28.080180s user + 0.000000s system = 28.080180s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.506161s wall, 6.427241s user + 0.000000s system = 6.427241s CPU (98.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.255221s wall, 2.262014s user + 0.000000s system = 2.262014s CPU (100.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.504031s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (98.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.137572s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (102.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.689909s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.035172s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (101.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.893382s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (101.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.969216s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (99.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.916386s wall, 0.904806s user + 0.031200s system = 0.936006s CPU (102.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.951371s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (96.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.945128s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.954520s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (101.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.950894s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (101.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.180118s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (112.6%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  85.309605s wall, 89.170172s user + 0.218401s system = 89.388573s CPU (104.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  95.166270s wall, 98.920234s user + 0.234002s system = 99.154236s CPU (104.2%)

RUN-1004 : used memory is 599 MB, reserved memory is 672 MB, peak memory is 769 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.800976s wall, 2.667617s user + 0.124801s system = 2.792418s CPU (99.7%)

RUN-1004 : used memory is 599 MB, reserved memory is 672 MB, peak memory is 769 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.062690s wall, 4.024826s user + 0.046800s system = 4.071626s CPU (100.2%)

RUN-1004 : used memory is 632 MB, reserved memory is 724 MB, peak memory is 769 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.403912s wall, 27.861779s user + 0.031200s system = 27.892979s CPU (193.6%)

RUN-1004 : used memory is 658 MB, reserved memory is 743 MB, peak memory is 769 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.474796s wall, 1.372809s user + 0.171601s system = 1.544410s CPU (104.7%)

RUN-1004 : used memory is 734 MB, reserved memory is 817 MB, peak memory is 769 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.549134s wall, 2.480416s user + 0.530403s system = 3.010819s CPU (11.3%)

RUN-1004 : used memory is 736 MB, reserved memory is 819 MB, peak memory is 769 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.831930s wall, 0.312002s user + 0.093601s system = 0.405603s CPU (5.9%)

RUN-1004 : used memory is 730 MB, reserved memory is 814 MB, peak memory is 769 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.631491s wall, 4.695630s user + 0.873606s system = 5.569236s CPU (15.6%)

RUN-1004 : used memory is 720 MB, reserved memory is 803 MB, peak memory is 769 MB
GUI-1001 : Download success!
