

================================================================
== Vivado HLS Report for 'rms_norm_16_s'
================================================================
* Date:           Thu Nov 28 07:55:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.731 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RMS_NORM_LOOP_1  |       18|       18|         4|          1|          1|    16|    yes   |
        |- RMS_NORM_LOOP_2  |       23|       23|         9|          1|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 9, States = { 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 72 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 63 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 73 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:88]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i40 [ 0, %0 ], [ %variance_V, %RMS_NORM_LOOP_1 ]"   --->   Operation 74 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %RMS_NORM_LOOP_1 ]"   --->   Operation 75 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.36ns)   --->   "%icmp_ln88 = icmp eq i5 %i_0, -16" [./layer.h:88]   --->   Operation 76 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:88]   --->   Operation 78 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %ap_fixed_base.exit, label %RMS_NORM_LOOP_1" [./layer.h:88]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %i_0 to i64" [./layer.h:89]   --->   Operation 80 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [16 x i40]* %input_0_V, i64 0, i64 %zext_ln89" [./layer.h:89]   --->   Operation 81 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:89]   --->   Operation 82 'load' 'input_0_V_load' <Predicate = (!icmp_ln88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 83 [1/2] (2.32ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:89]   --->   Operation 83 'load' 'input_0_V_load' <Predicate = (!icmp_ln88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i40 %input_0_V_load to i56" [./layer.h:89]   --->   Operation 84 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1118_1, %sext_ln1118_1" [./layer.h:89]   --->   Operation 85 'mul' 'mul_ln1192' <Predicate = (!icmp_ln88)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.31>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str14) nounwind" [./layer.h:88]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str14)" [./layer.h:88]   --->   Operation 87 'specregionbegin' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [./layer.h:89]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%lhs_V = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %p_Val2_s, i16 0)" [./layer.h:89]   --->   Operation 89 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.31ns)   --->   "%ret_V = add i56 %mul_ln1192, %lhs_V" [./layer.h:89]   --->   Operation 90 'add' 'ret_V' <Predicate = (!icmp_ln88)> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%variance_V = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %ret_V, i32 16, i32 55)" [./layer.h:89]   --->   Operation 91 'partselect' 'variance_V' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str14, i32 %tmp)" [./layer.h:90]   --->   Operation 92 'specregionend' 'empty_70' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:88]   --->   Operation 93 'br' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 6.82>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_s, i32 39)" [./layer.h:92]   --->   Operation 94 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.87ns)   --->   "%sub_ln1148 = sub i40 0, %p_Val2_s" [./layer.h:92]   --->   Operation 95 'sub' 'sub_ln1148' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_53 = call i36 @_ssdm_op_PartSelect.i36.i40.i32.i32(i40 %sub_ln1148, i32 4, i32 39)" [./layer.h:92]   --->   Operation 96 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i36 %tmp_53 to i37" [./layer.h:92]   --->   Operation 97 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.71ns)   --->   "%sub_ln1148_1 = sub i37 0, %zext_ln1148" [./layer.h:92]   --->   Operation 98 'sub' 'sub_ln1148_1' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_54 = call i36 @_ssdm_op_PartSelect.i36.i40.i32.i32(i40 %p_Val2_s, i32 4, i32 39)" [./layer.h:92]   --->   Operation 99 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i36 %tmp_54 to i37" [./layer.h:92]   --->   Operation 100 'zext' 'zext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.23ns)   --->   "%select_ln1148 = select i1 %tmp_71, i37 %sub_ln1148_1, i37 %zext_ln1148_1" [./layer.h:92]   --->   Operation 101 'select' 'select_ln1148' <Predicate = true> <Delay = 1.23> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 3> <Delay = 8.73>
ST_7 : Operation 102 [19/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 102 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 8.73>
ST_8 : Operation 103 [18/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 103 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 8.73>
ST_9 : Operation 104 [17/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 104 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 8.73>
ST_10 : Operation 105 [16/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 105 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 8.73>
ST_11 : Operation 106 [15/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 106 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 8.73>
ST_12 : Operation 107 [14/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 107 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 8.73>
ST_13 : Operation 108 [13/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 108 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 8.73>
ST_14 : Operation 109 [12/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 109 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 8.73>
ST_15 : Operation 110 [11/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 110 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 8.73>
ST_16 : Operation 111 [10/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 111 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 8.73>
ST_17 : Operation 112 [9/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 112 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 8.73>
ST_18 : Operation 113 [8/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 113 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 8.73>
ST_19 : Operation 114 [7/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 114 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 8.73>
ST_20 : Operation 115 [6/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 115 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 8.73>
ST_21 : Operation 116 [5/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 116 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 8.73>
ST_22 : Operation 117 [4/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 117 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 19> <Delay = 8.73>
ST_23 : Operation 118 [3/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 118 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 20> <Delay = 8.73>
ST_24 : Operation 119 [2/19] (8.73ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 119 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 21> <Delay = 7.93>
ST_25 : Operation 120 [1/19] (7.93ns)   --->   "%agg_result_V_i = call fastcc i29 @"sqrt_fixed<42, 26>"(i37 %select_ln1148)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92]   --->   Operation 120 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 4.16>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i29 %agg_result_V_i to i33" [./layer.h:92]   --->   Operation 121 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [37/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 122 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.16>
ST_27 : Operation 123 [36/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 123 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.16>
ST_28 : Operation 124 [35/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 124 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.16>
ST_29 : Operation 125 [34/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 125 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.16>
ST_30 : Operation 126 [33/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 126 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.16>
ST_31 : Operation 127 [32/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 127 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.16>
ST_32 : Operation 128 [31/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 128 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.16>
ST_33 : Operation 129 [30/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 129 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.16>
ST_34 : Operation 130 [29/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 130 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.16>
ST_35 : Operation 131 [28/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 131 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.16>
ST_36 : Operation 132 [27/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 132 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.16>
ST_37 : Operation 133 [26/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 133 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.16>
ST_38 : Operation 134 [25/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 134 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.16>
ST_39 : Operation 135 [24/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 135 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.16>
ST_40 : Operation 136 [23/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 136 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.16>
ST_41 : Operation 137 [22/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 137 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.16>
ST_42 : Operation 138 [21/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 138 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 4.16>
ST_43 : Operation 139 [20/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 139 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 4.16>
ST_44 : Operation 140 [19/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 140 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 4.16>
ST_45 : Operation 141 [18/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 141 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 4.16>
ST_46 : Operation 142 [17/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 142 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 4.16>
ST_47 : Operation 143 [16/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 143 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 4.16>
ST_48 : Operation 144 [15/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 144 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 4.16>
ST_49 : Operation 145 [14/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 145 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 4.16>
ST_50 : Operation 146 [13/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 146 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 4.16>
ST_51 : Operation 147 [12/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 147 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 4.16>
ST_52 : Operation 148 [11/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 148 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 4.16>
ST_53 : Operation 149 [10/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 149 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 4.16>
ST_54 : Operation 150 [9/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 150 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 51> <Delay = 4.16>
ST_55 : Operation 151 [8/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 151 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 4.16>
ST_56 : Operation 152 [7/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 152 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 4.16>
ST_57 : Operation 153 [6/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 153 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 4.16>
ST_58 : Operation 154 [5/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 154 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 4.16>
ST_59 : Operation 155 [4/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 155 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 56> <Delay = 4.16>
ST_60 : Operation 156 [3/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 156 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 4.16>
ST_61 : Operation 157 [2/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 157 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 4.16>
ST_62 : Operation 158 [1/37] (4.16ns)   --->   "%udiv_ln703 = udiv i33 -4294967296, %zext_ln703" [./layer.h:92]   --->   Operation 158 'udiv' 'udiv_ln703' <Predicate = true> <Delay = 4.16> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i33 %udiv_ln703 to i72" [./layer.h:94]   --->   Operation 159 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 160 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:93]   --->   Operation 160 'br' <Predicate = true> <Delay = 1.76>

State 63 <SV = 59> <Delay = 2.32>
ST_63 : Operation 161 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ 0, %ap_fixed_base.exit ], [ %i_1, %RMS_NORM_LOOP_2 ]"   --->   Operation 161 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 162 [1/1] (1.36ns)   --->   "%icmp_ln93 = icmp eq i5 %i1_0, -16" [./layer.h:93]   --->   Operation 162 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 163 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 163 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 164 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i1_0, 1" [./layer.h:93]   --->   Operation 164 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %3, label %RMS_NORM_LOOP_2" [./layer.h:93]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %i1_0 to i64" [./layer.h:94]   --->   Operation 166 'zext' 'zext_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 167 [1/1] (0.00ns)   --->   "%weight_V_addr = getelementptr [16 x i40]* %weight_V, i64 0, i64 %zext_ln94" [./layer.h:94]   --->   Operation 167 'getelementptr' 'weight_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 168 [2/2] (2.32ns)   --->   "%weight_V_load = load i40* %weight_V_addr, align 8" [./layer.h:94]   --->   Operation 168 'load' 'weight_V_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 16> <RAM>
ST_63 : Operation 169 [1/1] (0.00ns)   --->   "%input_0_V_addr_1 = getelementptr [16 x i40]* %input_0_V, i64 0, i64 %zext_ln94" [./layer.h:94]   --->   Operation 169 'getelementptr' 'input_0_V_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 64 <SV = 60> <Delay = 2.32>
ST_64 : Operation 170 [1/2] (2.32ns)   --->   "%weight_V_load = load i40* %weight_V_addr, align 8" [./layer.h:94]   --->   Operation 170 'load' 'weight_V_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 16> <RAM>
ST_64 : Operation 171 [2/2] (2.32ns)   --->   "%input_0_V_load_1 = load i40* %input_0_V_addr_1, align 8" [./layer.h:94]   --->   Operation 171 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 16> <RAM>

State 65 <SV = 61> <Delay = 8.51>
ST_65 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %weight_V_load to i72" [./layer.h:94]   --->   Operation 172 'sext' 'sext_ln1118' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_65 : Operation 173 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i72 %sext_ln1118, %zext_ln1118" [./layer.h:94]   --->   Operation 173 'mul' 'mul_ln1118' <Predicate = (!icmp_ln93)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 174 [1/2] (2.32ns)   --->   "%input_0_V_load_1 = load i40* %input_0_V_addr_1, align 8" [./layer.h:94]   --->   Operation 174 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 16> <RAM>

State 66 <SV = 62> <Delay = 6.97>
ST_66 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %input_0_V_load_1 to i72" [./layer.h:94]   --->   Operation 175 'sext' 'sext_ln1116' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_66 : Operation 176 [5/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 176 'mul' 'r_V' <Predicate = (!icmp_ln93)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 63> <Delay = 6.97>
ST_67 : Operation 177 [4/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 177 'mul' 'r_V' <Predicate = (!icmp_ln93)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 6.97>
ST_68 : Operation 178 [3/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 178 'mul' 'r_V' <Predicate = (!icmp_ln93)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 65> <Delay = 6.97>
ST_69 : Operation 179 [2/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 179 'mul' 'r_V' <Predicate = (!icmp_ln93)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 66> <Delay = 6.97>
ST_70 : Operation 180 [1/5] (6.97ns)   --->   "%r_V = mul i72 %mul_ln1118, %sext_ln1116" [./layer.h:94]   --->   Operation 180 'mul' 'r_V' <Predicate = (!icmp_ln93)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i40 @_ssdm_op_PartSelect.i40.i72.i32.i32(i72 %r_V, i32 32, i32 71)" [./layer.h:94]   --->   Operation 181 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 71 <SV = 67> <Delay = 2.32>
ST_71 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str24) nounwind" [./layer.h:94]   --->   Operation 182 'specloopname' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_71 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str24)" [./layer.h:94]   --->   Operation 183 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_71 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [./layer.h:94]   --->   Operation 184 'specpipeline' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_71 : Operation 185 [1/1] (2.32ns)   --->   "store i40 %trunc_ln5, i40* %input_0_V_addr_1, align 8" [./layer.h:94]   --->   Operation 185 'store' <Predicate = (!icmp_ln93)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 16> <RAM>
ST_71 : Operation 186 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str24, i32 %tmp_s)" [./layer.h:94]   --->   Operation 186 'specregionend' 'empty_72' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_71 : Operation 187 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:93]   --->   Operation 187 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 72 <SV = 60> <Delay = 0.00>
ST_72 : Operation 188 [1/1] (0.00ns)   --->   "ret void" [./layer.h:95]   --->   Operation 188 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('variance.V') with incoming values : ('variance.V', ./layer.h:89) [5]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:88) [6]  (0 ns)
	'getelementptr' operation ('input_0_V_addr', ./layer.h:89) [16]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:89) on array 'input_0_V' [17]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:89) on array 'input_0_V' [17]  (2.32 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', ./layer.h:89) [20]  (8.51 ns)

 <State 5>: 3.31ns
The critical path consists of the following:
	'add' operation ('ret.V', ./layer.h:89) [21]  (3.31 ns)

 <State 6>: 6.83ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', ./layer.h:92) [27]  (2.88 ns)
	'sub' operation ('sub_ln1148_1', ./layer.h:92) [30]  (2.71 ns)
	'select' operation ('select_ln1148', ./layer.h:92) [33]  (1.24 ns)

 <State 7>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 8>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 9>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 10>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 11>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 12>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 13>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 14>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 15>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 16>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 17>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 18>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 19>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 20>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 21>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 22>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 23>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 24>: 8.73ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (8.73 ns)

 <State 25>: 7.94ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->./layer.h:92) to 'sqrt_fixed<42, 26>' [34]  (7.94 ns)

 <State 26>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 27>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 28>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 29>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 30>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 31>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 32>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 33>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 34>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 35>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 36>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 37>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 38>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 39>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 40>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 41>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 42>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 43>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 44>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 45>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 46>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 47>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 48>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 49>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 50>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 51>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 52>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 53>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 54>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 55>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 56>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 57>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 58>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 59>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 60>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 61>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 62>: 4.16ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln703', ./layer.h:92) [36]  (4.16 ns)

 <State 63>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:93) [40]  (0 ns)
	'getelementptr' operation ('weight_V_addr', ./layer.h:94) [50]  (0 ns)
	'load' operation ('weight_V_load', ./layer.h:94) on array 'weight_V' [51]  (2.32 ns)

 <State 64>: 2.32ns
The critical path consists of the following:
	'load' operation ('weight_V_load', ./layer.h:94) on array 'weight_V' [51]  (2.32 ns)

 <State 65>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:94) [53]  (8.51 ns)

 <State 66>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [57]  (6.98 ns)

 <State 67>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [57]  (6.98 ns)

 <State 68>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [57]  (6.98 ns)

 <State 69>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [57]  (6.98 ns)

 <State 70>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', ./layer.h:94) [57]  (6.98 ns)

 <State 71>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln94', ./layer.h:94) of variable 'trunc_ln5', ./layer.h:94 on array 'input_0_V' [59]  (2.32 ns)

 <State 72>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
