# Docs

- `block-diagram.png` (add your Vivado BD screenshot here: AXI GPIO OUT -> NOT -> AXI GPIO IN)
- Notes: single FCLK domain (50 MHz), AXI GPIO OUT @ 0x41210000, AXI GPIO IN @ 0x41200000, GEM0 via MIO/RGMII to onboard PHY.
