-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/30/2024 19:44:55"

-- 
-- Device: Altera EP4CGX22CF19C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	regfile IS
    PORT (
	rst_ni : IN std_logic;
	rd_wren : IN std_logic;
	clk_i : IN std_logic;
	rs1_addr : IN std_logic_vector(4 DOWNTO 0);
	rs2_addr : IN std_logic_vector(4 DOWNTO 0);
	rd_addr : IN std_logic_vector(4 DOWNTO 0);
	rd_data : IN std_logic_vector(31 DOWNTO 0);
	rs1_data : BUFFER std_logic_vector(31 DOWNTO 0);
	rs2_data : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END regfile;

-- Design Ports Information
-- rs1_data[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[8]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[10]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[11]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[12]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[13]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[14]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[15]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[16]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[17]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[18]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[19]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[20]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[21]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[22]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[23]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[24]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[25]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[26]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[27]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[28]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[29]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[30]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_data[31]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[2]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[4]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[7]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[9]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[11]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[12]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[13]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[14]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[15]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[16]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[17]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[18]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[19]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[20]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[21]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[23]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[24]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[25]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[26]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[27]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[28]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[29]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[30]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_data[31]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_addr[3]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_addr[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_addr[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_addr[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs1_addr[4]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_addr[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_addr[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_addr[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_addr[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs2_addr[4]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_ni	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[0]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_i	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_addr[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_wren	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_addr[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_addr[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_addr[4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_addr[0]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[2]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[3]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[9]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[10]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[11]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[13]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[14]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[16]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[17]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[18]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[19]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[20]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[21]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[22]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[23]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[24]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[25]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[26]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[27]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[28]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[29]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[30]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd_data[31]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF regfile IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rst_ni : std_logic;
SIGNAL ww_rd_wren : std_logic;
SIGNAL ww_clk_i : std_logic;
SIGNAL ww_rs1_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_rs2_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_rd_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_rd_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_rs1_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_rs2_data : std_logic_vector(31 DOWNTO 0);
SIGNAL \clk_i~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rs1_data[0]~output_o\ : std_logic;
SIGNAL \rs1_data[1]~output_o\ : std_logic;
SIGNAL \rs1_data[2]~output_o\ : std_logic;
SIGNAL \rs1_data[3]~output_o\ : std_logic;
SIGNAL \rs1_data[4]~output_o\ : std_logic;
SIGNAL \rs1_data[5]~output_o\ : std_logic;
SIGNAL \rs1_data[6]~output_o\ : std_logic;
SIGNAL \rs1_data[7]~output_o\ : std_logic;
SIGNAL \rs1_data[8]~output_o\ : std_logic;
SIGNAL \rs1_data[9]~output_o\ : std_logic;
SIGNAL \rs1_data[10]~output_o\ : std_logic;
SIGNAL \rs1_data[11]~output_o\ : std_logic;
SIGNAL \rs1_data[12]~output_o\ : std_logic;
SIGNAL \rs1_data[13]~output_o\ : std_logic;
SIGNAL \rs1_data[14]~output_o\ : std_logic;
SIGNAL \rs1_data[15]~output_o\ : std_logic;
SIGNAL \rs1_data[16]~output_o\ : std_logic;
SIGNAL \rs1_data[17]~output_o\ : std_logic;
SIGNAL \rs1_data[18]~output_o\ : std_logic;
SIGNAL \rs1_data[19]~output_o\ : std_logic;
SIGNAL \rs1_data[20]~output_o\ : std_logic;
SIGNAL \rs1_data[21]~output_o\ : std_logic;
SIGNAL \rs1_data[22]~output_o\ : std_logic;
SIGNAL \rs1_data[23]~output_o\ : std_logic;
SIGNAL \rs1_data[24]~output_o\ : std_logic;
SIGNAL \rs1_data[25]~output_o\ : std_logic;
SIGNAL \rs1_data[26]~output_o\ : std_logic;
SIGNAL \rs1_data[27]~output_o\ : std_logic;
SIGNAL \rs1_data[28]~output_o\ : std_logic;
SIGNAL \rs1_data[29]~output_o\ : std_logic;
SIGNAL \rs1_data[30]~output_o\ : std_logic;
SIGNAL \rs1_data[31]~output_o\ : std_logic;
SIGNAL \rs2_data[0]~output_o\ : std_logic;
SIGNAL \rs2_data[1]~output_o\ : std_logic;
SIGNAL \rs2_data[2]~output_o\ : std_logic;
SIGNAL \rs2_data[3]~output_o\ : std_logic;
SIGNAL \rs2_data[4]~output_o\ : std_logic;
SIGNAL \rs2_data[5]~output_o\ : std_logic;
SIGNAL \rs2_data[6]~output_o\ : std_logic;
SIGNAL \rs2_data[7]~output_o\ : std_logic;
SIGNAL \rs2_data[8]~output_o\ : std_logic;
SIGNAL \rs2_data[9]~output_o\ : std_logic;
SIGNAL \rs2_data[10]~output_o\ : std_logic;
SIGNAL \rs2_data[11]~output_o\ : std_logic;
SIGNAL \rs2_data[12]~output_o\ : std_logic;
SIGNAL \rs2_data[13]~output_o\ : std_logic;
SIGNAL \rs2_data[14]~output_o\ : std_logic;
SIGNAL \rs2_data[15]~output_o\ : std_logic;
SIGNAL \rs2_data[16]~output_o\ : std_logic;
SIGNAL \rs2_data[17]~output_o\ : std_logic;
SIGNAL \rs2_data[18]~output_o\ : std_logic;
SIGNAL \rs2_data[19]~output_o\ : std_logic;
SIGNAL \rs2_data[20]~output_o\ : std_logic;
SIGNAL \rs2_data[21]~output_o\ : std_logic;
SIGNAL \rs2_data[22]~output_o\ : std_logic;
SIGNAL \rs2_data[23]~output_o\ : std_logic;
SIGNAL \rs2_data[24]~output_o\ : std_logic;
SIGNAL \rs2_data[25]~output_o\ : std_logic;
SIGNAL \rs2_data[26]~output_o\ : std_logic;
SIGNAL \rs2_data[27]~output_o\ : std_logic;
SIGNAL \rs2_data[28]~output_o\ : std_logic;
SIGNAL \rs2_data[29]~output_o\ : std_logic;
SIGNAL \rs2_data[30]~output_o\ : std_logic;
SIGNAL \rs2_data[31]~output_o\ : std_logic;
SIGNAL \rs1_addr[1]~input_o\ : std_logic;
SIGNAL \rs1_addr[3]~input_o\ : std_logic;
SIGNAL \rs1_addr[2]~input_o\ : std_logic;
SIGNAL \clk_i~input_o\ : std_logic;
SIGNAL \clk_i~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_ni~input_o\ : std_logic;
SIGNAL \rd_data[0]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~0_combout\ : std_logic;
SIGNAL \rd_wren~input_o\ : std_logic;
SIGNAL \rd_addr[0]~input_o\ : std_logic;
SIGNAL \rd_addr[1]~input_o\ : std_logic;
SIGNAL \rd_addr[3]~input_o\ : std_logic;
SIGNAL \rd_addr[2]~input_o\ : std_logic;
SIGNAL \mregfile|decoder5_32|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[23].register_inst|Q[30]~0_combout\ : std_logic;
SIGNAL \rd_addr[4]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[23].register_inst|Q[30]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[17].register_inst|Q[10]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[19].register_inst|Q[6]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~7_combout\ : std_logic;
SIGNAL \mregfile|register_loop[27].register_inst|Q[4]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[27].register_inst|Q[4]~15_combout\ : std_logic;
SIGNAL \mregfile|register_loop[29].register_inst|Q[5]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[31].register_inst|Q[0]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~8_combout\ : std_logic;
SIGNAL \rs1_addr[0]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[29].register_inst|Q[5]~15_combout\ : std_logic;
SIGNAL \mregfile|rdaddr_en|out[1]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[21].register_inst|Q[17]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[21].register_inst|Q[17]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[17].register_inst|Q[10]~15_combout\ : std_logic;
SIGNAL \mregfile|register_loop[25].register_inst|Q[26]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[25].register_inst|Q[26]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[28].register_inst|Q[11]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[28].register_inst|Q[11]~15_combout\ : std_logic;
SIGNAL \mregfile|register_loop[24].register_inst|Q[11]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[24].register_inst|Q[11]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[24].register_inst|Q[11]~2_combout\ : std_logic;
SIGNAL \mregfile|register_loop[16].register_inst|Q[5]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[16].register_inst|Q[5]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[26].register_inst|Q[5]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[20].register_inst|Q[15]~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~6_combout\ : std_logic;
SIGNAL \mregfile|decoder5_32|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \mregfile|register_loop[30].register_inst|Q[22]~0_combout\ : std_logic;
SIGNAL \mregfile|decoder5_32|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[26].register_inst|Q[5]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[18].register_inst|Q[21]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[18].register_inst|Q[21]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[22].register_inst|Q[29]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[22].register_inst|Q[29]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[22].register_inst|Q[29]~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~9_combout\ : std_logic;
SIGNAL \mregfile|register_loop[3].register_inst|Q[4]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[3].register_inst|Q[4]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~2_combout\ : std_logic;
SIGNAL \mregfile|decoder5_32|en[1]~0_combout\ : std_logic;
SIGNAL \mregfile|decoder5_32|en[1]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[10].register_inst|Q[29]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q[15]~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[1].register_inst|Q[16]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~4_combout\ : std_logic;
SIGNAL \mregfile|register_loop[4].register_inst|Q[4]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[5].register_inst|Q[31]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[5].register_inst|Q[31]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~12_combout\ : std_logic;
SIGNAL \mregfile|register_loop[6].register_inst|Q[21]~2_combout\ : std_logic;
SIGNAL \mregfile|register_loop[7].register_inst|Q[22]~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~15_combout\ : std_logic;
SIGNAL \rs1_addr[4]~input_o\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~1_combout\ : std_logic;
SIGNAL \mregfile|register_loop[10].register_inst|Q[29]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[8].register_inst|Q[16]~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~10_combout\ : std_logic;
SIGNAL \mregfile|register_loop[9].register_inst|Q[16]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[9].register_inst|Q[16]~15_combout\ : std_logic;
SIGNAL \mregfile|register_loop[11].register_inst|Q[20]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[11].register_inst|Q[20]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~16_combout\ : std_logic;
SIGNAL \mregfile|register_loop[12].register_inst|Q[6]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[12].register_inst|Q[6]~15_combout\ : std_logic;
SIGNAL \mregfile|register_loop[13].register_inst|Q[22]~3_combout\ : std_logic;
SIGNAL \mregfile|register_loop[13].register_inst|Q[22]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~17_combout\ : std_logic;
SIGNAL \mregfile|register_loop[14].register_inst|Q[0]~0_combout\ : std_logic;
SIGNAL \mregfile|register_loop[15].register_inst|Q[1]~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux31~19_combout\ : std_logic;
SIGNAL \rd_data[1]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux30~19_combout\ : std_logic;
SIGNAL \rd_data[2]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux29~19_combout\ : std_logic;
SIGNAL \rd_data[3]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux28~19_combout\ : std_logic;
SIGNAL \rd_data[4]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux27~19_combout\ : std_logic;
SIGNAL \rd_data[5]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux26~19_combout\ : std_logic;
SIGNAL \rd_data[6]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux25~19_combout\ : std_logic;
SIGNAL \rd_data[7]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux24~19_combout\ : std_logic;
SIGNAL \rd_data[8]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux23~19_combout\ : std_logic;
SIGNAL \rd_data[9]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux22~19_combout\ : std_logic;
SIGNAL \rd_data[10]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux21~19_combout\ : std_logic;
SIGNAL \rd_data[11]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux20~19_combout\ : std_logic;
SIGNAL \rd_data[12]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux19~19_combout\ : std_logic;
SIGNAL \rd_data[13]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux18~19_combout\ : std_logic;
SIGNAL \rd_data[14]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux17~19_combout\ : std_logic;
SIGNAL \rd_data[15]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux16~19_combout\ : std_logic;
SIGNAL \rd_data[16]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux15~19_combout\ : std_logic;
SIGNAL \rd_data[17]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux14~19_combout\ : std_logic;
SIGNAL \rd_data[18]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~19_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux13~19_combout\ : std_logic;
SIGNAL \rd_data[19]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~20_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux12~19_combout\ : std_logic;
SIGNAL \rd_data[20]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~21_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux11~19_combout\ : std_logic;
SIGNAL \rd_data[21]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~22_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux10~19_combout\ : std_logic;
SIGNAL \rd_data[22]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~23_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~22_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~23_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~19_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~20_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~21_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux9~24_combout\ : std_logic;
SIGNAL \rd_data[23]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~24_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux8~19_combout\ : std_logic;
SIGNAL \rd_data[24]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~25_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux7~19_combout\ : std_logic;
SIGNAL \rd_data[25]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~26_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux6~19_combout\ : std_logic;
SIGNAL \rd_data[26]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~27_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux5~19_combout\ : std_logic;
SIGNAL \rd_data[27]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~28_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux4~19_combout\ : std_logic;
SIGNAL \rd_data[28]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~29_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux3~19_combout\ : std_logic;
SIGNAL \rd_data[29]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~30_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux2~19_combout\ : std_logic;
SIGNAL \rd_data[30]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~31_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux1~19_combout\ : std_logic;
SIGNAL \rd_data[31]~input_o\ : std_logic;
SIGNAL \mregfile|register_loop[2].register_inst|Q~32_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~12_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~13_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~14_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~15_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~2_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~3_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~4_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~5_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~6_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~7_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~8_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~9_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~10_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~11_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~16_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~0_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~1_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~17_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~18_combout\ : std_logic;
SIGNAL \mregfile|muxA|Mux0~19_combout\ : std_logic;
SIGNAL \rs2_addr[2]~input_o\ : std_logic;
SIGNAL \rs2_addr[3]~input_o\ : std_logic;
SIGNAL \rs2_addr[4]~input_o\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~0_combout\ : std_logic;
SIGNAL \rs2_addr[1]~input_o\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~3_combout\ : std_logic;
SIGNAL \rs2_addr[0]~input_o\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux31~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux30~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux29~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux28~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux27~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux26~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux25~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux24~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux23~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux22~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux21~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux20~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux19~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux18~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux17~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux16~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux15~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux14~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux13~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux12~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux11~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux10~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux9~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux8~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux7~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux6~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux5~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux4~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux3~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux2~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~2_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~3_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~4_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~0_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~1_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux1~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~5_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~6_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~17_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~18_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~19_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~20_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~14_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~15_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~7_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~8_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~11_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~12_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~9_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~10_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~13_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~16_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~21_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~22_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~23_combout\ : std_logic;
SIGNAL \mregfile|muxB|Mux0~24_combout\ : std_logic;
SIGNAL \mregfile|register_loop[1].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[18].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[6].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[16].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[7].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[31].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[24].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[17].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[12].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[21].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[23].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[19].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[2].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[3].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[20].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[15].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[10].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[28].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[27].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[5].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[11].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[26].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[25].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[14].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[8].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[13].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[29].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[22].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[4].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[9].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mregfile|register_loop[30].register_inst|Q\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_rst_ni <= rst_ni;
ww_rd_wren <= rd_wren;
ww_clk_i <= clk_i;
ww_rs1_addr <= rs1_addr;
ww_rs2_addr <= rs2_addr;
ww_rd_addr <= rd_addr;
ww_rd_data <= rd_data;
rs1_data <= ww_rs1_data;
rs2_data <= ww_rs2_data;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk_i~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_i~input_o\);

-- Location: IOOBUF_X52_Y27_N2
\rs1_data[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[0]~output_o\);

-- Location: IOOBUF_X52_Y13_N2
\rs1_data[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[1]~output_o\);

-- Location: IOOBUF_X7_Y41_N9
\rs1_data[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[2]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\rs1_data[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[3]~output_o\);

-- Location: IOOBUF_X52_Y27_N9
\rs1_data[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[4]~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\rs1_data[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[5]~output_o\);

-- Location: IOOBUF_X31_Y41_N16
\rs1_data[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[6]~output_o\);

-- Location: IOOBUF_X52_Y32_N2
\rs1_data[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[7]~output_o\);

-- Location: IOOBUF_X34_Y41_N9
\rs1_data[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[8]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\rs1_data[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[9]~output_o\);

-- Location: IOOBUF_X34_Y41_N2
\rs1_data[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[10]~output_o\);

-- Location: IOOBUF_X10_Y41_N9
\rs1_data[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[11]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\rs1_data[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[12]~output_o\);

-- Location: IOOBUF_X50_Y41_N2
\rs1_data[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[13]~output_o\);

-- Location: IOOBUF_X5_Y41_N2
\rs1_data[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[14]~output_o\);

-- Location: IOOBUF_X31_Y41_N2
\rs1_data[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[15]~output_o\);

-- Location: IOOBUF_X52_Y30_N9
\rs1_data[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[16]~output_o\);

-- Location: IOOBUF_X31_Y41_N23
\rs1_data[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[17]~output_o\);

-- Location: IOOBUF_X46_Y41_N2
\rs1_data[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[18]~output_o\);

-- Location: IOOBUF_X41_Y41_N2
\rs1_data[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[19]~output_o\);

-- Location: IOOBUF_X52_Y12_N9
\rs1_data[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[20]~output_o\);

-- Location: IOOBUF_X46_Y41_N23
\rs1_data[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[21]~output_o\);

-- Location: IOOBUF_X52_Y16_N2
\rs1_data[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux9~24_combout\,
	devoe => ww_devoe,
	o => \rs1_data[22]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\rs1_data[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[23]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\rs1_data[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[24]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\rs1_data[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[25]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\rs1_data[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[26]~output_o\);

-- Location: IOOBUF_X38_Y41_N2
\rs1_data[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[27]~output_o\);

-- Location: IOOBUF_X25_Y0_N9
\rs1_data[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[28]~output_o\);

-- Location: IOOBUF_X36_Y41_N2
\rs1_data[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[29]~output_o\);

-- Location: IOOBUF_X5_Y41_N9
\rs1_data[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[30]~output_o\);

-- Location: IOOBUF_X52_Y32_N16
\rs1_data[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxA|Mux0~19_combout\,
	devoe => ww_devoe,
	o => \rs1_data[31]~output_o\);

-- Location: IOOBUF_X52_Y9_N2
\rs2_data[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[0]~output_o\);

-- Location: IOOBUF_X52_Y25_N2
\rs2_data[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[1]~output_o\);

-- Location: IOOBUF_X52_Y18_N9
\rs2_data[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[2]~output_o\);

-- Location: IOOBUF_X41_Y0_N16
\rs2_data[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[3]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\rs2_data[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[4]~output_o\);

-- Location: IOOBUF_X31_Y41_N9
\rs2_data[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[5]~output_o\);

-- Location: IOOBUF_X48_Y41_N9
\rs2_data[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[6]~output_o\);

-- Location: IOOBUF_X52_Y30_N2
\rs2_data[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[7]~output_o\);

-- Location: IOOBUF_X52_Y32_N9
\rs2_data[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[8]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\rs2_data[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[9]~output_o\);

-- Location: IOOBUF_X41_Y41_N23
\rs2_data[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[10]~output_o\);

-- Location: IOOBUF_X52_Y10_N9
\rs2_data[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[11]~output_o\);

-- Location: IOOBUF_X10_Y41_N2
\rs2_data[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[12]~output_o\);

-- Location: IOOBUF_X52_Y28_N2
\rs2_data[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[13]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\rs2_data[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[14]~output_o\);

-- Location: IOOBUF_X10_Y0_N2
\rs2_data[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[15]~output_o\);

-- Location: IOOBUF_X7_Y41_N2
\rs2_data[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[16]~output_o\);

-- Location: IOOBUF_X12_Y41_N9
\rs2_data[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[17]~output_o\);

-- Location: IOOBUF_X23_Y41_N2
\rs2_data[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[18]~output_o\);

-- Location: IOOBUF_X14_Y41_N2
\rs2_data[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[19]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\rs2_data[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[20]~output_o\);

-- Location: IOOBUF_X43_Y41_N2
\rs2_data[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[21]~output_o\);

-- Location: IOOBUF_X10_Y0_N9
\rs2_data[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[22]~output_o\);

-- Location: IOOBUF_X46_Y41_N16
\rs2_data[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[23]~output_o\);

-- Location: IOOBUF_X12_Y41_N2
\rs2_data[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[24]~output_o\);

-- Location: IOOBUF_X52_Y31_N2
\rs2_data[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[25]~output_o\);

-- Location: IOOBUF_X12_Y0_N9
\rs2_data[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[26]~output_o\);

-- Location: IOOBUF_X52_Y11_N2
\rs2_data[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[27]~output_o\);

-- Location: IOOBUF_X46_Y41_N9
\rs2_data[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[28]~output_o\);

-- Location: IOOBUF_X41_Y41_N16
\rs2_data[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[29]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\rs2_data[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \rs2_data[30]~output_o\);

-- Location: IOOBUF_X12_Y0_N2
\rs2_data[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mregfile|muxB|Mux0~24_combout\,
	devoe => ww_devoe,
	o => \rs2_data[31]~output_o\);

-- Location: IOIBUF_X25_Y41_N8
\rs1_addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs1_addr(1),
	o => \rs1_addr[1]~input_o\);

-- Location: IOIBUF_X27_Y0_N8
\rs1_addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs1_addr(3),
	o => \rs1_addr[3]~input_o\);

-- Location: IOIBUF_X27_Y0_N1
\rs1_addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs1_addr(2),
	o => \rs1_addr[2]~input_o\);

-- Location: IOIBUF_X27_Y0_N15
\clk_i~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_i,
	o => \clk_i~input_o\);

-- Location: CLKCTRL_G17
\clk_i~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_i~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_i~inputclkctrl_outclk\);

-- Location: IOIBUF_X29_Y0_N8
\rst_ni~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_ni,
	o => \rst_ni~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\rd_data[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(0),
	o => \rd_data[0]~input_o\);

-- Location: LCCOMB_X28_Y27_N2
\mregfile|register_loop[2].register_inst|Q~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~0_combout\ = (\rst_ni~input_o\ & \rd_data[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \rd_data[0]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~0_combout\);

-- Location: IOIBUF_X52_Y23_N8
\rd_wren~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_wren,
	o => \rd_wren~input_o\);

-- Location: IOIBUF_X21_Y0_N1
\rd_addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_addr(0),
	o => \rd_addr[0]~input_o\);

-- Location: IOIBUF_X21_Y41_N8
\rd_addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_addr(1),
	o => \rd_addr[1]~input_o\);

-- Location: IOIBUF_X52_Y23_N1
\rd_addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_addr(3),
	o => \rd_addr[3]~input_o\);

-- Location: IOIBUF_X52_Y25_N8
\rd_addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_addr(2),
	o => \rd_addr[2]~input_o\);

-- Location: LCCOMB_X22_Y25_N6
\mregfile|decoder5_32|ShiftLeft0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|decoder5_32|ShiftLeft0~0_combout\ = (\rd_wren~input_o\ & (!\rd_addr[3]~input_o\ & \rd_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rd_addr[3]~input_o\,
	datad => \rd_addr[2]~input_o\,
	combout => \mregfile|decoder5_32|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X22_Y25_N4
\mregfile|register_loop[23].register_inst|Q[30]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[23].register_inst|Q[30]~0_combout\ = (\rd_wren~input_o\ & (\rd_addr[0]~input_o\ & (\rd_addr[1]~input_o\ & \mregfile|decoder5_32|ShiftLeft0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rd_addr[0]~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|decoder5_32|ShiftLeft0~0_combout\,
	combout => \mregfile|register_loop[23].register_inst|Q[30]~0_combout\);

-- Location: IOIBUF_X21_Y0_N8
\rd_addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_addr(4),
	o => \rd_addr[4]~input_o\);

-- Location: LCCOMB_X21_Y29_N4
\mregfile|register_loop[23].register_inst|Q[30]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[23].register_inst|Q[30]~1_combout\ = ((\mregfile|register_loop[23].register_inst|Q[30]~0_combout\ & (\rd_wren~input_o\ & \rd_addr[4]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[23].register_inst|Q[30]~0_combout\,
	datab => \rst_ni~input_o\,
	datac => \rd_wren~input_o\,
	datad => \rd_addr[4]~input_o\,
	combout => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\);

-- Location: FF_X28_Y29_N17
\mregfile|register_loop[23].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y26_N14
\mregfile|register_loop[17].register_inst|Q[10]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[17].register_inst|Q[10]~3_combout\ = ((\rd_addr[2]~input_o\) # ((\rd_addr[3]~input_o\) # (!\rd_addr[0]~input_o\))) # (!\rd_addr[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[17].register_inst|Q[10]~3_combout\);

-- Location: LCCOMB_X22_Y26_N20
\mregfile|register_loop[19].register_inst|Q[6]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[19].register_inst|Q[6]~15_combout\ = ((\rd_wren~input_o\ & (\rd_addr[1]~input_o\ & !\mregfile|register_loop[17].register_inst|Q[10]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[17].register_inst|Q[10]~3_combout\,
	combout => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\);

-- Location: FF_X28_Y29_N19
\mregfile|register_loop[19].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(0));

-- Location: LCCOMB_X28_Y29_N16
\mregfile|muxA|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~7_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(0))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(0),
	datad => \mregfile|register_loop[19].register_inst|Q\(0),
	combout => \mregfile|muxA|Mux31~7_combout\);

-- Location: LCCOMB_X21_Y26_N0
\mregfile|register_loop[27].register_inst|Q[4]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[27].register_inst|Q[4]~3_combout\ = ((\rd_addr[2]~input_o\) # ((!\rd_addr[0]~input_o\) # (!\rd_addr[4]~input_o\))) # (!\rd_addr[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[4]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[27].register_inst|Q[4]~3_combout\);

-- Location: LCCOMB_X21_Y26_N22
\mregfile|register_loop[27].register_inst|Q[4]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[27].register_inst|Q[4]~15_combout\ = ((\rd_wren~input_o\ & (\rd_addr[3]~input_o\ & !\mregfile|register_loop[27].register_inst|Q[4]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rst_ni~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \mregfile|register_loop[27].register_inst|Q[4]~3_combout\,
	combout => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\);

-- Location: FF_X27_Y26_N1
\mregfile|register_loop[27].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y26_N8
\mregfile|register_loop[29].register_inst|Q[5]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[29].register_inst|Q[5]~3_combout\ = (((!\rd_addr[0]~input_o\) # (!\rd_addr[3]~input_o\)) # (!\rd_addr[2]~input_o\)) # (!\rd_addr[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[29].register_inst|Q[5]~3_combout\);

-- Location: LCCOMB_X22_Y26_N22
\mregfile|register_loop[31].register_inst|Q[0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[31].register_inst|Q[0]~15_combout\ = ((\rd_wren~input_o\ & (\rd_addr[1]~input_o\ & !\mregfile|register_loop[29].register_inst|Q[5]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[29].register_inst|Q[5]~3_combout\,
	combout => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\);

-- Location: FF_X27_Y26_N11
\mregfile|register_loop[31].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(0));

-- Location: LCCOMB_X27_Y26_N0
\mregfile|muxA|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux31~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(0)))) # (!\mregfile|muxA|Mux31~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(0))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux31~7_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(0),
	datad => \mregfile|register_loop[31].register_inst|Q\(0),
	combout => \mregfile|muxA|Mux31~8_combout\);

-- Location: IOIBUF_X23_Y41_N8
\rs1_addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs1_addr(0),
	o => \rs1_addr[0]~input_o\);

-- Location: LCCOMB_X22_Y26_N18
\mregfile|register_loop[29].register_inst|Q[5]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[29].register_inst|Q[5]~15_combout\ = ((\rd_wren~input_o\ & (!\rd_addr[1]~input_o\ & !\mregfile|register_loop[29].register_inst|Q[5]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[29].register_inst|Q[5]~3_combout\,
	combout => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\);

-- Location: FF_X27_Y25_N19
\mregfile|register_loop[29].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y25_N12
\mregfile|rdaddr_en|out[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|rdaddr_en|out[1]~0_combout\ = (\rd_wren~input_o\ & \rd_addr[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	combout => \mregfile|rdaddr_en|out[1]~0_combout\);

-- Location: LCCOMB_X22_Y25_N14
\mregfile|register_loop[21].register_inst|Q[17]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[21].register_inst|Q[17]~1_combout\ = (\rd_addr[4]~input_o\ & (\rd_addr[0]~input_o\ & \rd_wren~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datac => \rd_addr[0]~input_o\,
	datad => \rd_wren~input_o\,
	combout => \mregfile|register_loop[21].register_inst|Q[17]~1_combout\);

-- Location: LCCOMB_X22_Y25_N16
\mregfile|register_loop[21].register_inst|Q[17]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[21].register_inst|Q[17]~0_combout\ = ((!\mregfile|rdaddr_en|out[1]~0_combout\ & (\mregfile|register_loop[21].register_inst|Q[17]~1_combout\ & \mregfile|decoder5_32|ShiftLeft0~0_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|rdaddr_en|out[1]~0_combout\,
	datab => \mregfile|register_loop[21].register_inst|Q[17]~1_combout\,
	datac => \rst_ni~input_o\,
	datad => \mregfile|decoder5_32|ShiftLeft0~0_combout\,
	combout => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\);

-- Location: FF_X27_Y25_N1
\mregfile|register_loop[21].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y26_N8
\mregfile|register_loop[17].register_inst|Q[10]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[17].register_inst|Q[10]~15_combout\ = ((\rd_wren~input_o\ & (!\rd_addr[1]~input_o\ & !\mregfile|register_loop[17].register_inst|Q[10]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[17].register_inst|Q[10]~3_combout\,
	combout => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\);

-- Location: FF_X28_Y25_N27
\mregfile|register_loop[17].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y27_N24
\mregfile|register_loop[25].register_inst|Q[26]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[25].register_inst|Q[26]~3_combout\ = (((\rd_addr[2]~input_o\) # (!\rd_addr[0]~input_o\)) # (!\rd_addr[3]~input_o\)) # (!\rd_addr[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[3]~input_o\,
	datac => \rd_addr[2]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[25].register_inst|Q[26]~3_combout\);

-- Location: LCCOMB_X22_Y27_N30
\mregfile|register_loop[25].register_inst|Q[26]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[25].register_inst|Q[26]~15_combout\ = ((!\rd_addr[1]~input_o\ & (\rd_wren~input_o\ & !\mregfile|register_loop[25].register_inst|Q[26]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \rd_wren~input_o\,
	datad => \mregfile|register_loop[25].register_inst|Q[26]~3_combout\,
	combout => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\);

-- Location: FF_X28_Y25_N25
\mregfile|register_loop[25].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(0));

-- Location: LCCOMB_X28_Y25_N24
\mregfile|muxA|Mux31~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~2_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[25].register_inst|Q\(0)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(0) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(0),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(0),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux31~2_combout\);

-- Location: LCCOMB_X27_Y25_N0
\mregfile|muxA|Mux31~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux31~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(0))) # (!\mregfile|muxA|Mux31~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(0)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[29].register_inst|Q\(0),
	datac => \mregfile|register_loop[21].register_inst|Q\(0),
	datad => \mregfile|muxA|Mux31~2_combout\,
	combout => \mregfile|muxA|Mux31~3_combout\);

-- Location: LCCOMB_X21_Y26_N4
\mregfile|register_loop[28].register_inst|Q[11]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[28].register_inst|Q[11]~3_combout\ = (((\rd_addr[0]~input_o\) # (!\rd_addr[3]~input_o\)) # (!\rd_addr[2]~input_o\)) # (!\rd_addr[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[28].register_inst|Q[11]~3_combout\);

-- Location: LCCOMB_X21_Y26_N26
\mregfile|register_loop[28].register_inst|Q[11]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[28].register_inst|Q[11]~15_combout\ = ((\rd_wren~input_o\ & (!\mregfile|register_loop[28].register_inst|Q[11]~3_combout\ & !\rd_addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[28].register_inst|Q[11]~3_combout\,
	datad => \rd_addr[1]~input_o\,
	combout => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\);

-- Location: FF_X23_Y29_N9
\mregfile|register_loop[28].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y26_N6
\mregfile|register_loop[24].register_inst|Q[11]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[24].register_inst|Q[11]~0_combout\ = (!\rd_addr[2]~input_o\ & (\rd_wren~input_o\ & (!\rd_addr[1]~input_o\ & \rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[2]~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \rd_addr[3]~input_o\,
	combout => \mregfile|register_loop[24].register_inst|Q[11]~0_combout\);

-- Location: LCCOMB_X22_Y26_N0
\mregfile|register_loop[24].register_inst|Q[11]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[24].register_inst|Q[11]~1_combout\ = (\mregfile|register_loop[24].register_inst|Q[11]~0_combout\ & ((!\rd_wren~input_o\) # (!\rd_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rd_addr[0]~input_o\,
	datac => \rd_wren~input_o\,
	datad => \mregfile|register_loop[24].register_inst|Q[11]~0_combout\,
	combout => \mregfile|register_loop[24].register_inst|Q[11]~1_combout\);

-- Location: LCCOMB_X22_Y26_N2
\mregfile|register_loop[24].register_inst|Q[11]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[24].register_inst|Q[11]~2_combout\ = ((\rd_addr[4]~input_o\ & (\rd_wren~input_o\ & \mregfile|register_loop[24].register_inst|Q[11]~1_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rst_ni~input_o\,
	datad => \mregfile|register_loop[24].register_inst|Q[11]~1_combout\,
	combout => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\);

-- Location: FF_X18_Y28_N9
\mregfile|register_loop[24].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y26_N10
\mregfile|register_loop[16].register_inst|Q[5]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[16].register_inst|Q[5]~0_combout\ = (\rd_addr[1]~input_o\) # ((\rd_addr[2]~input_o\) # ((\rd_addr[0]~input_o\) # (!\rd_wren~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_wren~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[16].register_inst|Q[5]~0_combout\);

-- Location: LCCOMB_X21_Y26_N12
\mregfile|register_loop[16].register_inst|Q[5]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[16].register_inst|Q[5]~1_combout\ = ((!\mregfile|register_loop[16].register_inst|Q[5]~0_combout\ & (!\rd_addr[3]~input_o\ & \rd_addr[4]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q[5]~0_combout\,
	datab => \rst_ni~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[4]~input_o\,
	combout => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\);

-- Location: FF_X19_Y28_N27
\mregfile|register_loop[16].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y25_N20
\mregfile|register_loop[26].register_inst|Q[5]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[26].register_inst|Q[5]~1_combout\ = (\rd_wren~input_o\ & (!\rd_addr[0]~input_o\ & \rd_addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rd_wren~input_o\,
	datac => \rd_addr[0]~input_o\,
	datad => \rd_addr[4]~input_o\,
	combout => \mregfile|register_loop[26].register_inst|Q[5]~1_combout\);

-- Location: LCCOMB_X22_Y25_N10
\mregfile|register_loop[20].register_inst|Q[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[20].register_inst|Q[15]~0_combout\ = ((!\mregfile|rdaddr_en|out[1]~0_combout\ & (\mregfile|register_loop[26].register_inst|Q[5]~1_combout\ & \mregfile|decoder5_32|ShiftLeft0~0_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|rdaddr_en|out[1]~0_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q[5]~1_combout\,
	datac => \rst_ni~input_o\,
	datad => \mregfile|decoder5_32|ShiftLeft0~0_combout\,
	combout => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\);

-- Location: FF_X19_Y28_N25
\mregfile|register_loop[20].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(0));

-- Location: LCCOMB_X19_Y28_N24
\mregfile|muxA|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~4_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[20].register_inst|Q\(0)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(0) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(0),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(0),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux31~4_combout\);

-- Location: LCCOMB_X18_Y28_N8
\mregfile|muxA|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~5_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux31~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(0))) # (!\mregfile|muxA|Mux31~4_combout\ & ((\mregfile|register_loop[24].register_inst|Q\(0)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[28].register_inst|Q\(0),
	datac => \mregfile|register_loop[24].register_inst|Q\(0),
	datad => \mregfile|muxA|Mux31~4_combout\,
	combout => \mregfile|muxA|Mux31~5_combout\);

-- Location: LCCOMB_X27_Y27_N8
\mregfile|muxA|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~6_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux31~3_combout\) # ((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (((!\rs1_addr[1]~input_o\ & \mregfile|muxA|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux31~3_combout\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux31~5_combout\,
	combout => \mregfile|muxA|Mux31~6_combout\);

-- Location: LCCOMB_X22_Y25_N2
\mregfile|decoder5_32|ShiftLeft0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|decoder5_32|ShiftLeft0~2_combout\ = (\rd_wren~input_o\ & (\rd_addr[3]~input_o\ & \rd_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rd_addr[3]~input_o\,
	datad => \rd_addr[2]~input_o\,
	combout => \mregfile|decoder5_32|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X22_Y25_N28
\mregfile|register_loop[30].register_inst|Q[22]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[30].register_inst|Q[22]~0_combout\ = ((\rd_addr[1]~input_o\ & (\mregfile|register_loop[26].register_inst|Q[5]~1_combout\ & \mregfile|decoder5_32|ShiftLeft0~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q[5]~1_combout\,
	datac => \rst_ni~input_o\,
	datad => \mregfile|decoder5_32|ShiftLeft0~2_combout\,
	combout => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\);

-- Location: FF_X25_Y24_N11
\mregfile|register_loop[30].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y25_N30
\mregfile|decoder5_32|ShiftLeft0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|decoder5_32|ShiftLeft0~1_combout\ = (\rd_wren~input_o\ & (\rd_addr[3]~input_o\ & !\rd_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rd_addr[3]~input_o\,
	datad => \rd_addr[2]~input_o\,
	combout => \mregfile|decoder5_32|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X22_Y25_N8
\mregfile|register_loop[26].register_inst|Q[5]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[26].register_inst|Q[5]~0_combout\ = ((\rd_addr[1]~input_o\ & (\mregfile|decoder5_32|ShiftLeft0~1_combout\ & \mregfile|register_loop[26].register_inst|Q[5]~1_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|decoder5_32|ShiftLeft0~1_combout\,
	datad => \mregfile|register_loop[26].register_inst|Q[5]~1_combout\,
	combout => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\);

-- Location: FF_X25_Y24_N17
\mregfile|register_loop[26].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y25_N24
\mregfile|register_loop[18].register_inst|Q[21]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[18].register_inst|Q[21]~1_combout\ = (\rd_wren~input_o\ & (!\rd_addr[3]~input_o\ & !\rd_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rd_addr[3]~input_o\,
	datad => \rd_addr[2]~input_o\,
	combout => \mregfile|register_loop[18].register_inst|Q[21]~1_combout\);

-- Location: LCCOMB_X22_Y25_N18
\mregfile|register_loop[18].register_inst|Q[21]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[18].register_inst|Q[21]~0_combout\ = ((\rd_addr[1]~input_o\ & (\mregfile|register_loop[26].register_inst|Q[5]~1_combout\ & \mregfile|register_loop[18].register_inst|Q[21]~1_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q[5]~1_combout\,
	datac => \rst_ni~input_o\,
	datad => \mregfile|register_loop[18].register_inst|Q[21]~1_combout\,
	combout => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\);

-- Location: FF_X25_Y26_N27
\mregfile|register_loop[18].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y26_N16
\mregfile|register_loop[22].register_inst|Q[29]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[22].register_inst|Q[29]~0_combout\ = (\rd_wren~input_o\ & (!\rd_addr[0]~input_o\ & (!\rd_addr[3]~input_o\ & \rd_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rd_addr[0]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[1]~input_o\,
	combout => \mregfile|register_loop[22].register_inst|Q[29]~0_combout\);

-- Location: LCCOMB_X21_Y29_N8
\mregfile|register_loop[22].register_inst|Q[29]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[22].register_inst|Q[29]~1_combout\ = (\rd_addr[2]~input_o\ & \mregfile|register_loop[22].register_inst|Q[29]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_addr[2]~input_o\,
	datad => \mregfile|register_loop[22].register_inst|Q[29]~0_combout\,
	combout => \mregfile|register_loop[22].register_inst|Q[29]~1_combout\);

-- Location: LCCOMB_X21_Y29_N26
\mregfile|register_loop[22].register_inst|Q[29]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[22].register_inst|Q[29]~2_combout\ = ((\rd_wren~input_o\ & (\mregfile|register_loop[22].register_inst|Q[29]~1_combout\ & \rd_addr[4]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q[29]~1_combout\,
	datad => \rd_addr[4]~input_o\,
	combout => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\);

-- Location: FF_X25_Y26_N25
\mregfile|register_loop[22].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(0));

-- Location: LCCOMB_X25_Y26_N24
\mregfile|muxA|Mux31~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~0_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[22].register_inst|Q\(0)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(0) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(0),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(0),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux31~0_combout\);

-- Location: LCCOMB_X25_Y24_N16
\mregfile|muxA|Mux31~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux31~0_combout\ & (\mregfile|register_loop[30].register_inst|Q\(0))) # (!\mregfile|muxA|Mux31~0_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(0)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(0),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(0),
	datad => \mregfile|muxA|Mux31~0_combout\,
	combout => \mregfile|muxA|Mux31~1_combout\);

-- Location: LCCOMB_X27_Y27_N26
\mregfile|muxA|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux31~6_combout\ & (\mregfile|muxA|Mux31~8_combout\)) # (!\mregfile|muxA|Mux31~6_combout\ & ((\mregfile|muxA|Mux31~1_combout\))))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux31~8_combout\,
	datac => \mregfile|muxA|Mux31~6_combout\,
	datad => \mregfile|muxA|Mux31~1_combout\,
	combout => \mregfile|muxA|Mux31~9_combout\);

-- Location: LCCOMB_X21_Y26_N24
\mregfile|register_loop[3].register_inst|Q[4]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[3].register_inst|Q[4]~3_combout\ = (\rd_addr[4]~input_o\) # ((\rd_addr[2]~input_o\) # ((\rd_addr[3]~input_o\) # (!\rd_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[3].register_inst|Q[4]~3_combout\);

-- Location: LCCOMB_X22_Y26_N10
\mregfile|register_loop[3].register_inst|Q[4]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[3].register_inst|Q[4]~15_combout\ = ((\rd_wren~input_o\ & (\rd_addr[1]~input_o\ & !\mregfile|register_loop[3].register_inst|Q[4]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[3].register_inst|Q[4]~3_combout\,
	combout => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\);

-- Location: FF_X19_Y30_N11
\mregfile|register_loop[3].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(0));

-- Location: LCCOMB_X19_Y28_N20
\mregfile|muxA|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~2_combout\ = (\rs1_addr[1]~input_o\ & !\rs1_addr[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rs1_addr[1]~input_o\,
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux9~2_combout\);

-- Location: LCCOMB_X21_Y25_N0
\mregfile|decoder5_32|en[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|decoder5_32|en[1]~0_combout\ = ((!\rd_addr[2]~input_o\ & (!\rd_addr[0]~input_o\ & !\rd_addr[3]~input_o\))) # (!\rd_wren~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[2]~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[0]~input_o\,
	datad => \rd_addr[3]~input_o\,
	combout => \mregfile|decoder5_32|en[1]~0_combout\);

-- Location: LCCOMB_X21_Y25_N2
\mregfile|decoder5_32|en[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|decoder5_32|en[1]~1_combout\ = (\rd_wren~input_o\ & ((\rd_addr[4]~input_o\) # ((!\rd_addr[1]~input_o\ & \mregfile|decoder5_32|en[1]~0_combout\)))) # (!\rd_wren~input_o\ & (((\mregfile|decoder5_32|en[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rd_addr[4]~input_o\,
	datac => \rd_wren~input_o\,
	datad => \mregfile|decoder5_32|en[1]~0_combout\,
	combout => \mregfile|decoder5_32|en[1]~1_combout\);

-- Location: LCCOMB_X22_Y26_N30
\mregfile|register_loop[10].register_inst|Q[29]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[10].register_inst|Q[29]~1_combout\ = (!\mregfile|decoder5_32|en[1]~1_combout\ & ((!\rd_addr[0]~input_o\) # (!\rd_wren~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mregfile|decoder5_32|en[1]~1_combout\,
	datac => \rd_wren~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[10].register_inst|Q[29]~1_combout\);

-- Location: LCCOMB_X22_Y25_N0
\mregfile|register_loop[2].register_inst|Q[15]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q[15]~1_combout\ = ((\rd_addr[1]~input_o\ & (\mregfile|register_loop[10].register_inst|Q[29]~1_combout\ & \mregfile|register_loop[18].register_inst|Q[21]~1_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q[29]~1_combout\,
	datad => \mregfile|register_loop[18].register_inst|Q[21]~1_combout\,
	combout => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\);

-- Location: FF_X19_Y30_N1
\mregfile|register_loop[2].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y26_N12
\mregfile|register_loop[1].register_inst|Q[16]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[1].register_inst|Q[16]~15_combout\ = ((\rd_wren~input_o\ & (!\rd_addr[1]~input_o\ & !\mregfile|register_loop[3].register_inst|Q[4]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[3].register_inst|Q[4]~3_combout\,
	combout => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\);

-- Location: FF_X17_Y30_N9
\mregfile|register_loop[1].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(0));

-- Location: LCCOMB_X19_Y28_N22
\mregfile|muxA|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~3_combout\ = (\rs1_addr[2]~input_o\) # ((!\rs1_addr[1]~input_o\ & \rs1_addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rs1_addr[1]~input_o\,
	datac => \rs1_addr[0]~input_o\,
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux9~3_combout\);

-- Location: LCCOMB_X19_Y28_N0
\mregfile|muxA|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~4_combout\ = (\rs1_addr[2]~input_o\) # ((\rs1_addr[1]~input_o\ & \rs1_addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rs1_addr[1]~input_o\,
	datac => \rs1_addr[0]~input_o\,
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux9~4_combout\);

-- Location: LCCOMB_X22_Y25_N26
\mregfile|register_loop[4].register_inst|Q[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[4].register_inst|Q[4]~0_combout\ = ((!\mregfile|rdaddr_en|out[1]~0_combout\ & (\mregfile|register_loop[10].register_inst|Q[29]~1_combout\ & \mregfile|decoder5_32|ShiftLeft0~0_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|rdaddr_en|out[1]~0_combout\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q[29]~1_combout\,
	datad => \mregfile|decoder5_32|ShiftLeft0~0_combout\,
	combout => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\);

-- Location: FF_X18_Y29_N19
\mregfile|register_loop[4].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y26_N6
\mregfile|register_loop[5].register_inst|Q[31]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[5].register_inst|Q[31]~3_combout\ = (\rd_addr[4]~input_o\) # (((\rd_addr[3]~input_o\) # (!\rd_addr[0]~input_o\)) # (!\rd_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[5].register_inst|Q[31]~3_combout\);

-- Location: LCCOMB_X21_Y26_N20
\mregfile|register_loop[5].register_inst|Q[31]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[5].register_inst|Q[31]~15_combout\ = ((\rd_wren~input_o\ & (!\mregfile|register_loop[5].register_inst|Q[31]~3_combout\ & !\rd_addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_wren~input_o\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q[31]~3_combout\,
	datad => \rd_addr[1]~input_o\,
	combout => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\);

-- Location: FF_X18_Y29_N25
\mregfile|register_loop[5].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(0));

-- Location: LCCOMB_X18_Y29_N24
\mregfile|muxA|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~12_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[5].register_inst|Q\(0)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(0) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[4].register_inst|Q\(0),
	datac => \mregfile|register_loop[5].register_inst|Q\(0),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux31~12_combout\);

-- Location: LCCOMB_X21_Y29_N24
\mregfile|register_loop[6].register_inst|Q[21]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[6].register_inst|Q[21]~2_combout\ = ((!\mregfile|decoder5_32|en[1]~1_combout\ & (\rd_addr[2]~input_o\ & \mregfile|register_loop[22].register_inst|Q[29]~0_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|decoder5_32|en[1]~1_combout\,
	datab => \rst_ni~input_o\,
	datac => \rd_addr[2]~input_o\,
	datad => \mregfile|register_loop[22].register_inst|Q[29]~0_combout\,
	combout => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\);

-- Location: FF_X18_Y30_N25
\mregfile|register_loop[6].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y29_N6
\mregfile|register_loop[7].register_inst|Q[22]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[7].register_inst|Q[22]~0_combout\ = ((!\mregfile|decoder5_32|en[1]~1_combout\ & \mregfile|register_loop[23].register_inst|Q[30]~0_combout\)) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|decoder5_32|en[1]~1_combout\,
	datab => \rst_ni~input_o\,
	datad => \mregfile|register_loop[23].register_inst|Q[30]~0_combout\,
	combout => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\);

-- Location: FF_X18_Y30_N11
\mregfile|register_loop[7].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(0));

-- Location: LCCOMB_X18_Y30_N24
\mregfile|muxA|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~13_combout\ = (\mregfile|muxA|Mux31~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(0))) # (!\rs1_addr[1]~input_o\))) # (!\mregfile|muxA|Mux31~12_combout\ & (\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[6].register_inst|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux31~12_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(0),
	datad => \mregfile|register_loop[7].register_inst|Q\(0),
	combout => \mregfile|muxA|Mux31~13_combout\);

-- Location: LCCOMB_X18_Y30_N28
\mregfile|muxA|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux31~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(0))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(0),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|muxA|Mux31~13_combout\,
	combout => \mregfile|muxA|Mux31~14_combout\);

-- Location: LCCOMB_X19_Y30_N0
\mregfile|muxA|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux31~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(0))) # (!\mregfile|muxA|Mux31~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(0)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(0),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(0),
	datad => \mregfile|muxA|Mux31~14_combout\,
	combout => \mregfile|muxA|Mux31~15_combout\);

-- Location: IOIBUF_X31_Y0_N8
\rs1_addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs1_addr(4),
	o => \rs1_addr[4]~input_o\);

-- Location: LCCOMB_X25_Y26_N20
\mregfile|muxA|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~0_combout\ = (\rs1_addr[4]~input_o\) # ((\rs1_addr[3]~input_o\ & \rs1_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[4]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux9~0_combout\);

-- Location: LCCOMB_X25_Y26_N22
\mregfile|muxA|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~1_combout\ = (!\rs1_addr[4]~input_o\ & \rs1_addr[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[4]~input_o\,
	datac => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux9~1_combout\);

-- Location: LCCOMB_X22_Y25_N22
\mregfile|register_loop[10].register_inst|Q[29]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[10].register_inst|Q[29]~0_combout\ = ((\mregfile|decoder5_32|ShiftLeft0~1_combout\ & (\mregfile|register_loop[10].register_inst|Q[29]~1_combout\ & \rd_addr[1]~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|decoder5_32|ShiftLeft0~1_combout\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q[29]~1_combout\,
	datad => \rd_addr[1]~input_o\,
	combout => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\);

-- Location: FF_X25_Y29_N1
\mregfile|register_loop[10].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y26_N28
\mregfile|register_loop[8].register_inst|Q[16]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[8].register_inst|Q[16]~0_combout\ = ((!\mregfile|decoder5_32|en[1]~1_combout\ & \mregfile|register_loop[24].register_inst|Q[11]~1_combout\)) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mregfile|decoder5_32|en[1]~1_combout\,
	datac => \rst_ni~input_o\,
	datad => \mregfile|register_loop[24].register_inst|Q[11]~1_combout\,
	combout => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\);

-- Location: FF_X25_Y29_N3
\mregfile|register_loop[8].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(0));

-- Location: LCCOMB_X25_Y29_N0
\mregfile|muxA|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~10_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(0))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[8].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(0),
	datad => \mregfile|register_loop[8].register_inst|Q\(0),
	combout => \mregfile|muxA|Mux31~10_combout\);

-- Location: LCCOMB_X21_Y26_N18
\mregfile|register_loop[9].register_inst|Q[16]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[9].register_inst|Q[16]~3_combout\ = (\rd_addr[4]~input_o\) # ((\rd_addr[2]~input_o\) # ((!\rd_addr[0]~input_o\) # (!\rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[9].register_inst|Q[16]~3_combout\);

-- Location: LCCOMB_X22_Y26_N24
\mregfile|register_loop[9].register_inst|Q[16]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[9].register_inst|Q[16]~15_combout\ = ((\rd_wren~input_o\ & (!\rd_addr[1]~input_o\ & !\mregfile|register_loop[9].register_inst|Q[16]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[9].register_inst|Q[16]~3_combout\,
	combout => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\);

-- Location: FF_X26_Y29_N17
\mregfile|register_loop[9].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(0));

-- Location: LCCOMB_X21_Y26_N30
\mregfile|register_loop[11].register_inst|Q[20]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[11].register_inst|Q[20]~3_combout\ = ((\rd_addr[2]~input_o\) # ((\rd_addr[4]~input_o\) # (!\rd_addr[0]~input_o\))) # (!\rd_addr[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[4]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[11].register_inst|Q[20]~3_combout\);

-- Location: LCCOMB_X21_Y26_N28
\mregfile|register_loop[11].register_inst|Q[20]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[11].register_inst|Q[20]~15_combout\ = ((\rd_addr[3]~input_o\ & (!\mregfile|register_loop[11].register_inst|Q[20]~3_combout\ & \rd_wren~input_o\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[3]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q[20]~3_combout\,
	datad => \rd_wren~input_o\,
	combout => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\);

-- Location: FF_X26_Y29_N3
\mregfile|register_loop[11].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(0));

-- Location: LCCOMB_X26_Y29_N16
\mregfile|muxA|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~11_combout\ = (\mregfile|muxA|Mux31~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(0))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux31~10_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[9].register_inst|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux31~10_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(0),
	datad => \mregfile|register_loop[11].register_inst|Q\(0),
	combout => \mregfile|muxA|Mux31~11_combout\);

-- Location: LCCOMB_X25_Y26_N0
\mregfile|muxA|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux31~11_combout\))) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- (\mregfile|muxA|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux31~15_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux31~11_combout\,
	combout => \mregfile|muxA|Mux31~16_combout\);

-- Location: LCCOMB_X21_Y26_N2
\mregfile|register_loop[12].register_inst|Q[6]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[12].register_inst|Q[6]~3_combout\ = (\rd_addr[4]~input_o\) # (((\rd_addr[0]~input_o\) # (!\rd_addr[3]~input_o\)) # (!\rd_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[2]~input_o\,
	datac => \rd_addr[3]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[12].register_inst|Q[6]~3_combout\);

-- Location: LCCOMB_X22_Y26_N14
\mregfile|register_loop[12].register_inst|Q[6]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[12].register_inst|Q[6]~15_combout\ = ((\rd_wren~input_o\ & (!\rd_addr[1]~input_o\ & !\mregfile|register_loop[12].register_inst|Q[6]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datab => \rd_wren~input_o\,
	datac => \rd_addr[1]~input_o\,
	datad => \mregfile|register_loop[12].register_inst|Q[6]~3_combout\,
	combout => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\);

-- Location: FF_X27_Y27_N15
\mregfile|register_loop[12].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y27_N12
\mregfile|register_loop[13].register_inst|Q[22]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[13].register_inst|Q[22]~3_combout\ = (\rd_addr[4]~input_o\) # (((!\rd_addr[0]~input_o\) # (!\rd_addr[2]~input_o\)) # (!\rd_addr[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[4]~input_o\,
	datab => \rd_addr[3]~input_o\,
	datac => \rd_addr[2]~input_o\,
	datad => \rd_addr[0]~input_o\,
	combout => \mregfile|register_loop[13].register_inst|Q[22]~3_combout\);

-- Location: LCCOMB_X22_Y27_N18
\mregfile|register_loop[13].register_inst|Q[22]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[13].register_inst|Q[22]~15_combout\ = ((!\rd_addr[1]~input_o\ & (\rd_wren~input_o\ & !\mregfile|register_loop[13].register_inst|Q[22]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \rd_wren~input_o\,
	datad => \mregfile|register_loop[13].register_inst|Q[22]~3_combout\,
	combout => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\);

-- Location: FF_X27_Y27_N5
\mregfile|register_loop[13].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(0));

-- Location: LCCOMB_X27_Y27_N4
\mregfile|muxA|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~17_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[13].register_inst|Q\(0)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(0) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(0),
	datac => \mregfile|register_loop[13].register_inst|Q\(0),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux31~17_combout\);

-- Location: LCCOMB_X22_Y25_N20
\mregfile|register_loop[14].register_inst|Q[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[14].register_inst|Q[0]~0_combout\ = ((\rd_addr[1]~input_o\ & (\mregfile|register_loop[10].register_inst|Q[29]~1_combout\ & \mregfile|decoder5_32|ShiftLeft0~2_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q[29]~1_combout\,
	datad => \mregfile|decoder5_32|ShiftLeft0~2_combout\,
	combout => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\);

-- Location: FF_X28_Y27_N1
\mregfile|register_loop[14].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(0));

-- Location: LCCOMB_X22_Y27_N22
\mregfile|register_loop[15].register_inst|Q[1]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[15].register_inst|Q[1]~15_combout\ = ((\rd_addr[1]~input_o\ & (\rd_wren~input_o\ & !\mregfile|register_loop[13].register_inst|Q[22]~3_combout\))) # (!\rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_addr[1]~input_o\,
	datab => \rst_ni~input_o\,
	datac => \rd_wren~input_o\,
	datad => \mregfile|register_loop[13].register_inst|Q[22]~3_combout\,
	combout => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\);

-- Location: FF_X28_Y27_N3
\mregfile|register_loop[15].register_inst|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~0_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(0));

-- Location: LCCOMB_X27_Y27_N16
\mregfile|muxA|Mux31~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux31~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(0)))) # (!\mregfile|muxA|Mux31~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(0))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux31~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux31~17_combout\,
	datac => \mregfile|register_loop[14].register_inst|Q\(0),
	datad => \mregfile|register_loop[15].register_inst|Q\(0),
	combout => \mregfile|muxA|Mux31~18_combout\);

-- Location: LCCOMB_X27_Y27_N10
\mregfile|muxA|Mux31~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux31~19_combout\ = (\mregfile|muxA|Mux31~16_combout\ & (((\mregfile|muxA|Mux31~18_combout\) # (!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux31~16_combout\ & (\mregfile|muxA|Mux31~9_combout\ & (\mregfile|muxA|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux31~9_combout\,
	datab => \mregfile|muxA|Mux31~16_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux31~18_combout\,
	combout => \mregfile|muxA|Mux31~19_combout\);

-- Location: IOIBUF_X36_Y0_N8
\rd_data[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(1),
	o => \rd_data[1]~input_o\);

-- Location: LCCOMB_X28_Y27_N20
\mregfile|register_loop[2].register_inst|Q~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~2_combout\ = (\rst_ni~input_o\ & \rd_data[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \rd_data[1]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~2_combout\);

-- Location: FF_X25_Y29_N23
\mregfile|register_loop[8].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(1));

-- Location: FF_X26_Y29_N13
\mregfile|register_loop[9].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(1));

-- Location: LCCOMB_X26_Y29_N12
\mregfile|muxA|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(1)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(1) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(1),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(1),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux30~0_combout\);

-- Location: FF_X25_Y29_N13
\mregfile|register_loop[10].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(1));

-- Location: FF_X26_Y29_N7
\mregfile|register_loop[11].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(1));

-- Location: LCCOMB_X25_Y29_N12
\mregfile|muxA|Mux30~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux30~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(1)))) # (!\mregfile|muxA|Mux30~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(1))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux30~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(1),
	datad => \mregfile|register_loop[11].register_inst|Q\(1),
	combout => \mregfile|muxA|Mux30~1_combout\);

-- Location: FF_X19_Y30_N31
\mregfile|register_loop[3].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(1));

-- Location: FF_X19_Y30_N21
\mregfile|register_loop[2].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(1));

-- Location: FF_X19_Y29_N3
\mregfile|register_loop[7].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(1));

-- Location: FF_X18_Y29_N21
\mregfile|register_loop[5].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(1));

-- Location: FF_X18_Y29_N31
\mregfile|register_loop[4].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(1));

-- Location: FF_X21_Y29_N17
\mregfile|register_loop[6].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(1));

-- Location: LCCOMB_X21_Y29_N16
\mregfile|muxA|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~12_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(1)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(1),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(1),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux30~12_combout\);

-- Location: LCCOMB_X18_Y29_N20
\mregfile|muxA|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux30~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(1))) # (!\mregfile|muxA|Mux30~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(1)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(1),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(1),
	datad => \mregfile|muxA|Mux30~12_combout\,
	combout => \mregfile|muxA|Mux30~13_combout\);

-- Location: FF_X19_Y29_N25
\mregfile|register_loop[1].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(1));

-- Location: LCCOMB_X18_Y29_N16
\mregfile|muxA|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux30~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(1)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (\mregfile|muxA|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|muxA|Mux9~4_combout\,
	datac => \mregfile|muxA|Mux30~13_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(1),
	combout => \mregfile|muxA|Mux30~14_combout\);

-- Location: LCCOMB_X19_Y30_N20
\mregfile|muxA|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux30~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(1))) # (!\mregfile|muxA|Mux30~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(1)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(1),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(1),
	datad => \mregfile|muxA|Mux30~14_combout\,
	combout => \mregfile|muxA|Mux30~15_combout\);

-- Location: FF_X18_Y28_N11
\mregfile|register_loop[24].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(1));

-- Location: FF_X19_Y28_N11
\mregfile|register_loop[16].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(1));

-- Location: LCCOMB_X18_Y28_N10
\mregfile|muxA|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~6_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(1))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[16].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(1),
	datad => \mregfile|register_loop[16].register_inst|Q\(1),
	combout => \mregfile|muxA|Mux30~6_combout\);

-- Location: FF_X23_Y29_N29
\mregfile|register_loop[28].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(1));

-- Location: FF_X23_Y29_N19
\mregfile|register_loop[20].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(1));

-- Location: LCCOMB_X23_Y29_N18
\mregfile|muxA|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~7_combout\ = (\mregfile|muxA|Mux30~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(1)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux30~6_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(1) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux30~6_combout\,
	datab => \mregfile|register_loop[28].register_inst|Q\(1),
	datac => \mregfile|register_loop[20].register_inst|Q\(1),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux30~7_combout\);

-- Location: FF_X24_Y24_N3
\mregfile|register_loop[18].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(1));

-- Location: FF_X24_Y24_N9
\mregfile|register_loop[22].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(1));

-- Location: LCCOMB_X24_Y24_N8
\mregfile|muxA|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(1)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(1),
	datac => \mregfile|register_loop[22].register_inst|Q\(1),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux30~4_combout\);

-- Location: FF_X25_Y24_N5
\mregfile|register_loop[26].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(1));

-- Location: FF_X25_Y24_N7
\mregfile|register_loop[30].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(1));

-- Location: LCCOMB_X25_Y24_N4
\mregfile|muxA|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~5_combout\ = (\mregfile|muxA|Mux30~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(1))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux30~4_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux30~4_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(1),
	datad => \mregfile|register_loop[30].register_inst|Q\(1),
	combout => \mregfile|muxA|Mux30~5_combout\);

-- Location: LCCOMB_X19_Y28_N28
\mregfile|muxA|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux30~5_combout\))) # (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux30~7_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux30~5_combout\,
	combout => \mregfile|muxA|Mux30~8_combout\);

-- Location: FF_X27_Y25_N7
\mregfile|register_loop[29].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(1));

-- Location: FF_X27_Y25_N13
\mregfile|register_loop[21].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(1));

-- Location: FF_X28_Y25_N5
\mregfile|register_loop[25].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(1));

-- Location: FF_X28_Y25_N7
\mregfile|register_loop[17].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(1));

-- Location: LCCOMB_X28_Y25_N4
\mregfile|muxA|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~2_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(1))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(1),
	datad => \mregfile|register_loop[17].register_inst|Q\(1),
	combout => \mregfile|muxA|Mux30~2_combout\);

-- Location: LCCOMB_X27_Y25_N12
\mregfile|muxA|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux30~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(1))) # (!\mregfile|muxA|Mux30~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(1)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(1),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(1),
	datad => \mregfile|muxA|Mux30~2_combout\,
	combout => \mregfile|muxA|Mux30~3_combout\);

-- Location: FF_X27_Y26_N31
\mregfile|register_loop[31].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(1));

-- Location: FF_X28_Y29_N29
\mregfile|register_loop[23].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(1));

-- Location: FF_X28_Y29_N7
\mregfile|register_loop[19].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(1));

-- Location: LCCOMB_X28_Y29_N28
\mregfile|muxA|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~9_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(1))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(1),
	datad => \mregfile|register_loop[19].register_inst|Q\(1),
	combout => \mregfile|muxA|Mux30~9_combout\);

-- Location: FF_X27_Y26_N13
\mregfile|register_loop[27].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(1));

-- Location: LCCOMB_X27_Y26_N12
\mregfile|muxA|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~10_combout\ = (\mregfile|muxA|Mux30~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(1)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux30~9_combout\ & (((\mregfile|register_loop[27].register_inst|Q\(1) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(1),
	datab => \mregfile|muxA|Mux30~9_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(1),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux30~10_combout\);

-- Location: LCCOMB_X26_Y28_N0
\mregfile|muxA|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~11_combout\ = (\mregfile|muxA|Mux30~8_combout\ & (((\mregfile|muxA|Mux30~10_combout\)) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux30~8_combout\ & (\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux30~8_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux30~3_combout\,
	datad => \mregfile|muxA|Mux30~10_combout\,
	combout => \mregfile|muxA|Mux30~11_combout\);

-- Location: LCCOMB_X26_Y28_N26
\mregfile|muxA|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\) # ((\mregfile|muxA|Mux30~11_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux30~15_combout\,
	datad => \mregfile|muxA|Mux30~11_combout\,
	combout => \mregfile|muxA|Mux30~16_combout\);

-- Location: FF_X22_Y28_N9
\mregfile|register_loop[13].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(1));

-- Location: FF_X28_Y27_N21
\mregfile|register_loop[15].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(1));

-- Location: FF_X26_Y28_N31
\mregfile|register_loop[12].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(1));

-- Location: FF_X26_Y28_N13
\mregfile|register_loop[14].register_inst|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~2_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(1));

-- Location: LCCOMB_X26_Y28_N12
\mregfile|muxA|Mux30~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(1)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(1),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(1),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux30~17_combout\);

-- Location: LCCOMB_X27_Y27_N20
\mregfile|muxA|Mux30~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~18_combout\ = (\mregfile|muxA|Mux30~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(1)) # (!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux30~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(1) & 
-- ((\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[13].register_inst|Q\(1),
	datab => \mregfile|register_loop[15].register_inst|Q\(1),
	datac => \mregfile|muxA|Mux30~17_combout\,
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux30~18_combout\);

-- Location: LCCOMB_X26_Y28_N8
\mregfile|muxA|Mux30~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux30~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux30~16_combout\ & ((\mregfile|muxA|Mux30~18_combout\))) # (!\mregfile|muxA|Mux30~16_combout\ & (\mregfile|muxA|Mux30~1_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~1_combout\,
	datab => \mregfile|muxA|Mux30~1_combout\,
	datac => \mregfile|muxA|Mux30~16_combout\,
	datad => \mregfile|muxA|Mux30~18_combout\,
	combout => \mregfile|muxA|Mux30~19_combout\);

-- Location: IOIBUF_X52_Y19_N1
\rd_data[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(2),
	o => \rd_data[2]~input_o\);

-- Location: LCCOMB_X28_Y27_N16
\mregfile|register_loop[2].register_inst|Q~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~3_combout\ = (\rst_ni~input_o\ & \rd_data[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \rd_data[2]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~3_combout\);

-- Location: FF_X25_Y29_N27
\mregfile|register_loop[8].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(2));

-- Location: FF_X25_Y29_N9
\mregfile|register_loop[10].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(2));

-- Location: LCCOMB_X25_Y29_N8
\mregfile|muxA|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~10_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(2)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(2),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(2),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux29~10_combout\);

-- Location: FF_X26_Y29_N25
\mregfile|register_loop[9].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(2));

-- Location: FF_X26_Y29_N11
\mregfile|register_loop[11].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(2));

-- Location: LCCOMB_X26_Y29_N24
\mregfile|muxA|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~11_combout\ = (\mregfile|muxA|Mux29~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(2))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux29~10_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[9].register_inst|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux29~10_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(2),
	datad => \mregfile|register_loop[11].register_inst|Q\(2),
	combout => \mregfile|muxA|Mux29~11_combout\);

-- Location: FF_X18_Y31_N9
\mregfile|register_loop[1].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(2));

-- Location: FF_X18_Y30_N1
\mregfile|register_loop[7].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(2));

-- Location: FF_X18_Y29_N5
\mregfile|register_loop[4].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(2));

-- Location: FF_X18_Y29_N27
\mregfile|register_loop[5].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(2));

-- Location: LCCOMB_X18_Y29_N26
\mregfile|muxA|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~12_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[5].register_inst|Q\(2)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(2) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[4].register_inst|Q\(2),
	datac => \mregfile|register_loop[5].register_inst|Q\(2),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux29~12_combout\);

-- Location: FF_X18_Y30_N23
\mregfile|register_loop[6].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(2));

-- Location: LCCOMB_X18_Y30_N22
\mregfile|muxA|Mux29~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~13_combout\ = (\mregfile|muxA|Mux29~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(2)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux29~12_combout\ & (((\mregfile|register_loop[6].register_inst|Q\(2) & 
-- \rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(2),
	datab => \mregfile|muxA|Mux29~12_combout\,
	datac => \mregfile|register_loop[6].register_inst|Q\(2),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux29~13_combout\);

-- Location: LCCOMB_X18_Y30_N2
\mregfile|muxA|Mux29~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux29~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(2))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(2),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|muxA|Mux29~13_combout\,
	combout => \mregfile|muxA|Mux29~14_combout\);

-- Location: FF_X19_Y30_N9
\mregfile|register_loop[2].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(2));

-- Location: FF_X19_Y30_N19
\mregfile|register_loop[3].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(2));

-- Location: LCCOMB_X19_Y30_N8
\mregfile|muxA|Mux29~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~15_combout\ = (\mregfile|muxA|Mux29~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(2))) # (!\mregfile|muxA|Mux9~2_combout\))) # (!\mregfile|muxA|Mux29~14_combout\ & (\mregfile|muxA|Mux9~2_combout\ & 
-- (\mregfile|register_loop[2].register_inst|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux29~14_combout\,
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(2),
	datad => \mregfile|register_loop[3].register_inst|Q\(2),
	combout => \mregfile|muxA|Mux29~15_combout\);

-- Location: LCCOMB_X19_Y28_N14
\mregfile|muxA|Mux29~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux29~11_combout\)) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- ((\mregfile|muxA|Mux29~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux29~11_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux29~15_combout\,
	combout => \mregfile|muxA|Mux29~16_combout\);

-- Location: FF_X27_Y29_N11
\mregfile|register_loop[12].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(2));

-- Location: FF_X27_Y29_N17
\mregfile|register_loop[13].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(2));

-- Location: LCCOMB_X27_Y29_N16
\mregfile|muxA|Mux29~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~17_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[13].register_inst|Q\(2)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(2) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(2),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(2),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux29~17_combout\);

-- Location: FF_X28_Y27_N17
\mregfile|register_loop[15].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(2));

-- Location: FF_X28_Y27_N15
\mregfile|register_loop[14].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(2));

-- Location: LCCOMB_X19_Y28_N8
\mregfile|muxA|Mux29~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~18_combout\ = (\mregfile|muxA|Mux29~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(2))) # (!\rs1_addr[1]~input_o\))) # (!\mregfile|muxA|Mux29~17_combout\ & (\rs1_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[14].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux29~17_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[15].register_inst|Q\(2),
	datad => \mregfile|register_loop[14].register_inst|Q\(2),
	combout => \mregfile|muxA|Mux29~18_combout\);

-- Location: FF_X25_Y24_N27
\mregfile|register_loop[30].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(2));

-- Location: FF_X25_Y24_N25
\mregfile|register_loop[26].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(2));

-- Location: FF_X24_Y24_N15
\mregfile|register_loop[18].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(2));

-- Location: FF_X24_Y24_N13
\mregfile|register_loop[22].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(2));

-- Location: LCCOMB_X24_Y24_N12
\mregfile|muxA|Mux29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~0_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(2)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(2),
	datac => \mregfile|register_loop[22].register_inst|Q\(2),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux29~0_combout\);

-- Location: LCCOMB_X25_Y24_N24
\mregfile|muxA|Mux29~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux29~0_combout\ & (\mregfile|register_loop[30].register_inst|Q\(2))) # (!\mregfile|muxA|Mux29~0_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(2)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(2),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(2),
	datad => \mregfile|muxA|Mux29~0_combout\,
	combout => \mregfile|muxA|Mux29~1_combout\);

-- Location: FF_X27_Y26_N27
\mregfile|register_loop[31].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(2));

-- Location: FF_X27_Y26_N17
\mregfile|register_loop[27].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(2));

-- Location: FF_X28_Y29_N27
\mregfile|register_loop[19].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(2));

-- Location: FF_X28_Y29_N9
\mregfile|register_loop[23].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(2));

-- Location: LCCOMB_X28_Y29_N8
\mregfile|muxA|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~7_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(2)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(2),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(2),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux29~7_combout\);

-- Location: LCCOMB_X27_Y26_N16
\mregfile|muxA|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux29~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(2))) # (!\mregfile|muxA|Mux29~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(2)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(2),
	datac => \mregfile|register_loop[27].register_inst|Q\(2),
	datad => \mregfile|muxA|Mux29~7_combout\,
	combout => \mregfile|muxA|Mux29~8_combout\);

-- Location: FF_X23_Y29_N7
\mregfile|register_loop[28].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(2));

-- Location: FF_X17_Y27_N17
\mregfile|register_loop[24].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(2));

-- Location: FF_X19_Y28_N17
\mregfile|register_loop[16].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(2));

-- Location: LCCOMB_X17_Y27_N16
\mregfile|muxA|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~4_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(2))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(2),
	datad => \mregfile|register_loop[16].register_inst|Q\(2),
	combout => \mregfile|muxA|Mux29~4_combout\);

-- Location: FF_X19_Y28_N31
\mregfile|register_loop[20].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(2));

-- Location: LCCOMB_X19_Y28_N30
\mregfile|muxA|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~5_combout\ = (\mregfile|muxA|Mux29~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(2)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux29~4_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(2) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(2),
	datab => \mregfile|muxA|Mux29~4_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(2),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux29~5_combout\);

-- Location: FF_X28_Y25_N9
\mregfile|register_loop[25].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(2));

-- Location: FF_X28_Y25_N11
\mregfile|register_loop[17].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(2));

-- Location: LCCOMB_X28_Y25_N8
\mregfile|muxA|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~2_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(2))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(2),
	datad => \mregfile|register_loop[17].register_inst|Q\(2),
	combout => \mregfile|muxA|Mux29~2_combout\);

-- Location: FF_X27_Y25_N3
\mregfile|register_loop[29].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(2));

-- Location: FF_X27_Y25_N17
\mregfile|register_loop[21].register_inst|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~3_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(2));

-- Location: LCCOMB_X27_Y25_N16
\mregfile|muxA|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~3_combout\ = (\mregfile|muxA|Mux29~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(2)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux29~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(2) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux29~2_combout\,
	datab => \mregfile|register_loop[29].register_inst|Q\(2),
	datac => \mregfile|register_loop[21].register_inst|Q\(2),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux29~3_combout\);

-- Location: LCCOMB_X19_Y28_N18
\mregfile|muxA|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~6_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux29~3_combout\))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux29~5_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux29~3_combout\,
	combout => \mregfile|muxA|Mux29~6_combout\);

-- Location: LCCOMB_X19_Y28_N12
\mregfile|muxA|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux29~6_combout\ & ((\mregfile|muxA|Mux29~8_combout\))) # (!\mregfile|muxA|Mux29~6_combout\ & (\mregfile|muxA|Mux29~1_combout\)))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux29~1_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|muxA|Mux29~8_combout\,
	datad => \mregfile|muxA|Mux29~6_combout\,
	combout => \mregfile|muxA|Mux29~9_combout\);

-- Location: LCCOMB_X19_Y28_N2
\mregfile|muxA|Mux29~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux29~19_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux29~16_combout\ & (\mregfile|muxA|Mux29~18_combout\)) # (!\mregfile|muxA|Mux29~16_combout\ & ((\mregfile|muxA|Mux29~9_combout\))))) # (!\mregfile|muxA|Mux9~0_combout\ 
-- & (\mregfile|muxA|Mux29~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux29~16_combout\,
	datac => \mregfile|muxA|Mux29~18_combout\,
	datad => \mregfile|muxA|Mux29~9_combout\,
	combout => \mregfile|muxA|Mux29~19_combout\);

-- Location: IOIBUF_X34_Y0_N1
\rd_data[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(3),
	o => \rd_data[3]~input_o\);

-- Location: LCCOMB_X26_Y26_N26
\mregfile|register_loop[2].register_inst|Q~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~4_combout\ = (\rst_ni~input_o\ & \rd_data[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datad => \rd_data[3]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~4_combout\);

-- Location: FF_X19_Y30_N23
\mregfile|register_loop[3].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(3));

-- Location: FF_X19_Y30_N29
\mregfile|register_loop[2].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(3));

-- Location: FF_X19_Y29_N15
\mregfile|register_loop[7].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(3));

-- Location: FF_X18_Y29_N7
\mregfile|register_loop[5].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(3));

-- Location: FF_X18_Y29_N9
\mregfile|register_loop[4].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(3));

-- Location: FF_X21_Y29_N11
\mregfile|register_loop[6].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(3));

-- Location: LCCOMB_X21_Y29_N10
\mregfile|muxA|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~12_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(3)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(3),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(3),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux28~12_combout\);

-- Location: LCCOMB_X18_Y29_N6
\mregfile|muxA|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux28~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(3))) # (!\mregfile|muxA|Mux28~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(3)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(3),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(3),
	datad => \mregfile|muxA|Mux28~12_combout\,
	combout => \mregfile|muxA|Mux28~13_combout\);

-- Location: FF_X19_Y29_N29
\mregfile|register_loop[1].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(3));

-- Location: LCCOMB_X18_Y29_N10
\mregfile|muxA|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux28~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(3)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (\mregfile|muxA|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|muxA|Mux9~4_combout\,
	datac => \mregfile|muxA|Mux28~13_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(3),
	combout => \mregfile|muxA|Mux28~14_combout\);

-- Location: LCCOMB_X19_Y30_N28
\mregfile|muxA|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux28~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(3))) # (!\mregfile|muxA|Mux28~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(3)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(3),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(3),
	datad => \mregfile|muxA|Mux28~14_combout\,
	combout => \mregfile|muxA|Mux28~15_combout\);

-- Location: FF_X27_Y25_N23
\mregfile|register_loop[29].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(3));

-- Location: FF_X28_Y25_N15
\mregfile|register_loop[17].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(3));

-- Location: FF_X28_Y25_N13
\mregfile|register_loop[25].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(3));

-- Location: LCCOMB_X28_Y25_N12
\mregfile|muxA|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(3)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[17].register_inst|Q\(3),
	datac => \mregfile|register_loop[25].register_inst|Q\(3),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux28~2_combout\);

-- Location: FF_X27_Y25_N5
\mregfile|register_loop[21].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(3));

-- Location: LCCOMB_X27_Y25_N4
\mregfile|muxA|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~3_combout\ = (\mregfile|muxA|Mux28~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(3)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux28~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(3) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(3),
	datab => \mregfile|muxA|Mux28~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(3),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux28~3_combout\);

-- Location: FF_X23_Y29_N11
\mregfile|register_loop[28].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(3));

-- Location: FF_X18_Y28_N13
\mregfile|register_loop[24].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(3));

-- Location: FF_X19_Y28_N5
\mregfile|register_loop[16].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(3));

-- Location: LCCOMB_X18_Y28_N12
\mregfile|muxA|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~6_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(3))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[16].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(3),
	datad => \mregfile|register_loop[16].register_inst|Q\(3),
	combout => \mregfile|muxA|Mux28~6_combout\);

-- Location: FF_X23_Y29_N1
\mregfile|register_loop[20].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(3));

-- Location: LCCOMB_X23_Y29_N0
\mregfile|muxA|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~7_combout\ = (\mregfile|muxA|Mux28~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(3)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux28~6_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(3) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(3),
	datab => \mregfile|muxA|Mux28~6_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(3),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux28~7_combout\);

-- Location: FF_X24_Y24_N11
\mregfile|register_loop[18].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(3));

-- Location: FF_X24_Y24_N25
\mregfile|register_loop[22].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(3));

-- Location: LCCOMB_X24_Y24_N24
\mregfile|muxA|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(3)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(3),
	datac => \mregfile|register_loop[22].register_inst|Q\(3),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux28~4_combout\);

-- Location: FF_X24_Y28_N1
\mregfile|register_loop[26].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(3));

-- Location: FF_X24_Y28_N3
\mregfile|register_loop[30].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(3));

-- Location: LCCOMB_X24_Y28_N0
\mregfile|muxA|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~5_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux28~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(3)))) # (!\mregfile|muxA|Mux28~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(3))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux28~4_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(3),
	datad => \mregfile|register_loop[30].register_inst|Q\(3),
	combout => \mregfile|muxA|Mux28~5_combout\);

-- Location: LCCOMB_X25_Y26_N2
\mregfile|muxA|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~8_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|muxA|Mux28~5_combout\)))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux28~7_combout\,
	datad => \mregfile|muxA|Mux28~5_combout\,
	combout => \mregfile|muxA|Mux28~8_combout\);

-- Location: FF_X27_Y26_N23
\mregfile|register_loop[31].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(3));

-- Location: FF_X27_Y26_N5
\mregfile|register_loop[27].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(3));

-- Location: FF_X28_Y29_N31
\mregfile|register_loop[19].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(3));

-- Location: FF_X28_Y29_N5
\mregfile|register_loop[23].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(3));

-- Location: LCCOMB_X28_Y29_N4
\mregfile|muxA|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~9_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(3)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(3),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(3),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux28~9_combout\);

-- Location: LCCOMB_X27_Y26_N4
\mregfile|muxA|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux28~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(3))) # (!\mregfile|muxA|Mux28~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(3)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(3),
	datac => \mregfile|register_loop[27].register_inst|Q\(3),
	datad => \mregfile|muxA|Mux28~9_combout\,
	combout => \mregfile|muxA|Mux28~10_combout\);

-- Location: LCCOMB_X25_Y26_N4
\mregfile|muxA|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~11_combout\ = (\mregfile|muxA|Mux28~8_combout\ & (((\mregfile|muxA|Mux28~10_combout\) # (!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux28~8_combout\ & (\mregfile|muxA|Mux28~3_combout\ & (\rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux28~3_combout\,
	datab => \mregfile|muxA|Mux28~8_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux28~10_combout\,
	combout => \mregfile|muxA|Mux28~11_combout\);

-- Location: LCCOMB_X25_Y26_N30
\mregfile|muxA|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux28~11_combout\) # (\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (\mregfile|muxA|Mux28~15_combout\ & ((!\mregfile|muxA|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux28~15_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux28~11_combout\,
	datad => \mregfile|muxA|Mux9~1_combout\,
	combout => \mregfile|muxA|Mux28~16_combout\);

-- Location: FF_X26_Y26_N27
\mregfile|register_loop[15].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(3));

-- Location: FF_X26_Y28_N3
\mregfile|register_loop[14].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(3));

-- Location: FF_X26_Y28_N21
\mregfile|register_loop[12].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(3));

-- Location: LCCOMB_X26_Y28_N2
\mregfile|muxA|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~17_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(3))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[12].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(3),
	datad => \mregfile|register_loop[12].register_inst|Q\(3),
	combout => \mregfile|muxA|Mux28~17_combout\);

-- Location: FF_X26_Y26_N25
\mregfile|register_loop[13].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(3));

-- Location: LCCOMB_X25_Y26_N8
\mregfile|muxA|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux28~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(3))) # (!\mregfile|muxA|Mux28~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(3)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(3),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux28~17_combout\,
	datad => \mregfile|register_loop[13].register_inst|Q\(3),
	combout => \mregfile|muxA|Mux28~18_combout\);

-- Location: FF_X26_Y30_N27
\mregfile|register_loop[11].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(3));

-- Location: FF_X25_Y29_N29
\mregfile|register_loop[10].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(3));

-- Location: FF_X25_Y29_N7
\mregfile|register_loop[8].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(3));

-- Location: FF_X26_Y30_N17
\mregfile|register_loop[9].register_inst|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~4_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(3));

-- Location: LCCOMB_X26_Y30_N16
\mregfile|muxA|Mux28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(3)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(3) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(3),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(3),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux28~0_combout\);

-- Location: LCCOMB_X25_Y29_N28
\mregfile|muxA|Mux28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux28~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(3))) # (!\mregfile|muxA|Mux28~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(3)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(3),
	datac => \mregfile|register_loop[10].register_inst|Q\(3),
	datad => \mregfile|muxA|Mux28~0_combout\,
	combout => \mregfile|muxA|Mux28~1_combout\);

-- Location: LCCOMB_X25_Y26_N18
\mregfile|muxA|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux28~19_combout\ = (\mregfile|muxA|Mux28~16_combout\ & ((\mregfile|muxA|Mux28~18_combout\) # ((!\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux28~16_combout\ & (((\mregfile|muxA|Mux9~1_combout\ & 
-- \mregfile|muxA|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux28~16_combout\,
	datab => \mregfile|muxA|Mux28~18_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux28~1_combout\,
	combout => \mregfile|muxA|Mux28~19_combout\);

-- Location: IOIBUF_X52_Y11_N8
\rd_data[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(4),
	o => \rd_data[4]~input_o\);

-- Location: LCCOMB_X28_Y27_N12
\mregfile|register_loop[2].register_inst|Q~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~5_combout\ = (\rst_ni~input_o\ & \rd_data[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \rd_data[4]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~5_combout\);

-- Location: FF_X27_Y27_N23
\mregfile|register_loop[12].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(4));

-- Location: FF_X27_Y27_N29
\mregfile|register_loop[13].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(4));

-- Location: LCCOMB_X27_Y27_N28
\mregfile|muxA|Mux27~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~17_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[13].register_inst|Q\(4)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(4) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(4),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(4),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux27~17_combout\);

-- Location: FF_X28_Y27_N13
\mregfile|register_loop[15].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(4));

-- Location: FF_X28_Y27_N27
\mregfile|register_loop[14].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(4));

-- Location: LCCOMB_X27_Y27_N24
\mregfile|muxA|Mux27~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux27~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(4))) # (!\mregfile|muxA|Mux27~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(4)))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux27~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux27~17_combout\,
	datac => \mregfile|register_loop[15].register_inst|Q\(4),
	datad => \mregfile|register_loop[14].register_inst|Q\(4),
	combout => \mregfile|muxA|Mux27~18_combout\);

-- Location: FF_X23_Y32_N1
\mregfile|register_loop[11].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(4));

-- Location: FF_X23_Y33_N17
\mregfile|register_loop[9].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(4));

-- Location: FF_X25_Y29_N25
\mregfile|register_loop[10].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(4));

-- Location: FF_X25_Y29_N11
\mregfile|register_loop[8].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(4));

-- Location: LCCOMB_X25_Y29_N24
\mregfile|muxA|Mux27~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~10_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(4))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[8].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(4),
	datad => \mregfile|register_loop[8].register_inst|Q\(4),
	combout => \mregfile|muxA|Mux27~10_combout\);

-- Location: LCCOMB_X23_Y33_N16
\mregfile|muxA|Mux27~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux27~10_combout\ & (\mregfile|register_loop[11].register_inst|Q\(4))) # (!\mregfile|muxA|Mux27~10_combout\ & ((\mregfile|register_loop[9].register_inst|Q\(4)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(4),
	datac => \mregfile|register_loop[9].register_inst|Q\(4),
	datad => \mregfile|muxA|Mux27~10_combout\,
	combout => \mregfile|muxA|Mux27~11_combout\);

-- Location: FF_X19_Y30_N27
\mregfile|register_loop[3].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(4));

-- Location: FF_X19_Y30_N25
\mregfile|register_loop[2].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(4));

-- Location: FF_X18_Y30_N7
\mregfile|register_loop[7].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(4));

-- Location: FF_X18_Y30_N5
\mregfile|register_loop[6].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(4));

-- Location: FF_X18_Y29_N15
\mregfile|register_loop[4].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(4));

-- Location: FF_X18_Y29_N13
\mregfile|register_loop[5].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(4));

-- Location: LCCOMB_X18_Y29_N12
\mregfile|muxA|Mux27~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~12_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[5].register_inst|Q\(4)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(4) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[4].register_inst|Q\(4),
	datac => \mregfile|register_loop[5].register_inst|Q\(4),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux27~12_combout\);

-- Location: LCCOMB_X18_Y30_N4
\mregfile|muxA|Mux27~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux27~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(4))) # (!\mregfile|muxA|Mux27~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(4)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(4),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(4),
	datad => \mregfile|muxA|Mux27~12_combout\,
	combout => \mregfile|muxA|Mux27~13_combout\);

-- Location: FF_X17_Y30_N11
\mregfile|register_loop[1].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(4));

-- Location: LCCOMB_X17_Y30_N20
\mregfile|muxA|Mux27~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux27~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(4)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux27~13_combout\,
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(4),
	combout => \mregfile|muxA|Mux27~14_combout\);

-- Location: LCCOMB_X19_Y30_N24
\mregfile|muxA|Mux27~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux27~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(4))) # (!\mregfile|muxA|Mux27~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(4)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(4),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(4),
	datad => \mregfile|muxA|Mux27~14_combout\,
	combout => \mregfile|muxA|Mux27~15_combout\);

-- Location: LCCOMB_X27_Y27_N18
\mregfile|muxA|Mux27~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux27~11_combout\)) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- ((\mregfile|muxA|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux27~11_combout\,
	datac => \mregfile|muxA|Mux27~15_combout\,
	datad => \mregfile|muxA|Mux9~1_combout\,
	combout => \mregfile|muxA|Mux27~16_combout\);

-- Location: FF_X23_Y29_N31
\mregfile|register_loop[28].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(4));

-- Location: FF_X22_Y29_N27
\mregfile|register_loop[16].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(4));

-- Location: FF_X22_Y29_N25
\mregfile|register_loop[24].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(4));

-- Location: LCCOMB_X22_Y29_N24
\mregfile|muxA|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~4_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(4)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(4) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(4),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(4),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux27~4_combout\);

-- Location: FF_X23_Y29_N5
\mregfile|register_loop[20].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(4));

-- Location: LCCOMB_X23_Y29_N4
\mregfile|muxA|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~5_combout\ = (\mregfile|muxA|Mux27~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(4)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux27~4_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(4) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(4),
	datab => \mregfile|muxA|Mux27~4_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(4),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux27~5_combout\);

-- Location: FF_X27_Y25_N27
\mregfile|register_loop[29].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(4));

-- Location: FF_X28_Y25_N1
\mregfile|register_loop[25].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(4));

-- Location: FF_X28_Y25_N3
\mregfile|register_loop[17].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(4));

-- Location: LCCOMB_X28_Y25_N0
\mregfile|muxA|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~2_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(4))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(4),
	datad => \mregfile|register_loop[17].register_inst|Q\(4),
	combout => \mregfile|muxA|Mux27~2_combout\);

-- Location: FF_X27_Y25_N9
\mregfile|register_loop[21].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(4));

-- Location: LCCOMB_X27_Y25_N8
\mregfile|muxA|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~3_combout\ = (\mregfile|muxA|Mux27~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(4)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux27~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(4) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(4),
	datab => \mregfile|muxA|Mux27~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(4),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux27~3_combout\);

-- Location: LCCOMB_X27_Y27_N6
\mregfile|muxA|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~6_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux27~3_combout\))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux27~5_combout\,
	datac => \mregfile|muxA|Mux27~3_combout\,
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux27~6_combout\);

-- Location: FF_X24_Y28_N31
\mregfile|register_loop[30].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(4));

-- Location: FF_X24_Y24_N7
\mregfile|register_loop[18].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(4));

-- Location: FF_X24_Y24_N5
\mregfile|register_loop[22].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(4));

-- Location: LCCOMB_X24_Y24_N4
\mregfile|muxA|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~0_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(4)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(4),
	datac => \mregfile|register_loop[22].register_inst|Q\(4),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux27~0_combout\);

-- Location: FF_X24_Y28_N29
\mregfile|register_loop[26].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(4));

-- Location: LCCOMB_X24_Y28_N28
\mregfile|muxA|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~1_combout\ = (\mregfile|muxA|Mux27~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(4)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux27~0_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(4) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(4),
	datab => \mregfile|muxA|Mux27~0_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(4),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux27~1_combout\);

-- Location: FF_X28_Y30_N11
\mregfile|register_loop[31].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(4));

-- Location: FF_X28_Y30_N9
\mregfile|register_loop[27].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(4));

-- Location: FF_X28_Y29_N1
\mregfile|register_loop[23].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(4));

-- Location: FF_X28_Y29_N3
\mregfile|register_loop[19].register_inst|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~5_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(4));

-- Location: LCCOMB_X28_Y29_N0
\mregfile|muxA|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~7_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(4))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(4),
	datad => \mregfile|register_loop[19].register_inst|Q\(4),
	combout => \mregfile|muxA|Mux27~7_combout\);

-- Location: LCCOMB_X28_Y30_N8
\mregfile|muxA|Mux27~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux27~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(4))) # (!\mregfile|muxA|Mux27~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(4)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(4),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(4),
	datad => \mregfile|muxA|Mux27~7_combout\,
	combout => \mregfile|muxA|Mux27~8_combout\);

-- Location: LCCOMB_X27_Y27_N0
\mregfile|muxA|Mux27~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~9_combout\ = (\mregfile|muxA|Mux27~6_combout\ & (((\mregfile|muxA|Mux27~8_combout\) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux27~6_combout\ & (\mregfile|muxA|Mux27~1_combout\ & ((\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux27~6_combout\,
	datab => \mregfile|muxA|Mux27~1_combout\,
	datac => \mregfile|muxA|Mux27~8_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux27~9_combout\);

-- Location: LCCOMB_X27_Y27_N2
\mregfile|muxA|Mux27~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux27~19_combout\ = (\mregfile|muxA|Mux27~16_combout\ & ((\mregfile|muxA|Mux27~18_combout\) # ((!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux27~16_combout\ & (((\mregfile|muxA|Mux9~0_combout\ & 
-- \mregfile|muxA|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux27~18_combout\,
	datab => \mregfile|muxA|Mux27~16_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux27~9_combout\,
	combout => \mregfile|muxA|Mux27~19_combout\);

-- Location: IOIBUF_X52_Y18_N1
\rd_data[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(5),
	o => \rd_data[5]~input_o\);

-- Location: LCCOMB_X24_Y26_N24
\mregfile|register_loop[2].register_inst|Q~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~6_combout\ = (\rd_data[5]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_data[5]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~6_combout\);

-- Location: FF_X24_Y26_N25
\mregfile|register_loop[15].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(5));

-- Location: FF_X26_Y28_N23
\mregfile|register_loop[12].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(5));

-- Location: FF_X26_Y28_N5
\mregfile|register_loop[14].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(5));

-- Location: LCCOMB_X26_Y28_N4
\mregfile|muxA|Mux26~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(5)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(5),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(5),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux26~17_combout\);

-- Location: FF_X22_Y28_N19
\mregfile|register_loop[13].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(5));

-- Location: LCCOMB_X26_Y28_N24
\mregfile|muxA|Mux26~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux26~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(5))) # (!\mregfile|muxA|Mux26~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(5)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(5),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux26~17_combout\,
	datad => \mregfile|register_loop[13].register_inst|Q\(5),
	combout => \mregfile|muxA|Mux26~18_combout\);

-- Location: FF_X25_Y29_N31
\mregfile|register_loop[8].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(5));

-- Location: FF_X21_Y29_N21
\mregfile|register_loop[9].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(5));

-- Location: LCCOMB_X21_Y29_N20
\mregfile|muxA|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(5)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(5) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(5),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(5),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux26~0_combout\);

-- Location: FF_X25_Y29_N5
\mregfile|register_loop[10].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(5));

-- Location: FF_X25_Y33_N17
\mregfile|register_loop[11].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(5));

-- Location: LCCOMB_X25_Y29_N4
\mregfile|muxA|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux26~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(5)))) # (!\mregfile|muxA|Mux26~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(5))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux26~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(5),
	datad => \mregfile|register_loop[11].register_inst|Q\(5),
	combout => \mregfile|muxA|Mux26~1_combout\);

-- Location: FF_X19_Y29_N1
\mregfile|register_loop[1].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(5));

-- Location: FF_X18_Y29_N3
\mregfile|register_loop[4].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(5));

-- Location: FF_X21_Y29_N23
\mregfile|register_loop[6].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(5));

-- Location: LCCOMB_X21_Y29_N22
\mregfile|muxA|Mux26~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~12_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(5)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(5),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(5),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux26~12_combout\);

-- Location: FF_X18_Y29_N1
\mregfile|register_loop[5].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(5));

-- Location: FF_X19_Y29_N19
\mregfile|register_loop[7].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(5));

-- Location: LCCOMB_X18_Y29_N0
\mregfile|muxA|Mux26~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~13_combout\ = (\mregfile|muxA|Mux26~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(5))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux26~12_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[5].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux26~12_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(5),
	datad => \mregfile|register_loop[7].register_inst|Q\(5),
	combout => \mregfile|muxA|Mux26~13_combout\);

-- Location: LCCOMB_X18_Y30_N8
\mregfile|muxA|Mux26~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux26~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(5))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(5),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|muxA|Mux26~13_combout\,
	combout => \mregfile|muxA|Mux26~14_combout\);

-- Location: FF_X19_Y30_N15
\mregfile|register_loop[3].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(5));

-- Location: FF_X19_Y30_N5
\mregfile|register_loop[2].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(5));

-- Location: LCCOMB_X19_Y30_N4
\mregfile|muxA|Mux26~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~15_combout\ = (\mregfile|muxA|Mux26~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(5)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux26~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(5) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux26~14_combout\,
	datab => \mregfile|register_loop[3].register_inst|Q\(5),
	datac => \mregfile|register_loop[2].register_inst|Q\(5),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux26~15_combout\);

-- Location: FF_X23_Y26_N11
\mregfile|register_loop[30].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(5));

-- Location: FF_X24_Y24_N27
\mregfile|register_loop[18].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(5));

-- Location: FF_X24_Y24_N17
\mregfile|register_loop[22].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(5));

-- Location: LCCOMB_X24_Y24_N16
\mregfile|muxA|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(5)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(5),
	datac => \mregfile|register_loop[22].register_inst|Q\(5),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux26~4_combout\);

-- Location: FF_X23_Y26_N25
\mregfile|register_loop[26].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(5));

-- Location: LCCOMB_X23_Y26_N24
\mregfile|muxA|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~5_combout\ = (\mregfile|muxA|Mux26~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(5)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux26~4_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(5) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(5),
	datab => \mregfile|muxA|Mux26~4_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(5),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux26~5_combout\);

-- Location: FF_X23_Y29_N3
\mregfile|register_loop[28].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(5));

-- Location: FF_X23_Y29_N25
\mregfile|register_loop[20].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(5));

-- Location: FF_X22_Y29_N31
\mregfile|register_loop[16].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(5));

-- Location: FF_X22_Y29_N29
\mregfile|register_loop[24].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(5));

-- Location: LCCOMB_X22_Y29_N28
\mregfile|muxA|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~6_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(5)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(5) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(5),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(5),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux26~6_combout\);

-- Location: LCCOMB_X23_Y29_N24
\mregfile|muxA|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~7_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux26~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(5))) # (!\mregfile|muxA|Mux26~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(5)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[28].register_inst|Q\(5),
	datac => \mregfile|register_loop[20].register_inst|Q\(5),
	datad => \mregfile|muxA|Mux26~6_combout\,
	combout => \mregfile|muxA|Mux26~7_combout\);

-- Location: LCCOMB_X26_Y28_N6
\mregfile|muxA|Mux26~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~8_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux26~5_combout\) # ((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux26~7_combout\ & !\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux26~5_combout\,
	datac => \mregfile|muxA|Mux26~7_combout\,
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux26~8_combout\);

-- Location: FF_X27_Y25_N15
\mregfile|register_loop[29].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(5));

-- Location: FF_X27_Y25_N29
\mregfile|register_loop[21].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(5));

-- Location: FF_X28_Y25_N23
\mregfile|register_loop[17].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(5));

-- Location: FF_X28_Y25_N21
\mregfile|register_loop[25].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(5));

-- Location: LCCOMB_X28_Y25_N20
\mregfile|muxA|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~2_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[25].register_inst|Q\(5)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(5) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(5),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(5),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux26~2_combout\);

-- Location: LCCOMB_X27_Y25_N28
\mregfile|muxA|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux26~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(5))) # (!\mregfile|muxA|Mux26~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(5)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[29].register_inst|Q\(5),
	datac => \mregfile|register_loop[21].register_inst|Q\(5),
	datad => \mregfile|muxA|Mux26~2_combout\,
	combout => \mregfile|muxA|Mux26~3_combout\);

-- Location: FF_X28_Y30_N31
\mregfile|register_loop[31].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(5));

-- Location: FF_X28_Y30_N5
\mregfile|register_loop[27].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(5));

-- Location: FF_X28_Y29_N23
\mregfile|register_loop[19].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(5));

-- Location: FF_X28_Y29_N13
\mregfile|register_loop[23].register_inst|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~6_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(5));

-- Location: LCCOMB_X28_Y29_N12
\mregfile|muxA|Mux26~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~9_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(5)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(5),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(5),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux26~9_combout\);

-- Location: LCCOMB_X28_Y30_N4
\mregfile|muxA|Mux26~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux26~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(5))) # (!\mregfile|muxA|Mux26~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(5)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(5),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(5),
	datad => \mregfile|muxA|Mux26~9_combout\,
	combout => \mregfile|muxA|Mux26~10_combout\);

-- Location: LCCOMB_X26_Y28_N16
\mregfile|muxA|Mux26~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~11_combout\ = (\mregfile|muxA|Mux26~8_combout\ & (((\mregfile|muxA|Mux26~10_combout\)) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux26~8_combout\ & (\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux26~8_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux26~3_combout\,
	datad => \mregfile|muxA|Mux26~10_combout\,
	combout => \mregfile|muxA|Mux26~11_combout\);

-- Location: LCCOMB_X26_Y28_N10
\mregfile|muxA|Mux26~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\) # (\mregfile|muxA|Mux26~11_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (\mregfile|muxA|Mux26~15_combout\ & (!\mregfile|muxA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux26~15_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux26~11_combout\,
	combout => \mregfile|muxA|Mux26~16_combout\);

-- Location: LCCOMB_X26_Y28_N18
\mregfile|muxA|Mux26~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux26~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux26~16_combout\ & (\mregfile|muxA|Mux26~18_combout\)) # (!\mregfile|muxA|Mux26~16_combout\ & ((\mregfile|muxA|Mux26~1_combout\))))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~1_combout\,
	datab => \mregfile|muxA|Mux26~18_combout\,
	datac => \mregfile|muxA|Mux26~1_combout\,
	datad => \mregfile|muxA|Mux26~16_combout\,
	combout => \mregfile|muxA|Mux26~19_combout\);

-- Location: IOIBUF_X38_Y41_N8
\rd_data[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(6),
	o => \rd_data[6]~input_o\);

-- Location: LCCOMB_X28_Y27_N24
\mregfile|register_loop[2].register_inst|Q~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~7_combout\ = (\rst_ni~input_o\ & \rd_data[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datad => \rd_data[6]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~7_combout\);

-- Location: FF_X24_Y24_N23
\mregfile|register_loop[18].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(6));

-- Location: FF_X24_Y24_N29
\mregfile|register_loop[22].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(6));

-- Location: LCCOMB_X24_Y24_N28
\mregfile|muxA|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~0_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(6)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(6),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(6),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux25~0_combout\);

-- Location: FF_X27_Y28_N9
\mregfile|register_loop[26].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(6));

-- Location: FF_X27_Y28_N19
\mregfile|register_loop[30].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(6));

-- Location: LCCOMB_X27_Y28_N8
\mregfile|muxA|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux25~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(6)))) # (!\mregfile|muxA|Mux25~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(6))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux25~0_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(6),
	datad => \mregfile|register_loop[30].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~1_combout\);

-- Location: FF_X28_Y29_N25
\mregfile|register_loop[23].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(6));

-- Location: FF_X28_Y29_N11
\mregfile|register_loop[19].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(6));

-- Location: LCCOMB_X28_Y29_N24
\mregfile|muxA|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~7_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(6))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(6),
	datad => \mregfile|register_loop[19].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~7_combout\);

-- Location: FF_X28_Y30_N25
\mregfile|register_loop[27].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(6));

-- Location: FF_X28_Y30_N3
\mregfile|register_loop[31].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(6));

-- Location: LCCOMB_X28_Y30_N24
\mregfile|muxA|Mux25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~8_combout\ = (\mregfile|muxA|Mux25~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(6))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux25~7_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[27].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux25~7_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(6),
	datad => \mregfile|register_loop[31].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~8_combout\);

-- Location: FF_X28_Y25_N17
\mregfile|register_loop[25].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(6));

-- Location: FF_X28_Y25_N19
\mregfile|register_loop[17].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(6));

-- Location: LCCOMB_X28_Y25_N16
\mregfile|muxA|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~2_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(6))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(6),
	datad => \mregfile|register_loop[17].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~2_combout\);

-- Location: FF_X27_Y25_N25
\mregfile|register_loop[21].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(6));

-- Location: FF_X27_Y25_N11
\mregfile|register_loop[29].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(6));

-- Location: LCCOMB_X27_Y25_N24
\mregfile|muxA|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux25~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(6)))) # (!\mregfile|muxA|Mux25~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(6))))) # 
-- (!\rs1_addr[2]~input_o\ & (\mregfile|muxA|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|muxA|Mux25~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(6),
	datad => \mregfile|register_loop[29].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~3_combout\);

-- Location: FF_X23_Y29_N15
\mregfile|register_loop[28].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(6));

-- Location: FF_X23_Y29_N21
\mregfile|register_loop[20].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(6));

-- Location: FF_X22_Y29_N9
\mregfile|register_loop[24].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(6));

-- Location: FF_X22_Y29_N19
\mregfile|register_loop[16].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(6));

-- Location: LCCOMB_X22_Y29_N8
\mregfile|muxA|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~4_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(6))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(6),
	datad => \mregfile|register_loop[16].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~4_combout\);

-- Location: LCCOMB_X23_Y29_N20
\mregfile|muxA|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~5_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux25~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(6))) # (!\mregfile|muxA|Mux25~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(6)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[28].register_inst|Q\(6),
	datac => \mregfile|register_loop[20].register_inst|Q\(6),
	datad => \mregfile|muxA|Mux25~4_combout\,
	combout => \mregfile|muxA|Mux25~5_combout\);

-- Location: LCCOMB_X27_Y29_N4
\mregfile|muxA|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~6_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux25~3_combout\)) # (!\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux25~3_combout\,
	datac => \mregfile|muxA|Mux25~5_combout\,
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux25~6_combout\);

-- Location: LCCOMB_X27_Y29_N6
\mregfile|muxA|Mux25~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux25~6_combout\ & ((\mregfile|muxA|Mux25~8_combout\))) # (!\mregfile|muxA|Mux25~6_combout\ & (\mregfile|muxA|Mux25~1_combout\)))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux25~1_combout\,
	datac => \mregfile|muxA|Mux25~8_combout\,
	datad => \mregfile|muxA|Mux25~6_combout\,
	combout => \mregfile|muxA|Mux25~9_combout\);

-- Location: FF_X18_Y33_N9
\mregfile|register_loop[5].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(6));

-- Location: FF_X17_Y32_N17
\mregfile|register_loop[4].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(6));

-- Location: LCCOMB_X18_Y33_N8
\mregfile|muxA|Mux25~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~12_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(6))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(6),
	datad => \mregfile|register_loop[4].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~12_combout\);

-- Location: FF_X18_Y30_N19
\mregfile|register_loop[6].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(6));

-- Location: FF_X18_Y30_N21
\mregfile|register_loop[7].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(6));

-- Location: LCCOMB_X18_Y30_N18
\mregfile|muxA|Mux25~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~13_combout\ = (\mregfile|muxA|Mux25~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(6))) # (!\rs1_addr[1]~input_o\))) # (!\mregfile|muxA|Mux25~12_combout\ & (\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[6].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux25~12_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(6),
	datad => \mregfile|register_loop[7].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~13_combout\);

-- Location: FF_X19_Y29_N13
\mregfile|register_loop[1].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(6));

-- Location: LCCOMB_X18_Y30_N30
\mregfile|muxA|Mux25~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux25~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(6)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux25~13_combout\,
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~14_combout\);

-- Location: FF_X19_Y30_N17
\mregfile|register_loop[2].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(6));

-- Location: FF_X19_Y30_N3
\mregfile|register_loop[3].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(6));

-- Location: LCCOMB_X19_Y30_N16
\mregfile|muxA|Mux25~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~15_combout\ = (\mregfile|muxA|Mux25~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(6))) # (!\mregfile|muxA|Mux9~2_combout\))) # (!\mregfile|muxA|Mux25~14_combout\ & (\mregfile|muxA|Mux9~2_combout\ & 
-- (\mregfile|register_loop[2].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux25~14_combout\,
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(6),
	datad => \mregfile|register_loop[3].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~15_combout\);

-- Location: FF_X23_Y31_N25
\mregfile|register_loop[10].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(6));

-- Location: FF_X27_Y31_N3
\mregfile|register_loop[8].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(6));

-- Location: LCCOMB_X23_Y31_N24
\mregfile|muxA|Mux25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~10_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(6))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[8].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(6),
	datad => \mregfile|register_loop[8].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~10_combout\);

-- Location: FF_X27_Y31_N17
\mregfile|register_loop[9].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(6));

-- Location: FF_X26_Y33_N9
\mregfile|register_loop[11].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(6));

-- Location: LCCOMB_X27_Y31_N16
\mregfile|muxA|Mux25~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux25~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(6)))) # (!\mregfile|muxA|Mux25~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(6))))) # 
-- (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux25~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux25~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(6),
	datad => \mregfile|register_loop[11].register_inst|Q\(6),
	combout => \mregfile|muxA|Mux25~11_combout\);

-- Location: LCCOMB_X27_Y29_N24
\mregfile|muxA|Mux25~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux25~11_combout\))) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- (\mregfile|muxA|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux25~15_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux25~11_combout\,
	combout => \mregfile|muxA|Mux25~16_combout\);

-- Location: FF_X28_Y27_N25
\mregfile|register_loop[15].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(6));

-- Location: FF_X28_Y27_N23
\mregfile|register_loop[14].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(6));

-- Location: FF_X27_Y29_N21
\mregfile|register_loop[12].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(6));

-- Location: FF_X27_Y29_N27
\mregfile|register_loop[13].register_inst|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~7_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(6));

-- Location: LCCOMB_X27_Y29_N26
\mregfile|muxA|Mux25~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~17_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(6)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(6),
	datac => \mregfile|register_loop[13].register_inst|Q\(6),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux25~17_combout\);

-- Location: LCCOMB_X27_Y29_N14
\mregfile|muxA|Mux25~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux25~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(6))) # (!\mregfile|muxA|Mux25~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(6)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(6),
	datac => \mregfile|register_loop[14].register_inst|Q\(6),
	datad => \mregfile|muxA|Mux25~17_combout\,
	combout => \mregfile|muxA|Mux25~18_combout\);

-- Location: LCCOMB_X27_Y29_N0
\mregfile|muxA|Mux25~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux25~19_combout\ = (\mregfile|muxA|Mux25~16_combout\ & (((\mregfile|muxA|Mux25~18_combout\) # (!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux25~16_combout\ & (\mregfile|muxA|Mux25~9_combout\ & 
-- ((\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux25~9_combout\,
	datab => \mregfile|muxA|Mux25~16_combout\,
	datac => \mregfile|muxA|Mux25~18_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux25~19_combout\);

-- Location: IOIBUF_X52_Y32_N22
\rd_data[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(7),
	o => \rd_data[7]~input_o\);

-- Location: LCCOMB_X24_Y29_N26
\mregfile|register_loop[2].register_inst|Q~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~8_combout\ = (\rd_data[7]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_data[7]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~8_combout\);

-- Location: FF_X26_Y30_N31
\mregfile|register_loop[11].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(7));

-- Location: FF_X27_Y31_N29
\mregfile|register_loop[8].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(7));

-- Location: FF_X26_Y30_N13
\mregfile|register_loop[9].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(7));

-- Location: LCCOMB_X26_Y30_N12
\mregfile|muxA|Mux24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(7)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(7) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(7),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(7),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux24~0_combout\);

-- Location: FF_X22_Y33_N25
\mregfile|register_loop[10].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(7));

-- Location: LCCOMB_X22_Y33_N24
\mregfile|muxA|Mux24~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~1_combout\ = (\mregfile|muxA|Mux24~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(7)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux24~0_combout\ & (((\mregfile|register_loop[10].register_inst|Q\(7) & 
-- \rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[11].register_inst|Q\(7),
	datab => \mregfile|muxA|Mux24~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(7),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux24~1_combout\);

-- Location: FF_X24_Y29_N27
\mregfile|register_loop[15].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(7));

-- Location: FF_X24_Y29_N17
\mregfile|register_loop[14].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(7));

-- Location: FF_X27_Y29_N31
\mregfile|register_loop[12].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(7));

-- Location: LCCOMB_X24_Y29_N16
\mregfile|muxA|Mux24~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~17_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(7))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[12].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(7),
	datad => \mregfile|register_loop[12].register_inst|Q\(7),
	combout => \mregfile|muxA|Mux24~17_combout\);

-- Location: FF_X27_Y29_N13
\mregfile|register_loop[13].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(7));

-- Location: LCCOMB_X27_Y29_N8
\mregfile|muxA|Mux24~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux24~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(7))) # (!\mregfile|muxA|Mux24~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(7)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(7),
	datac => \mregfile|muxA|Mux24~17_combout\,
	datad => \mregfile|register_loop[13].register_inst|Q\(7),
	combout => \mregfile|muxA|Mux24~18_combout\);

-- Location: FF_X22_Y32_N27
\mregfile|register_loop[3].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(7));

-- Location: FF_X16_Y32_N25
\mregfile|register_loop[1].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(7));

-- Location: FF_X17_Y31_N27
\mregfile|register_loop[4].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(7));

-- Location: FF_X17_Y31_N25
\mregfile|register_loop[6].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(7));

-- Location: LCCOMB_X17_Y31_N24
\mregfile|muxA|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~12_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(7)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(7),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(7),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux24~12_combout\);

-- Location: FF_X18_Y33_N27
\mregfile|register_loop[5].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(7));

-- Location: FF_X16_Y32_N19
\mregfile|register_loop[7].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(7));

-- Location: LCCOMB_X18_Y33_N26
\mregfile|muxA|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~13_combout\ = (\mregfile|muxA|Mux24~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(7))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux24~12_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[5].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux24~12_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(7),
	datad => \mregfile|register_loop[7].register_inst|Q\(7),
	combout => \mregfile|muxA|Mux24~13_combout\);

-- Location: LCCOMB_X16_Y32_N20
\mregfile|muxA|Mux24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~14_combout\ = (\mregfile|muxA|Mux9~4_combout\ & (((\mregfile|muxA|Mux24~13_combout\) # (!\mregfile|muxA|Mux9~3_combout\)))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(7) & 
-- ((\mregfile|muxA|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~4_combout\,
	datab => \mregfile|register_loop[1].register_inst|Q\(7),
	datac => \mregfile|muxA|Mux24~13_combout\,
	datad => \mregfile|muxA|Mux9~3_combout\,
	combout => \mregfile|muxA|Mux24~14_combout\);

-- Location: FF_X22_Y32_N17
\mregfile|register_loop[2].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(7));

-- Location: LCCOMB_X22_Y32_N16
\mregfile|muxA|Mux24~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~15_combout\ = (\mregfile|muxA|Mux24~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(7)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux24~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(7) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(7),
	datab => \mregfile|muxA|Mux24~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(7),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux24~15_combout\);

-- Location: FF_X27_Y28_N23
\mregfile|register_loop[30].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(7));

-- Location: FF_X24_Y24_N19
\mregfile|register_loop[18].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(7));

-- Location: FF_X24_Y24_N1
\mregfile|register_loop[22].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(7));

-- Location: LCCOMB_X24_Y24_N0
\mregfile|muxA|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(7)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(7),
	datac => \mregfile|register_loop[22].register_inst|Q\(7),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux24~4_combout\);

-- Location: FF_X27_Y28_N21
\mregfile|register_loop[26].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(7));

-- Location: LCCOMB_X27_Y28_N20
\mregfile|muxA|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~5_combout\ = (\mregfile|muxA|Mux24~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(7)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux24~4_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(7) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(7),
	datab => \mregfile|muxA|Mux24~4_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(7),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux24~5_combout\);

-- Location: FF_X23_Y29_N27
\mregfile|register_loop[28].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(7));

-- Location: FF_X22_Y29_N15
\mregfile|register_loop[16].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(7));

-- Location: FF_X22_Y29_N21
\mregfile|register_loop[24].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(7));

-- Location: LCCOMB_X22_Y29_N20
\mregfile|muxA|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~6_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(7)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[16].register_inst|Q\(7),
	datac => \mregfile|register_loop[24].register_inst|Q\(7),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux24~6_combout\);

-- Location: FF_X23_Y29_N17
\mregfile|register_loop[20].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(7));

-- Location: LCCOMB_X23_Y29_N16
\mregfile|muxA|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~7_combout\ = (\mregfile|muxA|Mux24~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(7)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux24~6_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(7) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(7),
	datab => \mregfile|muxA|Mux24~6_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(7),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux24~7_combout\);

-- Location: LCCOMB_X26_Y25_N20
\mregfile|muxA|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux24~5_combout\)) # (!\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux24~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux24~5_combout\,
	datac => \mregfile|muxA|Mux24~7_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux24~8_combout\);

-- Location: FF_X26_Y25_N3
\mregfile|register_loop[29].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(7));

-- Location: FF_X26_Y25_N1
\mregfile|register_loop[21].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(7));

-- Location: FF_X28_Y25_N31
\mregfile|register_loop[17].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(7));

-- Location: FF_X28_Y25_N29
\mregfile|register_loop[25].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(7));

-- Location: LCCOMB_X28_Y25_N28
\mregfile|muxA|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~2_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[25].register_inst|Q\(7)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(7) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(7),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(7),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux24~2_combout\);

-- Location: LCCOMB_X26_Y25_N0
\mregfile|muxA|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux24~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(7))) # (!\mregfile|muxA|Mux24~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(7)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[29].register_inst|Q\(7),
	datac => \mregfile|register_loop[21].register_inst|Q\(7),
	datad => \mregfile|muxA|Mux24~2_combout\,
	combout => \mregfile|muxA|Mux24~3_combout\);

-- Location: FF_X28_Y29_N15
\mregfile|register_loop[19].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(7));

-- Location: FF_X28_Y29_N21
\mregfile|register_loop[23].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(7));

-- Location: LCCOMB_X28_Y29_N20
\mregfile|muxA|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(7)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(7) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[19].register_inst|Q\(7),
	datac => \mregfile|register_loop[23].register_inst|Q\(7),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux24~9_combout\);

-- Location: FF_X28_Y30_N13
\mregfile|register_loop[27].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(7));

-- Location: FF_X28_Y30_N7
\mregfile|register_loop[31].register_inst|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~8_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(7));

-- Location: LCCOMB_X28_Y30_N12
\mregfile|muxA|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~10_combout\ = (\mregfile|muxA|Mux24~9_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(7))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux24~9_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[27].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux24~9_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(7),
	datad => \mregfile|register_loop[31].register_inst|Q\(7),
	combout => \mregfile|muxA|Mux24~10_combout\);

-- Location: LCCOMB_X26_Y25_N22
\mregfile|muxA|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux24~8_combout\ & ((\mregfile|muxA|Mux24~10_combout\))) # (!\mregfile|muxA|Mux24~8_combout\ & (\mregfile|muxA|Mux24~3_combout\)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|muxA|Mux24~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux24~8_combout\,
	datac => \mregfile|muxA|Mux24~3_combout\,
	datad => \mregfile|muxA|Mux24~10_combout\,
	combout => \mregfile|muxA|Mux24~11_combout\);

-- Location: LCCOMB_X27_Y29_N18
\mregfile|muxA|Mux24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux24~11_combout\))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (\mregfile|muxA|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux24~15_combout\,
	datab => \mregfile|muxA|Mux24~11_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux24~16_combout\);

-- Location: LCCOMB_X27_Y29_N2
\mregfile|muxA|Mux24~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux24~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux24~16_combout\ & ((\mregfile|muxA|Mux24~18_combout\))) # (!\mregfile|muxA|Mux24~16_combout\ & (\mregfile|muxA|Mux24~1_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~1_combout\,
	datab => \mregfile|muxA|Mux24~1_combout\,
	datac => \mregfile|muxA|Mux24~18_combout\,
	datad => \mregfile|muxA|Mux24~16_combout\,
	combout => \mregfile|muxA|Mux24~19_combout\);

-- Location: IOIBUF_X36_Y41_N8
\rd_data[8]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(8),
	o => \rd_data[8]~input_o\);

-- Location: LCCOMB_X28_Y27_N4
\mregfile|register_loop[2].register_inst|Q~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~9_combout\ = (\rd_data[8]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_data[8]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~9_combout\);

-- Location: FF_X18_Y31_N13
\mregfile|register_loop[7].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(8));

-- Location: FF_X17_Y31_N21
\mregfile|register_loop[6].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(8));

-- Location: FF_X22_Y28_N21
\mregfile|register_loop[5].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(8));

-- Location: FF_X17_Y31_N15
\mregfile|register_loop[4].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(8));

-- Location: LCCOMB_X22_Y28_N20
\mregfile|muxA|Mux23~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~12_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(8))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(8),
	datad => \mregfile|register_loop[4].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~12_combout\);

-- Location: LCCOMB_X17_Y31_N20
\mregfile|muxA|Mux23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux23~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(8))) # (!\mregfile|muxA|Mux23~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(8)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(8),
	datac => \mregfile|register_loop[6].register_inst|Q\(8),
	datad => \mregfile|muxA|Mux23~12_combout\,
	combout => \mregfile|muxA|Mux23~13_combout\);

-- Location: FF_X18_Y31_N11
\mregfile|register_loop[1].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(8));

-- Location: LCCOMB_X17_Y31_N0
\mregfile|muxA|Mux23~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux23~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(8)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|muxA|Mux23~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(8),
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux23~14_combout\);

-- Location: FF_X22_Y32_N13
\mregfile|register_loop[2].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(8));

-- Location: FF_X22_Y32_N7
\mregfile|register_loop[3].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(8));

-- Location: LCCOMB_X22_Y32_N12
\mregfile|muxA|Mux23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux23~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(8)))) # (!\mregfile|muxA|Mux23~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(8))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (\mregfile|muxA|Mux23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|muxA|Mux23~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(8),
	datad => \mregfile|register_loop[3].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~15_combout\);

-- Location: FF_X27_Y31_N5
\mregfile|register_loop[8].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(8));

-- Location: FF_X22_Y33_N19
\mregfile|register_loop[10].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(8));

-- Location: LCCOMB_X22_Y33_N18
\mregfile|muxA|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~10_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(8)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(8),
	datac => \mregfile|register_loop[10].register_inst|Q\(8),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux23~10_combout\);

-- Location: FF_X27_Y31_N11
\mregfile|register_loop[9].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(8));

-- Location: FF_X26_Y33_N19
\mregfile|register_loop[11].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(8));

-- Location: LCCOMB_X27_Y31_N10
\mregfile|muxA|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux23~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(8)))) # (!\mregfile|muxA|Mux23~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(8))))) # 
-- (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux23~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux23~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(8),
	datad => \mregfile|register_loop[11].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~11_combout\);

-- Location: LCCOMB_X27_Y31_N30
\mregfile|muxA|Mux23~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\) # (\mregfile|muxA|Mux23~11_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux23~15_combout\ & (!\mregfile|muxA|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux23~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux23~11_combout\,
	combout => \mregfile|muxA|Mux23~16_combout\);

-- Location: FF_X28_Y27_N19
\mregfile|register_loop[14].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(8));

-- Location: FF_X27_Y27_N31
\mregfile|register_loop[12].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(8));

-- Location: FF_X27_Y27_N13
\mregfile|register_loop[13].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(8));

-- Location: LCCOMB_X27_Y27_N12
\mregfile|muxA|Mux23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~17_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[13].register_inst|Q\(8)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(8) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(8),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(8),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux23~17_combout\);

-- Location: FF_X28_Y27_N5
\mregfile|register_loop[15].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(8));

-- Location: LCCOMB_X27_Y31_N8
\mregfile|muxA|Mux23~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux23~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(8)))) # (!\mregfile|muxA|Mux23~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(8))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[14].register_inst|Q\(8),
	datac => \mregfile|muxA|Mux23~17_combout\,
	datad => \mregfile|register_loop[15].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~18_combout\);

-- Location: FF_X27_Y30_N25
\mregfile|register_loop[23].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(8));

-- Location: FF_X27_Y30_N19
\mregfile|register_loop[19].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(8));

-- Location: LCCOMB_X27_Y30_N24
\mregfile|muxA|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~7_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(8))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(8),
	datad => \mregfile|register_loop[19].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~7_combout\);

-- Location: FF_X28_Y30_N1
\mregfile|register_loop[27].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(8));

-- Location: FF_X28_Y30_N19
\mregfile|register_loop[31].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(8));

-- Location: LCCOMB_X28_Y30_N0
\mregfile|muxA|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~8_combout\ = (\mregfile|muxA|Mux23~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(8))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux23~7_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[27].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux23~7_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(8),
	datad => \mregfile|register_loop[31].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~8_combout\);

-- Location: FF_X25_Y24_N31
\mregfile|register_loop[30].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(8));

-- Location: FF_X23_Y24_N27
\mregfile|register_loop[18].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(8));

-- Location: FF_X23_Y24_N1
\mregfile|register_loop[22].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(8));

-- Location: LCCOMB_X23_Y24_N0
\mregfile|muxA|Mux23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~0_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[22].register_inst|Q\(8)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(8) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(8),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(8),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux23~0_combout\);

-- Location: FF_X25_Y24_N13
\mregfile|register_loop[26].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(8));

-- Location: LCCOMB_X25_Y24_N12
\mregfile|muxA|Mux23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~1_combout\ = (\mregfile|muxA|Mux23~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(8)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux23~0_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(8) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(8),
	datab => \mregfile|muxA|Mux23~0_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(8),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux23~1_combout\);

-- Location: FF_X22_Y29_N3
\mregfile|register_loop[16].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(8));

-- Location: FF_X22_Y29_N1
\mregfile|register_loop[24].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(8));

-- Location: LCCOMB_X22_Y29_N0
\mregfile|muxA|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~4_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(8)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(8) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(8),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(8),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux23~4_combout\);

-- Location: FF_X19_Y26_N9
\mregfile|register_loop[20].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(8));

-- Location: FF_X19_Y26_N3
\mregfile|register_loop[28].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(8));

-- Location: LCCOMB_X19_Y26_N8
\mregfile|muxA|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~5_combout\ = (\mregfile|muxA|Mux23~4_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(8))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux23~4_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux23~4_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(8),
	datad => \mregfile|register_loop[28].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~5_combout\);

-- Location: FF_X26_Y27_N27
\mregfile|register_loop[29].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(8));

-- Location: FF_X26_Y27_N25
\mregfile|register_loop[21].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(8));

-- Location: FF_X25_Y25_N25
\mregfile|register_loop[25].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(8));

-- Location: FF_X25_Y25_N11
\mregfile|register_loop[17].register_inst|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~9_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(8));

-- Location: LCCOMB_X25_Y25_N24
\mregfile|muxA|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(8))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(8),
	datad => \mregfile|register_loop[17].register_inst|Q\(8),
	combout => \mregfile|muxA|Mux23~2_combout\);

-- Location: LCCOMB_X26_Y27_N24
\mregfile|muxA|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux23~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(8))) # (!\mregfile|muxA|Mux23~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(8)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(8),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(8),
	datad => \mregfile|muxA|Mux23~2_combout\,
	combout => \mregfile|muxA|Mux23~3_combout\);

-- Location: LCCOMB_X27_Y31_N6
\mregfile|muxA|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~6_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux23~3_combout\) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux23~5_combout\ & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux23~5_combout\,
	datac => \mregfile|muxA|Mux23~3_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux23~6_combout\);

-- Location: LCCOMB_X27_Y31_N0
\mregfile|muxA|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux23~6_combout\ & (\mregfile|muxA|Mux23~8_combout\)) # (!\mregfile|muxA|Mux23~6_combout\ & ((\mregfile|muxA|Mux23~1_combout\))))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux23~8_combout\,
	datac => \mregfile|muxA|Mux23~1_combout\,
	datad => \mregfile|muxA|Mux23~6_combout\,
	combout => \mregfile|muxA|Mux23~9_combout\);

-- Location: LCCOMB_X27_Y31_N26
\mregfile|muxA|Mux23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux23~19_combout\ = (\mregfile|muxA|Mux23~16_combout\ & ((\mregfile|muxA|Mux23~18_combout\) # ((!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux23~16_combout\ & (((\mregfile|muxA|Mux9~0_combout\ & 
-- \mregfile|muxA|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux23~16_combout\,
	datab => \mregfile|muxA|Mux23~18_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux23~9_combout\,
	combout => \mregfile|muxA|Mux23~19_combout\);

-- Location: IOIBUF_X34_Y0_N8
\rd_data[9]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(9),
	o => \rd_data[9]~input_o\);

-- Location: LCCOMB_X26_Y26_N14
\mregfile|register_loop[2].register_inst|Q~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~10_combout\ = (\rst_ni~input_o\ & \rd_data[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datac => \rd_data[9]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~10_combout\);

-- Location: FF_X26_Y26_N15
\mregfile|register_loop[15].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(9));

-- Location: FF_X26_Y28_N15
\mregfile|register_loop[12].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(9));

-- Location: FF_X26_Y28_N29
\mregfile|register_loop[14].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(9));

-- Location: LCCOMB_X26_Y28_N28
\mregfile|muxA|Mux22~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~17_combout\ = (\rs1_addr[1]~input_o\ & (((\mregfile|register_loop[14].register_inst|Q\(9)) # (\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(9) & ((!\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(9),
	datac => \mregfile|register_loop[14].register_inst|Q\(9),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux22~17_combout\);

-- Location: FF_X26_Y26_N29
\mregfile|register_loop[13].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(9));

-- Location: LCCOMB_X25_Y26_N10
\mregfile|muxA|Mux22~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~18_combout\ = (\mregfile|muxA|Mux22~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(9)) # ((!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux22~17_combout\ & (((\rs1_addr[0]~input_o\ & 
-- \mregfile|register_loop[13].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(9),
	datab => \mregfile|muxA|Mux22~17_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|register_loop[13].register_inst|Q\(9),
	combout => \mregfile|muxA|Mux22~18_combout\);

-- Location: FF_X23_Y31_N21
\mregfile|register_loop[11].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(9));

-- Location: FF_X27_Y31_N15
\mregfile|register_loop[8].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(9));

-- Location: FF_X27_Y31_N21
\mregfile|register_loop[9].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(9));

-- Location: LCCOMB_X27_Y31_N20
\mregfile|muxA|Mux22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(9)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(9) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(9),
	datac => \mregfile|register_loop[9].register_inst|Q\(9),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux22~0_combout\);

-- Location: FF_X23_Y31_N19
\mregfile|register_loop[10].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(9));

-- Location: LCCOMB_X23_Y31_N18
\mregfile|muxA|Mux22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~1_combout\ = (\mregfile|muxA|Mux22~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(9)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux22~0_combout\ & (((\mregfile|register_loop[10].register_inst|Q\(9) & 
-- \rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[11].register_inst|Q\(9),
	datab => \mregfile|muxA|Mux22~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(9),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux22~1_combout\);

-- Location: FF_X18_Y31_N23
\mregfile|register_loop[1].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(9));

-- Location: FF_X18_Y32_N19
\mregfile|register_loop[7].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(9));

-- Location: FF_X18_Y32_N1
\mregfile|register_loop[5].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(9));

-- Location: FF_X17_Y31_N11
\mregfile|register_loop[6].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(9));

-- Location: FF_X17_Y31_N13
\mregfile|register_loop[4].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(9));

-- Location: LCCOMB_X17_Y31_N10
\mregfile|muxA|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(9))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(9),
	datad => \mregfile|register_loop[4].register_inst|Q\(9),
	combout => \mregfile|muxA|Mux22~12_combout\);

-- Location: LCCOMB_X18_Y32_N0
\mregfile|muxA|Mux22~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux22~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(9))) # (!\mregfile|muxA|Mux22~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(9)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(9),
	datac => \mregfile|register_loop[5].register_inst|Q\(9),
	datad => \mregfile|muxA|Mux22~12_combout\,
	combout => \mregfile|muxA|Mux22~13_combout\);

-- Location: LCCOMB_X18_Y32_N20
\mregfile|muxA|Mux22~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux22~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(9))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|register_loop[1].register_inst|Q\(9),
	datac => \mregfile|muxA|Mux22~13_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux22~14_combout\);

-- Location: FF_X22_Y32_N25
\mregfile|register_loop[2].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(9));

-- Location: FF_X22_Y32_N3
\mregfile|register_loop[3].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(9));

-- Location: LCCOMB_X22_Y32_N24
\mregfile|muxA|Mux22~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux22~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(9)))) # (!\mregfile|muxA|Mux22~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(9))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (\mregfile|muxA|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|muxA|Mux22~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(9),
	datad => \mregfile|register_loop[3].register_inst|Q\(9),
	combout => \mregfile|muxA|Mux22~15_combout\);

-- Location: FF_X19_Y26_N31
\mregfile|register_loop[28].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(9));

-- Location: FF_X22_Y29_N7
\mregfile|register_loop[16].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(9));

-- Location: FF_X22_Y29_N13
\mregfile|register_loop[24].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(9));

-- Location: LCCOMB_X22_Y29_N12
\mregfile|muxA|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~6_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(9)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(9) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(9),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(9),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux22~6_combout\);

-- Location: FF_X19_Y26_N13
\mregfile|register_loop[20].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(9));

-- Location: LCCOMB_X19_Y26_N12
\mregfile|muxA|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~7_combout\ = (\mregfile|muxA|Mux22~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(9)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux22~6_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(9) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(9),
	datab => \mregfile|muxA|Mux22~6_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(9),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux22~7_combout\);

-- Location: FF_X24_Y28_N27
\mregfile|register_loop[30].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(9));

-- Location: FF_X23_Y24_N23
\mregfile|register_loop[18].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(9));

-- Location: FF_X23_Y24_N5
\mregfile|register_loop[22].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(9));

-- Location: LCCOMB_X23_Y24_N4
\mregfile|muxA|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~4_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[22].register_inst|Q\(9)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(9) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(9),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(9),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux22~4_combout\);

-- Location: FF_X24_Y28_N9
\mregfile|register_loop[26].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(9));

-- Location: LCCOMB_X24_Y28_N8
\mregfile|muxA|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~5_combout\ = (\mregfile|muxA|Mux22~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(9)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux22~4_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(9) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(9),
	datab => \mregfile|muxA|Mux22~4_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(9),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux22~5_combout\);

-- Location: LCCOMB_X25_Y26_N12
\mregfile|muxA|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~8_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|muxA|Mux22~5_combout\)))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux22~7_combout\,
	datad => \mregfile|muxA|Mux22~5_combout\,
	combout => \mregfile|muxA|Mux22~8_combout\);

-- Location: FF_X25_Y25_N21
\mregfile|register_loop[25].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(9));

-- Location: FF_X25_Y25_N7
\mregfile|register_loop[17].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(9));

-- Location: LCCOMB_X25_Y25_N20
\mregfile|muxA|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(9))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(9),
	datad => \mregfile|register_loop[17].register_inst|Q\(9),
	combout => \mregfile|muxA|Mux22~2_combout\);

-- Location: FF_X26_Y25_N17
\mregfile|register_loop[21].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(9));

-- Location: FF_X26_Y25_N19
\mregfile|register_loop[29].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(9));

-- Location: LCCOMB_X26_Y25_N16
\mregfile|muxA|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux22~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(9)))) # (!\mregfile|muxA|Mux22~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(9))))) # 
-- (!\rs1_addr[2]~input_o\ & (\mregfile|muxA|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|muxA|Mux22~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(9),
	datad => \mregfile|register_loop[29].register_inst|Q\(9),
	combout => \mregfile|muxA|Mux22~3_combout\);

-- Location: FF_X28_Y30_N15
\mregfile|register_loop[31].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(9));

-- Location: FF_X28_Y30_N29
\mregfile|register_loop[27].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(9));

-- Location: FF_X27_Y30_N21
\mregfile|register_loop[23].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(9));

-- Location: FF_X27_Y30_N15
\mregfile|register_loop[19].register_inst|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~10_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(9));

-- Location: LCCOMB_X27_Y30_N20
\mregfile|muxA|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~9_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(9))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(9),
	datad => \mregfile|register_loop[19].register_inst|Q\(9),
	combout => \mregfile|muxA|Mux22~9_combout\);

-- Location: LCCOMB_X28_Y30_N28
\mregfile|muxA|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux22~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(9))) # (!\mregfile|muxA|Mux22~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(9)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(9),
	datac => \mregfile|register_loop[27].register_inst|Q\(9),
	datad => \mregfile|muxA|Mux22~9_combout\,
	combout => \mregfile|muxA|Mux22~10_combout\);

-- Location: LCCOMB_X25_Y26_N6
\mregfile|muxA|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~11_combout\ = (\mregfile|muxA|Mux22~8_combout\ & (((\mregfile|muxA|Mux22~10_combout\) # (!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux22~8_combout\ & (\mregfile|muxA|Mux22~3_combout\ & (\rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux22~8_combout\,
	datab => \mregfile|muxA|Mux22~3_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux22~10_combout\,
	combout => \mregfile|muxA|Mux22~11_combout\);

-- Location: LCCOMB_X25_Y26_N16
\mregfile|muxA|Mux22~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\) # (\mregfile|muxA|Mux22~11_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (\mregfile|muxA|Mux22~15_combout\ & (!\mregfile|muxA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux22~15_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux22~11_combout\,
	combout => \mregfile|muxA|Mux22~16_combout\);

-- Location: LCCOMB_X25_Y26_N28
\mregfile|muxA|Mux22~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux22~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux22~16_combout\ & (\mregfile|muxA|Mux22~18_combout\)) # (!\mregfile|muxA|Mux22~16_combout\ & ((\mregfile|muxA|Mux22~1_combout\))))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux22~18_combout\,
	datab => \mregfile|muxA|Mux22~1_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux22~16_combout\,
	combout => \mregfile|muxA|Mux22~19_combout\);

-- Location: IOIBUF_X52_Y16_N8
\rd_data[10]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(10),
	o => \rd_data[10]~input_o\);

-- Location: LCCOMB_X28_Y27_N8
\mregfile|register_loop[2].register_inst|Q~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~11_combout\ = (\rd_data[10]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_data[10]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~11_combout\);

-- Location: FF_X28_Y27_N31
\mregfile|register_loop[14].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(10));

-- Location: FF_X23_Y28_N9
\mregfile|register_loop[12].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(10));

-- Location: FF_X22_Y28_N25
\mregfile|register_loop[13].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(10));

-- Location: LCCOMB_X22_Y28_N24
\mregfile|muxA|Mux21~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~17_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(10)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(10),
	datac => \mregfile|register_loop[13].register_inst|Q\(10),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux21~17_combout\);

-- Location: FF_X28_Y27_N9
\mregfile|register_loop[15].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(10));

-- Location: LCCOMB_X27_Y28_N26
\mregfile|muxA|Mux21~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~18_combout\ = (\mregfile|muxA|Mux21~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(10)) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux21~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(10) & 
-- ((\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[14].register_inst|Q\(10),
	datab => \mregfile|muxA|Mux21~17_combout\,
	datac => \mregfile|register_loop[15].register_inst|Q\(10),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux21~18_combout\);

-- Location: FF_X26_Y33_N5
\mregfile|register_loop[11].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(10));

-- Location: FF_X22_Y31_N17
\mregfile|register_loop[9].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(10));

-- Location: FF_X22_Y33_N13
\mregfile|register_loop[10].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(10));

-- Location: FF_X22_Y31_N11
\mregfile|register_loop[8].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(10));

-- Location: LCCOMB_X22_Y33_N12
\mregfile|muxA|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~10_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(10))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[8].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(10),
	datad => \mregfile|register_loop[8].register_inst|Q\(10),
	combout => \mregfile|muxA|Mux21~10_combout\);

-- Location: LCCOMB_X22_Y31_N16
\mregfile|muxA|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux21~10_combout\ & (\mregfile|register_loop[11].register_inst|Q\(10))) # (!\mregfile|muxA|Mux21~10_combout\ & ((\mregfile|register_loop[9].register_inst|Q\(10)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(10),
	datac => \mregfile|register_loop[9].register_inst|Q\(10),
	datad => \mregfile|muxA|Mux21~10_combout\,
	combout => \mregfile|muxA|Mux21~11_combout\);

-- Location: FF_X22_Y32_N23
\mregfile|register_loop[3].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(10));

-- Location: FF_X18_Y31_N27
\mregfile|register_loop[7].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(10));

-- Location: FF_X17_Y31_N23
\mregfile|register_loop[6].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(10));

-- Location: FF_X22_Y28_N31
\mregfile|register_loop[5].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(10));

-- Location: FF_X17_Y31_N17
\mregfile|register_loop[4].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(10));

-- Location: LCCOMB_X22_Y28_N30
\mregfile|muxA|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~12_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(10))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(10),
	datad => \mregfile|register_loop[4].register_inst|Q\(10),
	combout => \mregfile|muxA|Mux21~12_combout\);

-- Location: LCCOMB_X17_Y31_N22
\mregfile|muxA|Mux21~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux21~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(10))) # (!\mregfile|muxA|Mux21~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(10)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(10),
	datac => \mregfile|register_loop[6].register_inst|Q\(10),
	datad => \mregfile|muxA|Mux21~12_combout\,
	combout => \mregfile|muxA|Mux21~13_combout\);

-- Location: FF_X18_Y31_N25
\mregfile|register_loop[1].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(10));

-- Location: LCCOMB_X17_Y31_N2
\mregfile|muxA|Mux21~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux21~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(10)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux21~13_combout\,
	datab => \mregfile|register_loop[1].register_inst|Q\(10),
	datac => \mregfile|muxA|Mux9~3_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux21~14_combout\);

-- Location: FF_X22_Y32_N5
\mregfile|register_loop[2].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(10));

-- Location: LCCOMB_X22_Y32_N4
\mregfile|muxA|Mux21~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~15_combout\ = (\mregfile|muxA|Mux21~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(10)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux21~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(10) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(10),
	datab => \mregfile|muxA|Mux21~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(10),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux21~15_combout\);

-- Location: LCCOMB_X27_Y28_N24
\mregfile|muxA|Mux21~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux21~11_combout\) # ((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux21~15_combout\ & !\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux21~11_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux21~15_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux21~16_combout\);

-- Location: FF_X23_Y24_N17
\mregfile|register_loop[22].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(10));

-- Location: FF_X23_Y24_N19
\mregfile|register_loop[18].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(10));

-- Location: LCCOMB_X23_Y24_N16
\mregfile|muxA|Mux21~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~0_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(10))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(10),
	datad => \mregfile|register_loop[18].register_inst|Q\(10),
	combout => \mregfile|muxA|Mux21~0_combout\);

-- Location: FF_X27_Y28_N17
\mregfile|register_loop[26].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(10));

-- Location: FF_X27_Y28_N11
\mregfile|register_loop[30].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(10));

-- Location: LCCOMB_X27_Y28_N16
\mregfile|muxA|Mux21~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux21~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(10)))) # (!\mregfile|muxA|Mux21~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(10))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux21~0_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(10),
	datad => \mregfile|register_loop[30].register_inst|Q\(10),
	combout => \mregfile|muxA|Mux21~1_combout\);

-- Location: FF_X19_Y26_N11
\mregfile|register_loop[28].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(10));

-- Location: FF_X19_Y26_N25
\mregfile|register_loop[20].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(10));

-- Location: FF_X22_Y29_N11
\mregfile|register_loop[16].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(10));

-- Location: FF_X22_Y29_N17
\mregfile|register_loop[24].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(10));

-- Location: LCCOMB_X22_Y29_N16
\mregfile|muxA|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~4_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(10)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(10) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(10),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(10),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux21~4_combout\);

-- Location: LCCOMB_X19_Y26_N24
\mregfile|muxA|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~5_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux21~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(10))) # (!\mregfile|muxA|Mux21~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(10)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(10),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(10),
	datad => \mregfile|muxA|Mux21~4_combout\,
	combout => \mregfile|muxA|Mux21~5_combout\);

-- Location: FF_X26_Y27_N23
\mregfile|register_loop[29].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(10));

-- Location: FF_X25_Y25_N17
\mregfile|register_loop[25].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(10));

-- Location: FF_X25_Y25_N19
\mregfile|register_loop[17].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(10));

-- Location: LCCOMB_X25_Y25_N16
\mregfile|muxA|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(10))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(10),
	datad => \mregfile|register_loop[17].register_inst|Q\(10),
	combout => \mregfile|muxA|Mux21~2_combout\);

-- Location: FF_X26_Y27_N13
\mregfile|register_loop[21].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(10));

-- Location: LCCOMB_X26_Y27_N12
\mregfile|muxA|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~3_combout\ = (\mregfile|muxA|Mux21~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(10)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux21~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(10) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(10),
	datab => \mregfile|muxA|Mux21~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(10),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux21~3_combout\);

-- Location: LCCOMB_X27_Y28_N4
\mregfile|muxA|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~6_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux21~3_combout\))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux21~5_combout\,
	datad => \mregfile|muxA|Mux21~3_combout\,
	combout => \mregfile|muxA|Mux21~6_combout\);

-- Location: FF_X28_Y30_N27
\mregfile|register_loop[31].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(10));

-- Location: FF_X28_Y30_N17
\mregfile|register_loop[27].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(10));

-- Location: FF_X27_Y30_N9
\mregfile|register_loop[23].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(10));

-- Location: FF_X27_Y30_N11
\mregfile|register_loop[19].register_inst|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~11_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(10));

-- Location: LCCOMB_X27_Y30_N8
\mregfile|muxA|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~7_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(10))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(10),
	datad => \mregfile|register_loop[19].register_inst|Q\(10),
	combout => \mregfile|muxA|Mux21~7_combout\);

-- Location: LCCOMB_X28_Y30_N16
\mregfile|muxA|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux21~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(10))) # (!\mregfile|muxA|Mux21~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(10)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(10),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(10),
	datad => \mregfile|muxA|Mux21~7_combout\,
	combout => \mregfile|muxA|Mux21~8_combout\);

-- Location: LCCOMB_X27_Y28_N30
\mregfile|muxA|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~9_combout\ = (\mregfile|muxA|Mux21~6_combout\ & (((\mregfile|muxA|Mux21~8_combout\) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux21~6_combout\ & (\mregfile|muxA|Mux21~1_combout\ & ((\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux21~1_combout\,
	datab => \mregfile|muxA|Mux21~6_combout\,
	datac => \mregfile|muxA|Mux21~8_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux21~9_combout\);

-- Location: LCCOMB_X27_Y28_N28
\mregfile|muxA|Mux21~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux21~19_combout\ = (\mregfile|muxA|Mux21~16_combout\ & ((\mregfile|muxA|Mux21~18_combout\) # ((!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux21~16_combout\ & (((\mregfile|muxA|Mux21~9_combout\ & 
-- \mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux21~18_combout\,
	datab => \mregfile|muxA|Mux21~16_combout\,
	datac => \mregfile|muxA|Mux21~9_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux21~19_combout\);

-- Location: IOIBUF_X14_Y0_N8
\rd_data[11]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(11),
	o => \rd_data[11]~input_o\);

-- Location: LCCOMB_X22_Y30_N4
\mregfile|register_loop[2].register_inst|Q~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~12_combout\ = (\rst_ni~input_o\ & \rd_data[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \rd_data[11]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~12_combout\);

-- Location: FF_X22_Y31_N31
\mregfile|register_loop[8].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(11));

-- Location: FF_X22_Y31_N13
\mregfile|register_loop[9].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(11));

-- Location: LCCOMB_X22_Y31_N12
\mregfile|muxA|Mux20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~0_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(11)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(11),
	datac => \mregfile|register_loop[9].register_inst|Q\(11),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux20~0_combout\);

-- Location: FF_X25_Y33_N5
\mregfile|register_loop[11].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(11));

-- Location: FF_X25_Y33_N3
\mregfile|register_loop[10].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(11));

-- Location: LCCOMB_X25_Y33_N2
\mregfile|muxA|Mux20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~1_combout\ = (\mregfile|muxA|Mux20~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(11)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux20~0_combout\ & (((\mregfile|register_loop[10].register_inst|Q\(11) & 
-- \rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~0_combout\,
	datab => \mregfile|register_loop[11].register_inst|Q\(11),
	datac => \mregfile|register_loop[10].register_inst|Q\(11),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux20~1_combout\);

-- Location: FF_X23_Y24_N7
\mregfile|register_loop[18].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(11));

-- Location: FF_X23_Y24_N13
\mregfile|register_loop[22].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(11));

-- Location: LCCOMB_X23_Y24_N12
\mregfile|muxA|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~4_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[22].register_inst|Q\(11)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(11) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(11),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(11),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux20~4_combout\);

-- Location: FF_X23_Y26_N15
\mregfile|register_loop[30].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(11));

-- Location: FF_X23_Y26_N13
\mregfile|register_loop[26].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(11));

-- Location: LCCOMB_X23_Y26_N12
\mregfile|muxA|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~5_combout\ = (\mregfile|muxA|Mux20~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(11)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux20~4_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(11) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~4_combout\,
	datab => \mregfile|register_loop[30].register_inst|Q\(11),
	datac => \mregfile|register_loop[26].register_inst|Q\(11),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux20~5_combout\);

-- Location: FF_X18_Y26_N3
\mregfile|register_loop[16].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(11));

-- Location: FF_X18_Y26_N9
\mregfile|register_loop[24].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(11));

-- Location: LCCOMB_X18_Y26_N8
\mregfile|muxA|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~6_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(11)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(11) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[16].register_inst|Q\(11),
	datac => \mregfile|register_loop[24].register_inst|Q\(11),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux20~6_combout\);

-- Location: FF_X19_Y26_N15
\mregfile|register_loop[28].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(11));

-- Location: FF_X19_Y26_N5
\mregfile|register_loop[20].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(11));

-- Location: LCCOMB_X19_Y26_N4
\mregfile|muxA|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~7_combout\ = (\mregfile|muxA|Mux20~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(11)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux20~6_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(11) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~6_combout\,
	datab => \mregfile|register_loop[28].register_inst|Q\(11),
	datac => \mregfile|register_loop[20].register_inst|Q\(11),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux20~7_combout\);

-- Location: LCCOMB_X26_Y25_N24
\mregfile|muxA|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux20~5_combout\)) # (!\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux20~5_combout\,
	datac => \mregfile|muxA|Mux20~7_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux20~8_combout\);

-- Location: FF_X26_Y25_N15
\mregfile|register_loop[29].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(11));

-- Location: FF_X26_Y25_N13
\mregfile|register_loop[21].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(11));

-- Location: FF_X25_Y25_N13
\mregfile|register_loop[25].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(11));

-- Location: FF_X25_Y25_N15
\mregfile|register_loop[17].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(11));

-- Location: LCCOMB_X25_Y25_N12
\mregfile|muxA|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(11))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(11),
	datad => \mregfile|register_loop[17].register_inst|Q\(11),
	combout => \mregfile|muxA|Mux20~2_combout\);

-- Location: LCCOMB_X26_Y25_N12
\mregfile|muxA|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux20~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(11))) # (!\mregfile|muxA|Mux20~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(11)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[29].register_inst|Q\(11),
	datac => \mregfile|register_loop[21].register_inst|Q\(11),
	datad => \mregfile|muxA|Mux20~2_combout\,
	combout => \mregfile|muxA|Mux20~3_combout\);

-- Location: FF_X26_Y32_N19
\mregfile|register_loop[31].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(11));

-- Location: FF_X26_Y32_N25
\mregfile|register_loop[27].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(11));

-- Location: FF_X27_Y30_N13
\mregfile|register_loop[23].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(11));

-- Location: FF_X27_Y30_N7
\mregfile|register_loop[19].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(11));

-- Location: LCCOMB_X27_Y30_N12
\mregfile|muxA|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~9_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(11))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[19].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(11),
	datad => \mregfile|register_loop[19].register_inst|Q\(11),
	combout => \mregfile|muxA|Mux20~9_combout\);

-- Location: LCCOMB_X26_Y32_N24
\mregfile|muxA|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux20~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(11))) # (!\mregfile|muxA|Mux20~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(11)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(11),
	datac => \mregfile|register_loop[27].register_inst|Q\(11),
	datad => \mregfile|muxA|Mux20~9_combout\,
	combout => \mregfile|muxA|Mux20~10_combout\);

-- Location: LCCOMB_X26_Y25_N26
\mregfile|muxA|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~11_combout\ = (\mregfile|muxA|Mux20~8_combout\ & (((\mregfile|muxA|Mux20~10_combout\) # (!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux20~8_combout\ & (\mregfile|muxA|Mux20~3_combout\ & (\rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~8_combout\,
	datab => \mregfile|muxA|Mux20~3_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux20~10_combout\,
	combout => \mregfile|muxA|Mux20~11_combout\);

-- Location: FF_X18_Y31_N21
\mregfile|register_loop[1].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(11));

-- Location: FF_X17_Y32_N27
\mregfile|register_loop[6].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(11));

-- Location: FF_X17_Y32_N21
\mregfile|register_loop[4].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(11));

-- Location: LCCOMB_X17_Y32_N26
\mregfile|muxA|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(11))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(11),
	datad => \mregfile|register_loop[4].register_inst|Q\(11),
	combout => \mregfile|muxA|Mux20~12_combout\);

-- Location: FF_X18_Y32_N31
\mregfile|register_loop[5].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(11));

-- Location: FF_X18_Y32_N9
\mregfile|register_loop[7].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(11));

-- Location: LCCOMB_X18_Y32_N30
\mregfile|muxA|Mux20~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~13_combout\ = (\mregfile|muxA|Mux20~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(11))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux20~12_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[5].register_inst|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~12_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(11),
	datad => \mregfile|register_loop[7].register_inst|Q\(11),
	combout => \mregfile|muxA|Mux20~13_combout\);

-- Location: LCCOMB_X18_Y32_N10
\mregfile|muxA|Mux20~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux20~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(11))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|register_loop[1].register_inst|Q\(11),
	datac => \mregfile|muxA|Mux20~13_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux20~14_combout\);

-- Location: FF_X22_Y32_N9
\mregfile|register_loop[2].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(11));

-- Location: FF_X22_Y32_N19
\mregfile|register_loop[3].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(11));

-- Location: LCCOMB_X22_Y32_N8
\mregfile|muxA|Mux20~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux20~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(11)))) # (!\mregfile|muxA|Mux20~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(11))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (\mregfile|muxA|Mux20~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|muxA|Mux20~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(11),
	datad => \mregfile|register_loop[3].register_inst|Q\(11),
	combout => \mregfile|muxA|Mux20~15_combout\);

-- Location: LCCOMB_X22_Y30_N0
\mregfile|muxA|Mux20~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & (\mregfile|muxA|Mux20~11_combout\)) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- ((\mregfile|muxA|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~11_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux20~15_combout\,
	combout => \mregfile|muxA|Mux20~16_combout\);

-- Location: FF_X23_Y28_N11
\mregfile|register_loop[12].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(11));

-- Location: FF_X24_Y29_N13
\mregfile|register_loop[14].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(11));

-- Location: LCCOMB_X24_Y29_N12
\mregfile|muxA|Mux20~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(11)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(11),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(11),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux20~17_combout\);

-- Location: FF_X22_Y30_N5
\mregfile|register_loop[15].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(11));

-- Location: FF_X22_Y30_N19
\mregfile|register_loop[13].register_inst|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~12_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(11));

-- Location: LCCOMB_X22_Y30_N6
\mregfile|muxA|Mux20~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~18_combout\ = (\mregfile|muxA|Mux20~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(11)) # ((!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux20~17_combout\ & (((\rs1_addr[0]~input_o\ & 
-- \mregfile|register_loop[13].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~17_combout\,
	datab => \mregfile|register_loop[15].register_inst|Q\(11),
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|register_loop[13].register_inst|Q\(11),
	combout => \mregfile|muxA|Mux20~18_combout\);

-- Location: LCCOMB_X22_Y30_N24
\mregfile|muxA|Mux20~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux20~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux20~16_combout\ & ((\mregfile|muxA|Mux20~18_combout\))) # (!\mregfile|muxA|Mux20~16_combout\ & (\mregfile|muxA|Mux20~1_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux20~1_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux20~16_combout\,
	datad => \mregfile|muxA|Mux20~18_combout\,
	combout => \mregfile|muxA|Mux20~19_combout\);

-- Location: IOIBUF_X29_Y41_N1
\rd_data[12]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(12),
	o => \rd_data[12]~input_o\);

-- Location: LCCOMB_X21_Y31_N28
\mregfile|register_loop[2].register_inst|Q~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~13_combout\ = (\rst_ni~input_o\ & \rd_data[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datac => \rd_data[12]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~13_combout\);

-- Location: FF_X23_Y24_N11
\mregfile|register_loop[18].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(12));

-- Location: FF_X23_Y24_N9
\mregfile|register_loop[22].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(12));

-- Location: LCCOMB_X23_Y24_N8
\mregfile|muxA|Mux19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~0_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[22].register_inst|Q\(12)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(12) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(12),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(12),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux19~0_combout\);

-- Location: FF_X23_Y26_N3
\mregfile|register_loop[30].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(12));

-- Location: FF_X23_Y26_N17
\mregfile|register_loop[26].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(12));

-- Location: LCCOMB_X23_Y26_N16
\mregfile|muxA|Mux19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~1_combout\ = (\mregfile|muxA|Mux19~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(12)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux19~0_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(12) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux19~0_combout\,
	datab => \mregfile|register_loop[30].register_inst|Q\(12),
	datac => \mregfile|register_loop[26].register_inst|Q\(12),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux19~1_combout\);

-- Location: FF_X27_Y30_N3
\mregfile|register_loop[19].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(12));

-- Location: FF_X27_Y30_N17
\mregfile|register_loop[23].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(12));

-- Location: LCCOMB_X27_Y30_N16
\mregfile|muxA|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~7_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(12)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(12),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(12),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux19~7_combout\);

-- Location: FF_X26_Y32_N21
\mregfile|register_loop[27].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(12));

-- Location: FF_X26_Y32_N23
\mregfile|register_loop[31].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(12));

-- Location: LCCOMB_X26_Y32_N20
\mregfile|muxA|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux19~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(12)))) # (!\mregfile|muxA|Mux19~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(12))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux19~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux19~7_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(12),
	datad => \mregfile|register_loop[31].register_inst|Q\(12),
	combout => \mregfile|muxA|Mux19~8_combout\);

-- Location: FF_X24_Y25_N11
\mregfile|register_loop[29].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(12));

-- Location: FF_X25_Y25_N27
\mregfile|register_loop[17].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(12));

-- Location: FF_X25_Y25_N9
\mregfile|register_loop[25].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(12));

-- Location: LCCOMB_X25_Y25_N8
\mregfile|muxA|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(12)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(12),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(12),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux19~2_combout\);

-- Location: FF_X24_Y25_N9
\mregfile|register_loop[21].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(12));

-- Location: LCCOMB_X24_Y25_N8
\mregfile|muxA|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~3_combout\ = (\mregfile|muxA|Mux19~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(12)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux19~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(12) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(12),
	datab => \mregfile|muxA|Mux19~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(12),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux19~3_combout\);

-- Location: FF_X18_Y26_N31
\mregfile|register_loop[16].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(12));

-- Location: FF_X18_Y26_N13
\mregfile|register_loop[24].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(12));

-- Location: LCCOMB_X18_Y26_N12
\mregfile|muxA|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~4_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(12)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(12) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[16].register_inst|Q\(12),
	datac => \mregfile|register_loop[24].register_inst|Q\(12),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux19~4_combout\);

-- Location: FF_X19_Y26_N1
\mregfile|register_loop[20].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(12));

-- Location: FF_X19_Y26_N19
\mregfile|register_loop[28].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(12));

-- Location: LCCOMB_X19_Y26_N0
\mregfile|muxA|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~5_combout\ = (\mregfile|muxA|Mux19~4_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(12))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux19~4_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux19~4_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(12),
	datad => \mregfile|register_loop[28].register_inst|Q\(12),
	combout => \mregfile|muxA|Mux19~5_combout\);

-- Location: LCCOMB_X21_Y29_N0
\mregfile|muxA|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~6_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux19~3_combout\) # ((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux19~5_combout\ & !\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux19~3_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux19~5_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux19~6_combout\);

-- Location: LCCOMB_X21_Y29_N18
\mregfile|muxA|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux19~6_combout\ & ((\mregfile|muxA|Mux19~8_combout\))) # (!\mregfile|muxA|Mux19~6_combout\ & (\mregfile|muxA|Mux19~1_combout\)))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux19~1_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|muxA|Mux19~8_combout\,
	datad => \mregfile|muxA|Mux19~6_combout\,
	combout => \mregfile|muxA|Mux19~9_combout\);

-- Location: FF_X19_Y31_N27
\mregfile|register_loop[3].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(12));

-- Location: FF_X17_Y32_N1
\mregfile|register_loop[4].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(12));

-- Location: FF_X22_Y28_N27
\mregfile|register_loop[5].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(12));

-- Location: LCCOMB_X22_Y28_N26
\mregfile|muxA|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~12_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[5].register_inst|Q\(12)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[4].register_inst|Q\(12),
	datac => \mregfile|register_loop[5].register_inst|Q\(12),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux19~12_combout\);

-- Location: FF_X18_Y31_N1
\mregfile|register_loop[7].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(12));

-- Location: FF_X17_Y32_N31
\mregfile|register_loop[6].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(12));

-- Location: LCCOMB_X17_Y32_N30
\mregfile|muxA|Mux19~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~13_combout\ = (\mregfile|muxA|Mux19~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(12)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux19~12_combout\ & (((\mregfile|register_loop[6].register_inst|Q\(12) & 
-- \rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux19~12_combout\,
	datab => \mregfile|register_loop[7].register_inst|Q\(12),
	datac => \mregfile|register_loop[6].register_inst|Q\(12),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux19~13_combout\);

-- Location: FF_X18_Y31_N15
\mregfile|register_loop[1].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(12));

-- Location: LCCOMB_X18_Y32_N4
\mregfile|muxA|Mux19~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux19~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(12)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (\mregfile|muxA|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|muxA|Mux9~4_combout\,
	datac => \mregfile|muxA|Mux19~13_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(12),
	combout => \mregfile|muxA|Mux19~14_combout\);

-- Location: FF_X19_Y31_N17
\mregfile|register_loop[2].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(12));

-- Location: LCCOMB_X19_Y31_N16
\mregfile|muxA|Mux19~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~15_combout\ = (\mregfile|muxA|Mux19~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(12)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux19~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(12) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(12),
	datab => \mregfile|muxA|Mux19~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(12),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux19~15_combout\);

-- Location: FF_X26_Y33_N31
\mregfile|register_loop[11].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(12));

-- Location: FF_X22_Y31_N25
\mregfile|register_loop[9].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(12));

-- Location: FF_X22_Y31_N27
\mregfile|register_loop[8].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(12));

-- Location: FF_X22_Y33_N23
\mregfile|register_loop[10].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(12));

-- Location: LCCOMB_X22_Y33_N22
\mregfile|muxA|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~10_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(12)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(12),
	datac => \mregfile|register_loop[10].register_inst|Q\(12),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux19~10_combout\);

-- Location: LCCOMB_X22_Y31_N24
\mregfile|muxA|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux19~10_combout\ & (\mregfile|register_loop[11].register_inst|Q\(12))) # (!\mregfile|muxA|Mux19~10_combout\ & ((\mregfile|register_loop[9].register_inst|Q\(12)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(12),
	datac => \mregfile|register_loop[9].register_inst|Q\(12),
	datad => \mregfile|muxA|Mux19~10_combout\,
	combout => \mregfile|muxA|Mux19~11_combout\);

-- Location: LCCOMB_X21_Y31_N8
\mregfile|muxA|Mux19~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux19~11_combout\))) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- (\mregfile|muxA|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux19~15_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux19~11_combout\,
	combout => \mregfile|muxA|Mux19~16_combout\);

-- Location: FF_X21_Y31_N3
\mregfile|register_loop[14].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(12));

-- Location: FF_X21_Y31_N29
\mregfile|register_loop[15].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(12));

-- Location: FF_X22_Y28_N29
\mregfile|register_loop[13].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(12));

-- Location: FF_X23_Y28_N5
\mregfile|register_loop[12].register_inst|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~13_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(12));

-- Location: LCCOMB_X22_Y28_N28
\mregfile|muxA|Mux19~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~17_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[13].register_inst|Q\(12))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(12),
	datad => \mregfile|register_loop[12].register_inst|Q\(12),
	combout => \mregfile|muxA|Mux19~17_combout\);

-- Location: LCCOMB_X21_Y31_N14
\mregfile|muxA|Mux19~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux19~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(12)))) # (!\mregfile|muxA|Mux19~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(12))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[14].register_inst|Q\(12),
	datab => \mregfile|register_loop[15].register_inst|Q\(12),
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux19~17_combout\,
	combout => \mregfile|muxA|Mux19~18_combout\);

-- Location: LCCOMB_X21_Y31_N0
\mregfile|muxA|Mux19~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux19~19_combout\ = (\mregfile|muxA|Mux19~16_combout\ & (((\mregfile|muxA|Mux19~18_combout\) # (!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux19~16_combout\ & (\mregfile|muxA|Mux19~9_combout\ & 
-- ((\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux19~9_combout\,
	datab => \mregfile|muxA|Mux19~16_combout\,
	datac => \mregfile|muxA|Mux19~18_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux19~19_combout\);

-- Location: IOIBUF_X21_Y41_N1
\rd_data[13]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(13),
	o => \rd_data[13]~input_o\);

-- Location: LCCOMB_X21_Y31_N18
\mregfile|register_loop[2].register_inst|Q~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~14_combout\ = (\rst_ni~input_o\ & \rd_data[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \rd_data[13]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~14_combout\);

-- Location: FF_X22_Y31_N7
\mregfile|register_loop[8].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(13));

-- Location: FF_X22_Y31_N29
\mregfile|register_loop[9].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(13));

-- Location: LCCOMB_X22_Y31_N28
\mregfile|muxA|Mux18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~0_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(13)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(13),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(13),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux18~0_combout\);

-- Location: FF_X23_Y31_N31
\mregfile|register_loop[10].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(13));

-- Location: FF_X23_Y31_N17
\mregfile|register_loop[11].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(13));

-- Location: LCCOMB_X23_Y31_N30
\mregfile|muxA|Mux18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux18~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(13)))) # (!\mregfile|muxA|Mux18~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(13))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux18~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(13),
	datad => \mregfile|register_loop[11].register_inst|Q\(13),
	combout => \mregfile|muxA|Mux18~1_combout\);

-- Location: FF_X22_Y28_N7
\mregfile|register_loop[13].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(13));

-- Location: FF_X21_Y31_N19
\mregfile|register_loop[15].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(13));

-- Location: FF_X24_Y29_N1
\mregfile|register_loop[14].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(13));

-- Location: FF_X21_Y28_N1
\mregfile|register_loop[12].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(13));

-- Location: LCCOMB_X24_Y29_N0
\mregfile|muxA|Mux18~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~17_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(13))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[12].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(13),
	datad => \mregfile|register_loop[12].register_inst|Q\(13),
	combout => \mregfile|muxA|Mux18~17_combout\);

-- Location: LCCOMB_X24_Y29_N10
\mregfile|muxA|Mux18~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux18~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(13)))) # (!\mregfile|muxA|Mux18~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(13))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[13].register_inst|Q\(13),
	datab => \mregfile|register_loop[15].register_inst|Q\(13),
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux18~17_combout\,
	combout => \mregfile|muxA|Mux18~18_combout\);

-- Location: FF_X24_Y25_N7
\mregfile|register_loop[29].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(13));

-- Location: FF_X24_Y25_N21
\mregfile|register_loop[21].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(13));

-- Location: FF_X25_Y25_N23
\mregfile|register_loop[17].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(13));

-- Location: FF_X25_Y25_N5
\mregfile|register_loop[25].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(13));

-- Location: LCCOMB_X25_Y25_N4
\mregfile|muxA|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(13)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(13),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(13),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux18~2_combout\);

-- Location: LCCOMB_X24_Y25_N20
\mregfile|muxA|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux18~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(13))) # (!\mregfile|muxA|Mux18~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(13)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(13),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(13),
	datad => \mregfile|muxA|Mux18~2_combout\,
	combout => \mregfile|muxA|Mux18~3_combout\);

-- Location: FF_X24_Y31_N27
\mregfile|register_loop[31].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(13));

-- Location: FF_X27_Y30_N31
\mregfile|register_loop[19].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(13));

-- Location: FF_X27_Y30_N5
\mregfile|register_loop[23].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(13));

-- Location: LCCOMB_X27_Y30_N4
\mregfile|muxA|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~9_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(13)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(13),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(13),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux18~9_combout\);

-- Location: FF_X24_Y31_N25
\mregfile|register_loop[27].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(13));

-- Location: LCCOMB_X24_Y31_N24
\mregfile|muxA|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~10_combout\ = (\mregfile|muxA|Mux18~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(13)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux18~9_combout\ & (((\mregfile|register_loop[27].register_inst|Q\(13) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(13),
	datab => \mregfile|muxA|Mux18~9_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(13),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux18~10_combout\);

-- Location: FF_X19_Y26_N23
\mregfile|register_loop[28].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(13));

-- Location: FF_X19_Y26_N21
\mregfile|register_loop[20].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(13));

-- Location: FF_X18_Y26_N19
\mregfile|register_loop[16].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(13));

-- Location: FF_X18_Y26_N17
\mregfile|register_loop[24].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(13));

-- Location: LCCOMB_X18_Y26_N16
\mregfile|muxA|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~6_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(13)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(13) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[16].register_inst|Q\(13),
	datac => \mregfile|register_loop[24].register_inst|Q\(13),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux18~6_combout\);

-- Location: LCCOMB_X19_Y26_N20
\mregfile|muxA|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~7_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux18~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(13))) # (!\mregfile|muxA|Mux18~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(13)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(13),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(13),
	datad => \mregfile|muxA|Mux18~6_combout\,
	combout => \mregfile|muxA|Mux18~7_combout\);

-- Location: FF_X23_Y24_N31
\mregfile|register_loop[18].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(13));

-- Location: FF_X23_Y24_N21
\mregfile|register_loop[22].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(13));

-- Location: LCCOMB_X23_Y24_N20
\mregfile|muxA|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~4_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[22].register_inst|Q\(13)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(13) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(13),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(13),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux18~4_combout\);

-- Location: FF_X21_Y27_N25
\mregfile|register_loop[26].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(13));

-- Location: FF_X21_Y27_N3
\mregfile|register_loop[30].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(13));

-- Location: LCCOMB_X21_Y27_N24
\mregfile|muxA|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~5_combout\ = (\mregfile|muxA|Mux18~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(13))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux18~4_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux18~4_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(13),
	datad => \mregfile|register_loop[30].register_inst|Q\(13),
	combout => \mregfile|muxA|Mux18~5_combout\);

-- Location: LCCOMB_X21_Y27_N12
\mregfile|muxA|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux18~5_combout\))) # (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux18~7_combout\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux18~5_combout\,
	combout => \mregfile|muxA|Mux18~8_combout\);

-- Location: LCCOMB_X21_Y27_N30
\mregfile|muxA|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux18~8_combout\ & ((\mregfile|muxA|Mux18~10_combout\))) # (!\mregfile|muxA|Mux18~8_combout\ & (\mregfile|muxA|Mux18~3_combout\)))) # (!\rs1_addr[0]~input_o\ & 
-- (((\mregfile|muxA|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux18~3_combout\,
	datab => \mregfile|muxA|Mux18~10_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux18~8_combout\,
	combout => \mregfile|muxA|Mux18~11_combout\);

-- Location: FF_X19_Y32_N3
\mregfile|register_loop[3].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(13));

-- Location: FF_X19_Y32_N17
\mregfile|register_loop[2].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(13));

-- Location: FF_X18_Y31_N3
\mregfile|register_loop[1].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(13));

-- Location: FF_X18_Y32_N17
\mregfile|register_loop[7].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(13));

-- Location: FF_X18_Y32_N15
\mregfile|register_loop[5].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(13));

-- Location: FF_X19_Y33_N17
\mregfile|register_loop[6].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(13));

-- Location: FF_X19_Y33_N3
\mregfile|register_loop[4].register_inst|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~14_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(13));

-- Location: LCCOMB_X19_Y33_N16
\mregfile|muxA|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(13))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(13),
	datad => \mregfile|register_loop[4].register_inst|Q\(13),
	combout => \mregfile|muxA|Mux18~12_combout\);

-- Location: LCCOMB_X18_Y32_N14
\mregfile|muxA|Mux18~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux18~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(13))) # (!\mregfile|muxA|Mux18~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(13)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(13),
	datac => \mregfile|register_loop[5].register_inst|Q\(13),
	datad => \mregfile|muxA|Mux18~12_combout\,
	combout => \mregfile|muxA|Mux18~13_combout\);

-- Location: LCCOMB_X18_Y32_N2
\mregfile|muxA|Mux18~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux18~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(13))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|register_loop[1].register_inst|Q\(13),
	datac => \mregfile|muxA|Mux18~13_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux18~14_combout\);

-- Location: LCCOMB_X19_Y32_N16
\mregfile|muxA|Mux18~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux18~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(13))) # (!\mregfile|muxA|Mux18~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(13)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(13),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(13),
	datad => \mregfile|muxA|Mux18~14_combout\,
	combout => \mregfile|muxA|Mux18~15_combout\);

-- Location: LCCOMB_X24_Y29_N22
\mregfile|muxA|Mux18~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & (\mregfile|muxA|Mux18~11_combout\)) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- ((\mregfile|muxA|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux18~11_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux18~15_combout\,
	combout => \mregfile|muxA|Mux18~16_combout\);

-- Location: LCCOMB_X23_Y31_N10
\mregfile|muxA|Mux18~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux18~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux18~16_combout\ & ((\mregfile|muxA|Mux18~18_combout\))) # (!\mregfile|muxA|Mux18~16_combout\ & (\mregfile|muxA|Mux18~1_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux18~1_combout\,
	datab => \mregfile|muxA|Mux18~18_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux18~16_combout\,
	combout => \mregfile|muxA|Mux18~19_combout\);

-- Location: IOIBUF_X52_Y31_N8
\rd_data[14]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(14),
	o => \rd_data[14]~input_o\);

-- Location: LCCOMB_X21_Y31_N30
\mregfile|register_loop[2].register_inst|Q~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~15_combout\ = (\rd_data[14]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_data[14]~input_o\,
	datac => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~15_combout\);

-- Location: FF_X23_Y24_N25
\mregfile|register_loop[22].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(14));

-- Location: FF_X23_Y24_N3
\mregfile|register_loop[18].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(14));

-- Location: LCCOMB_X23_Y24_N24
\mregfile|muxA|Mux17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~0_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(14))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(14),
	datad => \mregfile|register_loop[18].register_inst|Q\(14),
	combout => \mregfile|muxA|Mux17~0_combout\);

-- Location: FF_X21_Y27_N17
\mregfile|register_loop[26].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(14));

-- Location: FF_X21_Y27_N19
\mregfile|register_loop[30].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(14));

-- Location: LCCOMB_X21_Y27_N16
\mregfile|muxA|Mux17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~1_combout\ = (\mregfile|muxA|Mux17~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(14))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux17~0_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux17~0_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(14),
	datad => \mregfile|register_loop[30].register_inst|Q\(14),
	combout => \mregfile|muxA|Mux17~1_combout\);

-- Location: FF_X24_Y25_N19
\mregfile|register_loop[29].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(14));

-- Location: FF_X25_Y25_N1
\mregfile|register_loop[25].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(14));

-- Location: FF_X25_Y25_N3
\mregfile|register_loop[17].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(14));

-- Location: LCCOMB_X25_Y25_N0
\mregfile|muxA|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(14))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(14),
	datad => \mregfile|register_loop[17].register_inst|Q\(14),
	combout => \mregfile|muxA|Mux17~2_combout\);

-- Location: FF_X24_Y25_N25
\mregfile|register_loop[21].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(14));

-- Location: LCCOMB_X24_Y25_N24
\mregfile|muxA|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~3_combout\ = (\mregfile|muxA|Mux17~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(14)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux17~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(14) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(14),
	datab => \mregfile|muxA|Mux17~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(14),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux17~3_combout\);

-- Location: FF_X19_Y26_N27
\mregfile|register_loop[28].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(14));

-- Location: FF_X19_Y26_N17
\mregfile|register_loop[20].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(14));

-- Location: FF_X18_Y26_N23
\mregfile|register_loop[16].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(14));

-- Location: FF_X18_Y26_N21
\mregfile|register_loop[24].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(14));

-- Location: LCCOMB_X18_Y26_N20
\mregfile|muxA|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~4_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(14)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(14),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(14),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux17~4_combout\);

-- Location: LCCOMB_X19_Y26_N16
\mregfile|muxA|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~5_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux17~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(14))) # (!\mregfile|muxA|Mux17~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(14)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(14),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(14),
	datad => \mregfile|muxA|Mux17~4_combout\,
	combout => \mregfile|muxA|Mux17~5_combout\);

-- Location: LCCOMB_X21_Y27_N28
\mregfile|muxA|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~6_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux17~3_combout\)) # (!\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux17~3_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux17~5_combout\,
	combout => \mregfile|muxA|Mux17~6_combout\);

-- Location: FF_X24_Y31_N23
\mregfile|register_loop[31].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(14));

-- Location: FF_X24_Y31_N13
\mregfile|register_loop[27].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(14));

-- Location: FF_X27_Y30_N27
\mregfile|register_loop[19].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(14));

-- Location: FF_X27_Y30_N1
\mregfile|register_loop[23].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(14));

-- Location: LCCOMB_X27_Y30_N0
\mregfile|muxA|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~7_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(14)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(14),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(14),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux17~7_combout\);

-- Location: LCCOMB_X24_Y31_N12
\mregfile|muxA|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux17~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(14))) # (!\mregfile|muxA|Mux17~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(14)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(14),
	datac => \mregfile|register_loop[27].register_inst|Q\(14),
	datad => \mregfile|muxA|Mux17~7_combout\,
	combout => \mregfile|muxA|Mux17~8_combout\);

-- Location: LCCOMB_X21_Y27_N6
\mregfile|muxA|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~9_combout\ = (\mregfile|muxA|Mux17~6_combout\ & (((\mregfile|muxA|Mux17~8_combout\) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux17~6_combout\ & (\mregfile|muxA|Mux17~1_combout\ & (\rs1_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux17~1_combout\,
	datab => \mregfile|muxA|Mux17~6_combout\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux17~8_combout\,
	combout => \mregfile|muxA|Mux17~9_combout\);

-- Location: FF_X19_Y31_N31
\mregfile|register_loop[3].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(14));

-- Location: FF_X19_Y31_N21
\mregfile|register_loop[2].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(14));

-- Location: FF_X18_Y31_N5
\mregfile|register_loop[1].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(14));

-- Location: FF_X18_Y31_N31
\mregfile|register_loop[7].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(14));

-- Location: FF_X19_Y33_N29
\mregfile|register_loop[6].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(14));

-- Location: FF_X18_Y33_N29
\mregfile|register_loop[5].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(14));

-- Location: FF_X19_Y33_N7
\mregfile|register_loop[4].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(14));

-- Location: LCCOMB_X18_Y33_N28
\mregfile|muxA|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~12_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(14))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(14),
	datad => \mregfile|register_loop[4].register_inst|Q\(14),
	combout => \mregfile|muxA|Mux17~12_combout\);

-- Location: LCCOMB_X19_Y33_N28
\mregfile|muxA|Mux17~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux17~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(14))) # (!\mregfile|muxA|Mux17~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(14)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(14),
	datac => \mregfile|register_loop[6].register_inst|Q\(14),
	datad => \mregfile|muxA|Mux17~12_combout\,
	combout => \mregfile|muxA|Mux17~13_combout\);

-- Location: LCCOMB_X18_Y33_N6
\mregfile|muxA|Mux17~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux17~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(14))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (\mregfile|muxA|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|muxA|Mux9~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(14),
	datad => \mregfile|muxA|Mux17~13_combout\,
	combout => \mregfile|muxA|Mux17~14_combout\);

-- Location: LCCOMB_X19_Y31_N20
\mregfile|muxA|Mux17~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux17~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(14))) # (!\mregfile|muxA|Mux17~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(14)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|register_loop[3].register_inst|Q\(14),
	datac => \mregfile|register_loop[2].register_inst|Q\(14),
	datad => \mregfile|muxA|Mux17~14_combout\,
	combout => \mregfile|muxA|Mux17~15_combout\);

-- Location: FF_X22_Y31_N19
\mregfile|register_loop[8].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(14));

-- Location: FF_X23_Y31_N29
\mregfile|register_loop[10].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(14));

-- Location: LCCOMB_X23_Y31_N28
\mregfile|muxA|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~10_combout\ = (\rs1_addr[1]~input_o\ & (((\mregfile|register_loop[10].register_inst|Q\(14)) # (\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(14) & ((!\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(14),
	datac => \mregfile|register_loop[10].register_inst|Q\(14),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux17~10_combout\);

-- Location: FF_X22_Y31_N9
\mregfile|register_loop[9].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(14));

-- Location: FF_X23_Y31_N7
\mregfile|register_loop[11].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(14));

-- Location: LCCOMB_X22_Y31_N8
\mregfile|muxA|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~11_combout\ = (\mregfile|muxA|Mux17~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(14))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux17~10_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[9].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux17~10_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(14),
	datad => \mregfile|register_loop[11].register_inst|Q\(14),
	combout => \mregfile|muxA|Mux17~11_combout\);

-- Location: LCCOMB_X21_Y31_N12
\mregfile|muxA|Mux17~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux17~11_combout\) # (\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux17~15_combout\ & ((!\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~1_combout\,
	datab => \mregfile|muxA|Mux17~15_combout\,
	datac => \mregfile|muxA|Mux17~11_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux17~16_combout\);

-- Location: FF_X22_Y28_N17
\mregfile|register_loop[13].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(14));

-- Location: FF_X23_Y28_N25
\mregfile|register_loop[12].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(14));

-- Location: LCCOMB_X22_Y28_N16
\mregfile|muxA|Mux17~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~17_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[13].register_inst|Q\(14))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(14),
	datad => \mregfile|register_loop[12].register_inst|Q\(14),
	combout => \mregfile|muxA|Mux17~17_combout\);

-- Location: FF_X21_Y31_N31
\mregfile|register_loop[15].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(14));

-- Location: FF_X23_Y28_N31
\mregfile|register_loop[14].register_inst|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~15_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(14));

-- Location: LCCOMB_X21_Y31_N16
\mregfile|muxA|Mux17~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~18_combout\ = (\mregfile|muxA|Mux17~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(14))) # (!\rs1_addr[1]~input_o\))) # (!\mregfile|muxA|Mux17~17_combout\ & (\rs1_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[14].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux17~17_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[15].register_inst|Q\(14),
	datad => \mregfile|register_loop[14].register_inst|Q\(14),
	combout => \mregfile|muxA|Mux17~18_combout\);

-- Location: LCCOMB_X21_Y31_N10
\mregfile|muxA|Mux17~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux17~19_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux17~16_combout\ & ((\mregfile|muxA|Mux17~18_combout\))) # (!\mregfile|muxA|Mux17~16_combout\ & (\mregfile|muxA|Mux17~9_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ 
-- & (((\mregfile|muxA|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux17~9_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux17~16_combout\,
	datad => \mregfile|muxA|Mux17~18_combout\,
	combout => \mregfile|muxA|Mux17~19_combout\);

-- Location: IOIBUF_X52_Y28_N8
\rd_data[15]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(15),
	o => \rd_data[15]~input_o\);

-- Location: LCCOMB_X25_Y28_N8
\mregfile|register_loop[2].register_inst|Q~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~16_combout\ = (\rst_ni~input_o\ & \rd_data[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datad => \rd_data[15]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~16_combout\);

-- Location: FF_X23_Y31_N27
\mregfile|register_loop[11].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(15));

-- Location: FF_X22_Y31_N15
\mregfile|register_loop[8].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(15));

-- Location: FF_X22_Y31_N5
\mregfile|register_loop[9].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(15));

-- Location: LCCOMB_X22_Y31_N4
\mregfile|muxA|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~0_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(15)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(15),
	datac => \mregfile|register_loop[9].register_inst|Q\(15),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux16~0_combout\);

-- Location: FF_X23_Y31_N1
\mregfile|register_loop[10].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(15));

-- Location: LCCOMB_X23_Y31_N0
\mregfile|muxA|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~1_combout\ = (\mregfile|muxA|Mux16~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(15)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux16~0_combout\ & (((\mregfile|register_loop[10].register_inst|Q\(15) & 
-- \rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[11].register_inst|Q\(15),
	datab => \mregfile|muxA|Mux16~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(15),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux16~1_combout\);

-- Location: FF_X25_Y28_N9
\mregfile|register_loop[15].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(15));

-- Location: FF_X25_Y28_N31
\mregfile|register_loop[14].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(15));

-- Location: FF_X21_Y28_N21
\mregfile|register_loop[12].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(15));

-- Location: LCCOMB_X25_Y28_N30
\mregfile|muxA|Mux16~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~17_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(15))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[12].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(15),
	datad => \mregfile|register_loop[12].register_inst|Q\(15),
	combout => \mregfile|muxA|Mux16~17_combout\);

-- Location: FF_X21_Y28_N27
\mregfile|register_loop[13].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(15));

-- Location: LCCOMB_X25_Y28_N26
\mregfile|muxA|Mux16~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux16~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(15))) # (!\mregfile|muxA|Mux16~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(15)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(15),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux16~17_combout\,
	datad => \mregfile|register_loop[13].register_inst|Q\(15),
	combout => \mregfile|muxA|Mux16~18_combout\);

-- Location: FF_X19_Y32_N23
\mregfile|register_loop[3].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(15));

-- Location: FF_X19_Y29_N17
\mregfile|register_loop[7].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(15));

-- Location: FF_X18_Y32_N13
\mregfile|register_loop[5].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(15));

-- Location: FF_X19_Y33_N27
\mregfile|register_loop[4].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(15));

-- Location: FF_X19_Y33_N1
\mregfile|register_loop[6].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(15));

-- Location: LCCOMB_X19_Y33_N0
\mregfile|muxA|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~12_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(15)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(15),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(15),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux16~12_combout\);

-- Location: LCCOMB_X18_Y32_N12
\mregfile|muxA|Mux16~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux16~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(15))) # (!\mregfile|muxA|Mux16~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(15)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(15),
	datac => \mregfile|register_loop[5].register_inst|Q\(15),
	datad => \mregfile|muxA|Mux16~12_combout\,
	combout => \mregfile|muxA|Mux16~13_combout\);

-- Location: FF_X19_Y29_N7
\mregfile|register_loop[1].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(15));

-- Location: LCCOMB_X18_Y32_N22
\mregfile|muxA|Mux16~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~14_combout\ = (\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux16~13_combout\) # ((!\mregfile|muxA|Mux9~3_combout\)))) # (!\mregfile|muxA|Mux9~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(15) & 
-- \mregfile|muxA|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux16~13_combout\,
	datab => \mregfile|muxA|Mux9~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(15),
	datad => \mregfile|muxA|Mux9~3_combout\,
	combout => \mregfile|muxA|Mux16~14_combout\);

-- Location: FF_X19_Y32_N5
\mregfile|register_loop[2].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(15));

-- Location: LCCOMB_X19_Y32_N4
\mregfile|muxA|Mux16~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~15_combout\ = (\mregfile|muxA|Mux16~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(15)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux16~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(15) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(15),
	datab => \mregfile|muxA|Mux16~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(15),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux16~15_combout\);

-- Location: FF_X23_Y25_N3
\mregfile|register_loop[17].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(15));

-- Location: FF_X23_Y25_N9
\mregfile|register_loop[25].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(15));

-- Location: LCCOMB_X23_Y25_N8
\mregfile|muxA|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(15)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[17].register_inst|Q\(15),
	datac => \mregfile|register_loop[25].register_inst|Q\(15),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux16~2_combout\);

-- Location: FF_X24_Y25_N15
\mregfile|register_loop[29].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(15));

-- Location: FF_X24_Y25_N29
\mregfile|register_loop[21].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(15));

-- Location: LCCOMB_X24_Y25_N28
\mregfile|muxA|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~3_combout\ = (\mregfile|muxA|Mux16~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(15)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux16~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(15) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux16~2_combout\,
	datab => \mregfile|register_loop[29].register_inst|Q\(15),
	datac => \mregfile|register_loop[21].register_inst|Q\(15),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux16~3_combout\);

-- Location: FF_X24_Y32_N27
\mregfile|register_loop[31].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(15));

-- Location: FF_X25_Y32_N1
\mregfile|register_loop[23].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(15));

-- Location: FF_X25_Y32_N19
\mregfile|register_loop[19].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(15));

-- Location: LCCOMB_X25_Y32_N0
\mregfile|muxA|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~9_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(15))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(15),
	datad => \mregfile|register_loop[19].register_inst|Q\(15),
	combout => \mregfile|muxA|Mux16~9_combout\);

-- Location: FF_X24_Y32_N17
\mregfile|register_loop[27].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(15));

-- Location: LCCOMB_X24_Y32_N16
\mregfile|muxA|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~10_combout\ = (\mregfile|muxA|Mux16~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(15)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux16~9_combout\ & (((\mregfile|register_loop[27].register_inst|Q\(15) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(15),
	datab => \mregfile|muxA|Mux16~9_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(15),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux16~10_combout\);

-- Location: FF_X17_Y28_N11
\mregfile|register_loop[28].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(15));

-- Location: FF_X17_Y28_N25
\mregfile|register_loop[20].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(15));

-- Location: FF_X18_Y26_N25
\mregfile|register_loop[24].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(15));

-- Location: FF_X18_Y26_N11
\mregfile|register_loop[16].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(15));

-- Location: LCCOMB_X18_Y26_N24
\mregfile|muxA|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~6_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(15))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[16].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(15),
	datad => \mregfile|register_loop[16].register_inst|Q\(15),
	combout => \mregfile|muxA|Mux16~6_combout\);

-- Location: LCCOMB_X17_Y28_N24
\mregfile|muxA|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~7_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux16~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(15))) # (!\mregfile|muxA|Mux16~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(15)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(15),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(15),
	datad => \mregfile|muxA|Mux16~6_combout\,
	combout => \mregfile|muxA|Mux16~7_combout\);

-- Location: FF_X17_Y29_N1
\mregfile|register_loop[22].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(15));

-- Location: FF_X17_Y29_N19
\mregfile|register_loop[18].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(15));

-- Location: LCCOMB_X17_Y29_N0
\mregfile|muxA|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~4_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(15))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(15),
	datad => \mregfile|register_loop[18].register_inst|Q\(15),
	combout => \mregfile|muxA|Mux16~4_combout\);

-- Location: FF_X21_Y27_N1
\mregfile|register_loop[26].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(15));

-- Location: FF_X21_Y27_N11
\mregfile|register_loop[30].register_inst|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~16_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(15));

-- Location: LCCOMB_X21_Y27_N0
\mregfile|muxA|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~5_combout\ = (\mregfile|muxA|Mux16~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(15))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux16~4_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux16~4_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(15),
	datad => \mregfile|register_loop[30].register_inst|Q\(15),
	combout => \mregfile|muxA|Mux16~5_combout\);

-- Location: LCCOMB_X25_Y28_N16
\mregfile|muxA|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux16~5_combout\))) # (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux16~7_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux16~5_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux16~8_combout\);

-- Location: LCCOMB_X25_Y28_N2
\mregfile|muxA|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux16~8_combout\ & ((\mregfile|muxA|Mux16~10_combout\))) # (!\mregfile|muxA|Mux16~8_combout\ & (\mregfile|muxA|Mux16~3_combout\)))) # (!\rs1_addr[0]~input_o\ & 
-- (((\mregfile|muxA|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux16~3_combout\,
	datab => \mregfile|muxA|Mux16~10_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux16~8_combout\,
	combout => \mregfile|muxA|Mux16~11_combout\);

-- Location: LCCOMB_X25_Y28_N20
\mregfile|muxA|Mux16~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux16~11_combout\))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (\mregfile|muxA|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux16~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux16~11_combout\,
	combout => \mregfile|muxA|Mux16~16_combout\);

-- Location: LCCOMB_X25_Y28_N28
\mregfile|muxA|Mux16~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux16~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux16~16_combout\ & ((\mregfile|muxA|Mux16~18_combout\))) # (!\mregfile|muxA|Mux16~16_combout\ & (\mregfile|muxA|Mux16~1_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux16~1_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux16~18_combout\,
	datad => \mregfile|muxA|Mux16~16_combout\,
	combout => \mregfile|muxA|Mux16~19_combout\);

-- Location: IOIBUF_X52_Y10_N1
\rd_data[16]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(16),
	o => \rd_data[16]~input_o\);

-- Location: LCCOMB_X24_Y26_N28
\mregfile|register_loop[2].register_inst|Q~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~17_combout\ = (\rd_data[16]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_data[16]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~17_combout\);

-- Location: FF_X21_Y27_N23
\mregfile|register_loop[30].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(16));

-- Location: FF_X21_Y27_N21
\mregfile|register_loop[26].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(16));

-- Location: FF_X17_Y29_N31
\mregfile|register_loop[18].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(16));

-- Location: FF_X17_Y29_N13
\mregfile|register_loop[22].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(16));

-- Location: LCCOMB_X17_Y29_N12
\mregfile|muxA|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~0_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(16)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(16),
	datac => \mregfile|register_loop[22].register_inst|Q\(16),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux15~0_combout\);

-- Location: LCCOMB_X21_Y27_N20
\mregfile|muxA|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux15~0_combout\ & (\mregfile|register_loop[30].register_inst|Q\(16))) # (!\mregfile|muxA|Mux15~0_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(16)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(16),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(16),
	datad => \mregfile|muxA|Mux15~0_combout\,
	combout => \mregfile|muxA|Mux15~1_combout\);

-- Location: FF_X24_Y32_N23
\mregfile|register_loop[31].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(16));

-- Location: FF_X24_Y32_N21
\mregfile|register_loop[27].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(16));

-- Location: FF_X25_Y32_N29
\mregfile|register_loop[23].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(16));

-- Location: FF_X25_Y32_N7
\mregfile|register_loop[19].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(16));

-- Location: LCCOMB_X25_Y32_N28
\mregfile|muxA|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~7_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(16))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(16),
	datad => \mregfile|register_loop[19].register_inst|Q\(16),
	combout => \mregfile|muxA|Mux15~7_combout\);

-- Location: LCCOMB_X24_Y32_N20
\mregfile|muxA|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux15~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(16))) # (!\mregfile|muxA|Mux15~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(16)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(16),
	datac => \mregfile|register_loop[27].register_inst|Q\(16),
	datad => \mregfile|muxA|Mux15~7_combout\,
	combout => \mregfile|muxA|Mux15~8_combout\);

-- Location: FF_X23_Y25_N29
\mregfile|register_loop[25].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(16));

-- Location: FF_X23_Y25_N7
\mregfile|register_loop[17].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(16));

-- Location: LCCOMB_X23_Y25_N28
\mregfile|muxA|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~2_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(16))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(16),
	datad => \mregfile|register_loop[17].register_inst|Q\(16),
	combout => \mregfile|muxA|Mux15~2_combout\);

-- Location: FF_X26_Y27_N9
\mregfile|register_loop[21].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(16));

-- Location: FF_X26_Y27_N11
\mregfile|register_loop[29].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(16));

-- Location: LCCOMB_X26_Y27_N8
\mregfile|muxA|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~3_combout\ = (\mregfile|muxA|Mux15~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(16))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux15~2_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[21].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux15~2_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(16),
	datad => \mregfile|register_loop[29].register_inst|Q\(16),
	combout => \mregfile|muxA|Mux15~3_combout\);

-- Location: FF_X17_Y28_N31
\mregfile|register_loop[28].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(16));

-- Location: FF_X17_Y28_N29
\mregfile|register_loop[20].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(16));

-- Location: FF_X17_Y27_N11
\mregfile|register_loop[24].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(16));

-- Location: FF_X17_Y27_N5
\mregfile|register_loop[16].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(16));

-- Location: LCCOMB_X17_Y27_N10
\mregfile|muxA|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~4_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(16))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(16),
	datad => \mregfile|register_loop[16].register_inst|Q\(16),
	combout => \mregfile|muxA|Mux15~4_combout\);

-- Location: LCCOMB_X17_Y28_N28
\mregfile|muxA|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~5_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux15~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(16))) # (!\mregfile|muxA|Mux15~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(16)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(16),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(16),
	datad => \mregfile|muxA|Mux15~4_combout\,
	combout => \mregfile|muxA|Mux15~5_combout\);

-- Location: LCCOMB_X22_Y30_N2
\mregfile|muxA|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~6_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux15~3_combout\)) # (!\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux15~3_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux15~5_combout\,
	combout => \mregfile|muxA|Mux15~6_combout\);

-- Location: LCCOMB_X22_Y30_N12
\mregfile|muxA|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux15~6_combout\ & ((\mregfile|muxA|Mux15~8_combout\))) # (!\mregfile|muxA|Mux15~6_combout\ & (\mregfile|muxA|Mux15~1_combout\)))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux15~1_combout\,
	datac => \mregfile|muxA|Mux15~8_combout\,
	datad => \mregfile|muxA|Mux15~6_combout\,
	combout => \mregfile|muxA|Mux15~9_combout\);

-- Location: FF_X21_Y30_N3
\mregfile|register_loop[3].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(16));

-- Location: FF_X18_Y31_N17
\mregfile|register_loop[1].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(16));

-- Location: FF_X18_Y33_N25
\mregfile|register_loop[5].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(16));

-- Location: FF_X19_Y33_N31
\mregfile|register_loop[4].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(16));

-- Location: LCCOMB_X18_Y33_N24
\mregfile|muxA|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~12_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(16))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(16),
	datad => \mregfile|register_loop[4].register_inst|Q\(16),
	combout => \mregfile|muxA|Mux15~12_combout\);

-- Location: FF_X19_Y33_N13
\mregfile|register_loop[6].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(16));

-- Location: FF_X18_Y31_N19
\mregfile|register_loop[7].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(16));

-- Location: LCCOMB_X19_Y33_N12
\mregfile|muxA|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux15~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(16)))) # (!\mregfile|muxA|Mux15~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(16))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux15~12_combout\,
	datac => \mregfile|register_loop[6].register_inst|Q\(16),
	datad => \mregfile|register_loop[7].register_inst|Q\(16),
	combout => \mregfile|muxA|Mux15~13_combout\);

-- Location: LCCOMB_X21_Y30_N20
\mregfile|muxA|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux15~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(16))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(16),
	datab => \mregfile|muxA|Mux15~13_combout\,
	datac => \mregfile|muxA|Mux9~3_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux15~14_combout\);

-- Location: FF_X21_Y30_N9
\mregfile|register_loop[2].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(16));

-- Location: LCCOMB_X21_Y30_N8
\mregfile|muxA|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~15_combout\ = (\mregfile|muxA|Mux15~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(16)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux15~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(16) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(16),
	datab => \mregfile|muxA|Mux15~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(16),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux15~15_combout\);

-- Location: FF_X23_Y31_N23
\mregfile|register_loop[11].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(16));

-- Location: FF_X22_Y31_N3
\mregfile|register_loop[8].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(16));

-- Location: FF_X23_Y31_N13
\mregfile|register_loop[10].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(16));

-- Location: LCCOMB_X23_Y31_N12
\mregfile|muxA|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~10_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(16)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(16),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(16),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux15~10_combout\);

-- Location: FF_X22_Y31_N1
\mregfile|register_loop[9].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(16));

-- Location: LCCOMB_X22_Y31_N0
\mregfile|muxA|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~11_combout\ = (\mregfile|muxA|Mux15~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(16)) # ((!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux15~10_combout\ & (((\mregfile|register_loop[9].register_inst|Q\(16) & 
-- \rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[11].register_inst|Q\(16),
	datab => \mregfile|muxA|Mux15~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(16),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux15~11_combout\);

-- Location: LCCOMB_X22_Y30_N14
\mregfile|muxA|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\) # (\mregfile|muxA|Mux15~11_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux15~15_combout\ & (!\mregfile|muxA|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux15~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux15~11_combout\,
	combout => \mregfile|muxA|Mux15~16_combout\);

-- Location: FF_X24_Y30_N3
\mregfile|register_loop[12].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(16));

-- Location: FF_X24_Y26_N11
\mregfile|register_loop[13].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(16));

-- Location: LCCOMB_X24_Y26_N10
\mregfile|muxA|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~17_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(16)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(16),
	datac => \mregfile|register_loop[13].register_inst|Q\(16),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux15~17_combout\);

-- Location: FF_X24_Y26_N29
\mregfile|register_loop[15].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(16));

-- Location: FF_X24_Y30_N9
\mregfile|register_loop[14].register_inst|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~17_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(16));

-- Location: LCCOMB_X24_Y26_N14
\mregfile|muxA|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~18_combout\ = (\mregfile|muxA|Mux15~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(16)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux15~17_combout\ & (((\rs1_addr[1]~input_o\ & 
-- \mregfile|register_loop[14].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux15~17_combout\,
	datab => \mregfile|register_loop[15].register_inst|Q\(16),
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|register_loop[14].register_inst|Q\(16),
	combout => \mregfile|muxA|Mux15~18_combout\);

-- Location: LCCOMB_X22_Y30_N8
\mregfile|muxA|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux15~19_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux15~16_combout\ & ((\mregfile|muxA|Mux15~18_combout\))) # (!\mregfile|muxA|Mux15~16_combout\ & (\mregfile|muxA|Mux15~9_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ 
-- & (((\mregfile|muxA|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux15~9_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux15~16_combout\,
	datad => \mregfile|muxA|Mux15~18_combout\,
	combout => \mregfile|muxA|Mux15~19_combout\);

-- Location: IOIBUF_X7_Y41_N15
\rd_data[17]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(17),
	o => \rd_data[17]~input_o\);

-- Location: LCCOMB_X21_Y32_N18
\mregfile|register_loop[2].register_inst|Q~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~18_combout\ = (\rst_ni~input_o\ & \rd_data[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \rd_data[17]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~18_combout\);

-- Location: FF_X21_Y28_N25
\mregfile|register_loop[12].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(17));

-- Location: FF_X21_Y32_N25
\mregfile|register_loop[14].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(17));

-- Location: LCCOMB_X21_Y32_N24
\mregfile|muxA|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~17_combout\ = (\rs1_addr[1]~input_o\ & (((\mregfile|register_loop[14].register_inst|Q\(17)) # (\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(17) & ((!\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(17),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(17),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux14~17_combout\);

-- Location: FF_X21_Y28_N31
\mregfile|register_loop[13].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(17));

-- Location: FF_X21_Y32_N19
\mregfile|register_loop[15].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(17));

-- Location: LCCOMB_X21_Y32_N20
\mregfile|muxA|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~18_combout\ = (\mregfile|muxA|Mux14~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(17))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux14~17_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[13].register_inst|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux14~17_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(17),
	datad => \mregfile|register_loop[15].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~18_combout\);

-- Location: FF_X16_Y32_N31
\mregfile|register_loop[1].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(17));

-- Location: FF_X16_Y32_N17
\mregfile|register_loop[7].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(17));

-- Location: FF_X16_Y31_N25
\mregfile|register_loop[5].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(17));

-- Location: FF_X17_Y31_N29
\mregfile|register_loop[6].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(17));

-- Location: FF_X16_Y31_N27
\mregfile|register_loop[4].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(17));

-- Location: LCCOMB_X17_Y31_N28
\mregfile|muxA|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(17))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(17),
	datad => \mregfile|register_loop[4].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~12_combout\);

-- Location: LCCOMB_X16_Y31_N24
\mregfile|muxA|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux14~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(17))) # (!\mregfile|muxA|Mux14~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(17)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(17),
	datac => \mregfile|register_loop[5].register_inst|Q\(17),
	datad => \mregfile|muxA|Mux14~12_combout\,
	combout => \mregfile|muxA|Mux14~13_combout\);

-- Location: LCCOMB_X16_Y32_N26
\mregfile|muxA|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux14~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(17))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(17),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux14~13_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux14~14_combout\);

-- Location: FF_X19_Y32_N9
\mregfile|register_loop[2].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(17));

-- Location: FF_X19_Y32_N19
\mregfile|register_loop[3].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(17));

-- Location: LCCOMB_X19_Y32_N8
\mregfile|muxA|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux14~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(17)))) # (!\mregfile|muxA|Mux14~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(17))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (\mregfile|muxA|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|muxA|Mux14~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(17),
	datad => \mregfile|register_loop[3].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~15_combout\);

-- Location: FF_X25_Y32_N17
\mregfile|register_loop[23].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(17));

-- Location: FF_X25_Y32_N11
\mregfile|register_loop[19].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(17));

-- Location: LCCOMB_X25_Y32_N16
\mregfile|muxA|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~9_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(17))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(17),
	datad => \mregfile|register_loop[19].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~9_combout\);

-- Location: FF_X24_Y32_N1
\mregfile|register_loop[27].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(17));

-- Location: FF_X24_Y32_N11
\mregfile|register_loop[31].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(17));

-- Location: LCCOMB_X24_Y32_N0
\mregfile|muxA|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux14~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(17)))) # (!\mregfile|muxA|Mux14~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(17))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux14~9_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(17),
	datad => \mregfile|register_loop[31].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~10_combout\);

-- Location: FF_X17_Y29_N25
\mregfile|register_loop[22].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(17));

-- Location: FF_X17_Y29_N11
\mregfile|register_loop[18].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(17));

-- Location: LCCOMB_X17_Y29_N24
\mregfile|muxA|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~4_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(17))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(17),
	datad => \mregfile|register_loop[18].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~4_combout\);

-- Location: FF_X16_Y29_N25
\mregfile|register_loop[26].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(17));

-- Location: FF_X16_Y29_N3
\mregfile|register_loop[30].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(17));

-- Location: LCCOMB_X16_Y29_N24
\mregfile|muxA|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~5_combout\ = (\mregfile|muxA|Mux14~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(17))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux14~4_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux14~4_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(17),
	datad => \mregfile|register_loop[30].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~5_combout\);

-- Location: FF_X17_Y28_N27
\mregfile|register_loop[28].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(17));

-- Location: FF_X17_Y28_N17
\mregfile|register_loop[20].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(17));

-- Location: FF_X17_Y27_N23
\mregfile|register_loop[24].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(17));

-- Location: FF_X17_Y27_N1
\mregfile|register_loop[16].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(17));

-- Location: LCCOMB_X17_Y27_N22
\mregfile|muxA|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~6_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(17))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(17),
	datad => \mregfile|register_loop[16].register_inst|Q\(17),
	combout => \mregfile|muxA|Mux14~6_combout\);

-- Location: LCCOMB_X17_Y28_N16
\mregfile|muxA|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~7_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux14~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(17))) # (!\mregfile|muxA|Mux14~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(17)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(17),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(17),
	datad => \mregfile|muxA|Mux14~6_combout\,
	combout => \mregfile|muxA|Mux14~7_combout\);

-- Location: LCCOMB_X24_Y33_N4
\mregfile|muxA|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux14~5_combout\)) # (!\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux14~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux14~5_combout\,
	datab => \mregfile|muxA|Mux14~7_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux14~8_combout\);

-- Location: FF_X24_Y25_N27
\mregfile|register_loop[29].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(17));

-- Location: FF_X24_Y25_N1
\mregfile|register_loop[21].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(17));

-- Location: FF_X23_Y25_N19
\mregfile|register_loop[17].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(17));

-- Location: FF_X23_Y25_N25
\mregfile|register_loop[25].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(17));

-- Location: LCCOMB_X23_Y25_N24
\mregfile|muxA|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(17)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[17].register_inst|Q\(17),
	datac => \mregfile|register_loop[25].register_inst|Q\(17),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux14~2_combout\);

-- Location: LCCOMB_X24_Y25_N0
\mregfile|muxA|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux14~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(17))) # (!\mregfile|muxA|Mux14~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(17)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(17),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(17),
	datad => \mregfile|muxA|Mux14~2_combout\,
	combout => \mregfile|muxA|Mux14~3_combout\);

-- Location: LCCOMB_X24_Y33_N14
\mregfile|muxA|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux14~8_combout\ & (\mregfile|muxA|Mux14~10_combout\)) # (!\mregfile|muxA|Mux14~8_combout\ & ((\mregfile|muxA|Mux14~3_combout\))))) # (!\rs1_addr[0]~input_o\ & 
-- (((\mregfile|muxA|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux14~10_combout\,
	datac => \mregfile|muxA|Mux14~8_combout\,
	datad => \mregfile|muxA|Mux14~3_combout\,
	combout => \mregfile|muxA|Mux14~11_combout\);

-- Location: LCCOMB_X24_Y33_N8
\mregfile|muxA|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux14~11_combout\))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (\mregfile|muxA|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux14~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux14~11_combout\,
	combout => \mregfile|muxA|Mux14~16_combout\);

-- Location: FF_X25_Y33_N23
\mregfile|register_loop[11].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(17));

-- Location: FF_X24_Y33_N25
\mregfile|register_loop[10].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(17));

-- Location: FF_X24_Y33_N27
\mregfile|register_loop[8].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(17));

-- Location: FF_X23_Y33_N3
\mregfile|register_loop[9].register_inst|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~18_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(17));

-- Location: LCCOMB_X23_Y33_N2
\mregfile|muxA|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(17)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(17) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(17),
	datac => \mregfile|register_loop[9].register_inst|Q\(17),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux14~0_combout\);

-- Location: LCCOMB_X24_Y33_N24
\mregfile|muxA|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux14~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(17))) # (!\mregfile|muxA|Mux14~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(17)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(17),
	datac => \mregfile|register_loop[10].register_inst|Q\(17),
	datad => \mregfile|muxA|Mux14~0_combout\,
	combout => \mregfile|muxA|Mux14~1_combout\);

-- Location: LCCOMB_X24_Y33_N2
\mregfile|muxA|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux14~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux14~16_combout\ & (\mregfile|muxA|Mux14~18_combout\)) # (!\mregfile|muxA|Mux14~16_combout\ & ((\mregfile|muxA|Mux14~1_combout\))))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux14~18_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux14~16_combout\,
	datad => \mregfile|muxA|Mux14~1_combout\,
	combout => \mregfile|muxA|Mux14~19_combout\);

-- Location: IOIBUF_X23_Y0_N8
\rd_data[18]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(18),
	o => \rd_data[18]~input_o\);

-- Location: LCCOMB_X23_Y30_N24
\mregfile|register_loop[2].register_inst|Q~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~19_combout\ = (\rd_data[18]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_data[18]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~19_combout\);

-- Location: FF_X24_Y30_N29
\mregfile|register_loop[14].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(18));

-- Location: FF_X23_Y30_N25
\mregfile|register_loop[15].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(18));

-- Location: FF_X24_Y30_N7
\mregfile|register_loop[12].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(18));

-- Location: FF_X23_Y30_N15
\mregfile|register_loop[13].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(18));

-- Location: LCCOMB_X23_Y30_N14
\mregfile|muxA|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~17_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[13].register_inst|Q\(18)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(18) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(18),
	datac => \mregfile|register_loop[13].register_inst|Q\(18),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux13~17_combout\);

-- Location: LCCOMB_X23_Y30_N10
\mregfile|muxA|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~18_combout\ = (\mregfile|muxA|Mux13~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(18)) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux13~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(18) & 
-- ((\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[14].register_inst|Q\(18),
	datab => \mregfile|register_loop[15].register_inst|Q\(18),
	datac => \mregfile|muxA|Mux13~17_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux13~18_combout\);

-- Location: FF_X16_Y29_N31
\mregfile|register_loop[30].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(18));

-- Location: FF_X16_Y29_N5
\mregfile|register_loop[26].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(18));

-- Location: FF_X17_Y29_N5
\mregfile|register_loop[22].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(18));

-- Location: FF_X17_Y29_N7
\mregfile|register_loop[18].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(18));

-- Location: LCCOMB_X17_Y29_N4
\mregfile|muxA|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~0_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(18))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(18),
	datad => \mregfile|register_loop[18].register_inst|Q\(18),
	combout => \mregfile|muxA|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y29_N4
\mregfile|muxA|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux13~0_combout\ & (\mregfile|register_loop[30].register_inst|Q\(18))) # (!\mregfile|muxA|Mux13~0_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(18)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(18),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(18),
	datad => \mregfile|muxA|Mux13~0_combout\,
	combout => \mregfile|muxA|Mux13~1_combout\);

-- Location: FF_X23_Y25_N23
\mregfile|register_loop[17].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(18));

-- Location: FF_X23_Y25_N21
\mregfile|register_loop[25].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(18));

-- Location: LCCOMB_X23_Y25_N20
\mregfile|muxA|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(18)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[17].register_inst|Q\(18),
	datac => \mregfile|register_loop[25].register_inst|Q\(18),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux13~2_combout\);

-- Location: FF_X24_Y27_N17
\mregfile|register_loop[21].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(18));

-- Location: FF_X24_Y27_N19
\mregfile|register_loop[29].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(18));

-- Location: LCCOMB_X24_Y27_N16
\mregfile|muxA|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux13~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(18)))) # (!\mregfile|muxA|Mux13~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(18))))) # 
-- (!\rs1_addr[2]~input_o\ & (\mregfile|muxA|Mux13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|muxA|Mux13~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(18),
	datad => \mregfile|register_loop[29].register_inst|Q\(18),
	combout => \mregfile|muxA|Mux13~3_combout\);

-- Location: FF_X18_Y28_N7
\mregfile|register_loop[24].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(18));

-- Location: FF_X18_Y28_N1
\mregfile|register_loop[16].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(18));

-- Location: LCCOMB_X18_Y28_N6
\mregfile|muxA|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~4_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(18))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[16].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(18),
	datad => \mregfile|register_loop[16].register_inst|Q\(18),
	combout => \mregfile|muxA|Mux13~4_combout\);

-- Location: FF_X17_Y28_N21
\mregfile|register_loop[20].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(18));

-- Location: FF_X17_Y28_N7
\mregfile|register_loop[28].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(18));

-- Location: LCCOMB_X17_Y28_N20
\mregfile|muxA|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~5_combout\ = (\mregfile|muxA|Mux13~4_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(18))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux13~4_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux13~4_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(18),
	datad => \mregfile|register_loop[28].register_inst|Q\(18),
	combout => \mregfile|muxA|Mux13~5_combout\);

-- Location: LCCOMB_X23_Y30_N0
\mregfile|muxA|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~6_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux13~3_combout\) # ((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux13~5_combout\ & !\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux13~3_combout\,
	datac => \mregfile|muxA|Mux13~5_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux13~6_combout\);

-- Location: FF_X24_Y32_N31
\mregfile|register_loop[31].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(18));

-- Location: FF_X25_Y32_N15
\mregfile|register_loop[19].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(18));

-- Location: FF_X25_Y32_N5
\mregfile|register_loop[23].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(18));

-- Location: LCCOMB_X25_Y32_N4
\mregfile|muxA|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~7_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(18)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[19].register_inst|Q\(18),
	datac => \mregfile|register_loop[23].register_inst|Q\(18),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux13~7_combout\);

-- Location: FF_X24_Y32_N29
\mregfile|register_loop[27].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(18));

-- Location: LCCOMB_X24_Y32_N28
\mregfile|muxA|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~8_combout\ = (\mregfile|muxA|Mux13~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(18)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux13~7_combout\ & (((\mregfile|register_loop[27].register_inst|Q\(18) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(18),
	datab => \mregfile|muxA|Mux13~7_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(18),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux13~8_combout\);

-- Location: LCCOMB_X23_Y30_N2
\mregfile|muxA|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~9_combout\ = (\mregfile|muxA|Mux13~6_combout\ & (((\mregfile|muxA|Mux13~8_combout\) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux13~6_combout\ & (\mregfile|muxA|Mux13~1_combout\ & ((\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux13~1_combout\,
	datab => \mregfile|muxA|Mux13~6_combout\,
	datac => \mregfile|muxA|Mux13~8_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux13~9_combout\);

-- Location: FF_X19_Y32_N15
\mregfile|register_loop[3].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(18));

-- Location: FF_X19_Y32_N29
\mregfile|register_loop[2].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(18));

-- Location: FF_X16_Y31_N31
\mregfile|register_loop[4].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(18));

-- Location: FF_X16_Y31_N21
\mregfile|register_loop[5].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(18));

-- Location: LCCOMB_X16_Y31_N20
\mregfile|muxA|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~12_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[5].register_inst|Q\(18)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(18) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[4].register_inst|Q\(18),
	datac => \mregfile|register_loop[5].register_inst|Q\(18),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux13~12_combout\);

-- Location: FF_X17_Y31_N31
\mregfile|register_loop[6].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(18));

-- Location: FF_X17_Y30_N1
\mregfile|register_loop[7].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(18));

-- Location: LCCOMB_X17_Y31_N30
\mregfile|muxA|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux13~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(18)))) # (!\mregfile|muxA|Mux13~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(18))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux13~12_combout\,
	datac => \mregfile|register_loop[6].register_inst|Q\(18),
	datad => \mregfile|register_loop[7].register_inst|Q\(18),
	combout => \mregfile|muxA|Mux13~13_combout\);

-- Location: FF_X17_Y30_N15
\mregfile|register_loop[1].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(18));

-- Location: LCCOMB_X17_Y30_N26
\mregfile|muxA|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~14_combout\ = (\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux13~13_combout\) # ((!\mregfile|muxA|Mux9~3_combout\)))) # (!\mregfile|muxA|Mux9~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(18) & 
-- \mregfile|muxA|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux13~13_combout\,
	datab => \mregfile|register_loop[1].register_inst|Q\(18),
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|muxA|Mux9~3_combout\,
	combout => \mregfile|muxA|Mux13~14_combout\);

-- Location: LCCOMB_X19_Y32_N28
\mregfile|muxA|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux13~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(18))) # (!\mregfile|muxA|Mux13~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(18)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|register_loop[3].register_inst|Q\(18),
	datac => \mregfile|register_loop[2].register_inst|Q\(18),
	datad => \mregfile|muxA|Mux13~14_combout\,
	combout => \mregfile|muxA|Mux13~15_combout\);

-- Location: FF_X24_Y33_N13
\mregfile|register_loop[8].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(18));

-- Location: FF_X23_Y32_N11
\mregfile|register_loop[10].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(18));

-- Location: LCCOMB_X23_Y32_N10
\mregfile|muxA|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~10_combout\ = (\rs1_addr[1]~input_o\ & (((\mregfile|register_loop[10].register_inst|Q\(18)) # (\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(18) & ((!\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(18),
	datac => \mregfile|register_loop[10].register_inst|Q\(18),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux13~10_combout\);

-- Location: FF_X23_Y33_N13
\mregfile|register_loop[9].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(18));

-- Location: FF_X23_Y32_N21
\mregfile|register_loop[11].register_inst|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~19_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(18));

-- Location: LCCOMB_X23_Y33_N12
\mregfile|muxA|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux13~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(18)))) # (!\mregfile|muxA|Mux13~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(18))))) # 
-- (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux13~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux13~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(18),
	datad => \mregfile|register_loop[11].register_inst|Q\(18),
	combout => \mregfile|muxA|Mux13~11_combout\);

-- Location: LCCOMB_X23_Y30_N4
\mregfile|muxA|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux13~11_combout\) # (\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux13~15_combout\ & ((!\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux13~15_combout\,
	datab => \mregfile|muxA|Mux13~11_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux13~16_combout\);

-- Location: LCCOMB_X23_Y30_N28
\mregfile|muxA|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux13~19_combout\ = (\mregfile|muxA|Mux13~16_combout\ & ((\mregfile|muxA|Mux13~18_combout\) # ((!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux13~16_combout\ & (((\mregfile|muxA|Mux13~9_combout\ & 
-- \mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux13~18_combout\,
	datab => \mregfile|muxA|Mux13~9_combout\,
	datac => \mregfile|muxA|Mux13~16_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux13~19_combout\);

-- Location: IOIBUF_X7_Y0_N8
\rd_data[19]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(19),
	o => \rd_data[19]~input_o\);

-- Location: LCCOMB_X22_Y27_N16
\mregfile|register_loop[2].register_inst|Q~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~20_combout\ = (\rd_data[19]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_data[19]~input_o\,
	datac => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~20_combout\);

-- Location: FF_X22_Y27_N17
\mregfile|register_loop[15].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(19));

-- Location: FF_X24_Y30_N11
\mregfile|register_loop[12].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(19));

-- Location: FF_X24_Y30_N1
\mregfile|register_loop[14].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(19));

-- Location: LCCOMB_X24_Y30_N0
\mregfile|muxA|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(19)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(19),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(19),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux12~17_combout\);

-- Location: FF_X22_Y27_N7
\mregfile|register_loop[13].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(19));

-- Location: LCCOMB_X22_Y27_N26
\mregfile|muxA|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux12~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(19))) # (!\mregfile|muxA|Mux12~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(19)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(19),
	datac => \mregfile|muxA|Mux12~17_combout\,
	datad => \mregfile|register_loop[13].register_inst|Q\(19),
	combout => \mregfile|muxA|Mux12~18_combout\);

-- Location: FF_X16_Y32_N13
\mregfile|register_loop[1].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(19));

-- Location: FF_X16_Y32_N23
\mregfile|register_loop[7].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(19));

-- Location: FF_X17_Y31_N9
\mregfile|register_loop[6].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(19));

-- Location: FF_X16_Y31_N11
\mregfile|register_loop[4].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(19));

-- Location: LCCOMB_X17_Y31_N8
\mregfile|muxA|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(19))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(19),
	datad => \mregfile|register_loop[4].register_inst|Q\(19),
	combout => \mregfile|muxA|Mux12~12_combout\);

-- Location: FF_X16_Y31_N17
\mregfile|register_loop[5].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(19));

-- Location: LCCOMB_X16_Y31_N16
\mregfile|muxA|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~13_combout\ = (\mregfile|muxA|Mux12~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(19)) # ((!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux12~12_combout\ & (((\mregfile|register_loop[5].register_inst|Q\(19) & 
-- \rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(19),
	datab => \mregfile|muxA|Mux12~12_combout\,
	datac => \mregfile|register_loop[5].register_inst|Q\(19),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux12~13_combout\);

-- Location: LCCOMB_X16_Y32_N0
\mregfile|muxA|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux12~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(19))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(19),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux12~13_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux12~14_combout\);

-- Location: FF_X19_Y32_N25
\mregfile|register_loop[2].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(19));

-- Location: FF_X19_Y32_N11
\mregfile|register_loop[3].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(19));

-- Location: LCCOMB_X19_Y32_N24
\mregfile|muxA|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux12~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(19)))) # (!\mregfile|muxA|Mux12~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(19))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (\mregfile|muxA|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|muxA|Mux12~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(19),
	datad => \mregfile|register_loop[3].register_inst|Q\(19),
	combout => \mregfile|muxA|Mux12~15_combout\);

-- Location: FF_X24_Y32_N19
\mregfile|register_loop[31].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(19));

-- Location: FF_X24_Y32_N25
\mregfile|register_loop[27].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(19));

-- Location: FF_X25_Y32_N27
\mregfile|register_loop[19].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(19));

-- Location: FF_X25_Y32_N25
\mregfile|register_loop[23].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(19));

-- Location: LCCOMB_X25_Y32_N24
\mregfile|muxA|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(19)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(19) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(19),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(19),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux12~9_combout\);

-- Location: LCCOMB_X24_Y32_N24
\mregfile|muxA|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux12~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(19))) # (!\mregfile|muxA|Mux12~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(19)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(19),
	datac => \mregfile|register_loop[27].register_inst|Q\(19),
	datad => \mregfile|muxA|Mux12~9_combout\,
	combout => \mregfile|muxA|Mux12~10_combout\);

-- Location: FF_X23_Y25_N27
\mregfile|register_loop[17].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(19));

-- Location: FF_X23_Y25_N1
\mregfile|register_loop[25].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(19));

-- Location: LCCOMB_X23_Y25_N0
\mregfile|muxA|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(19)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[17].register_inst|Q\(19),
	datac => \mregfile|register_loop[25].register_inst|Q\(19),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux12~2_combout\);

-- Location: FF_X24_Y27_N13
\mregfile|register_loop[21].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(19));

-- Location: FF_X24_Y27_N7
\mregfile|register_loop[29].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(19));

-- Location: LCCOMB_X24_Y27_N12
\mregfile|muxA|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~3_combout\ = (\mregfile|muxA|Mux12~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(19))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux12~2_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[21].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux12~2_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(19),
	datad => \mregfile|register_loop[29].register_inst|Q\(19),
	combout => \mregfile|muxA|Mux12~3_combout\);

-- Location: FF_X16_Y29_N27
\mregfile|register_loop[30].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(19));

-- Location: FF_X16_Y29_N1
\mregfile|register_loop[26].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(19));

-- Location: FF_X17_Y29_N27
\mregfile|register_loop[18].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(19));

-- Location: FF_X17_Y29_N9
\mregfile|register_loop[22].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(19));

-- Location: LCCOMB_X17_Y29_N8
\mregfile|muxA|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(19)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(19),
	datac => \mregfile|register_loop[22].register_inst|Q\(19),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux12~4_combout\);

-- Location: LCCOMB_X16_Y29_N0
\mregfile|muxA|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~5_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux12~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(19))) # (!\mregfile|muxA|Mux12~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(19)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(19),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(19),
	datad => \mregfile|muxA|Mux12~4_combout\,
	combout => \mregfile|muxA|Mux12~5_combout\);

-- Location: FF_X18_Y28_N29
\mregfile|register_loop[16].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(19));

-- Location: FF_X18_Y28_N19
\mregfile|register_loop[24].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(19));

-- Location: LCCOMB_X18_Y28_N18
\mregfile|muxA|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~6_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(19)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(19) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[16].register_inst|Q\(19),
	datac => \mregfile|register_loop[24].register_inst|Q\(19),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux12~6_combout\);

-- Location: FF_X17_Y28_N9
\mregfile|register_loop[20].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(19));

-- Location: FF_X17_Y28_N19
\mregfile|register_loop[28].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(19));

-- Location: LCCOMB_X17_Y28_N8
\mregfile|muxA|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~7_combout\ = (\mregfile|muxA|Mux12~6_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(19))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux12~6_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux12~6_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(19),
	datad => \mregfile|register_loop[28].register_inst|Q\(19),
	combout => \mregfile|muxA|Mux12~7_combout\);

-- Location: LCCOMB_X22_Y27_N0
\mregfile|muxA|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~8_combout\ = (\rs1_addr[0]~input_o\ & (\rs1_addr[1]~input_o\)) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux12~5_combout\)) # (!\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux12~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|muxA|Mux12~5_combout\,
	datad => \mregfile|muxA|Mux12~7_combout\,
	combout => \mregfile|muxA|Mux12~8_combout\);

-- Location: LCCOMB_X22_Y27_N2
\mregfile|muxA|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux12~8_combout\ & (\mregfile|muxA|Mux12~10_combout\)) # (!\mregfile|muxA|Mux12~8_combout\ & ((\mregfile|muxA|Mux12~3_combout\))))) # (!\rs1_addr[0]~input_o\ & 
-- (((\mregfile|muxA|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux12~10_combout\,
	datab => \mregfile|muxA|Mux12~3_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux12~8_combout\,
	combout => \mregfile|muxA|Mux12~11_combout\);

-- Location: LCCOMB_X22_Y27_N4
\mregfile|muxA|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux12~11_combout\))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (\mregfile|muxA|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux12~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux12~11_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux12~16_combout\);

-- Location: FF_X25_Y33_N19
\mregfile|register_loop[11].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(19));

-- Location: FF_X25_Y33_N1
\mregfile|register_loop[10].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(19));

-- Location: FF_X24_Y33_N31
\mregfile|register_loop[8].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(19));

-- Location: FF_X23_Y33_N23
\mregfile|register_loop[9].register_inst|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~20_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(19));

-- Location: LCCOMB_X23_Y33_N22
\mregfile|muxA|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~0_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(19)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(19),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(19),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux12~0_combout\);

-- Location: LCCOMB_X25_Y33_N0
\mregfile|muxA|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux12~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(19))) # (!\mregfile|muxA|Mux12~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(19)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(19),
	datac => \mregfile|register_loop[10].register_inst|Q\(19),
	datad => \mregfile|muxA|Mux12~0_combout\,
	combout => \mregfile|muxA|Mux12~1_combout\);

-- Location: LCCOMB_X22_Y27_N28
\mregfile|muxA|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux12~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux12~16_combout\ & (\mregfile|muxA|Mux12~18_combout\)) # (!\mregfile|muxA|Mux12~16_combout\ & ((\mregfile|muxA|Mux12~1_combout\))))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux12~18_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux12~16_combout\,
	datad => \mregfile|muxA|Mux12~1_combout\,
	combout => \mregfile|muxA|Mux12~19_combout\);

-- Location: IOIBUF_X52_Y13_N8
\rd_data[20]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(20),
	o => \rd_data[20]~input_o\);

-- Location: LCCOMB_X24_Y29_N30
\mregfile|register_loop[2].register_inst|Q~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~21_combout\ = (\rst_ni~input_o\ & \rd_data[20]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_ni~input_o\,
	datac => \rd_data[20]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~21_combout\);

-- Location: FF_X24_Y24_N31
\mregfile|register_loop[18].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(20));

-- Location: FF_X24_Y24_N21
\mregfile|register_loop[22].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(20));

-- Location: LCCOMB_X24_Y24_N20
\mregfile|muxA|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~0_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(20)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(20),
	datac => \mregfile|register_loop[22].register_inst|Q\(20),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux11~0_combout\);

-- Location: FF_X25_Y24_N9
\mregfile|register_loop[26].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(20));

-- Location: FF_X25_Y24_N19
\mregfile|register_loop[30].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(20));

-- Location: LCCOMB_X25_Y24_N8
\mregfile|muxA|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~1_combout\ = (\mregfile|muxA|Mux11~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(20))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux11~0_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux11~0_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(20),
	datad => \mregfile|register_loop[30].register_inst|Q\(20),
	combout => \mregfile|muxA|Mux11~1_combout\);

-- Location: FF_X18_Y26_N7
\mregfile|register_loop[16].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(20));

-- Location: FF_X18_Y26_N5
\mregfile|register_loop[24].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(20));

-- Location: LCCOMB_X18_Y26_N4
\mregfile|muxA|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~4_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(20)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(20),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(20),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux11~4_combout\);

-- Location: FF_X18_Y27_N9
\mregfile|register_loop[20].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(20));

-- Location: FF_X18_Y27_N3
\mregfile|register_loop[28].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(20));

-- Location: LCCOMB_X18_Y27_N8
\mregfile|muxA|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~5_combout\ = (\mregfile|muxA|Mux11~4_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(20))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux11~4_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux11~4_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(20),
	datad => \mregfile|register_loop[28].register_inst|Q\(20),
	combout => \mregfile|muxA|Mux11~5_combout\);

-- Location: FF_X27_Y25_N31
\mregfile|register_loop[29].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(20));

-- Location: FF_X23_Y25_N31
\mregfile|register_loop[17].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(20));

-- Location: FF_X23_Y25_N13
\mregfile|register_loop[25].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(20));

-- Location: LCCOMB_X23_Y25_N12
\mregfile|muxA|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(20)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(20),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(20),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux11~2_combout\);

-- Location: FF_X27_Y25_N21
\mregfile|register_loop[21].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(20));

-- Location: LCCOMB_X27_Y25_N20
\mregfile|muxA|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~3_combout\ = (\mregfile|muxA|Mux11~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(20)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux11~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(20) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(20),
	datab => \mregfile|muxA|Mux11~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(20),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux11~3_combout\);

-- Location: LCCOMB_X24_Y26_N0
\mregfile|muxA|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~6_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux11~3_combout\))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux11~5_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux11~3_combout\,
	combout => \mregfile|muxA|Mux11~6_combout\);

-- Location: FF_X27_Y30_N23
\mregfile|register_loop[19].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(20));

-- Location: FF_X27_Y30_N29
\mregfile|register_loop[23].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(20));

-- Location: LCCOMB_X27_Y30_N28
\mregfile|muxA|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~7_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(20)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(20),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(20),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux11~7_combout\);

-- Location: FF_X27_Y26_N3
\mregfile|register_loop[31].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(20));

-- Location: FF_X27_Y26_N25
\mregfile|register_loop[27].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(20));

-- Location: LCCOMB_X27_Y26_N24
\mregfile|muxA|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~8_combout\ = (\mregfile|muxA|Mux11~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(20)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux11~7_combout\ & (((\mregfile|register_loop[27].register_inst|Q\(20) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux11~7_combout\,
	datab => \mregfile|register_loop[31].register_inst|Q\(20),
	datac => \mregfile|register_loop[27].register_inst|Q\(20),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux11~8_combout\);

-- Location: LCCOMB_X24_Y26_N18
\mregfile|muxA|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~9_combout\ = (\mregfile|muxA|Mux11~6_combout\ & (((\mregfile|muxA|Mux11~8_combout\) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux11~6_combout\ & (\mregfile|muxA|Mux11~1_combout\ & (\rs1_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux11~1_combout\,
	datab => \mregfile|muxA|Mux11~6_combout\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux11~8_combout\,
	combout => \mregfile|muxA|Mux11~9_combout\);

-- Location: FF_X18_Y30_N27
\mregfile|register_loop[7].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(20));

-- Location: FF_X18_Y30_N17
\mregfile|register_loop[6].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(20));

-- Location: FF_X18_Y29_N23
\mregfile|register_loop[4].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(20));

-- Location: FF_X18_Y29_N29
\mregfile|register_loop[5].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(20));

-- Location: LCCOMB_X18_Y29_N28
\mregfile|muxA|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~12_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[5].register_inst|Q\(20)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(20) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(20),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(20),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux11~12_combout\);

-- Location: LCCOMB_X18_Y30_N16
\mregfile|muxA|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux11~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(20))) # (!\mregfile|muxA|Mux11~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(20)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(20),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(20),
	datad => \mregfile|muxA|Mux11~12_combout\,
	combout => \mregfile|muxA|Mux11~13_combout\);

-- Location: FF_X17_Y30_N13
\mregfile|register_loop[1].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(20));

-- Location: LCCOMB_X18_Y30_N12
\mregfile|muxA|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux11~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(20)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux11~13_combout\,
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(20),
	combout => \mregfile|muxA|Mux11~14_combout\);

-- Location: FF_X19_Y30_N13
\mregfile|register_loop[2].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(20));

-- Location: FF_X19_Y30_N7
\mregfile|register_loop[3].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(20));

-- Location: LCCOMB_X19_Y30_N12
\mregfile|muxA|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~15_combout\ = (\mregfile|muxA|Mux11~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(20))) # (!\mregfile|muxA|Mux9~2_combout\))) # (!\mregfile|muxA|Mux11~14_combout\ & (\mregfile|muxA|Mux9~2_combout\ & 
-- (\mregfile|register_loop[2].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux11~14_combout\,
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(20),
	datad => \mregfile|register_loop[3].register_inst|Q\(20),
	combout => \mregfile|muxA|Mux11~15_combout\);

-- Location: FF_X25_Y29_N17
\mregfile|register_loop[10].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(20));

-- Location: FF_X25_Y29_N19
\mregfile|register_loop[8].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(20));

-- Location: LCCOMB_X25_Y29_N16
\mregfile|muxA|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~10_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(20))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[8].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(20),
	datad => \mregfile|register_loop[8].register_inst|Q\(20),
	combout => \mregfile|muxA|Mux11~10_combout\);

-- Location: FF_X26_Y30_N9
\mregfile|register_loop[9].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(20));

-- Location: FF_X26_Y30_N3
\mregfile|register_loop[11].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(20));

-- Location: LCCOMB_X26_Y30_N8
\mregfile|muxA|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~11_combout\ = (\mregfile|muxA|Mux11~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(20))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux11~10_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[9].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux11~10_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(20),
	datad => \mregfile|register_loop[11].register_inst|Q\(20),
	combout => \mregfile|muxA|Mux11~11_combout\);

-- Location: LCCOMB_X24_Y26_N4
\mregfile|muxA|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (\mregfile|muxA|Mux9~1_combout\)) # (!\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux11~11_combout\))) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- (\mregfile|muxA|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux11~15_combout\,
	datad => \mregfile|muxA|Mux11~11_combout\,
	combout => \mregfile|muxA|Mux11~16_combout\);

-- Location: FF_X24_Y29_N31
\mregfile|register_loop[15].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(20));

-- Location: FF_X27_Y29_N23
\mregfile|register_loop[12].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(20));

-- Location: FF_X27_Y29_N29
\mregfile|register_loop[13].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(20));

-- Location: LCCOMB_X27_Y29_N28
\mregfile|muxA|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~17_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[13].register_inst|Q\(20)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(20) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(20),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(20),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux11~17_combout\);

-- Location: FF_X24_Y29_N21
\mregfile|register_loop[14].register_inst|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~21_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(20));

-- Location: LCCOMB_X24_Y29_N24
\mregfile|muxA|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux11~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(20))) # (!\mregfile|muxA|Mux11~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(20)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(20),
	datac => \mregfile|muxA|Mux11~17_combout\,
	datad => \mregfile|register_loop[14].register_inst|Q\(20),
	combout => \mregfile|muxA|Mux11~18_combout\);

-- Location: LCCOMB_X24_Y26_N22
\mregfile|muxA|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux11~19_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux11~16_combout\ & ((\mregfile|muxA|Mux11~18_combout\))) # (!\mregfile|muxA|Mux11~16_combout\ & (\mregfile|muxA|Mux11~9_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ 
-- & (((\mregfile|muxA|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux11~9_combout\,
	datac => \mregfile|muxA|Mux11~16_combout\,
	datad => \mregfile|muxA|Mux11~18_combout\,
	combout => \mregfile|muxA|Mux11~19_combout\);

-- Location: IOIBUF_X25_Y41_N1
\rd_data[21]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(21),
	o => \rd_data[21]~input_o\);

-- Location: LCCOMB_X25_Y30_N8
\mregfile|register_loop[2].register_inst|Q~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~22_combout\ = (\rst_ni~input_o\ & \rd_data[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datad => \rd_data[21]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~22_combout\);

-- Location: FF_X25_Y34_N11
\mregfile|register_loop[11].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(21));

-- Location: FF_X25_Y34_N1
\mregfile|register_loop[10].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(21));

-- Location: FF_X27_Y31_N19
\mregfile|register_loop[8].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(21));

-- Location: FF_X27_Y31_N25
\mregfile|register_loop[9].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(21));

-- Location: LCCOMB_X27_Y31_N24
\mregfile|muxA|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(21)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(21) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(21),
	datac => \mregfile|register_loop[9].register_inst|Q\(21),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux10~0_combout\);

-- Location: LCCOMB_X25_Y34_N0
\mregfile|muxA|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux10~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(21))) # (!\mregfile|muxA|Mux10~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(21)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(21),
	datac => \mregfile|register_loop[10].register_inst|Q\(21),
	datad => \mregfile|muxA|Mux10~0_combout\,
	combout => \mregfile|muxA|Mux10~1_combout\);

-- Location: FF_X22_Y32_N15
\mregfile|register_loop[3].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(21));

-- Location: FF_X22_Y32_N21
\mregfile|register_loop[2].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(21));

-- Location: FF_X18_Y31_N29
\mregfile|register_loop[1].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(21));

-- Location: FF_X18_Y32_N27
\mregfile|register_loop[7].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(21));

-- Location: FF_X18_Y32_N25
\mregfile|register_loop[5].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(21));

-- Location: FF_X17_Y32_N19
\mregfile|register_loop[6].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(21));

-- Location: FF_X17_Y32_N29
\mregfile|register_loop[4].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(21));

-- Location: LCCOMB_X17_Y32_N18
\mregfile|muxA|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(21))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(21),
	datad => \mregfile|register_loop[4].register_inst|Q\(21),
	combout => \mregfile|muxA|Mux10~12_combout\);

-- Location: LCCOMB_X18_Y32_N24
\mregfile|muxA|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux10~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(21))) # (!\mregfile|muxA|Mux10~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(21)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(21),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(21),
	datad => \mregfile|muxA|Mux10~12_combout\,
	combout => \mregfile|muxA|Mux10~13_combout\);

-- Location: LCCOMB_X18_Y32_N28
\mregfile|muxA|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~14_combout\ = (\mregfile|muxA|Mux9~4_combout\ & (((\mregfile|muxA|Mux10~13_combout\) # (!\mregfile|muxA|Mux9~3_combout\)))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(21) & 
-- ((\mregfile|muxA|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(21),
	datab => \mregfile|muxA|Mux9~4_combout\,
	datac => \mregfile|muxA|Mux10~13_combout\,
	datad => \mregfile|muxA|Mux9~3_combout\,
	combout => \mregfile|muxA|Mux10~14_combout\);

-- Location: LCCOMB_X22_Y32_N20
\mregfile|muxA|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux10~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(21))) # (!\mregfile|muxA|Mux10~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(21)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|register_loop[3].register_inst|Q\(21),
	datac => \mregfile|register_loop[2].register_inst|Q\(21),
	datad => \mregfile|muxA|Mux10~14_combout\,
	combout => \mregfile|muxA|Mux10~15_combout\);

-- Location: FF_X26_Y25_N31
\mregfile|register_loop[29].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(21));

-- Location: FF_X25_Y25_N31
\mregfile|register_loop[17].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(21));

-- Location: FF_X25_Y25_N29
\mregfile|register_loop[25].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(21));

-- Location: LCCOMB_X25_Y25_N28
\mregfile|muxA|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(21)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(21),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(21),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux10~2_combout\);

-- Location: FF_X26_Y25_N5
\mregfile|register_loop[21].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(21));

-- Location: LCCOMB_X26_Y25_N4
\mregfile|muxA|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~3_combout\ = (\mregfile|muxA|Mux10~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(21)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux10~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(21) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(21),
	datab => \mregfile|muxA|Mux10~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(21),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux10~3_combout\);

-- Location: FF_X28_Y30_N23
\mregfile|register_loop[31].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(21));

-- Location: FF_X28_Y30_N21
\mregfile|register_loop[27].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(21));

-- Location: FF_X25_Y32_N31
\mregfile|register_loop[19].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(21));

-- Location: FF_X25_Y32_N21
\mregfile|register_loop[23].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(21));

-- Location: LCCOMB_X25_Y32_N20
\mregfile|muxA|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(21)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(21) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(21),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(21),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux10~9_combout\);

-- Location: LCCOMB_X28_Y30_N20
\mregfile|muxA|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux10~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(21))) # (!\mregfile|muxA|Mux10~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(21)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(21),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(21),
	datad => \mregfile|muxA|Mux10~9_combout\,
	combout => \mregfile|muxA|Mux10~10_combout\);

-- Location: FF_X25_Y24_N23
\mregfile|register_loop[30].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(21));

-- Location: FF_X25_Y24_N29
\mregfile|register_loop[26].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(21));

-- Location: FF_X23_Y24_N15
\mregfile|register_loop[18].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(21));

-- Location: FF_X23_Y24_N29
\mregfile|register_loop[22].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(21));

-- Location: LCCOMB_X23_Y24_N28
\mregfile|muxA|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~4_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[22].register_inst|Q\(21)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(21) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(21),
	datac => \mregfile|register_loop[22].register_inst|Q\(21),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux10~4_combout\);

-- Location: LCCOMB_X25_Y24_N28
\mregfile|muxA|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~5_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux10~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(21))) # (!\mregfile|muxA|Mux10~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(21)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(21),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(21),
	datad => \mregfile|muxA|Mux10~4_combout\,
	combout => \mregfile|muxA|Mux10~5_combout\);

-- Location: FF_X23_Y29_N23
\mregfile|register_loop[28].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(21));

-- Location: FF_X22_Y29_N23
\mregfile|register_loop[16].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(21));

-- Location: FF_X22_Y29_N5
\mregfile|register_loop[24].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(21));

-- Location: LCCOMB_X22_Y29_N4
\mregfile|muxA|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~6_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(21)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(21) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(21),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(21),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux10~6_combout\);

-- Location: FF_X23_Y29_N13
\mregfile|register_loop[20].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(21));

-- Location: LCCOMB_X23_Y29_N12
\mregfile|muxA|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~7_combout\ = (\mregfile|muxA|Mux10~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(21)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux10~6_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(21) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(21),
	datab => \mregfile|muxA|Mux10~6_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(21),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux10~7_combout\);

-- Location: LCCOMB_X25_Y30_N24
\mregfile|muxA|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~8_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|muxA|Mux10~5_combout\)))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux10~5_combout\,
	datad => \mregfile|muxA|Mux10~7_combout\,
	combout => \mregfile|muxA|Mux10~8_combout\);

-- Location: LCCOMB_X25_Y30_N2
\mregfile|muxA|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux10~8_combout\ & ((\mregfile|muxA|Mux10~10_combout\))) # (!\mregfile|muxA|Mux10~8_combout\ & (\mregfile|muxA|Mux10~3_combout\)))) # (!\rs1_addr[0]~input_o\ & 
-- (((\mregfile|muxA|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux10~3_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux10~10_combout\,
	datad => \mregfile|muxA|Mux10~8_combout\,
	combout => \mregfile|muxA|Mux10~11_combout\);

-- Location: LCCOMB_X25_Y30_N4
\mregfile|muxA|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\) # ((\mregfile|muxA|Mux10~11_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux10~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux10~15_combout\,
	datad => \mregfile|muxA|Mux10~11_combout\,
	combout => \mregfile|muxA|Mux10~16_combout\);

-- Location: FF_X25_Y30_N31
\mregfile|register_loop[13].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(21));

-- Location: FF_X25_Y30_N9
\mregfile|register_loop[15].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(21));

-- Location: FF_X24_Y30_N15
\mregfile|register_loop[12].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(21));

-- Location: FF_X24_Y30_N21
\mregfile|register_loop[14].register_inst|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~22_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(21));

-- Location: LCCOMB_X24_Y30_N20
\mregfile|muxA|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(21)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(21),
	datac => \mregfile|register_loop[14].register_inst|Q\(21),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux10~17_combout\);

-- Location: LCCOMB_X25_Y30_N26
\mregfile|muxA|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux10~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(21)))) # (!\mregfile|muxA|Mux10~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(21))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[13].register_inst|Q\(21),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[15].register_inst|Q\(21),
	datad => \mregfile|muxA|Mux10~17_combout\,
	combout => \mregfile|muxA|Mux10~18_combout\);

-- Location: LCCOMB_X25_Y30_N20
\mregfile|muxA|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux10~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux10~16_combout\ & ((\mregfile|muxA|Mux10~18_combout\))) # (!\mregfile|muxA|Mux10~16_combout\ & (\mregfile|muxA|Mux10~1_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ 
-- & (((\mregfile|muxA|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux10~1_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux10~16_combout\,
	datad => \mregfile|muxA|Mux10~18_combout\,
	combout => \mregfile|muxA|Mux10~19_combout\);

-- Location: IOIBUF_X43_Y41_N8
\rd_data[22]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(22),
	o => \rd_data[22]~input_o\);

-- Location: LCCOMB_X23_Y30_N22
\mregfile|register_loop[2].register_inst|Q~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~23_combout\ = (\rst_ni~input_o\ & \rd_data[22]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datad => \rd_data[22]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~23_combout\);

-- Location: FF_X24_Y30_N19
\mregfile|register_loop[12].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(22));

-- Location: FF_X23_Y30_N21
\mregfile|register_loop[13].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(22));

-- Location: LCCOMB_X23_Y30_N20
\mregfile|muxA|Mux9~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~22_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[13].register_inst|Q\(22)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(22) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[12].register_inst|Q\(22),
	datac => \mregfile|register_loop[13].register_inst|Q\(22),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux9~22_combout\);

-- Location: FF_X23_Y30_N23
\mregfile|register_loop[15].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(22));

-- Location: FF_X24_Y30_N25
\mregfile|register_loop[14].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(22));

-- Location: LCCOMB_X23_Y30_N16
\mregfile|muxA|Mux9~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~23_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux9~22_combout\ & (\mregfile|register_loop[15].register_inst|Q\(22))) # (!\mregfile|muxA|Mux9~22_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(22)))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux9~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux9~22_combout\,
	datac => \mregfile|register_loop[15].register_inst|Q\(22),
	datad => \mregfile|register_loop[14].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~23_combout\);

-- Location: FF_X16_Y29_N15
\mregfile|register_loop[30].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(22));

-- Location: FF_X17_Y29_N15
\mregfile|register_loop[18].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(22));

-- Location: FF_X17_Y29_N29
\mregfile|register_loop[22].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(22));

-- Location: LCCOMB_X17_Y29_N28
\mregfile|muxA|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~5_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(22)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(22),
	datac => \mregfile|register_loop[22].register_inst|Q\(22),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux9~5_combout\);

-- Location: FF_X16_Y29_N29
\mregfile|register_loop[26].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(22));

-- Location: LCCOMB_X16_Y29_N28
\mregfile|muxA|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~6_combout\ = (\mregfile|muxA|Mux9~5_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(22)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux9~5_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(22) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(22),
	datab => \mregfile|muxA|Mux9~5_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(22),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux9~6_combout\);

-- Location: FF_X25_Y32_N9
\mregfile|register_loop[23].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(22));

-- Location: FF_X25_Y32_N3
\mregfile|register_loop[19].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(22));

-- Location: LCCOMB_X25_Y32_N8
\mregfile|muxA|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~12_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(22))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(22),
	datad => \mregfile|register_loop[19].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~12_combout\);

-- Location: FF_X26_Y32_N9
\mregfile|register_loop[27].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(22));

-- Location: FF_X26_Y32_N11
\mregfile|register_loop[31].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(22));

-- Location: LCCOMB_X26_Y32_N8
\mregfile|muxA|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~13_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux9~12_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(22)))) # (!\mregfile|muxA|Mux9~12_combout\ & (\mregfile|register_loop[27].register_inst|Q\(22))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux9~12_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(22),
	datad => \mregfile|register_loop[31].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~13_combout\);

-- Location: FF_X17_Y28_N23
\mregfile|register_loop[28].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(22));

-- Location: FF_X18_Y28_N23
\mregfile|register_loop[24].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(22));

-- Location: FF_X18_Y28_N25
\mregfile|register_loop[16].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(22));

-- Location: LCCOMB_X18_Y28_N22
\mregfile|muxA|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~9_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(22))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[16].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(22),
	datad => \mregfile|register_loop[16].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~9_combout\);

-- Location: FF_X17_Y28_N13
\mregfile|register_loop[20].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(22));

-- Location: LCCOMB_X17_Y28_N12
\mregfile|muxA|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~10_combout\ = (\mregfile|muxA|Mux9~9_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(22)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux9~9_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(22) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(22),
	datab => \mregfile|muxA|Mux9~9_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(22),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux9~10_combout\);

-- Location: FF_X23_Y25_N17
\mregfile|register_loop[25].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(22));

-- Location: FF_X23_Y25_N11
\mregfile|register_loop[17].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(22));

-- Location: LCCOMB_X23_Y25_N16
\mregfile|muxA|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~7_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(22))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(22),
	datad => \mregfile|register_loop[17].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~7_combout\);

-- Location: FF_X24_Y27_N9
\mregfile|register_loop[21].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(22));

-- Location: FF_X24_Y27_N11
\mregfile|register_loop[29].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(22));

-- Location: LCCOMB_X24_Y27_N8
\mregfile|muxA|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~8_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux9~7_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(22)))) # (!\mregfile|muxA|Mux9~7_combout\ & (\mregfile|register_loop[21].register_inst|Q\(22))))) # 
-- (!\rs1_addr[2]~input_o\ & (\mregfile|muxA|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|muxA|Mux9~7_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(22),
	datad => \mregfile|register_loop[29].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~8_combout\);

-- Location: LCCOMB_X23_Y30_N30
\mregfile|muxA|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~11_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux9~8_combout\) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux9~10_combout\ & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux9~10_combout\,
	datac => \mregfile|muxA|Mux9~8_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux9~11_combout\);

-- Location: LCCOMB_X23_Y30_N8
\mregfile|muxA|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~14_combout\ = (\mregfile|muxA|Mux9~11_combout\ & (((\mregfile|muxA|Mux9~13_combout\) # (!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux9~11_combout\ & (\mregfile|muxA|Mux9~6_combout\ & ((\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~6_combout\,
	datab => \mregfile|muxA|Mux9~13_combout\,
	datac => \mregfile|muxA|Mux9~11_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux9~14_combout\);

-- Location: FF_X16_Y31_N15
\mregfile|register_loop[4].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(22));

-- Location: FF_X16_Y31_N13
\mregfile|register_loop[5].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(22));

-- Location: LCCOMB_X16_Y31_N12
\mregfile|muxA|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~17_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[5].register_inst|Q\(22)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(22) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[4].register_inst|Q\(22),
	datac => \mregfile|register_loop[5].register_inst|Q\(22),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux9~17_combout\);

-- Location: FF_X16_Y30_N9
\mregfile|register_loop[6].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(22));

-- Location: FF_X16_Y30_N19
\mregfile|register_loop[7].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(22));

-- Location: LCCOMB_X16_Y30_N8
\mregfile|muxA|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~18_combout\ = (\mregfile|muxA|Mux9~17_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(22))) # (!\rs1_addr[1]~input_o\))) # (!\mregfile|muxA|Mux9~17_combout\ & (\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[6].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~17_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(22),
	datad => \mregfile|register_loop[7].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~18_combout\);

-- Location: FF_X17_Y30_N7
\mregfile|register_loop[1].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(22));

-- Location: LCCOMB_X17_Y30_N24
\mregfile|muxA|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~19_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux9~18_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(22)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~18_combout\,
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~19_combout\);

-- Location: FF_X22_Y32_N1
\mregfile|register_loop[2].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(22));

-- Location: FF_X22_Y32_N11
\mregfile|register_loop[3].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(22));

-- Location: LCCOMB_X22_Y32_N0
\mregfile|muxA|Mux9~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~20_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux9~19_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(22)))) # (!\mregfile|muxA|Mux9~19_combout\ & (\mregfile|register_loop[2].register_inst|Q\(22))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (\mregfile|muxA|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|muxA|Mux9~19_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(22),
	datad => \mregfile|register_loop[3].register_inst|Q\(22),
	combout => \mregfile|muxA|Mux9~20_combout\);

-- Location: FF_X22_Y33_N1
\mregfile|register_loop[11].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(22));

-- Location: FF_X18_Y33_N11
\mregfile|register_loop[9].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(22));

-- Location: FF_X24_Y33_N19
\mregfile|register_loop[8].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(22));

-- Location: FF_X24_Y33_N17
\mregfile|register_loop[10].register_inst|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~23_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(22));

-- Location: LCCOMB_X24_Y33_N16
\mregfile|muxA|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~15_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(22)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(22),
	datac => \mregfile|register_loop[10].register_inst|Q\(22),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux9~15_combout\);

-- Location: LCCOMB_X18_Y33_N10
\mregfile|muxA|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~16_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux9~15_combout\ & (\mregfile|register_loop[11].register_inst|Q\(22))) # (!\mregfile|muxA|Mux9~15_combout\ & ((\mregfile|register_loop[9].register_inst|Q\(22)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(22),
	datac => \mregfile|register_loop[9].register_inst|Q\(22),
	datad => \mregfile|muxA|Mux9~15_combout\,
	combout => \mregfile|muxA|Mux9~16_combout\);

-- Location: LCCOMB_X23_Y30_N18
\mregfile|muxA|Mux9~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~21_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~16_combout\) # (\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux9~20_combout\ & ((!\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~20_combout\,
	datab => \mregfile|muxA|Mux9~16_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux9~21_combout\);

-- Location: LCCOMB_X23_Y30_N26
\mregfile|muxA|Mux9~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux9~24_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~21_combout\ & (\mregfile|muxA|Mux9~23_combout\)) # (!\mregfile|muxA|Mux9~21_combout\ & ((\mregfile|muxA|Mux9~14_combout\))))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (((\mregfile|muxA|Mux9~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux9~23_combout\,
	datac => \mregfile|muxA|Mux9~14_combout\,
	datad => \mregfile|muxA|Mux9~21_combout\,
	combout => \mregfile|muxA|Mux9~24_combout\);

-- Location: IOIBUF_X48_Y41_N1
\rd_data[23]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(23),
	o => \rd_data[23]~input_o\);

-- Location: LCCOMB_X24_Y29_N18
\mregfile|register_loop[2].register_inst|Q~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~24_combout\ = (\rd_data[23]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_data[23]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~24_combout\);

-- Location: FF_X22_Y32_N31
\mregfile|register_loop[3].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(23));

-- Location: FF_X19_Y29_N5
\mregfile|register_loop[7].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(23));

-- Location: FF_X16_Y31_N1
\mregfile|register_loop[5].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(23));

-- Location: FF_X16_Y31_N3
\mregfile|register_loop[4].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(23));

-- Location: FF_X17_Y31_N19
\mregfile|register_loop[6].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(23));

-- Location: LCCOMB_X17_Y31_N18
\mregfile|muxA|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~12_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(23)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(23),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(23),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux8~12_combout\);

-- Location: LCCOMB_X16_Y31_N0
\mregfile|muxA|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux8~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(23))) # (!\mregfile|muxA|Mux8~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(23)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(23),
	datac => \mregfile|register_loop[5].register_inst|Q\(23),
	datad => \mregfile|muxA|Mux8~12_combout\,
	combout => \mregfile|muxA|Mux8~13_combout\);

-- Location: FF_X19_Y29_N11
\mregfile|register_loop[1].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(23));

-- Location: LCCOMB_X17_Y30_N18
\mregfile|muxA|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~14_combout\ = (\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux8~13_combout\) # ((!\mregfile|muxA|Mux9~3_combout\)))) # (!\mregfile|muxA|Mux9~4_combout\ & (((\mregfile|muxA|Mux9~3_combout\ & 
-- \mregfile|register_loop[1].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~4_combout\,
	datab => \mregfile|muxA|Mux8~13_combout\,
	datac => \mregfile|muxA|Mux9~3_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(23),
	combout => \mregfile|muxA|Mux8~14_combout\);

-- Location: FF_X22_Y32_N29
\mregfile|register_loop[2].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(23));

-- Location: LCCOMB_X22_Y32_N28
\mregfile|muxA|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~15_combout\ = (\mregfile|muxA|Mux8~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(23)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux8~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(23) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(23),
	datab => \mregfile|muxA|Mux8~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(23),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux8~15_combout\);

-- Location: FF_X16_Y29_N11
\mregfile|register_loop[30].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(23));

-- Location: FF_X16_Y29_N9
\mregfile|register_loop[26].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(23));

-- Location: FF_X17_Y29_N17
\mregfile|register_loop[22].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(23));

-- Location: FF_X17_Y29_N3
\mregfile|register_loop[18].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(23));

-- Location: LCCOMB_X17_Y29_N16
\mregfile|muxA|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~4_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(23))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(23),
	datad => \mregfile|register_loop[18].register_inst|Q\(23),
	combout => \mregfile|muxA|Mux8~4_combout\);

-- Location: LCCOMB_X16_Y29_N8
\mregfile|muxA|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~5_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux8~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(23))) # (!\mregfile|muxA|Mux8~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(23)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(23),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(23),
	datad => \mregfile|muxA|Mux8~4_combout\,
	combout => \mregfile|muxA|Mux8~5_combout\);

-- Location: FF_X18_Y28_N5
\mregfile|register_loop[16].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(23));

-- Location: FF_X18_Y28_N3
\mregfile|register_loop[24].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(23));

-- Location: LCCOMB_X18_Y28_N2
\mregfile|muxA|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~6_combout\ = (\rs1_addr[3]~input_o\ & (((\mregfile|register_loop[24].register_inst|Q\(23)) # (\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(23) & ((!\rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[16].register_inst|Q\(23),
	datac => \mregfile|register_loop[24].register_inst|Q\(23),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux8~6_combout\);

-- Location: FF_X17_Y28_N1
\mregfile|register_loop[20].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(23));

-- Location: FF_X17_Y28_N3
\mregfile|register_loop[28].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(23));

-- Location: LCCOMB_X17_Y28_N0
\mregfile|muxA|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~7_combout\ = (\mregfile|muxA|Mux8~6_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(23))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux8~6_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux8~6_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(23),
	datad => \mregfile|register_loop[28].register_inst|Q\(23),
	combout => \mregfile|muxA|Mux8~7_combout\);

-- Location: LCCOMB_X24_Y29_N2
\mregfile|muxA|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux8~5_combout\)) # (!\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux8~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux8~5_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux8~7_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux8~8_combout\);

-- Location: FF_X23_Y25_N15
\mregfile|register_loop[17].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(23));

-- Location: FF_X23_Y25_N5
\mregfile|register_loop[25].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(23));

-- Location: LCCOMB_X23_Y25_N4
\mregfile|muxA|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(23)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[17].register_inst|Q\(23),
	datac => \mregfile|register_loop[25].register_inst|Q\(23),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux8~2_combout\);

-- Location: FF_X26_Y27_N15
\mregfile|register_loop[29].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(23));

-- Location: FF_X26_Y27_N21
\mregfile|register_loop[21].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(23));

-- Location: LCCOMB_X26_Y27_N20
\mregfile|muxA|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~3_combout\ = (\mregfile|muxA|Mux8~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(23)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux8~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(23) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux8~2_combout\,
	datab => \mregfile|register_loop[29].register_inst|Q\(23),
	datac => \mregfile|register_loop[21].register_inst|Q\(23),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux8~3_combout\);

-- Location: FF_X26_Y32_N31
\mregfile|register_loop[31].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(23));

-- Location: FF_X25_Y32_N23
\mregfile|register_loop[19].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(23));

-- Location: FF_X25_Y32_N13
\mregfile|register_loop[23].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(23));

-- Location: LCCOMB_X25_Y32_N12
\mregfile|muxA|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(23)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(23) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(23),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(23),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux8~9_combout\);

-- Location: FF_X26_Y32_N13
\mregfile|register_loop[27].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(23));

-- Location: LCCOMB_X26_Y32_N12
\mregfile|muxA|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~10_combout\ = (\mregfile|muxA|Mux8~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(23)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux8~9_combout\ & (((\mregfile|register_loop[27].register_inst|Q\(23) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(23),
	datab => \mregfile|muxA|Mux8~9_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(23),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux8~10_combout\);

-- Location: LCCOMB_X24_Y29_N28
\mregfile|muxA|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~11_combout\ = (\mregfile|muxA|Mux8~8_combout\ & (((\mregfile|muxA|Mux8~10_combout\)) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux8~8_combout\ & (\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux8~8_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux8~3_combout\,
	datad => \mregfile|muxA|Mux8~10_combout\,
	combout => \mregfile|muxA|Mux8~11_combout\);

-- Location: LCCOMB_X24_Y29_N6
\mregfile|muxA|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux8~11_combout\))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (\mregfile|muxA|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux8~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux8~11_combout\,
	combout => \mregfile|muxA|Mux8~16_combout\);

-- Location: FF_X24_Y33_N23
\mregfile|register_loop[8].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(23));

-- Location: FF_X23_Y33_N9
\mregfile|register_loop[9].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(23));

-- Location: LCCOMB_X23_Y33_N8
\mregfile|muxA|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~0_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(23)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(23),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[9].register_inst|Q\(23),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux8~0_combout\);

-- Location: FF_X25_Y33_N29
\mregfile|register_loop[11].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(23));

-- Location: FF_X24_Y33_N21
\mregfile|register_loop[10].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(23));

-- Location: LCCOMB_X24_Y33_N20
\mregfile|muxA|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~1_combout\ = (\mregfile|muxA|Mux8~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(23)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux8~0_combout\ & (((\mregfile|register_loop[10].register_inst|Q\(23) & 
-- \rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux8~0_combout\,
	datab => \mregfile|register_loop[11].register_inst|Q\(23),
	datac => \mregfile|register_loop[10].register_inst|Q\(23),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux8~1_combout\);

-- Location: FF_X22_Y28_N11
\mregfile|register_loop[13].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(23));

-- Location: FF_X23_Y28_N3
\mregfile|register_loop[12].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(23));

-- Location: FF_X24_Y29_N9
\mregfile|register_loop[14].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(23));

-- Location: LCCOMB_X24_Y29_N8
\mregfile|muxA|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(23)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(23),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(23),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux8~17_combout\);

-- Location: FF_X24_Y29_N19
\mregfile|register_loop[15].register_inst|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~24_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(23));

-- Location: LCCOMB_X24_Y29_N4
\mregfile|muxA|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux8~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(23)))) # (!\mregfile|muxA|Mux8~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(23))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[13].register_inst|Q\(23),
	datac => \mregfile|muxA|Mux8~17_combout\,
	datad => \mregfile|register_loop[15].register_inst|Q\(23),
	combout => \mregfile|muxA|Mux8~18_combout\);

-- Location: LCCOMB_X24_Y29_N14
\mregfile|muxA|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux8~19_combout\ = (\mregfile|muxA|Mux8~16_combout\ & (((\mregfile|muxA|Mux8~18_combout\) # (!\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux8~16_combout\ & (\mregfile|muxA|Mux8~1_combout\ & ((\mregfile|muxA|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux8~16_combout\,
	datab => \mregfile|muxA|Mux8~1_combout\,
	datac => \mregfile|muxA|Mux8~18_combout\,
	datad => \mregfile|muxA|Mux9~1_combout\,
	combout => \mregfile|muxA|Mux8~19_combout\);

-- Location: IOIBUF_X52_Y15_N8
\rd_data[24]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(24),
	o => \rd_data[24]~input_o\);

-- Location: LCCOMB_X28_Y27_N28
\mregfile|register_loop[2].register_inst|Q~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~25_combout\ = (\rd_data[24]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rd_data[24]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~25_combout\);

-- Location: FF_X28_Y27_N11
\mregfile|register_loop[14].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(24));

-- Location: FF_X28_Y27_N29
\mregfile|register_loop[15].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(24));

-- Location: FF_X21_Y28_N19
\mregfile|register_loop[13].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(24));

-- Location: FF_X21_Y28_N29
\mregfile|register_loop[12].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(24));

-- Location: LCCOMB_X21_Y28_N18
\mregfile|muxA|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~17_combout\ = (\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(24))))) # (!\rs1_addr[0]~input_o\ & (!\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[12].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(24),
	datad => \mregfile|register_loop[12].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~17_combout\);

-- Location: LCCOMB_X22_Y27_N10
\mregfile|muxA|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux7~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(24)))) # (!\mregfile|muxA|Mux7~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(24))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[14].register_inst|Q\(24),
	datab => \mregfile|register_loop[15].register_inst|Q\(24),
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux7~17_combout\,
	combout => \mregfile|muxA|Mux7~18_combout\);

-- Location: FF_X18_Y28_N31
\mregfile|register_loop[24].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(24));

-- Location: FF_X18_Y28_N17
\mregfile|register_loop[16].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(24));

-- Location: LCCOMB_X18_Y28_N30
\mregfile|muxA|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~4_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(24))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[16].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(24),
	datad => \mregfile|register_loop[16].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~4_combout\);

-- Location: FF_X18_Y27_N15
\mregfile|register_loop[28].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(24));

-- Location: FF_X18_Y27_N21
\mregfile|register_loop[20].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(24));

-- Location: LCCOMB_X18_Y27_N20
\mregfile|muxA|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~5_combout\ = (\mregfile|muxA|Mux7~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(24)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux7~4_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(24) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux7~4_combout\,
	datab => \mregfile|register_loop[28].register_inst|Q\(24),
	datac => \mregfile|register_loop[20].register_inst|Q\(24),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux7~5_combout\);

-- Location: FF_X25_Y27_N9
\mregfile|register_loop[25].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(24));

-- Location: FF_X25_Y27_N19
\mregfile|register_loop[17].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(24));

-- Location: LCCOMB_X25_Y27_N8
\mregfile|muxA|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(24))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(24),
	datad => \mregfile|register_loop[17].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~2_combout\);

-- Location: FF_X26_Y25_N9
\mregfile|register_loop[21].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(24));

-- Location: FF_X26_Y25_N11
\mregfile|register_loop[29].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(24));

-- Location: LCCOMB_X26_Y25_N8
\mregfile|muxA|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux7~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(24)))) # (!\mregfile|muxA|Mux7~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(24))))) # 
-- (!\rs1_addr[2]~input_o\ & (\mregfile|muxA|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|muxA|Mux7~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(24),
	datad => \mregfile|register_loop[29].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~3_combout\);

-- Location: LCCOMB_X26_Y25_N28
\mregfile|muxA|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~6_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux7~3_combout\))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux7~5_combout\,
	datac => \mregfile|muxA|Mux7~3_combout\,
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux7~6_combout\);

-- Location: FF_X25_Y31_N19
\mregfile|register_loop[19].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(24));

-- Location: FF_X25_Y31_N1
\mregfile|register_loop[23].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(24));

-- Location: LCCOMB_X25_Y31_N0
\mregfile|muxA|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~7_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(24)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(24) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(24),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(24),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux7~7_combout\);

-- Location: FF_X24_Y32_N13
\mregfile|register_loop[27].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(24));

-- Location: FF_X24_Y32_N15
\mregfile|register_loop[31].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(24));

-- Location: LCCOMB_X24_Y32_N12
\mregfile|muxA|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux7~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(24)))) # (!\mregfile|muxA|Mux7~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(24))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux7~7_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(24),
	datad => \mregfile|register_loop[31].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~8_combout\);

-- Location: FF_X16_Y28_N25
\mregfile|register_loop[22].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(24));

-- Location: FF_X16_Y28_N11
\mregfile|register_loop[18].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(24));

-- Location: LCCOMB_X16_Y28_N24
\mregfile|muxA|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~0_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(24))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[18].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(24),
	datad => \mregfile|register_loop[18].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~0_combout\);

-- Location: FF_X16_Y29_N21
\mregfile|register_loop[26].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(24));

-- Location: FF_X16_Y29_N7
\mregfile|register_loop[30].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(24));

-- Location: LCCOMB_X16_Y29_N20
\mregfile|muxA|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~1_combout\ = (\mregfile|muxA|Mux7~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(24))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux7~0_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux7~0_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(24),
	datad => \mregfile|register_loop[30].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~1_combout\);

-- Location: LCCOMB_X22_Y27_N14
\mregfile|muxA|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~9_combout\ = (\mregfile|muxA|Mux7~6_combout\ & ((\mregfile|muxA|Mux7~8_combout\) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux7~6_combout\ & (((\rs1_addr[1]~input_o\ & \mregfile|muxA|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux7~6_combout\,
	datab => \mregfile|muxA|Mux7~8_combout\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux7~1_combout\,
	combout => \mregfile|muxA|Mux7~9_combout\);

-- Location: FF_X21_Y33_N11
\mregfile|register_loop[3].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(24));

-- Location: FF_X21_Y33_N9
\mregfile|register_loop[2].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(24));

-- Location: FF_X16_Y30_N15
\mregfile|register_loop[7].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(24));

-- Location: FF_X16_Y30_N21
\mregfile|register_loop[6].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(24));

-- Location: FF_X16_Y31_N29
\mregfile|register_loop[5].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(24));

-- Location: FF_X16_Y31_N7
\mregfile|register_loop[4].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(24));

-- Location: LCCOMB_X16_Y31_N28
\mregfile|muxA|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~12_combout\ = (\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\) # ((\mregfile|register_loop[5].register_inst|Q\(24))))) # (!\rs1_addr[0]~input_o\ & (!\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(24),
	datad => \mregfile|register_loop[4].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~12_combout\);

-- Location: LCCOMB_X16_Y30_N20
\mregfile|muxA|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux7~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(24))) # (!\mregfile|muxA|Mux7~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(24)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(24),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(24),
	datad => \mregfile|muxA|Mux7~12_combout\,
	combout => \mregfile|muxA|Mux7~13_combout\);

-- Location: FF_X17_Y30_N5
\mregfile|register_loop[1].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(24));

-- Location: LCCOMB_X21_Y33_N20
\mregfile|muxA|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux7~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(24)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux7~13_combout\,
	datab => \mregfile|register_loop[1].register_inst|Q\(24),
	datac => \mregfile|muxA|Mux9~3_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux7~14_combout\);

-- Location: LCCOMB_X21_Y33_N8
\mregfile|muxA|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux7~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(24))) # (!\mregfile|muxA|Mux7~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(24)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(24),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(24),
	datad => \mregfile|muxA|Mux7~14_combout\,
	combout => \mregfile|muxA|Mux7~15_combout\);

-- Location: FF_X24_Y33_N1
\mregfile|register_loop[10].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(24));

-- Location: FF_X24_Y33_N11
\mregfile|register_loop[8].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(24));

-- Location: LCCOMB_X24_Y33_N0
\mregfile|muxA|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~10_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(24))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[8].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(24),
	datad => \mregfile|register_loop[8].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~10_combout\);

-- Location: FF_X22_Y26_N17
\mregfile|register_loop[9].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(24));

-- Location: FF_X22_Y33_N27
\mregfile|register_loop[11].register_inst|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~25_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(24));

-- Location: LCCOMB_X22_Y26_N16
\mregfile|muxA|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux7~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(24)))) # (!\mregfile|muxA|Mux7~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(24))))) # 
-- (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux7~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(24),
	datad => \mregfile|register_loop[11].register_inst|Q\(24),
	combout => \mregfile|muxA|Mux7~11_combout\);

-- Location: LCCOMB_X22_Y27_N8
\mregfile|muxA|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux7~11_combout\) # (\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux7~15_combout\ & ((!\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux7~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux7~11_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux7~16_combout\);

-- Location: LCCOMB_X22_Y27_N20
\mregfile|muxA|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux7~19_combout\ = (\mregfile|muxA|Mux7~16_combout\ & ((\mregfile|muxA|Mux7~18_combout\) # ((!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux7~16_combout\ & (((\mregfile|muxA|Mux7~9_combout\ & \mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux7~18_combout\,
	datab => \mregfile|muxA|Mux7~9_combout\,
	datac => \mregfile|muxA|Mux7~16_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux7~19_combout\);

-- Location: IOIBUF_X41_Y41_N8
\rd_data[25]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(25),
	o => \rd_data[25]~input_o\);

-- Location: LCCOMB_X25_Y30_N0
\mregfile|register_loop[2].register_inst|Q~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~26_combout\ = (\rd_data[25]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rd_data[25]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~26_combout\);

-- Location: FF_X25_Y30_N1
\mregfile|register_loop[15].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(25));

-- Location: FF_X24_Y30_N23
\mregfile|register_loop[12].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(25));

-- Location: FF_X24_Y30_N5
\mregfile|register_loop[14].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(25));

-- Location: LCCOMB_X24_Y30_N4
\mregfile|muxA|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(25)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(25),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(25),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux6~17_combout\);

-- Location: FF_X25_Y30_N15
\mregfile|register_loop[13].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(25));

-- Location: LCCOMB_X26_Y31_N10
\mregfile|muxA|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux6~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(25))) # (!\mregfile|muxA|Mux6~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(25)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(25),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux6~17_combout\,
	datad => \mregfile|register_loop[13].register_inst|Q\(25),
	combout => \mregfile|muxA|Mux6~18_combout\);

-- Location: FF_X25_Y33_N9
\mregfile|register_loop[11].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(25));

-- Location: FF_X25_Y33_N31
\mregfile|register_loop[10].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(25));

-- Location: FF_X23_Y33_N29
\mregfile|register_loop[8].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(25));

-- Location: FF_X23_Y33_N11
\mregfile|register_loop[9].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(25));

-- Location: LCCOMB_X23_Y33_N10
\mregfile|muxA|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(25)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(25) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(25),
	datac => \mregfile|register_loop[9].register_inst|Q\(25),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux6~0_combout\);

-- Location: LCCOMB_X25_Y33_N30
\mregfile|muxA|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux6~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(25))) # (!\mregfile|muxA|Mux6~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(25)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(25),
	datac => \mregfile|register_loop[10].register_inst|Q\(25),
	datad => \mregfile|muxA|Mux6~0_combout\,
	combout => \mregfile|muxA|Mux6~1_combout\);

-- Location: FF_X25_Y27_N21
\mregfile|register_loop[25].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(25));

-- Location: FF_X25_Y27_N15
\mregfile|register_loop[17].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(25));

-- Location: LCCOMB_X25_Y27_N20
\mregfile|muxA|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(25))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(25),
	datad => \mregfile|register_loop[17].register_inst|Q\(25),
	combout => \mregfile|muxA|Mux6~2_combout\);

-- Location: FF_X26_Y27_N17
\mregfile|register_loop[21].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(25));

-- Location: FF_X26_Y27_N3
\mregfile|register_loop[29].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(25));

-- Location: LCCOMB_X26_Y27_N16
\mregfile|muxA|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux6~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(25)))) # (!\mregfile|muxA|Mux6~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(25))))) # 
-- (!\rs1_addr[2]~input_o\ & (\mregfile|muxA|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|muxA|Mux6~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(25),
	datad => \mregfile|register_loop[29].register_inst|Q\(25),
	combout => \mregfile|muxA|Mux6~3_combout\);

-- Location: FF_X18_Y27_N27
\mregfile|register_loop[28].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(25));

-- Location: FF_X18_Y27_N25
\mregfile|register_loop[20].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(25));

-- Location: FF_X17_Y27_N19
\mregfile|register_loop[24].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(25));

-- Location: FF_X17_Y27_N21
\mregfile|register_loop[16].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(25));

-- Location: LCCOMB_X17_Y27_N18
\mregfile|muxA|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~6_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(25))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(25),
	datad => \mregfile|register_loop[16].register_inst|Q\(25),
	combout => \mregfile|muxA|Mux6~6_combout\);

-- Location: LCCOMB_X18_Y27_N24
\mregfile|muxA|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~7_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux6~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(25))) # (!\mregfile|muxA|Mux6~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(25)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(25),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(25),
	datad => \mregfile|muxA|Mux6~6_combout\,
	combout => \mregfile|muxA|Mux6~7_combout\);

-- Location: FF_X16_Y28_N31
\mregfile|register_loop[18].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(25));

-- Location: FF_X16_Y28_N21
\mregfile|register_loop[22].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(25));

-- Location: LCCOMB_X16_Y28_N20
\mregfile|muxA|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(25)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(25),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(25),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux6~4_combout\);

-- Location: FF_X16_Y29_N17
\mregfile|register_loop[26].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(25));

-- Location: FF_X16_Y29_N19
\mregfile|register_loop[30].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(25));

-- Location: LCCOMB_X16_Y29_N16
\mregfile|muxA|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~5_combout\ = (\mregfile|muxA|Mux6~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(25))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux6~4_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux6~4_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(25),
	datad => \mregfile|register_loop[30].register_inst|Q\(25),
	combout => \mregfile|muxA|Mux6~5_combout\);

-- Location: LCCOMB_X26_Y31_N16
\mregfile|muxA|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~8_combout\ = (\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux6~5_combout\) # (\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux6~7_combout\ & ((!\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux6~7_combout\,
	datac => \mregfile|muxA|Mux6~5_combout\,
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux6~8_combout\);

-- Location: FF_X25_Y31_N23
\mregfile|register_loop[19].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(25));

-- Location: FF_X25_Y31_N21
\mregfile|register_loop[23].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(25));

-- Location: LCCOMB_X25_Y31_N20
\mregfile|muxA|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(25)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(25) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(25),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(25),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux6~9_combout\);

-- Location: FF_X26_Y31_N19
\mregfile|register_loop[27].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(25));

-- Location: FF_X26_Y31_N13
\mregfile|register_loop[31].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(25));

-- Location: LCCOMB_X26_Y31_N18
\mregfile|muxA|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~10_combout\ = (\mregfile|muxA|Mux6~9_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(25))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux6~9_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[27].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux6~9_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[27].register_inst|Q\(25),
	datad => \mregfile|register_loop[31].register_inst|Q\(25),
	combout => \mregfile|muxA|Mux6~10_combout\);

-- Location: LCCOMB_X26_Y31_N22
\mregfile|muxA|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~11_combout\ = (\mregfile|muxA|Mux6~8_combout\ & (((\mregfile|muxA|Mux6~10_combout\) # (!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux6~8_combout\ & (\mregfile|muxA|Mux6~3_combout\ & ((\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux6~3_combout\,
	datab => \mregfile|muxA|Mux6~8_combout\,
	datac => \mregfile|muxA|Mux6~10_combout\,
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux6~11_combout\);

-- Location: FF_X19_Y32_N31
\mregfile|register_loop[3].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(25));

-- Location: FF_X16_Y32_N11
\mregfile|register_loop[1].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(25));

-- Location: FF_X16_Y32_N5
\mregfile|register_loop[7].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(25));

-- Location: FF_X16_Y31_N9
\mregfile|register_loop[5].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(25));

-- Location: FF_X16_Y31_N19
\mregfile|register_loop[4].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(25));

-- Location: FF_X17_Y31_N5
\mregfile|register_loop[6].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(25));

-- Location: LCCOMB_X17_Y31_N4
\mregfile|muxA|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~12_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(25)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(25),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(25),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux6~12_combout\);

-- Location: LCCOMB_X16_Y31_N8
\mregfile|muxA|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux6~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(25))) # (!\mregfile|muxA|Mux6~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(25)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(25),
	datac => \mregfile|register_loop[5].register_inst|Q\(25),
	datad => \mregfile|muxA|Mux6~12_combout\,
	combout => \mregfile|muxA|Mux6~13_combout\);

-- Location: LCCOMB_X16_Y32_N14
\mregfile|muxA|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux6~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(25))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(25),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux6~13_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux6~14_combout\);

-- Location: FF_X19_Y32_N13
\mregfile|register_loop[2].register_inst|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~26_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(25));

-- Location: LCCOMB_X19_Y32_N12
\mregfile|muxA|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~15_combout\ = (\mregfile|muxA|Mux6~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(25)) # ((!\mregfile|muxA|Mux9~2_combout\)))) # (!\mregfile|muxA|Mux6~14_combout\ & (((\mregfile|register_loop[2].register_inst|Q\(25) & 
-- \mregfile|muxA|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(25),
	datab => \mregfile|muxA|Mux6~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(25),
	datad => \mregfile|muxA|Mux9~2_combout\,
	combout => \mregfile|muxA|Mux6~15_combout\);

-- Location: LCCOMB_X26_Y31_N24
\mregfile|muxA|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux6~11_combout\) # ((\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (((!\mregfile|muxA|Mux9~1_combout\ & \mregfile|muxA|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux6~11_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux6~15_combout\,
	combout => \mregfile|muxA|Mux6~16_combout\);

-- Location: LCCOMB_X26_Y31_N20
\mregfile|muxA|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux6~19_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux6~16_combout\ & (\mregfile|muxA|Mux6~18_combout\)) # (!\mregfile|muxA|Mux6~16_combout\ & ((\mregfile|muxA|Mux6~1_combout\))))) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- (((\mregfile|muxA|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux6~18_combout\,
	datab => \mregfile|muxA|Mux6~1_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux6~16_combout\,
	combout => \mregfile|muxA|Mux6~19_combout\);

-- Location: IOIBUF_X7_Y41_N22
\rd_data[26]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(26),
	o => \rd_data[26]~input_o\);

-- Location: LCCOMB_X21_Y32_N30
\mregfile|register_loop[2].register_inst|Q~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~27_combout\ = (\rst_ni~input_o\ & \rd_data[26]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \rd_data[26]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~27_combout\);

-- Location: FF_X22_Y33_N31
\mregfile|register_loop[11].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(26));

-- Location: FF_X23_Y33_N25
\mregfile|register_loop[8].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(26));

-- Location: FF_X22_Y33_N21
\mregfile|register_loop[10].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(26));

-- Location: LCCOMB_X22_Y33_N20
\mregfile|muxA|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~10_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(26)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(26),
	datac => \mregfile|register_loop[10].register_inst|Q\(26),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux5~10_combout\);

-- Location: FF_X23_Y33_N15
\mregfile|register_loop[9].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(26));

-- Location: LCCOMB_X23_Y33_N14
\mregfile|muxA|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~11_combout\ = (\mregfile|muxA|Mux5~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(26)) # ((!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux5~10_combout\ & (((\mregfile|register_loop[9].register_inst|Q\(26) & 
-- \rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[11].register_inst|Q\(26),
	datab => \mregfile|muxA|Mux5~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(26),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux5~11_combout\);

-- Location: FF_X19_Y32_N27
\mregfile|register_loop[3].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(26));

-- Location: FF_X19_Y32_N1
\mregfile|register_loop[2].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(26));

-- Location: FF_X17_Y30_N31
\mregfile|register_loop[1].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(26));

-- Location: FF_X17_Y30_N17
\mregfile|register_loop[7].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(26));

-- Location: FF_X17_Y32_N23
\mregfile|register_loop[6].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(26));

-- Location: FF_X22_Y28_N5
\mregfile|register_loop[5].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(26));

-- Location: FF_X17_Y32_N25
\mregfile|register_loop[4].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(26));

-- Location: LCCOMB_X22_Y28_N4
\mregfile|muxA|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~12_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(26))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(26),
	datad => \mregfile|register_loop[4].register_inst|Q\(26),
	combout => \mregfile|muxA|Mux5~12_combout\);

-- Location: LCCOMB_X17_Y32_N22
\mregfile|muxA|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux5~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(26))) # (!\mregfile|muxA|Mux5~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(26)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[7].register_inst|Q\(26),
	datac => \mregfile|register_loop[6].register_inst|Q\(26),
	datad => \mregfile|muxA|Mux5~12_combout\,
	combout => \mregfile|muxA|Mux5~13_combout\);

-- Location: LCCOMB_X17_Y30_N2
\mregfile|muxA|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux5~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(26))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(26),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux9~4_combout\,
	datad => \mregfile|muxA|Mux5~13_combout\,
	combout => \mregfile|muxA|Mux5~14_combout\);

-- Location: LCCOMB_X19_Y32_N0
\mregfile|muxA|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux5~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(26))) # (!\mregfile|muxA|Mux5~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(26)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(26),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(26),
	datad => \mregfile|muxA|Mux5~14_combout\,
	combout => \mregfile|muxA|Mux5~15_combout\);

-- Location: LCCOMB_X21_Y32_N10
\mregfile|muxA|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux5~11_combout\) # ((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux5~15_combout\ & !\mregfile|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux5~11_combout\,
	datab => \mregfile|muxA|Mux5~15_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux9~0_combout\,
	combout => \mregfile|muxA|Mux5~16_combout\);

-- Location: FF_X21_Y32_N31
\mregfile|register_loop[15].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(26));

-- Location: FF_X21_Y32_N29
\mregfile|register_loop[14].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(26));

-- Location: FF_X22_Y28_N23
\mregfile|register_loop[13].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(26));

-- Location: FF_X21_Y28_N15
\mregfile|register_loop[12].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(26));

-- Location: LCCOMB_X22_Y28_N22
\mregfile|muxA|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~17_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[13].register_inst|Q\(26))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(26),
	datad => \mregfile|register_loop[12].register_inst|Q\(26),
	combout => \mregfile|muxA|Mux5~17_combout\);

-- Location: LCCOMB_X21_Y32_N8
\mregfile|muxA|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux5~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(26))) # (!\mregfile|muxA|Mux5~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(26)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(26),
	datab => \mregfile|register_loop[14].register_inst|Q\(26),
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux5~17_combout\,
	combout => \mregfile|muxA|Mux5~18_combout\);

-- Location: FF_X16_Y28_N17
\mregfile|register_loop[22].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(26));

-- Location: FF_X16_Y28_N27
\mregfile|register_loop[18].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(26));

-- Location: LCCOMB_X16_Y28_N16
\mregfile|muxA|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~0_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(26))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[18].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(26),
	datad => \mregfile|register_loop[18].register_inst|Q\(26),
	combout => \mregfile|muxA|Mux5~0_combout\);

-- Location: FF_X24_Y28_N15
\mregfile|register_loop[30].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(26));

-- Location: FF_X24_Y28_N5
\mregfile|register_loop[26].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(26));

-- Location: LCCOMB_X24_Y28_N4
\mregfile|muxA|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~1_combout\ = (\mregfile|muxA|Mux5~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(26)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux5~0_combout\ & (((\mregfile|register_loop[26].register_inst|Q\(26) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux5~0_combout\,
	datab => \mregfile|register_loop[30].register_inst|Q\(26),
	datac => \mregfile|register_loop[26].register_inst|Q\(26),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux5~1_combout\);

-- Location: FF_X24_Y27_N31
\mregfile|register_loop[29].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(26));

-- Location: FF_X24_Y27_N29
\mregfile|register_loop[21].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(26));

-- Location: FF_X25_Y27_N27
\mregfile|register_loop[17].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(26));

-- Location: FF_X25_Y27_N25
\mregfile|register_loop[25].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(26));

-- Location: LCCOMB_X25_Y27_N24
\mregfile|muxA|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(26)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(26),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(26),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux5~2_combout\);

-- Location: LCCOMB_X24_Y27_N28
\mregfile|muxA|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux5~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(26))) # (!\mregfile|muxA|Mux5~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(26)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(26),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(26),
	datad => \mregfile|muxA|Mux5~2_combout\,
	combout => \mregfile|muxA|Mux5~3_combout\);

-- Location: FF_X17_Y27_N15
\mregfile|register_loop[24].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(26));

-- Location: FF_X17_Y27_N25
\mregfile|register_loop[16].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(26));

-- Location: LCCOMB_X17_Y27_N14
\mregfile|muxA|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~4_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(26))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(26),
	datad => \mregfile|register_loop[16].register_inst|Q\(26),
	combout => \mregfile|muxA|Mux5~4_combout\);

-- Location: FF_X18_Y27_N5
\mregfile|register_loop[20].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(26));

-- Location: FF_X18_Y27_N7
\mregfile|register_loop[28].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(26));

-- Location: LCCOMB_X18_Y27_N4
\mregfile|muxA|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~5_combout\ = (\mregfile|muxA|Mux5~4_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(26))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux5~4_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux5~4_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(26),
	datad => \mregfile|register_loop[28].register_inst|Q\(26),
	combout => \mregfile|muxA|Mux5~5_combout\);

-- Location: LCCOMB_X21_Y32_N14
\mregfile|muxA|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~6_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux5~3_combout\) # ((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (((!\rs1_addr[1]~input_o\ & \mregfile|muxA|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux5~3_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux5~5_combout\,
	combout => \mregfile|muxA|Mux5~6_combout\);

-- Location: FF_X26_Y32_N27
\mregfile|register_loop[31].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(26));

-- Location: FF_X25_Y31_N27
\mregfile|register_loop[19].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(26));

-- Location: FF_X25_Y31_N17
\mregfile|register_loop[23].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(26));

-- Location: LCCOMB_X25_Y31_N16
\mregfile|muxA|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~7_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(26)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(26) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(26),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(26),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux5~7_combout\);

-- Location: FF_X26_Y32_N17
\mregfile|register_loop[27].register_inst|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~27_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(26));

-- Location: LCCOMB_X26_Y32_N16
\mregfile|muxA|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~8_combout\ = (\mregfile|muxA|Mux5~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(26)) # ((!\rs1_addr[3]~input_o\)))) # (!\mregfile|muxA|Mux5~7_combout\ & (((\mregfile|register_loop[27].register_inst|Q\(26) & 
-- \rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[31].register_inst|Q\(26),
	datab => \mregfile|muxA|Mux5~7_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(26),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux5~8_combout\);

-- Location: LCCOMB_X21_Y32_N0
\mregfile|muxA|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux5~6_combout\ & ((\mregfile|muxA|Mux5~8_combout\))) # (!\mregfile|muxA|Mux5~6_combout\ & (\mregfile|muxA|Mux5~1_combout\)))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux5~1_combout\,
	datac => \mregfile|muxA|Mux5~6_combout\,
	datad => \mregfile|muxA|Mux5~8_combout\,
	combout => \mregfile|muxA|Mux5~9_combout\);

-- Location: LCCOMB_X21_Y32_N26
\mregfile|muxA|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux5~19_combout\ = (\mregfile|muxA|Mux5~16_combout\ & (((\mregfile|muxA|Mux5~18_combout\)) # (!\mregfile|muxA|Mux9~0_combout\))) # (!\mregfile|muxA|Mux5~16_combout\ & (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux5~16_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux5~18_combout\,
	datad => \mregfile|muxA|Mux5~9_combout\,
	combout => \mregfile|muxA|Mux5~19_combout\);

-- Location: IOIBUF_X52_Y15_N1
\rd_data[27]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(27),
	o => \rd_data[27]~input_o\);

-- Location: LCCOMB_X24_Y26_N16
\mregfile|register_loop[2].register_inst|Q~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~28_combout\ = (\rd_data[27]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_data[27]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~28_combout\);

-- Location: FF_X19_Y31_N11
\mregfile|register_loop[3].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(27));

-- Location: FF_X19_Y31_N9
\mregfile|register_loop[2].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(27));

-- Location: FF_X17_Y32_N5
\mregfile|register_loop[4].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(27));

-- Location: FF_X17_Y32_N3
\mregfile|register_loop[6].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(27));

-- Location: LCCOMB_X17_Y32_N2
\mregfile|muxA|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~12_combout\ = (\rs1_addr[1]~input_o\ & (((\mregfile|register_loop[6].register_inst|Q\(27)) # (\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(27) & ((!\rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[4].register_inst|Q\(27),
	datac => \mregfile|register_loop[6].register_inst|Q\(27),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux4~12_combout\);

-- Location: FF_X18_Y33_N13
\mregfile|register_loop[5].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(27));

-- Location: FF_X19_Y29_N9
\mregfile|register_loop[7].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(27));

-- Location: LCCOMB_X18_Y33_N12
\mregfile|muxA|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~13_combout\ = (\mregfile|muxA|Mux4~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(27))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux4~12_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[5].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux4~12_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(27),
	datad => \mregfile|register_loop[7].register_inst|Q\(27),
	combout => \mregfile|muxA|Mux4~13_combout\);

-- Location: FF_X19_Y29_N23
\mregfile|register_loop[1].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(27));

-- Location: LCCOMB_X19_Y31_N28
\mregfile|muxA|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~14_combout\ = (\mregfile|muxA|Mux9~4_combout\ & (((\mregfile|muxA|Mux4~13_combout\)) # (!\mregfile|muxA|Mux9~3_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux9~3_combout\ & 
-- ((\mregfile|register_loop[1].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~4_combout\,
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux4~13_combout\,
	datad => \mregfile|register_loop[1].register_inst|Q\(27),
	combout => \mregfile|muxA|Mux4~14_combout\);

-- Location: LCCOMB_X19_Y31_N8
\mregfile|muxA|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux4~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(27))) # (!\mregfile|muxA|Mux4~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(27)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(27),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(27),
	datad => \mregfile|muxA|Mux4~14_combout\,
	combout => \mregfile|muxA|Mux4~15_combout\);

-- Location: FF_X17_Y27_N3
\mregfile|register_loop[24].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(27));

-- Location: FF_X17_Y27_N29
\mregfile|register_loop[16].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(27));

-- Location: LCCOMB_X17_Y27_N2
\mregfile|muxA|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~6_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(27))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(27),
	datad => \mregfile|register_loop[16].register_inst|Q\(27),
	combout => \mregfile|muxA|Mux4~6_combout\);

-- Location: FF_X18_Y27_N17
\mregfile|register_loop[20].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(27));

-- Location: FF_X18_Y27_N11
\mregfile|register_loop[28].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(27));

-- Location: LCCOMB_X18_Y27_N16
\mregfile|muxA|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~7_combout\ = (\mregfile|muxA|Mux4~6_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(27))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux4~6_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux4~6_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(27),
	datad => \mregfile|register_loop[28].register_inst|Q\(27),
	combout => \mregfile|muxA|Mux4~7_combout\);

-- Location: FF_X16_Y28_N23
\mregfile|register_loop[18].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(27));

-- Location: FF_X16_Y28_N29
\mregfile|register_loop[22].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(27));

-- Location: LCCOMB_X16_Y28_N28
\mregfile|muxA|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(27)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[18].register_inst|Q\(27),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(27),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux4~4_combout\);

-- Location: FF_X24_Y28_N25
\mregfile|register_loop[26].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(27));

-- Location: FF_X24_Y28_N19
\mregfile|register_loop[30].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(27));

-- Location: LCCOMB_X24_Y28_N24
\mregfile|muxA|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~5_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux4~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(27)))) # (!\mregfile|muxA|Mux4~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(27))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux4~4_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(27),
	datad => \mregfile|register_loop[30].register_inst|Q\(27),
	combout => \mregfile|muxA|Mux4~5_combout\);

-- Location: LCCOMB_X24_Y26_N8
\mregfile|muxA|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~8_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux4~5_combout\))) # (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux4~7_combout\,
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|muxA|Mux4~5_combout\,
	combout => \mregfile|muxA|Mux4~8_combout\);

-- Location: FF_X24_Y27_N27
\mregfile|register_loop[29].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(27));

-- Location: FF_X25_Y27_N7
\mregfile|register_loop[17].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(27));

-- Location: FF_X25_Y27_N13
\mregfile|register_loop[25].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(27));

-- Location: LCCOMB_X25_Y27_N12
\mregfile|muxA|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(27)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(27),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(27),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux4~2_combout\);

-- Location: FF_X24_Y27_N25
\mregfile|register_loop[21].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(27));

-- Location: LCCOMB_X24_Y27_N24
\mregfile|muxA|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~3_combout\ = (\mregfile|muxA|Mux4~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(27)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux4~2_combout\ & (((\mregfile|register_loop[21].register_inst|Q\(27) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(27),
	datab => \mregfile|muxA|Mux4~2_combout\,
	datac => \mregfile|register_loop[21].register_inst|Q\(27),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux4~3_combout\);

-- Location: FF_X24_Y31_N19
\mregfile|register_loop[31].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(27));

-- Location: FF_X24_Y31_N9
\mregfile|register_loop[27].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(27));

-- Location: FF_X25_Y31_N7
\mregfile|register_loop[19].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(27));

-- Location: FF_X25_Y31_N5
\mregfile|register_loop[23].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(27));

-- Location: LCCOMB_X25_Y31_N4
\mregfile|muxA|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(27)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(27) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(27),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(27),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux4~9_combout\);

-- Location: LCCOMB_X24_Y31_N8
\mregfile|muxA|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux4~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(27))) # (!\mregfile|muxA|Mux4~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(27)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(27),
	datac => \mregfile|register_loop[27].register_inst|Q\(27),
	datad => \mregfile|muxA|Mux4~9_combout\,
	combout => \mregfile|muxA|Mux4~10_combout\);

-- Location: LCCOMB_X24_Y26_N2
\mregfile|muxA|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux4~8_combout\ & ((\mregfile|muxA|Mux4~10_combout\))) # (!\mregfile|muxA|Mux4~8_combout\ & (\mregfile|muxA|Mux4~3_combout\)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|muxA|Mux4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux4~8_combout\,
	datac => \mregfile|muxA|Mux4~3_combout\,
	datad => \mregfile|muxA|Mux4~10_combout\,
	combout => \mregfile|muxA|Mux4~11_combout\);

-- Location: LCCOMB_X24_Y26_N12
\mregfile|muxA|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\) # ((\mregfile|muxA|Mux4~11_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux4~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux4~15_combout\,
	datad => \mregfile|muxA|Mux4~11_combout\,
	combout => \mregfile|muxA|Mux4~16_combout\);

-- Location: FF_X24_Y26_N7
\mregfile|register_loop[13].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(27));

-- Location: FF_X24_Y26_N17
\mregfile|register_loop[15].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(27));

-- Location: FF_X24_Y30_N27
\mregfile|register_loop[12].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(27));

-- Location: FF_X24_Y30_N17
\mregfile|register_loop[14].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(27));

-- Location: LCCOMB_X24_Y30_N16
\mregfile|muxA|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(27)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(27),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(27),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux4~17_combout\);

-- Location: LCCOMB_X24_Y26_N26
\mregfile|muxA|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux4~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(27)))) # (!\mregfile|muxA|Mux4~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(27))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[13].register_inst|Q\(27),
	datab => \mregfile|register_loop[15].register_inst|Q\(27),
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux4~17_combout\,
	combout => \mregfile|muxA|Mux4~18_combout\);

-- Location: FF_X23_Y33_N5
\mregfile|register_loop[8].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(27));

-- Location: FF_X23_Y33_N19
\mregfile|register_loop[9].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(27));

-- Location: LCCOMB_X23_Y33_N18
\mregfile|muxA|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(27)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(27) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(27),
	datac => \mregfile|register_loop[9].register_inst|Q\(27),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux4~0_combout\);

-- Location: FF_X25_Y33_N11
\mregfile|register_loop[10].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(27));

-- Location: FF_X25_Y33_N13
\mregfile|register_loop[11].register_inst|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~28_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(27));

-- Location: LCCOMB_X25_Y33_N10
\mregfile|muxA|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux4~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(27)))) # (!\mregfile|muxA|Mux4~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(27))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux4~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(27),
	datad => \mregfile|register_loop[11].register_inst|Q\(27),
	combout => \mregfile|muxA|Mux4~1_combout\);

-- Location: LCCOMB_X24_Y26_N20
\mregfile|muxA|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux4~19_combout\ = (\mregfile|muxA|Mux4~16_combout\ & (((\mregfile|muxA|Mux4~18_combout\)) # (!\mregfile|muxA|Mux9~1_combout\))) # (!\mregfile|muxA|Mux4~16_combout\ & (\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux4~16_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux4~18_combout\,
	datad => \mregfile|muxA|Mux4~1_combout\,
	combout => \mregfile|muxA|Mux4~19_combout\);

-- Location: IOIBUF_X52_Y12_N1
\rd_data[28]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(28),
	o => \rd_data[28]~input_o\);

-- Location: LCCOMB_X25_Y28_N22
\mregfile|register_loop[2].register_inst|Q~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~29_combout\ = (\rst_ni~input_o\ & \rd_data[28]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_ni~input_o\,
	datad => \rd_data[28]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~29_combout\);

-- Location: FF_X19_Y31_N1
\mregfile|register_loop[3].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(28));

-- Location: FF_X19_Y31_N23
\mregfile|register_loop[2].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(28));

-- Location: FF_X17_Y30_N29
\mregfile|register_loop[1].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(28));

-- Location: FF_X18_Y33_N31
\mregfile|register_loop[5].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(28));

-- Location: FF_X17_Y32_N9
\mregfile|register_loop[4].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(28));

-- Location: LCCOMB_X18_Y33_N30
\mregfile|muxA|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~12_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(28))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(28),
	datad => \mregfile|register_loop[4].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~12_combout\);

-- Location: FF_X17_Y32_N7
\mregfile|register_loop[6].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(28));

-- Location: FF_X17_Y30_N23
\mregfile|register_loop[7].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(28));

-- Location: LCCOMB_X17_Y32_N6
\mregfile|muxA|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux3~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(28)))) # (!\mregfile|muxA|Mux3~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(28))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux3~12_combout\,
	datac => \mregfile|register_loop[6].register_inst|Q\(28),
	datad => \mregfile|register_loop[7].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~13_combout\);

-- Location: LCCOMB_X19_Y31_N18
\mregfile|muxA|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux3~13_combout\))) # (!\mregfile|muxA|Mux9~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(28))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[1].register_inst|Q\(28),
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|muxA|Mux3~13_combout\,
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux3~14_combout\);

-- Location: LCCOMB_X19_Y31_N22
\mregfile|muxA|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux3~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(28))) # (!\mregfile|muxA|Mux3~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(28)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|register_loop[3].register_inst|Q\(28),
	datac => \mregfile|register_loop[2].register_inst|Q\(28),
	datad => \mregfile|muxA|Mux3~14_combout\,
	combout => \mregfile|muxA|Mux3~15_combout\);

-- Location: FF_X22_Y33_N11
\mregfile|register_loop[11].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(28));

-- Location: FF_X23_Y33_N1
\mregfile|register_loop[8].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(28));

-- Location: FF_X22_Y33_N17
\mregfile|register_loop[10].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(28));

-- Location: LCCOMB_X22_Y33_N16
\mregfile|muxA|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~10_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(28)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(28),
	datac => \mregfile|register_loop[10].register_inst|Q\(28),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux3~10_combout\);

-- Location: FF_X23_Y33_N31
\mregfile|register_loop[9].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(28));

-- Location: LCCOMB_X23_Y33_N30
\mregfile|muxA|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~11_combout\ = (\mregfile|muxA|Mux3~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(28)) # ((!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux3~10_combout\ & (((\mregfile|register_loop[9].register_inst|Q\(28) & 
-- \rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[11].register_inst|Q\(28),
	datab => \mregfile|muxA|Mux3~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(28),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux3~11_combout\);

-- Location: LCCOMB_X25_Y28_N10
\mregfile|muxA|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\) # (\mregfile|muxA|Mux3~11_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux3~15_combout\ & (!\mregfile|muxA|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux3~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux3~11_combout\,
	combout => \mregfile|muxA|Mux3~16_combout\);

-- Location: FF_X22_Y28_N1
\mregfile|register_loop[13].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(28));

-- Location: FF_X21_Y28_N9
\mregfile|register_loop[12].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(28));

-- Location: LCCOMB_X22_Y28_N0
\mregfile|muxA|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~17_combout\ = (\rs1_addr[1]~input_o\ & (\rs1_addr[0]~input_o\)) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & (\mregfile|register_loop[13].register_inst|Q\(28))) # (!\rs1_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(28),
	datad => \mregfile|register_loop[12].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~17_combout\);

-- Location: FF_X25_Y28_N23
\mregfile|register_loop[15].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(28));

-- Location: FF_X25_Y28_N13
\mregfile|register_loop[14].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(28));

-- Location: LCCOMB_X25_Y28_N24
\mregfile|muxA|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~18_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux3~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(28))) # (!\mregfile|muxA|Mux3~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(28)))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux3~17_combout\,
	datac => \mregfile|register_loop[15].register_inst|Q\(28),
	datad => \mregfile|register_loop[14].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~18_combout\);

-- Location: FF_X25_Y31_N25
\mregfile|register_loop[23].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(28));

-- Location: FF_X25_Y31_N3
\mregfile|register_loop[19].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(28));

-- Location: LCCOMB_X25_Y31_N24
\mregfile|muxA|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~7_combout\ = (\rs1_addr[3]~input_o\ & (\rs1_addr[2]~input_o\)) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(28))) # (!\rs1_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(28),
	datad => \mregfile|register_loop[19].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~7_combout\);

-- Location: FF_X24_Y31_N21
\mregfile|register_loop[27].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(28));

-- Location: FF_X24_Y31_N31
\mregfile|register_loop[31].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(28));

-- Location: LCCOMB_X24_Y31_N20
\mregfile|muxA|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux3~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(28)))) # (!\mregfile|muxA|Mux3~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(28))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux3~7_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(28),
	datad => \mregfile|register_loop[31].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~8_combout\);

-- Location: FF_X16_Y28_N1
\mregfile|register_loop[22].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(28));

-- Location: FF_X16_Y28_N19
\mregfile|register_loop[18].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(28));

-- Location: LCCOMB_X16_Y28_N0
\mregfile|muxA|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~0_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(28))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[18].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(28),
	datad => \mregfile|register_loop[18].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~0_combout\);

-- Location: FF_X24_Y28_N21
\mregfile|register_loop[26].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(28));

-- Location: FF_X24_Y28_N7
\mregfile|register_loop[30].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(28));

-- Location: LCCOMB_X24_Y28_N20
\mregfile|muxA|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux3~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(28)))) # (!\mregfile|muxA|Mux3~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(28))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux3~0_combout\,
	datac => \mregfile|register_loop[26].register_inst|Q\(28),
	datad => \mregfile|register_loop[30].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~1_combout\);

-- Location: FF_X18_Y27_N23
\mregfile|register_loop[28].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(28));

-- Location: FF_X18_Y27_N29
\mregfile|register_loop[20].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(28));

-- Location: FF_X18_Y26_N27
\mregfile|register_loop[16].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(28));

-- Location: FF_X18_Y26_N1
\mregfile|register_loop[24].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(28));

-- Location: LCCOMB_X18_Y26_N0
\mregfile|muxA|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~4_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(28)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[16].register_inst|Q\(28),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(28),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux3~4_combout\);

-- Location: LCCOMB_X18_Y27_N28
\mregfile|muxA|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~5_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux3~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(28))) # (!\mregfile|muxA|Mux3~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(28)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(28),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(28),
	datad => \mregfile|muxA|Mux3~4_combout\,
	combout => \mregfile|muxA|Mux3~5_combout\);

-- Location: FF_X24_Y25_N23
\mregfile|register_loop[29].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(28));

-- Location: FF_X24_Y25_N13
\mregfile|register_loop[21].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(28));

-- Location: FF_X25_Y27_N17
\mregfile|register_loop[25].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(28));

-- Location: FF_X25_Y27_N3
\mregfile|register_loop[17].register_inst|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~29_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(28));

-- Location: LCCOMB_X25_Y27_N16
\mregfile|muxA|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(28))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(28),
	datad => \mregfile|register_loop[17].register_inst|Q\(28),
	combout => \mregfile|muxA|Mux3~2_combout\);

-- Location: LCCOMB_X24_Y25_N12
\mregfile|muxA|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux3~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(28))) # (!\mregfile|muxA|Mux3~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(28)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(28),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(28),
	datad => \mregfile|muxA|Mux3~2_combout\,
	combout => \mregfile|muxA|Mux3~3_combout\);

-- Location: LCCOMB_X25_Y28_N6
\mregfile|muxA|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~6_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux3~3_combout\) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|muxA|Mux3~5_combout\ & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux3~5_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux3~3_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux3~6_combout\);

-- Location: LCCOMB_X25_Y28_N0
\mregfile|muxA|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux3~6_combout\ & (\mregfile|muxA|Mux3~8_combout\)) # (!\mregfile|muxA|Mux3~6_combout\ & ((\mregfile|muxA|Mux3~1_combout\))))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux3~8_combout\,
	datac => \mregfile|muxA|Mux3~1_combout\,
	datad => \mregfile|muxA|Mux3~6_combout\,
	combout => \mregfile|muxA|Mux3~9_combout\);

-- Location: LCCOMB_X25_Y28_N18
\mregfile|muxA|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux3~19_combout\ = (\mregfile|muxA|Mux3~16_combout\ & ((\mregfile|muxA|Mux3~18_combout\) # ((!\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux3~16_combout\ & (((\mregfile|muxA|Mux9~0_combout\ & \mregfile|muxA|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux3~16_combout\,
	datab => \mregfile|muxA|Mux3~18_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux3~9_combout\,
	combout => \mregfile|muxA|Mux3~19_combout\);

-- Location: IOIBUF_X29_Y41_N8
\rd_data[29]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(29),
	o => \rd_data[29]~input_o\);

-- Location: LCCOMB_X25_Y30_N10
\mregfile|register_loop[2].register_inst|Q~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~30_combout\ = (\rd_data[29]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rd_data[29]~input_o\,
	datad => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~30_combout\);

-- Location: FF_X16_Y32_N3
\mregfile|register_loop[7].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(29));

-- Location: FF_X18_Y33_N17
\mregfile|register_loop[5].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(29));

-- Location: FF_X17_Y32_N11
\mregfile|register_loop[6].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(29));

-- Location: FF_X17_Y32_N13
\mregfile|register_loop[4].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(29));

-- Location: LCCOMB_X17_Y32_N10
\mregfile|muxA|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(29))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(29),
	datad => \mregfile|register_loop[4].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~12_combout\);

-- Location: LCCOMB_X18_Y33_N16
\mregfile|muxA|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~13_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux2~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(29))) # (!\mregfile|muxA|Mux2~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(29)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(29),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(29),
	datad => \mregfile|muxA|Mux2~12_combout\,
	combout => \mregfile|muxA|Mux2~13_combout\);

-- Location: FF_X16_Y32_N9
\mregfile|register_loop[1].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(29));

-- Location: LCCOMB_X16_Y32_N28
\mregfile|muxA|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux2~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(29)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux2~13_combout\,
	datab => \mregfile|muxA|Mux9~3_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(29),
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux2~14_combout\);

-- Location: FF_X19_Y32_N21
\mregfile|register_loop[2].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(29));

-- Location: FF_X19_Y32_N7
\mregfile|register_loop[3].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(29));

-- Location: LCCOMB_X19_Y32_N20
\mregfile|muxA|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux2~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(29)))) # (!\mregfile|muxA|Mux2~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(29))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (\mregfile|muxA|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|muxA|Mux2~14_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(29),
	datad => \mregfile|register_loop[3].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~15_combout\);

-- Location: FF_X24_Y27_N23
\mregfile|register_loop[29].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(29));

-- Location: FF_X24_Y27_N21
\mregfile|register_loop[21].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(29));

-- Location: FF_X25_Y27_N31
\mregfile|register_loop[17].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(29));

-- Location: FF_X25_Y27_N5
\mregfile|register_loop[25].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y27_N4
\mregfile|muxA|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(29)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(29),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(29),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux2~2_combout\);

-- Location: LCCOMB_X24_Y27_N20
\mregfile|muxA|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux2~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(29))) # (!\mregfile|muxA|Mux2~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(29)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(29),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(29),
	datad => \mregfile|muxA|Mux2~2_combout\,
	combout => \mregfile|muxA|Mux2~3_combout\);

-- Location: FF_X25_Y31_N31
\mregfile|register_loop[19].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(29));

-- Location: FF_X25_Y31_N13
\mregfile|register_loop[23].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y31_N12
\mregfile|muxA|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(29)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(29) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(29),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(29),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux2~9_combout\);

-- Location: FF_X24_Y31_N17
\mregfile|register_loop[27].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(29));

-- Location: FF_X24_Y31_N3
\mregfile|register_loop[31].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(29));

-- Location: LCCOMB_X24_Y31_N16
\mregfile|muxA|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux2~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(29)))) # (!\mregfile|muxA|Mux2~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(29))))) # 
-- (!\rs1_addr[3]~input_o\ & (\mregfile|muxA|Mux2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|muxA|Mux2~9_combout\,
	datac => \mregfile|register_loop[27].register_inst|Q\(29),
	datad => \mregfile|register_loop[31].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~10_combout\);

-- Location: FF_X18_Y27_N19
\mregfile|register_loop[28].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(29));

-- Location: FF_X17_Y27_N31
\mregfile|register_loop[24].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(29));

-- Location: FF_X17_Y27_N9
\mregfile|register_loop[16].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(29));

-- Location: LCCOMB_X17_Y27_N30
\mregfile|muxA|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~6_combout\ = (\rs1_addr[2]~input_o\ & (\rs1_addr[3]~input_o\)) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(29))) # (!\rs1_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(29),
	datad => \mregfile|register_loop[16].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~6_combout\);

-- Location: FF_X18_Y27_N1
\mregfile|register_loop[20].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(29));

-- Location: LCCOMB_X18_Y27_N0
\mregfile|muxA|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~7_combout\ = (\mregfile|muxA|Mux2~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(29)) # ((!\rs1_addr[2]~input_o\)))) # (!\mregfile|muxA|Mux2~6_combout\ & (((\mregfile|register_loop[20].register_inst|Q\(29) & 
-- \rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[28].register_inst|Q\(29),
	datab => \mregfile|muxA|Mux2~6_combout\,
	datac => \mregfile|register_loop[20].register_inst|Q\(29),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux2~7_combout\);

-- Location: FF_X16_Y28_N13
\mregfile|register_loop[22].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(29));

-- Location: FF_X16_Y28_N7
\mregfile|register_loop[18].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(29));

-- Location: LCCOMB_X16_Y28_N12
\mregfile|muxA|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~4_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(29))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[18].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(29),
	datad => \mregfile|register_loop[18].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~4_combout\);

-- Location: FF_X24_Y28_N17
\mregfile|register_loop[26].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(29));

-- Location: FF_X24_Y28_N11
\mregfile|register_loop[30].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(29));

-- Location: LCCOMB_X24_Y28_N16
\mregfile|muxA|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~5_combout\ = (\mregfile|muxA|Mux2~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(29))) # (!\rs1_addr[3]~input_o\))) # (!\mregfile|muxA|Mux2~4_combout\ & (\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[26].register_inst|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux2~4_combout\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(29),
	datad => \mregfile|register_loop[30].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~5_combout\);

-- Location: LCCOMB_X25_Y30_N18
\mregfile|muxA|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~8_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\) # (\mregfile|muxA|Mux2~5_combout\)))) # (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux2~7_combout\ & (!\rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux2~7_combout\,
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|muxA|Mux2~5_combout\,
	combout => \mregfile|muxA|Mux2~8_combout\);

-- Location: LCCOMB_X25_Y30_N12
\mregfile|muxA|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux2~8_combout\ & ((\mregfile|muxA|Mux2~10_combout\))) # (!\mregfile|muxA|Mux2~8_combout\ & (\mregfile|muxA|Mux2~3_combout\)))) # (!\rs1_addr[0]~input_o\ & 
-- (((\mregfile|muxA|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux2~3_combout\,
	datac => \mregfile|muxA|Mux2~10_combout\,
	datad => \mregfile|muxA|Mux2~8_combout\,
	combout => \mregfile|muxA|Mux2~11_combout\);

-- Location: LCCOMB_X25_Y30_N6
\mregfile|muxA|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\) # ((\mregfile|muxA|Mux2~11_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & (!\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~0_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux2~15_combout\,
	datad => \mregfile|muxA|Mux2~11_combout\,
	combout => \mregfile|muxA|Mux2~16_combout\);

-- Location: FF_X23_Y33_N21
\mregfile|register_loop[8].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(29));

-- Location: FF_X23_Y33_N27
\mregfile|register_loop[9].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(29));

-- Location: LCCOMB_X23_Y33_N26
\mregfile|muxA|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~0_combout\ = (\rs1_addr[0]~input_o\ & (((\mregfile|register_loop[9].register_inst|Q\(29)) # (\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(29) & ((!\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(29),
	datac => \mregfile|register_loop[9].register_inst|Q\(29),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux2~0_combout\);

-- Location: FF_X23_Y31_N9
\mregfile|register_loop[10].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(29));

-- Location: FF_X23_Y31_N3
\mregfile|register_loop[11].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(29));

-- Location: LCCOMB_X23_Y31_N8
\mregfile|muxA|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux2~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(29)))) # (!\mregfile|muxA|Mux2~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(29))))) # 
-- (!\rs1_addr[1]~input_o\ & (\mregfile|muxA|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|muxA|Mux2~0_combout\,
	datac => \mregfile|register_loop[10].register_inst|Q\(29),
	datad => \mregfile|register_loop[11].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~1_combout\);

-- Location: FF_X24_Y30_N31
\mregfile|register_loop[12].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(29));

-- Location: FF_X24_Y30_N13
\mregfile|register_loop[14].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(29));

-- Location: LCCOMB_X24_Y30_N12
\mregfile|muxA|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(29)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(29),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(29),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux2~17_combout\);

-- Location: FF_X25_Y30_N17
\mregfile|register_loop[13].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(29));

-- Location: FF_X25_Y30_N11
\mregfile|register_loop[15].register_inst|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~30_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(29));

-- Location: LCCOMB_X25_Y30_N28
\mregfile|muxA|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~18_combout\ = (\mregfile|muxA|Mux2~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(29)) # (!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux2~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(29) & 
-- (\rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux2~17_combout\,
	datab => \mregfile|register_loop[13].register_inst|Q\(29),
	datac => \rs1_addr[0]~input_o\,
	datad => \mregfile|register_loop[15].register_inst|Q\(29),
	combout => \mregfile|muxA|Mux2~18_combout\);

-- Location: LCCOMB_X25_Y30_N22
\mregfile|muxA|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux2~19_combout\ = (\mregfile|muxA|Mux2~16_combout\ & (((\mregfile|muxA|Mux2~18_combout\)) # (!\mregfile|muxA|Mux9~1_combout\))) # (!\mregfile|muxA|Mux2~16_combout\ & (\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux2~16_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux2~1_combout\,
	datad => \mregfile|muxA|Mux2~18_combout\,
	combout => \mregfile|muxA|Mux2~19_combout\);

-- Location: IOIBUF_X14_Y41_N8
\rd_data[30]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(30),
	o => \rd_data[30]~input_o\);

-- Location: LCCOMB_X21_Y31_N24
\mregfile|register_loop[2].register_inst|Q~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~31_combout\ = (\rd_data[30]~input_o\ & \rst_ni~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd_data[30]~input_o\,
	datac => \rst_ni~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~31_combout\);

-- Location: FF_X21_Y28_N11
\mregfile|register_loop[13].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(30));

-- Location: FF_X21_Y28_N13
\mregfile|register_loop[12].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(30));

-- Location: LCCOMB_X21_Y28_N10
\mregfile|muxA|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~17_combout\ = (\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(30))))) # (!\rs1_addr[0]~input_o\ & (!\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[12].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(30),
	datad => \mregfile|register_loop[12].register_inst|Q\(30),
	combout => \mregfile|muxA|Mux1~17_combout\);

-- Location: FF_X21_Y31_N25
\mregfile|register_loop[15].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(30));

-- Location: FF_X21_Y31_N7
\mregfile|register_loop[14].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(30));

-- Location: LCCOMB_X21_Y31_N26
\mregfile|muxA|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~18_combout\ = (\mregfile|muxA|Mux1~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(30)) # ((!\rs1_addr[1]~input_o\)))) # (!\mregfile|muxA|Mux1~17_combout\ & (((\rs1_addr[1]~input_o\ & 
-- \mregfile|register_loop[14].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux1~17_combout\,
	datab => \mregfile|register_loop[15].register_inst|Q\(30),
	datac => \rs1_addr[1]~input_o\,
	datad => \mregfile|register_loop[14].register_inst|Q\(30),
	combout => \mregfile|muxA|Mux1~18_combout\);

-- Location: FF_X24_Y32_N3
\mregfile|register_loop[31].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(30));

-- Location: FF_X24_Y32_N9
\mregfile|register_loop[27].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(30));

-- Location: FF_X25_Y31_N11
\mregfile|register_loop[19].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(30));

-- Location: FF_X25_Y31_N9
\mregfile|register_loop[23].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(30));

-- Location: LCCOMB_X25_Y31_N8
\mregfile|muxA|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~7_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(30)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(30) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[19].register_inst|Q\(30),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[23].register_inst|Q\(30),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux1~7_combout\);

-- Location: LCCOMB_X24_Y32_N8
\mregfile|muxA|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~8_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux1~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(30))) # (!\mregfile|muxA|Mux1~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(30)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(30),
	datac => \mregfile|register_loop[27].register_inst|Q\(30),
	datad => \mregfile|muxA|Mux1~7_combout\,
	combout => \mregfile|muxA|Mux1~8_combout\);

-- Location: FF_X16_Y29_N23
\mregfile|register_loop[30].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(30));

-- Location: FF_X16_Y29_N13
\mregfile|register_loop[26].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(30));

-- Location: FF_X16_Y28_N9
\mregfile|register_loop[22].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(30));

-- Location: FF_X16_Y28_N3
\mregfile|register_loop[18].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(30));

-- Location: LCCOMB_X16_Y28_N8
\mregfile|muxA|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~0_combout\ = (\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(30))))) # (!\rs1_addr[2]~input_o\ & (!\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[18].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[22].register_inst|Q\(30),
	datad => \mregfile|register_loop[18].register_inst|Q\(30),
	combout => \mregfile|muxA|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y29_N12
\mregfile|muxA|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~1_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux1~0_combout\ & (\mregfile|register_loop[30].register_inst|Q\(30))) # (!\mregfile|muxA|Mux1~0_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(30)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(30),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(30),
	datad => \mregfile|muxA|Mux1~0_combout\,
	combout => \mregfile|muxA|Mux1~1_combout\);

-- Location: FF_X26_Y27_N31
\mregfile|register_loop[29].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(30));

-- Location: FF_X26_Y27_N29
\mregfile|register_loop[21].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(30));

-- Location: FF_X25_Y27_N1
\mregfile|register_loop[25].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(30));

-- Location: FF_X25_Y27_N11
\mregfile|register_loop[17].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(30));

-- Location: LCCOMB_X25_Y27_N0
\mregfile|muxA|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~2_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(30))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[17].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(30),
	datad => \mregfile|register_loop[17].register_inst|Q\(30),
	combout => \mregfile|muxA|Mux1~2_combout\);

-- Location: LCCOMB_X26_Y27_N28
\mregfile|muxA|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~3_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux1~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(30))) # (!\mregfile|muxA|Mux1~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(30)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[29].register_inst|Q\(30),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(30),
	datad => \mregfile|muxA|Mux1~2_combout\,
	combout => \mregfile|muxA|Mux1~3_combout\);

-- Location: FF_X17_Y28_N15
\mregfile|register_loop[28].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(30));

-- Location: FF_X17_Y28_N5
\mregfile|register_loop[20].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(30));

-- Location: FF_X17_Y27_N13
\mregfile|register_loop[16].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(30));

-- Location: FF_X17_Y27_N27
\mregfile|register_loop[24].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(30));

-- Location: LCCOMB_X17_Y27_N26
\mregfile|muxA|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~4_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(30)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[16].register_inst|Q\(30),
	datac => \mregfile|register_loop[24].register_inst|Q\(30),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux1~4_combout\);

-- Location: LCCOMB_X17_Y28_N4
\mregfile|muxA|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~5_combout\ = (\rs1_addr[2]~input_o\ & ((\mregfile|muxA|Mux1~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(30))) # (!\mregfile|muxA|Mux1~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(30)))))) # 
-- (!\rs1_addr[2]~input_o\ & (((\mregfile|muxA|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[28].register_inst|Q\(30),
	datac => \mregfile|register_loop[20].register_inst|Q\(30),
	datad => \mregfile|muxA|Mux1~4_combout\,
	combout => \mregfile|muxA|Mux1~5_combout\);

-- Location: LCCOMB_X21_Y29_N12
\mregfile|muxA|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~6_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux1~3_combout\) # ((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux1~5_combout\ & !\rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux1~3_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux1~5_combout\,
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux1~6_combout\);

-- Location: LCCOMB_X21_Y29_N14
\mregfile|muxA|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~9_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux1~6_combout\ & (\mregfile|muxA|Mux1~8_combout\)) # (!\mregfile|muxA|Mux1~6_combout\ & ((\mregfile|muxA|Mux1~1_combout\))))) # (!\rs1_addr[1]~input_o\ & 
-- (((\mregfile|muxA|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux1~8_combout\,
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|muxA|Mux1~1_combout\,
	datad => \mregfile|muxA|Mux1~6_combout\,
	combout => \mregfile|muxA|Mux1~9_combout\);

-- Location: FF_X19_Y31_N15
\mregfile|register_loop[3].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(30));

-- Location: FF_X19_Y31_N13
\mregfile|register_loop[2].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(30));

-- Location: FF_X16_Y30_N27
\mregfile|register_loop[7].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(30));

-- Location: FF_X16_Y30_N25
\mregfile|register_loop[6].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(30));

-- Location: FF_X16_Y31_N23
\mregfile|register_loop[4].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(30));

-- Location: FF_X16_Y31_N5
\mregfile|register_loop[5].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(30));

-- Location: LCCOMB_X16_Y31_N4
\mregfile|muxA|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~12_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[5].register_inst|Q\(30)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[4].register_inst|Q\(30),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(30),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux1~12_combout\);

-- Location: LCCOMB_X16_Y30_N24
\mregfile|muxA|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~13_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux1~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(30))) # (!\mregfile|muxA|Mux1~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(30)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[7].register_inst|Q\(30),
	datab => \rs1_addr[1]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(30),
	datad => \mregfile|muxA|Mux1~12_combout\,
	combout => \mregfile|muxA|Mux1~13_combout\);

-- Location: FF_X18_Y31_N7
\mregfile|register_loop[1].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(30));

-- Location: LCCOMB_X19_Y31_N24
\mregfile|muxA|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~14_combout\ = (\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|muxA|Mux1~13_combout\) # ((!\mregfile|muxA|Mux9~3_combout\)))) # (!\mregfile|muxA|Mux9~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(30) & 
-- \mregfile|muxA|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~4_combout\,
	datab => \mregfile|muxA|Mux1~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(30),
	datad => \mregfile|muxA|Mux9~3_combout\,
	combout => \mregfile|muxA|Mux1~14_combout\);

-- Location: LCCOMB_X19_Y31_N12
\mregfile|muxA|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux1~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(30))) # (!\mregfile|muxA|Mux1~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(30)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~2_combout\,
	datab => \mregfile|register_loop[3].register_inst|Q\(30),
	datac => \mregfile|register_loop[2].register_inst|Q\(30),
	datad => \mregfile|muxA|Mux1~14_combout\,
	combout => \mregfile|muxA|Mux1~15_combout\);

-- Location: FF_X26_Y33_N27
\mregfile|register_loop[11].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(30));

-- Location: FF_X24_Y33_N7
\mregfile|register_loop[8].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(30));

-- Location: FF_X24_Y33_N29
\mregfile|register_loop[10].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(30));

-- Location: LCCOMB_X24_Y33_N28
\mregfile|muxA|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~10_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(30)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[8].register_inst|Q\(30),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[10].register_inst|Q\(30),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux1~10_combout\);

-- Location: FF_X26_Y33_N25
\mregfile|register_loop[9].register_inst|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~31_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(30));

-- Location: LCCOMB_X26_Y33_N24
\mregfile|muxA|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~11_combout\ = (\mregfile|muxA|Mux1~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(30)) # ((!\rs1_addr[0]~input_o\)))) # (!\mregfile|muxA|Mux1~10_combout\ & (((\mregfile|register_loop[9].register_inst|Q\(30) & 
-- \rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[11].register_inst|Q\(30),
	datab => \mregfile|muxA|Mux1~10_combout\,
	datac => \mregfile|register_loop[9].register_inst|Q\(30),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux1~11_combout\);

-- Location: LCCOMB_X21_Y31_N20
\mregfile|muxA|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~16_combout\ = (\mregfile|muxA|Mux9~0_combout\ & (((\mregfile|muxA|Mux9~1_combout\)))) # (!\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux1~11_combout\))) # (!\mregfile|muxA|Mux9~1_combout\ & 
-- (\mregfile|muxA|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux1~15_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux9~1_combout\,
	datad => \mregfile|muxA|Mux1~11_combout\,
	combout => \mregfile|muxA|Mux1~16_combout\);

-- Location: LCCOMB_X21_Y31_N4
\mregfile|muxA|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux1~19_combout\ = (\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux1~16_combout\ & (\mregfile|muxA|Mux1~18_combout\)) # (!\mregfile|muxA|Mux1~16_combout\ & ((\mregfile|muxA|Mux1~9_combout\))))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (((\mregfile|muxA|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux1~18_combout\,
	datab => \mregfile|muxA|Mux9~0_combout\,
	datac => \mregfile|muxA|Mux1~9_combout\,
	datad => \mregfile|muxA|Mux1~16_combout\,
	combout => \mregfile|muxA|Mux1~19_combout\);

-- Location: IOIBUF_X50_Y41_N8
\rd_data[31]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd_data(31),
	o => \rd_data[31]~input_o\);

-- Location: LCCOMB_X22_Y30_N10
\mregfile|register_loop[2].register_inst|Q~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|register_loop[2].register_inst|Q~32_combout\ = (\rst_ni~input_o\ & \rd_data[31]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_ni~input_o\,
	datad => \rd_data[31]~input_o\,
	combout => \mregfile|register_loop[2].register_inst|Q~32_combout\);

-- Location: FF_X21_Y30_N25
\mregfile|register_loop[3].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[3].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[3].register_inst|Q\(31));

-- Location: FF_X21_Y30_N15
\mregfile|register_loop[2].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[2].register_inst|Q[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[2].register_inst|Q\(31));

-- Location: FF_X19_Y33_N25
\mregfile|register_loop[6].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[6].register_inst|Q[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[6].register_inst|Q\(31));

-- Location: FF_X19_Y33_N19
\mregfile|register_loop[4].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[4].register_inst|Q[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[4].register_inst|Q\(31));

-- Location: LCCOMB_X19_Y33_N24
\mregfile|muxA|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~12_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(31))))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[4].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[6].register_inst|Q\(31),
	datad => \mregfile|register_loop[4].register_inst|Q\(31),
	combout => \mregfile|muxA|Mux0~12_combout\);

-- Location: FF_X18_Y33_N19
\mregfile|register_loop[5].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[5].register_inst|Q[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[5].register_inst|Q\(31));

-- Location: FF_X19_Y29_N21
\mregfile|register_loop[7].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[7].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[7].register_inst|Q\(31));

-- Location: LCCOMB_X18_Y33_N18
\mregfile|muxA|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~13_combout\ = (\mregfile|muxA|Mux0~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(31))) # (!\rs1_addr[0]~input_o\))) # (!\mregfile|muxA|Mux0~12_combout\ & (\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[5].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux0~12_combout\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[5].register_inst|Q\(31),
	datad => \mregfile|register_loop[7].register_inst|Q\(31),
	combout => \mregfile|muxA|Mux0~13_combout\);

-- Location: FF_X19_Y29_N27
\mregfile|register_loop[1].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[1].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[1].register_inst|Q\(31));

-- Location: LCCOMB_X21_Y30_N10
\mregfile|muxA|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~14_combout\ = (\mregfile|muxA|Mux9~3_combout\ & ((\mregfile|muxA|Mux9~4_combout\ & (\mregfile|muxA|Mux0~13_combout\)) # (!\mregfile|muxA|Mux9~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(31)))))) # 
-- (!\mregfile|muxA|Mux9~3_combout\ & (((\mregfile|muxA|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux9~3_combout\,
	datab => \mregfile|muxA|Mux0~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(31),
	datad => \mregfile|muxA|Mux9~4_combout\,
	combout => \mregfile|muxA|Mux0~14_combout\);

-- Location: LCCOMB_X21_Y30_N14
\mregfile|muxA|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~15_combout\ = (\mregfile|muxA|Mux9~2_combout\ & ((\mregfile|muxA|Mux0~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(31))) # (!\mregfile|muxA|Mux0~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(31)))))) # 
-- (!\mregfile|muxA|Mux9~2_combout\ & (((\mregfile|muxA|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[3].register_inst|Q\(31),
	datab => \mregfile|muxA|Mux9~2_combout\,
	datac => \mregfile|register_loop[2].register_inst|Q\(31),
	datad => \mregfile|muxA|Mux0~14_combout\,
	combout => \mregfile|muxA|Mux0~15_combout\);

-- Location: FF_X25_Y27_N23
\mregfile|register_loop[17].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[17].register_inst|Q[10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[17].register_inst|Q\(31));

-- Location: FF_X25_Y27_N29
\mregfile|register_loop[25].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[25].register_inst|Q[26]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[25].register_inst|Q\(31));

-- Location: LCCOMB_X25_Y27_N28
\mregfile|muxA|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~2_combout\ = (\rs1_addr[2]~input_o\ & (((\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & ((\rs1_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(31)))) # (!\rs1_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[17].register_inst|Q\(31),
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[25].register_inst|Q\(31),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux0~2_combout\);

-- Location: FF_X24_Y25_N17
\mregfile|register_loop[21].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[21].register_inst|Q[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[21].register_inst|Q\(31));

-- Location: FF_X24_Y25_N3
\mregfile|register_loop[29].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[29].register_inst|Q[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[29].register_inst|Q\(31));

-- Location: LCCOMB_X24_Y25_N16
\mregfile|muxA|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~3_combout\ = (\mregfile|muxA|Mux0~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(31))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux0~2_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[21].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux0~2_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[21].register_inst|Q\(31),
	datad => \mregfile|register_loop[29].register_inst|Q\(31),
	combout => \mregfile|muxA|Mux0~3_combout\);

-- Location: FF_X21_Y27_N27
\mregfile|register_loop[30].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[30].register_inst|Q[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[30].register_inst|Q\(31));

-- Location: FF_X21_Y27_N9
\mregfile|register_loop[26].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[26].register_inst|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[26].register_inst|Q\(31));

-- Location: FF_X17_Y29_N23
\mregfile|register_loop[18].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[18].register_inst|Q[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[18].register_inst|Q\(31));

-- Location: FF_X17_Y29_N21
\mregfile|register_loop[22].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[22].register_inst|Q[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[22].register_inst|Q\(31));

-- Location: LCCOMB_X17_Y29_N20
\mregfile|muxA|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~4_combout\ = (\rs1_addr[3]~input_o\ & (((\rs1_addr[2]~input_o\)))) # (!\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(31)))) # (!\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[18].register_inst|Q\(31),
	datac => \mregfile|register_loop[22].register_inst|Q\(31),
	datad => \rs1_addr[2]~input_o\,
	combout => \mregfile|muxA|Mux0~4_combout\);

-- Location: LCCOMB_X21_Y27_N8
\mregfile|muxA|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~5_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux0~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(31))) # (!\mregfile|muxA|Mux0~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(31)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[30].register_inst|Q\(31),
	datab => \rs1_addr[3]~input_o\,
	datac => \mregfile|register_loop[26].register_inst|Q\(31),
	datad => \mregfile|muxA|Mux0~4_combout\,
	combout => \mregfile|muxA|Mux0~5_combout\);

-- Location: FF_X18_Y28_N27
\mregfile|register_loop[24].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[24].register_inst|Q[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[24].register_inst|Q\(31));

-- Location: FF_X18_Y28_N21
\mregfile|register_loop[16].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[16].register_inst|Q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[16].register_inst|Q\(31));

-- Location: LCCOMB_X18_Y28_N26
\mregfile|muxA|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~6_combout\ = (\rs1_addr[3]~input_o\ & ((\rs1_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(31))))) # (!\rs1_addr[3]~input_o\ & (!\rs1_addr[2]~input_o\ & ((\mregfile|register_loop[16].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[24].register_inst|Q\(31),
	datad => \mregfile|register_loop[16].register_inst|Q\(31),
	combout => \mregfile|muxA|Mux0~6_combout\);

-- Location: FF_X19_Y26_N29
\mregfile|register_loop[20].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[20].register_inst|Q[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[20].register_inst|Q\(31));

-- Location: FF_X19_Y26_N7
\mregfile|register_loop[28].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[28].register_inst|Q[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[28].register_inst|Q\(31));

-- Location: LCCOMB_X19_Y26_N28
\mregfile|muxA|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~7_combout\ = (\mregfile|muxA|Mux0~6_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(31))) # (!\rs1_addr[2]~input_o\))) # (!\mregfile|muxA|Mux0~6_combout\ & (\rs1_addr[2]~input_o\ & 
-- (\mregfile|register_loop[20].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux0~6_combout\,
	datab => \rs1_addr[2]~input_o\,
	datac => \mregfile|register_loop[20].register_inst|Q\(31),
	datad => \mregfile|register_loop[28].register_inst|Q\(31),
	combout => \mregfile|muxA|Mux0~7_combout\);

-- Location: LCCOMB_X22_Y30_N26
\mregfile|muxA|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~8_combout\ = (\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\) # ((\mregfile|muxA|Mux0~5_combout\)))) # (!\rs1_addr[1]~input_o\ & (!\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux0~5_combout\,
	datad => \mregfile|muxA|Mux0~7_combout\,
	combout => \mregfile|muxA|Mux0~8_combout\);

-- Location: FF_X26_Y32_N15
\mregfile|register_loop[31].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[31].register_inst|Q[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[31].register_inst|Q\(31));

-- Location: FF_X26_Y32_N29
\mregfile|register_loop[27].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[27].register_inst|Q[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[27].register_inst|Q\(31));

-- Location: FF_X25_Y31_N15
\mregfile|register_loop[19].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[19].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[19].register_inst|Q\(31));

-- Location: FF_X25_Y31_N29
\mregfile|register_loop[23].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[23].register_inst|Q[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[23].register_inst|Q\(31));

-- Location: LCCOMB_X25_Y31_N28
\mregfile|muxA|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~9_combout\ = (\rs1_addr[2]~input_o\ & (((\mregfile|register_loop[23].register_inst|Q\(31)) # (\rs1_addr[3]~input_o\)))) # (!\rs1_addr[2]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(31) & ((!\rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[2]~input_o\,
	datab => \mregfile|register_loop[19].register_inst|Q\(31),
	datac => \mregfile|register_loop[23].register_inst|Q\(31),
	datad => \rs1_addr[3]~input_o\,
	combout => \mregfile|muxA|Mux0~9_combout\);

-- Location: LCCOMB_X26_Y32_N28
\mregfile|muxA|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~10_combout\ = (\rs1_addr[3]~input_o\ & ((\mregfile|muxA|Mux0~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(31))) # (!\mregfile|muxA|Mux0~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(31)))))) # 
-- (!\rs1_addr[3]~input_o\ & (((\mregfile|muxA|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[3]~input_o\,
	datab => \mregfile|register_loop[31].register_inst|Q\(31),
	datac => \mregfile|register_loop[27].register_inst|Q\(31),
	datad => \mregfile|muxA|Mux0~9_combout\,
	combout => \mregfile|muxA|Mux0~10_combout\);

-- Location: LCCOMB_X22_Y30_N20
\mregfile|muxA|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~11_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux0~8_combout\ & ((\mregfile|muxA|Mux0~10_combout\))) # (!\mregfile|muxA|Mux0~8_combout\ & (\mregfile|muxA|Mux0~3_combout\)))) # (!\rs1_addr[0]~input_o\ & 
-- (((\mregfile|muxA|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[0]~input_o\,
	datab => \mregfile|muxA|Mux0~3_combout\,
	datac => \mregfile|muxA|Mux0~8_combout\,
	datad => \mregfile|muxA|Mux0~10_combout\,
	combout => \mregfile|muxA|Mux0~11_combout\);

-- Location: LCCOMB_X22_Y30_N22
\mregfile|muxA|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~16_combout\ = (\mregfile|muxA|Mux9~1_combout\ & (((\mregfile|muxA|Mux9~0_combout\)))) # (!\mregfile|muxA|Mux9~1_combout\ & ((\mregfile|muxA|Mux9~0_combout\ & ((\mregfile|muxA|Mux0~11_combout\))) # (!\mregfile|muxA|Mux9~0_combout\ & 
-- (\mregfile|muxA|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux0~15_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux9~0_combout\,
	datad => \mregfile|muxA|Mux0~11_combout\,
	combout => \mregfile|muxA|Mux0~16_combout\);

-- Location: FF_X23_Y32_N9
\mregfile|register_loop[11].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[11].register_inst|Q[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[11].register_inst|Q\(31));

-- Location: FF_X23_Y32_N15
\mregfile|register_loop[10].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[10].register_inst|Q[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[10].register_inst|Q\(31));

-- Location: FF_X22_Y31_N23
\mregfile|register_loop[8].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[8].register_inst|Q[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[8].register_inst|Q\(31));

-- Location: FF_X22_Y31_N21
\mregfile|register_loop[9].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[9].register_inst|Q[16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[9].register_inst|Q\(31));

-- Location: LCCOMB_X22_Y31_N20
\mregfile|muxA|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~0_combout\ = (\rs1_addr[1]~input_o\ & (((\rs1_addr[0]~input_o\)))) # (!\rs1_addr[1]~input_o\ & ((\rs1_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(31)))) # (!\rs1_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[8].register_inst|Q\(31),
	datac => \mregfile|register_loop[9].register_inst|Q\(31),
	datad => \rs1_addr[0]~input_o\,
	combout => \mregfile|muxA|Mux0~0_combout\);

-- Location: LCCOMB_X23_Y32_N14
\mregfile|muxA|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~1_combout\ = (\rs1_addr[1]~input_o\ & ((\mregfile|muxA|Mux0~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(31))) # (!\mregfile|muxA|Mux0~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(31)))))) # 
-- (!\rs1_addr[1]~input_o\ & (((\mregfile|muxA|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs1_addr[1]~input_o\,
	datab => \mregfile|register_loop[11].register_inst|Q\(31),
	datac => \mregfile|register_loop[10].register_inst|Q\(31),
	datad => \mregfile|muxA|Mux0~0_combout\,
	combout => \mregfile|muxA|Mux0~1_combout\);

-- Location: FF_X22_Y30_N11
\mregfile|register_loop[15].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	d => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	ena => \mregfile|register_loop[15].register_inst|Q[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[15].register_inst|Q\(31));

-- Location: FF_X23_Y28_N23
\mregfile|register_loop[12].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[12].register_inst|Q[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[12].register_inst|Q\(31));

-- Location: FF_X23_Y28_N21
\mregfile|register_loop[14].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[14].register_inst|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[14].register_inst|Q\(31));

-- Location: LCCOMB_X23_Y28_N20
\mregfile|muxA|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~17_combout\ = (\rs1_addr[0]~input_o\ & (((\rs1_addr[1]~input_o\)))) # (!\rs1_addr[0]~input_o\ & ((\rs1_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(31)))) # (!\rs1_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[12].register_inst|Q\(31),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(31),
	datad => \rs1_addr[1]~input_o\,
	combout => \mregfile|muxA|Mux0~17_combout\);

-- Location: FF_X22_Y30_N17
\mregfile|register_loop[13].register_inst|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_i~inputclkctrl_outclk\,
	asdata => \mregfile|register_loop[2].register_inst|Q~32_combout\,
	sload => VCC,
	ena => \mregfile|register_loop[13].register_inst|Q[22]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mregfile|register_loop[13].register_inst|Q\(31));

-- Location: LCCOMB_X22_Y30_N28
\mregfile|muxA|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~18_combout\ = (\rs1_addr[0]~input_o\ & ((\mregfile|muxA|Mux0~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(31))) # (!\mregfile|muxA|Mux0~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(31)))))) # 
-- (!\rs1_addr[0]~input_o\ & (((\mregfile|muxA|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(31),
	datab => \rs1_addr[0]~input_o\,
	datac => \mregfile|muxA|Mux0~17_combout\,
	datad => \mregfile|register_loop[13].register_inst|Q\(31),
	combout => \mregfile|muxA|Mux0~18_combout\);

-- Location: LCCOMB_X22_Y30_N30
\mregfile|muxA|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxA|Mux0~19_combout\ = (\mregfile|muxA|Mux0~16_combout\ & (((\mregfile|muxA|Mux0~18_combout\)) # (!\mregfile|muxA|Mux9~1_combout\))) # (!\mregfile|muxA|Mux0~16_combout\ & (\mregfile|muxA|Mux9~1_combout\ & (\mregfile|muxA|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxA|Mux0~16_combout\,
	datab => \mregfile|muxA|Mux9~1_combout\,
	datac => \mregfile|muxA|Mux0~1_combout\,
	datad => \mregfile|muxA|Mux0~18_combout\,
	combout => \mregfile|muxA|Mux0~19_combout\);

-- Location: IOIBUF_X16_Y41_N8
\rs2_addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs2_addr(2),
	o => \rs2_addr[2]~input_o\);

-- Location: IOIBUF_X16_Y41_N1
\rs2_addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs2_addr(3),
	o => \rs2_addr[3]~input_o\);

-- Location: IOIBUF_X52_Y19_N8
\rs2_addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs2_addr(4),
	o => \rs2_addr[4]~input_o\);

-- Location: LCCOMB_X25_Y26_N14
\mregfile|muxB|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~0_combout\ = (\rs2_addr[4]~input_o\) # ((\rs2_addr[2]~input_o\ & \rs2_addr[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rs2_addr[2]~input_o\,
	datac => \rs2_addr[3]~input_o\,
	datad => \rs2_addr[4]~input_o\,
	combout => \mregfile|muxB|Mux0~0_combout\);

-- Location: IOIBUF_X18_Y41_N8
\rs2_addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs2_addr(1),
	o => \rs2_addr[1]~input_o\);

-- Location: LCCOMB_X19_Y28_N26
\mregfile|muxB|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[20].register_inst|Q\(0))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(0),
	datad => \mregfile|register_loop[20].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~4_combout\);

-- Location: LCCOMB_X23_Y29_N8
\mregfile|muxB|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux31~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(0)))) # (!\mregfile|muxB|Mux31~4_combout\ & (\mregfile|register_loop[24].register_inst|Q\(0))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(0),
	datac => \mregfile|register_loop[28].register_inst|Q\(0),
	datad => \mregfile|muxB|Mux31~4_combout\,
	combout => \mregfile|muxB|Mux31~5_combout\);

-- Location: LCCOMB_X28_Y25_N26
\mregfile|muxB|Mux31~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~2_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(0)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[17].register_inst|Q\(0) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(0),
	datac => \mregfile|register_loop[17].register_inst|Q\(0),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux31~2_combout\);

-- Location: LCCOMB_X27_Y25_N18
\mregfile|muxB|Mux31~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux31~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(0)))) # (!\mregfile|muxB|Mux31~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(0))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(0),
	datac => \mregfile|register_loop[29].register_inst|Q\(0),
	datad => \mregfile|muxB|Mux31~2_combout\,
	combout => \mregfile|muxB|Mux31~3_combout\);

-- Location: IOIBUF_X18_Y41_N1
\rs2_addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rs2_addr(0),
	o => \rs2_addr[0]~input_o\);

-- Location: LCCOMB_X23_Y33_N6
\mregfile|muxB|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~6_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux31~3_combout\))) # (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux31~5_combout\,
	datac => \mregfile|muxB|Mux31~3_combout\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux31~6_combout\);

-- Location: LCCOMB_X28_Y29_N18
\mregfile|muxB|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~7_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(0))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(0),
	datad => \mregfile|register_loop[23].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~7_combout\);

-- Location: LCCOMB_X27_Y26_N10
\mregfile|muxB|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~8_combout\ = (\mregfile|muxB|Mux31~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(0))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux31~7_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[27].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux31~7_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(0),
	datad => \mregfile|register_loop[27].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~8_combout\);

-- Location: LCCOMB_X25_Y26_N26
\mregfile|muxB|Mux31~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(0)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(0),
	datad => \mregfile|register_loop[22].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~0_combout\);

-- Location: LCCOMB_X25_Y24_N10
\mregfile|muxB|Mux31~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~1_combout\ = (\mregfile|muxB|Mux31~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(0)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux31~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(0) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux31~0_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(0),
	datac => \mregfile|register_loop[30].register_inst|Q\(0),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux31~1_combout\);

-- Location: LCCOMB_X26_Y29_N28
\mregfile|muxB|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux31~6_combout\ & (\mregfile|muxB|Mux31~8_combout\)) # (!\mregfile|muxB|Mux31~6_combout\ & ((\mregfile|muxB|Mux31~1_combout\))))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|muxB|Mux31~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux31~6_combout\,
	datac => \mregfile|muxB|Mux31~8_combout\,
	datad => \mregfile|muxB|Mux31~1_combout\,
	combout => \mregfile|muxB|Mux31~9_combout\);

-- Location: LCCOMB_X18_Y27_N12
\mregfile|muxB|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~2_combout\ = (!\rs2_addr[2]~input_o\ & \rs2_addr[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux0~2_combout\);

-- Location: LCCOMB_X22_Y26_N4
\mregfile|muxB|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~4_combout\ = (\rs2_addr[2]~input_o\) # ((\rs2_addr[1]~input_o\ & \rs2_addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux0~4_combout\);

-- Location: LCCOMB_X18_Y29_N18
\mregfile|muxB|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~12_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(0))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(0),
	datac => \mregfile|register_loop[4].register_inst|Q\(0),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux31~12_combout\);

-- Location: LCCOMB_X18_Y30_N10
\mregfile|muxB|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~13_combout\ = (\mregfile|muxB|Mux31~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(0))) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux31~12_combout\ & (\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[6].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux31~12_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(0),
	datad => \mregfile|register_loop[6].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~13_combout\);

-- Location: LCCOMB_X22_Y26_N26
\mregfile|muxB|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~3_combout\ = (\rs2_addr[2]~input_o\) # ((!\rs2_addr[1]~input_o\ & \rs2_addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux0~3_combout\);

-- Location: LCCOMB_X17_Y30_N8
\mregfile|muxB|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux31~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(0) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux31~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(0),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux31~14_combout\);

-- Location: LCCOMB_X19_Y30_N10
\mregfile|muxB|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux31~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(0))) # (!\mregfile|muxB|Mux31~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(0)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux31~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux31~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(0),
	datad => \mregfile|register_loop[2].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~15_combout\);

-- Location: LCCOMB_X25_Y29_N2
\mregfile|muxB|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~10_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(0)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(0),
	datad => \mregfile|register_loop[10].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~10_combout\);

-- Location: LCCOMB_X26_Y29_N2
\mregfile|muxB|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~11_combout\ = (\mregfile|muxB|Mux31~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(0))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux31~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux31~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(0),
	datad => \mregfile|register_loop[9].register_inst|Q\(0),
	combout => \mregfile|muxB|Mux31~11_combout\);

-- Location: LCCOMB_X23_Y26_N28
\mregfile|muxB|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~1_combout\ = (!\rs2_addr[4]~input_o\ & \rs2_addr[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rs2_addr[4]~input_o\,
	datac => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux0~1_combout\);

-- Location: LCCOMB_X26_Y29_N22
\mregfile|muxB|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux31~11_combout\) # (\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux31~15_combout\ & ((!\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux31~15_combout\,
	datab => \mregfile|muxB|Mux31~11_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux31~16_combout\);

-- Location: LCCOMB_X27_Y27_N14
\mregfile|muxB|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~17_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(0)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[12].register_inst|Q\(0) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[13].register_inst|Q\(0),
	datac => \mregfile|register_loop[12].register_inst|Q\(0),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux31~17_combout\);

-- Location: LCCOMB_X28_Y27_N0
\mregfile|muxB|Mux31~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux31~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(0))) # (!\mregfile|muxB|Mux31~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(0)))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(0),
	datac => \mregfile|register_loop[14].register_inst|Q\(0),
	datad => \mregfile|muxB|Mux31~17_combout\,
	combout => \mregfile|muxB|Mux31~18_combout\);

-- Location: LCCOMB_X26_Y29_N0
\mregfile|muxB|Mux31~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux31~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux31~16_combout\ & ((\mregfile|muxB|Mux31~18_combout\))) # (!\mregfile|muxB|Mux31~16_combout\ & (\mregfile|muxB|Mux31~9_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ 
-- & (((\mregfile|muxB|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~0_combout\,
	datab => \mregfile|muxB|Mux31~9_combout\,
	datac => \mregfile|muxB|Mux31~16_combout\,
	datad => \mregfile|muxB|Mux31~18_combout\,
	combout => \mregfile|muxB|Mux31~19_combout\);

-- Location: LCCOMB_X18_Y29_N30
\mregfile|muxB|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~12_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(1)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(1) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[6].register_inst|Q\(1),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(1),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux30~12_combout\);

-- Location: LCCOMB_X19_Y29_N2
\mregfile|muxB|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux30~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(1)))) # (!\mregfile|muxB|Mux30~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(1))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(1),
	datac => \mregfile|register_loop[7].register_inst|Q\(1),
	datad => \mregfile|muxB|Mux30~12_combout\,
	combout => \mregfile|muxB|Mux30~13_combout\);

-- Location: LCCOMB_X19_Y29_N24
\mregfile|muxB|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|muxB|Mux30~13_combout\)) # (!\mregfile|muxB|Mux0~3_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux0~3_combout\ & 
-- (\mregfile|register_loop[1].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux0~3_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(1),
	datad => \mregfile|muxB|Mux30~13_combout\,
	combout => \mregfile|muxB|Mux30~14_combout\);

-- Location: LCCOMB_X19_Y30_N30
\mregfile|muxB|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux30~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(1))) # (!\mregfile|muxB|Mux30~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(1)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux30~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(1),
	datad => \mregfile|register_loop[2].register_inst|Q\(1),
	combout => \mregfile|muxB|Mux30~15_combout\);

-- Location: LCCOMB_X24_Y24_N2
\mregfile|muxB|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~4_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(1)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(1),
	datad => \mregfile|register_loop[22].register_inst|Q\(1),
	combout => \mregfile|muxB|Mux30~4_combout\);

-- Location: LCCOMB_X25_Y24_N6
\mregfile|muxB|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux30~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(1)))) # (!\mregfile|muxB|Mux30~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(1))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q\(1),
	datac => \mregfile|register_loop[30].register_inst|Q\(1),
	datad => \mregfile|muxB|Mux30~4_combout\,
	combout => \mregfile|muxB|Mux30~5_combout\);

-- Location: LCCOMB_X19_Y28_N10
\mregfile|muxB|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~6_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(1)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(1),
	datad => \mregfile|register_loop[24].register_inst|Q\(1),
	combout => \mregfile|muxB|Mux30~6_combout\);

-- Location: LCCOMB_X23_Y29_N28
\mregfile|muxB|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~7_combout\ = (\mregfile|muxB|Mux30~6_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(1)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux30~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(1) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux30~6_combout\,
	datab => \mregfile|register_loop[20].register_inst|Q\(1),
	datac => \mregfile|register_loop[28].register_inst|Q\(1),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux30~7_combout\);

-- Location: LCCOMB_X26_Y29_N26
\mregfile|muxB|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~8_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|muxB|Mux30~5_combout\)))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux30~5_combout\,
	datad => \mregfile|muxB|Mux30~7_combout\,
	combout => \mregfile|muxB|Mux30~8_combout\);

-- Location: LCCOMB_X28_Y25_N6
\mregfile|muxB|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~2_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(1)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[17].register_inst|Q\(1) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(1),
	datac => \mregfile|register_loop[17].register_inst|Q\(1),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux30~2_combout\);

-- Location: LCCOMB_X27_Y25_N6
\mregfile|muxB|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux30~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(1)))) # (!\mregfile|muxB|Mux30~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(1))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[21].register_inst|Q\(1),
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(1),
	datad => \mregfile|muxB|Mux30~2_combout\,
	combout => \mregfile|muxB|Mux30~3_combout\);

-- Location: LCCOMB_X28_Y29_N6
\mregfile|muxB|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~9_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(1)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(1),
	datad => \mregfile|register_loop[23].register_inst|Q\(1),
	combout => \mregfile|muxB|Mux30~9_combout\);

-- Location: LCCOMB_X27_Y26_N30
\mregfile|muxB|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux30~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(1)))) # (!\mregfile|muxB|Mux30~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(1))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[27].register_inst|Q\(1),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(1),
	datad => \mregfile|muxB|Mux30~9_combout\,
	combout => \mregfile|muxB|Mux30~10_combout\);

-- Location: LCCOMB_X26_Y29_N20
\mregfile|muxB|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~11_combout\ = (\mregfile|muxB|Mux30~8_combout\ & (((\mregfile|muxB|Mux30~10_combout\) # (!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux30~8_combout\ & (\mregfile|muxB|Mux30~3_combout\ & (\rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux30~8_combout\,
	datab => \mregfile|muxB|Mux30~3_combout\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux30~10_combout\,
	combout => \mregfile|muxB|Mux30~11_combout\);

-- Location: LCCOMB_X26_Y29_N30
\mregfile|muxB|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux30~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux30~15_combout\,
	datab => \mregfile|muxB|Mux30~11_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux30~16_combout\);

-- Location: LCCOMB_X26_Y28_N30
\mregfile|muxB|Mux30~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~17_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[14].register_inst|Q\(1))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[14].register_inst|Q\(1),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(1),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux30~17_combout\);

-- Location: LCCOMB_X22_Y28_N8
\mregfile|muxB|Mux30~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~18_combout\ = (\mregfile|muxB|Mux30~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(1))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux30~17_combout\ & (\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[13].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux30~17_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(1),
	datad => \mregfile|register_loop[15].register_inst|Q\(1),
	combout => \mregfile|muxB|Mux30~18_combout\);

-- Location: LCCOMB_X25_Y29_N22
\mregfile|muxB|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~0_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[9].register_inst|Q\(1))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(1),
	datad => \mregfile|register_loop[9].register_inst|Q\(1),
	combout => \mregfile|muxB|Mux30~0_combout\);

-- Location: LCCOMB_X26_Y29_N6
\mregfile|muxB|Mux30~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux30~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(1))) # (!\mregfile|muxB|Mux30~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(1)))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux30~0_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(1),
	datad => \mregfile|register_loop[10].register_inst|Q\(1),
	combout => \mregfile|muxB|Mux30~1_combout\);

-- Location: LCCOMB_X26_Y29_N8
\mregfile|muxB|Mux30~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux30~19_combout\ = (\mregfile|muxB|Mux30~16_combout\ & ((\mregfile|muxB|Mux30~18_combout\) # ((!\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux30~16_combout\ & (((\mregfile|muxB|Mux0~1_combout\ & 
-- \mregfile|muxB|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux30~16_combout\,
	datab => \mregfile|muxB|Mux30~18_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux30~1_combout\,
	combout => \mregfile|muxB|Mux30~19_combout\);

-- Location: LCCOMB_X28_Y29_N26
\mregfile|muxB|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(2)) # ((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & (((\mregfile|register_loop[19].register_inst|Q\(2) & !\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[23].register_inst|Q\(2),
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(2),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux29~7_combout\);

-- Location: LCCOMB_X27_Y26_N26
\mregfile|muxB|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux29~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(2)))) # (!\mregfile|muxB|Mux29~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(2))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(2),
	datac => \mregfile|register_loop[31].register_inst|Q\(2),
	datad => \mregfile|muxB|Mux29~7_combout\,
	combout => \mregfile|muxB|Mux29~8_combout\);

-- Location: LCCOMB_X24_Y24_N14
\mregfile|muxB|Mux29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(2)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(2),
	datad => \mregfile|register_loop[22].register_inst|Q\(2),
	combout => \mregfile|muxB|Mux29~0_combout\);

-- Location: LCCOMB_X25_Y24_N26
\mregfile|muxB|Mux29~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~1_combout\ = (\mregfile|muxB|Mux29~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(2)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux29~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(2) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux29~0_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(2),
	datac => \mregfile|register_loop[30].register_inst|Q\(2),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux29~1_combout\);

-- Location: LCCOMB_X19_Y28_N16
\mregfile|muxB|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~4_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(2)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(2),
	datad => \mregfile|register_loop[24].register_inst|Q\(2),
	combout => \mregfile|muxB|Mux29~4_combout\);

-- Location: LCCOMB_X23_Y29_N6
\mregfile|muxB|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~5_combout\ = (\mregfile|muxB|Mux29~4_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(2)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux29~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(2) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux29~4_combout\,
	datab => \mregfile|register_loop[20].register_inst|Q\(2),
	datac => \mregfile|register_loop[28].register_inst|Q\(2),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux29~5_combout\);

-- Location: LCCOMB_X28_Y25_N10
\mregfile|muxB|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~2_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(2)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[17].register_inst|Q\(2) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[25].register_inst|Q\(2),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(2),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux29~2_combout\);

-- Location: LCCOMB_X27_Y25_N2
\mregfile|muxB|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux29~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(2))) # (!\mregfile|muxB|Mux29~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(2)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux29~2_combout\,
	datac => \mregfile|register_loop[29].register_inst|Q\(2),
	datad => \mregfile|register_loop[21].register_inst|Q\(2),
	combout => \mregfile|muxB|Mux29~3_combout\);

-- Location: LCCOMB_X27_Y26_N28
\mregfile|muxB|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~6_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux29~3_combout\))) # (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux29~5_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux29~3_combout\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux29~6_combout\);

-- Location: LCCOMB_X27_Y26_N14
\mregfile|muxB|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux29~6_combout\ & (\mregfile|muxB|Mux29~8_combout\)) # (!\mregfile|muxB|Mux29~6_combout\ & ((\mregfile|muxB|Mux29~1_combout\))))) # (!\rs2_addr[1]~input_o\ & 
-- (((\mregfile|muxB|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux29~8_combout\,
	datab => \mregfile|muxB|Mux29~1_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux29~6_combout\,
	combout => \mregfile|muxB|Mux29~9_combout\);

-- Location: LCCOMB_X18_Y29_N4
\mregfile|muxB|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~12_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(2))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[5].register_inst|Q\(2),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(2),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux29~12_combout\);

-- Location: LCCOMB_X18_Y30_N0
\mregfile|muxB|Mux29~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux29~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(2)))) # (!\mregfile|muxB|Mux29~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(2))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[6].register_inst|Q\(2),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(2),
	datad => \mregfile|muxB|Mux29~12_combout\,
	combout => \mregfile|muxB|Mux29~13_combout\);

-- Location: LCCOMB_X18_Y31_N8
\mregfile|muxB|Mux29~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux29~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(2))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(2),
	datad => \mregfile|muxB|Mux29~13_combout\,
	combout => \mregfile|muxB|Mux29~14_combout\);

-- Location: LCCOMB_X19_Y30_N18
\mregfile|muxB|Mux29~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux29~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(2)))) # (!\mregfile|muxB|Mux29~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(2))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(2),
	datac => \mregfile|register_loop[3].register_inst|Q\(2),
	datad => \mregfile|muxB|Mux29~14_combout\,
	combout => \mregfile|muxB|Mux29~15_combout\);

-- Location: LCCOMB_X25_Y29_N26
\mregfile|muxB|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~10_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[10].register_inst|Q\(2))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[8].register_inst|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(2),
	datac => \mregfile|register_loop[8].register_inst|Q\(2),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux29~10_combout\);

-- Location: LCCOMB_X26_Y29_N10
\mregfile|muxB|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~11_combout\ = (\mregfile|muxB|Mux29~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(2))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux29~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux29~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(2),
	datad => \mregfile|register_loop[9].register_inst|Q\(2),
	combout => \mregfile|muxB|Mux29~11_combout\);

-- Location: LCCOMB_X26_Y29_N18
\mregfile|muxB|Mux29~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux29~11_combout\))) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- (\mregfile|muxB|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~0_combout\,
	datab => \mregfile|muxB|Mux29~15_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux29~11_combout\,
	combout => \mregfile|muxB|Mux29~16_combout\);

-- Location: LCCOMB_X27_Y29_N10
\mregfile|muxB|Mux29~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~17_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(2)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(2),
	datad => \mregfile|register_loop[13].register_inst|Q\(2),
	combout => \mregfile|muxB|Mux29~17_combout\);

-- Location: LCCOMB_X28_Y27_N14
\mregfile|muxB|Mux29~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~18_combout\ = (\mregfile|muxB|Mux29~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(2)) # ((!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux29~17_combout\ & (((\mregfile|register_loop[14].register_inst|Q\(2) & 
-- \rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux29~17_combout\,
	datab => \mregfile|register_loop[15].register_inst|Q\(2),
	datac => \mregfile|register_loop[14].register_inst|Q\(2),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux29~18_combout\);

-- Location: LCCOMB_X27_Y26_N8
\mregfile|muxB|Mux29~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux29~19_combout\ = (\mregfile|muxB|Mux29~16_combout\ & (((\mregfile|muxB|Mux29~18_combout\) # (!\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux29~16_combout\ & (\mregfile|muxB|Mux29~9_combout\ & (\mregfile|muxB|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux29~9_combout\,
	datab => \mregfile|muxB|Mux29~16_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux29~18_combout\,
	combout => \mregfile|muxB|Mux29~19_combout\);

-- Location: LCCOMB_X26_Y28_N20
\mregfile|muxB|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~17_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(3)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(3),
	datad => \mregfile|register_loop[14].register_inst|Q\(3),
	combout => \mregfile|muxB|Mux28~17_combout\);

-- Location: LCCOMB_X26_Y26_N24
\mregfile|muxB|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux28~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(3))) # (!\mregfile|muxB|Mux28~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(3)))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(3),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(3),
	datad => \mregfile|muxB|Mux28~17_combout\,
	combout => \mregfile|muxB|Mux28~18_combout\);

-- Location: LCCOMB_X18_Y29_N8
\mregfile|muxB|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~12_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(3)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(3) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(3),
	datac => \mregfile|register_loop[4].register_inst|Q\(3),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux28~12_combout\);

-- Location: LCCOMB_X19_Y29_N14
\mregfile|muxB|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux28~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(3)))) # (!\mregfile|muxB|Mux28~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(3))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(3),
	datac => \mregfile|register_loop[7].register_inst|Q\(3),
	datad => \mregfile|muxB|Mux28~12_combout\,
	combout => \mregfile|muxB|Mux28~13_combout\);

-- Location: LCCOMB_X19_Y29_N28
\mregfile|muxB|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux28~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(3) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux28~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(3),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux28~14_combout\);

-- Location: LCCOMB_X19_Y30_N22
\mregfile|muxB|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux28~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(3)))) # (!\mregfile|muxB|Mux28~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(3))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(3),
	datac => \mregfile|register_loop[3].register_inst|Q\(3),
	datad => \mregfile|muxB|Mux28~14_combout\,
	combout => \mregfile|muxB|Mux28~15_combout\);

-- Location: LCCOMB_X28_Y29_N30
\mregfile|muxB|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(3))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(3),
	datad => \mregfile|register_loop[23].register_inst|Q\(3),
	combout => \mregfile|muxB|Mux28~9_combout\);

-- Location: LCCOMB_X27_Y26_N22
\mregfile|muxB|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux28~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(3)))) # (!\mregfile|muxB|Mux28~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(3))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(3),
	datac => \mregfile|register_loop[31].register_inst|Q\(3),
	datad => \mregfile|muxB|Mux28~9_combout\,
	combout => \mregfile|muxB|Mux28~10_combout\);

-- Location: LCCOMB_X28_Y25_N14
\mregfile|muxB|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~2_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(3)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[17].register_inst|Q\(3) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[25].register_inst|Q\(3),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(3),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux28~2_combout\);

-- Location: LCCOMB_X27_Y25_N22
\mregfile|muxB|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~3_combout\ = (\mregfile|muxB|Mux28~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(3)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux28~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(3) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux28~2_combout\,
	datab => \mregfile|register_loop[21].register_inst|Q\(3),
	datac => \mregfile|register_loop[29].register_inst|Q\(3),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux28~3_combout\);

-- Location: LCCOMB_X19_Y28_N4
\mregfile|muxB|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~6_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(3)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(3),
	datad => \mregfile|register_loop[24].register_inst|Q\(3),
	combout => \mregfile|muxB|Mux28~6_combout\);

-- Location: LCCOMB_X23_Y29_N10
\mregfile|muxB|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~7_combout\ = (\mregfile|muxB|Mux28~6_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(3)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux28~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(3) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux28~6_combout\,
	datab => \mregfile|register_loop[20].register_inst|Q\(3),
	datac => \mregfile|register_loop[28].register_inst|Q\(3),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux28~7_combout\);

-- Location: LCCOMB_X24_Y24_N10
\mregfile|muxB|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~4_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(3)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(3),
	datad => \mregfile|register_loop[22].register_inst|Q\(3),
	combout => \mregfile|muxB|Mux28~4_combout\);

-- Location: LCCOMB_X24_Y28_N2
\mregfile|muxB|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux28~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(3)))) # (!\mregfile|muxB|Mux28~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(3))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q\(3),
	datac => \mregfile|register_loop[30].register_inst|Q\(3),
	datad => \mregfile|muxB|Mux28~4_combout\,
	combout => \mregfile|muxB|Mux28~5_combout\);

-- Location: LCCOMB_X27_Y26_N18
\mregfile|muxB|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~8_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\) # (\mregfile|muxB|Mux28~5_combout\)))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux28~7_combout\ & (!\rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux28~7_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux28~5_combout\,
	combout => \mregfile|muxB|Mux28~8_combout\);

-- Location: LCCOMB_X27_Y26_N20
\mregfile|muxB|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux28~8_combout\ & (\mregfile|muxB|Mux28~10_combout\)) # (!\mregfile|muxB|Mux28~8_combout\ & ((\mregfile|muxB|Mux28~3_combout\))))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux28~10_combout\,
	datab => \mregfile|muxB|Mux28~3_combout\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux28~8_combout\,
	combout => \mregfile|muxB|Mux28~11_combout\);

-- Location: LCCOMB_X26_Y26_N8
\mregfile|muxB|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux0~0_combout\)) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux28~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux28~15_combout\,
	datad => \mregfile|muxB|Mux28~11_combout\,
	combout => \mregfile|muxB|Mux28~16_combout\);

-- Location: LCCOMB_X25_Y29_N6
\mregfile|muxB|Mux28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~0_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[9].register_inst|Q\(3))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(3),
	datad => \mregfile|register_loop[9].register_inst|Q\(3),
	combout => \mregfile|muxB|Mux28~0_combout\);

-- Location: LCCOMB_X26_Y30_N26
\mregfile|muxB|Mux28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux28~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(3)))) # (!\mregfile|muxB|Mux28~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(3))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(3),
	datac => \mregfile|register_loop[11].register_inst|Q\(3),
	datad => \mregfile|muxB|Mux28~0_combout\,
	combout => \mregfile|muxB|Mux28~1_combout\);

-- Location: LCCOMB_X26_Y26_N18
\mregfile|muxB|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux28~19_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux28~16_combout\ & (\mregfile|muxB|Mux28~18_combout\)) # (!\mregfile|muxB|Mux28~16_combout\ & ((\mregfile|muxB|Mux28~1_combout\))))) # (!\mregfile|muxB|Mux0~1_combout\ 
-- & (((\mregfile|muxB|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux28~18_combout\,
	datac => \mregfile|muxB|Mux28~16_combout\,
	datad => \mregfile|muxB|Mux28~1_combout\,
	combout => \mregfile|muxB|Mux28~19_combout\);

-- Location: LCCOMB_X27_Y27_N22
\mregfile|muxB|Mux27~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~17_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(4))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(4),
	datad => \mregfile|register_loop[13].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~17_combout\);

-- Location: LCCOMB_X28_Y27_N26
\mregfile|muxB|Mux27~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux27~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(4)))) # (!\mregfile|muxB|Mux27~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(4))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux27~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux27~17_combout\,
	datac => \mregfile|register_loop[14].register_inst|Q\(4),
	datad => \mregfile|register_loop[15].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~18_combout\);

-- Location: LCCOMB_X28_Y25_N2
\mregfile|muxB|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(4))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(4),
	datad => \mregfile|register_loop[25].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~2_combout\);

-- Location: LCCOMB_X27_Y25_N26
\mregfile|muxB|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux27~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(4)))) # (!\mregfile|muxB|Mux27~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(4))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(4),
	datac => \mregfile|register_loop[29].register_inst|Q\(4),
	datad => \mregfile|muxB|Mux27~2_combout\,
	combout => \mregfile|muxB|Mux27~3_combout\);

-- Location: LCCOMB_X22_Y29_N26
\mregfile|muxB|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~4_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(4))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(4),
	datac => \mregfile|register_loop[16].register_inst|Q\(4),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux27~4_combout\);

-- Location: LCCOMB_X23_Y29_N30
\mregfile|muxB|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~5_combout\ = (\mregfile|muxB|Mux27~4_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(4)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux27~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(4) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux27~4_combout\,
	datab => \mregfile|register_loop[20].register_inst|Q\(4),
	datac => \mregfile|register_loop[28].register_inst|Q\(4),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux27~5_combout\);

-- Location: LCCOMB_X26_Y26_N12
\mregfile|muxB|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~6_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux27~3_combout\)) # (!\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux27~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux27~3_combout\,
	datad => \mregfile|muxB|Mux27~5_combout\,
	combout => \mregfile|muxB|Mux27~6_combout\);

-- Location: LCCOMB_X24_Y24_N6
\mregfile|muxB|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~0_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(4))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[22].register_inst|Q\(4),
	datac => \mregfile|register_loop[18].register_inst|Q\(4),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux27~0_combout\);

-- Location: LCCOMB_X24_Y28_N30
\mregfile|muxB|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~1_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux27~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(4)))) # (!\mregfile|muxB|Mux27~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(4))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q\(4),
	datac => \mregfile|register_loop[30].register_inst|Q\(4),
	datad => \mregfile|muxB|Mux27~0_combout\,
	combout => \mregfile|muxB|Mux27~1_combout\);

-- Location: LCCOMB_X28_Y29_N2
\mregfile|muxB|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~7_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(4)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[19].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(4),
	datad => \mregfile|register_loop[23].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~7_combout\);

-- Location: LCCOMB_X28_Y30_N10
\mregfile|muxB|Mux27~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~8_combout\ = (\mregfile|muxB|Mux27~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(4)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux27~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(4) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux27~7_combout\,
	datab => \mregfile|register_loop[27].register_inst|Q\(4),
	datac => \mregfile|register_loop[31].register_inst|Q\(4),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux27~8_combout\);

-- Location: LCCOMB_X26_Y26_N22
\mregfile|muxB|Mux27~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux27~6_combout\ & ((\mregfile|muxB|Mux27~8_combout\))) # (!\mregfile|muxB|Mux27~6_combout\ & (\mregfile|muxB|Mux27~1_combout\)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|muxB|Mux27~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux27~6_combout\,
	datac => \mregfile|muxB|Mux27~1_combout\,
	datad => \mregfile|muxB|Mux27~8_combout\,
	combout => \mregfile|muxB|Mux27~9_combout\);

-- Location: LCCOMB_X18_Y29_N14
\mregfile|muxB|Mux27~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~12_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[5].register_inst|Q\(4)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(4),
	datad => \mregfile|register_loop[5].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~12_combout\);

-- Location: LCCOMB_X18_Y30_N6
\mregfile|muxB|Mux27~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~13_combout\ = (\mregfile|muxB|Mux27~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(4)) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux27~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(4) & 
-- ((\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux27~12_combout\,
	datab => \mregfile|register_loop[6].register_inst|Q\(4),
	datac => \mregfile|register_loop[7].register_inst|Q\(4),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux27~13_combout\);

-- Location: LCCOMB_X17_Y30_N10
\mregfile|muxB|Mux27~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux27~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(4)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux27~13_combout\,
	datab => \mregfile|muxB|Mux0~3_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(4),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux27~14_combout\);

-- Location: LCCOMB_X19_Y30_N26
\mregfile|muxB|Mux27~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux27~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(4))) # (!\mregfile|muxB|Mux27~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(4)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux27~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(4),
	datad => \mregfile|register_loop[2].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~15_combout\);

-- Location: LCCOMB_X25_Y29_N10
\mregfile|muxB|Mux27~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~10_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(4)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(4),
	datad => \mregfile|register_loop[10].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~10_combout\);

-- Location: LCCOMB_X23_Y32_N0
\mregfile|muxB|Mux27~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~11_combout\ = (\mregfile|muxB|Mux27~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(4))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux27~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux27~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(4),
	datad => \mregfile|register_loop[9].register_inst|Q\(4),
	combout => \mregfile|muxB|Mux27~11_combout\);

-- Location: LCCOMB_X26_Y26_N16
\mregfile|muxB|Mux27~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\) # (\mregfile|muxB|Mux27~11_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux27~15_combout\ & (!\mregfile|muxB|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux27~15_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux27~11_combout\,
	combout => \mregfile|muxB|Mux27~16_combout\);

-- Location: LCCOMB_X26_Y26_N2
\mregfile|muxB|Mux27~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux27~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux27~16_combout\ & (\mregfile|muxB|Mux27~18_combout\)) # (!\mregfile|muxB|Mux27~16_combout\ & ((\mregfile|muxB|Mux27~9_combout\))))) # (!\mregfile|muxB|Mux0~0_combout\ 
-- & (((\mregfile|muxB|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux27~18_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux27~9_combout\,
	datad => \mregfile|muxB|Mux27~16_combout\,
	combout => \mregfile|muxB|Mux27~19_combout\);

-- Location: LCCOMB_X18_Y29_N2
\mregfile|muxB|Mux26~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~12_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(5)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(5) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(5),
	datac => \mregfile|register_loop[4].register_inst|Q\(5),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux26~12_combout\);

-- Location: LCCOMB_X19_Y29_N18
\mregfile|muxB|Mux26~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux26~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(5)))) # (!\mregfile|muxB|Mux26~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(5))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[5].register_inst|Q\(5),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~12_combout\,
	combout => \mregfile|muxB|Mux26~13_combout\);

-- Location: LCCOMB_X19_Y29_N0
\mregfile|muxB|Mux26~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|muxB|Mux26~13_combout\)) # (!\mregfile|muxB|Mux0~3_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux0~3_combout\ & 
-- (\mregfile|register_loop[1].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux0~3_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~13_combout\,
	combout => \mregfile|muxB|Mux26~14_combout\);

-- Location: LCCOMB_X19_Y30_N14
\mregfile|muxB|Mux26~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux26~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(5)))) # (!\mregfile|muxB|Mux26~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(5))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(5),
	datac => \mregfile|register_loop[3].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~14_combout\,
	combout => \mregfile|muxB|Mux26~15_combout\);

-- Location: LCCOMB_X28_Y25_N22
\mregfile|muxB|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(5))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(5),
	datad => \mregfile|register_loop[25].register_inst|Q\(5),
	combout => \mregfile|muxB|Mux26~2_combout\);

-- Location: LCCOMB_X27_Y25_N14
\mregfile|muxB|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux26~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(5)))) # (!\mregfile|muxB|Mux26~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(5))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(5),
	datac => \mregfile|register_loop[29].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~2_combout\,
	combout => \mregfile|muxB|Mux26~3_combout\);

-- Location: LCCOMB_X22_Y29_N30
\mregfile|muxB|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~6_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(5))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(5),
	datac => \mregfile|register_loop[16].register_inst|Q\(5),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux26~6_combout\);

-- Location: LCCOMB_X23_Y29_N2
\mregfile|muxB|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux26~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(5))) # (!\mregfile|muxB|Mux26~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(5)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux26~6_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(5),
	datad => \mregfile|register_loop[20].register_inst|Q\(5),
	combout => \mregfile|muxB|Mux26~7_combout\);

-- Location: LCCOMB_X24_Y24_N26
\mregfile|muxB|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~4_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(5)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(5),
	datad => \mregfile|register_loop[22].register_inst|Q\(5),
	combout => \mregfile|muxB|Mux26~4_combout\);

-- Location: LCCOMB_X23_Y26_N10
\mregfile|muxB|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux26~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(5)))) # (!\mregfile|muxB|Mux26~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(5))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q\(5),
	datac => \mregfile|register_loop[30].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~4_combout\,
	combout => \mregfile|muxB|Mux26~5_combout\);

-- Location: LCCOMB_X23_Y26_N22
\mregfile|muxB|Mux26~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~8_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux26~5_combout\))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux26~7_combout\,
	datad => \mregfile|muxB|Mux26~5_combout\,
	combout => \mregfile|muxB|Mux26~8_combout\);

-- Location: LCCOMB_X28_Y29_N22
\mregfile|muxB|Mux26~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~9_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(5)) # ((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & (((\mregfile|register_loop[19].register_inst|Q\(5) & !\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[23].register_inst|Q\(5),
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(5),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux26~9_combout\);

-- Location: LCCOMB_X28_Y30_N30
\mregfile|muxB|Mux26~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux26~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(5)))) # (!\mregfile|muxB|Mux26~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(5))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(5),
	datac => \mregfile|register_loop[31].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~9_combout\,
	combout => \mregfile|muxB|Mux26~10_combout\);

-- Location: LCCOMB_X23_Y26_N0
\mregfile|muxB|Mux26~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux26~8_combout\ & ((\mregfile|muxB|Mux26~10_combout\))) # (!\mregfile|muxB|Mux26~8_combout\ & (\mregfile|muxB|Mux26~3_combout\)))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux26~3_combout\,
	datac => \mregfile|muxB|Mux26~8_combout\,
	datad => \mregfile|muxB|Mux26~10_combout\,
	combout => \mregfile|muxB|Mux26~11_combout\);

-- Location: LCCOMB_X26_Y26_N4
\mregfile|muxB|Mux26~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux26~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux26~15_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux26~11_combout\,
	combout => \mregfile|muxB|Mux26~16_combout\);

-- Location: LCCOMB_X26_Y28_N22
\mregfile|muxB|Mux26~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~17_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[14].register_inst|Q\(5))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[14].register_inst|Q\(5),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(5),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux26~17_combout\);

-- Location: LCCOMB_X22_Y28_N18
\mregfile|muxB|Mux26~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux26~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(5))) # (!\mregfile|muxB|Mux26~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(5)))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(5),
	datac => \mregfile|register_loop[13].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~17_combout\,
	combout => \mregfile|muxB|Mux26~18_combout\);

-- Location: LCCOMB_X25_Y29_N30
\mregfile|muxB|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~0_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[9].register_inst|Q\(5))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(5),
	datad => \mregfile|register_loop[9].register_inst|Q\(5),
	combout => \mregfile|muxB|Mux26~0_combout\);

-- Location: LCCOMB_X25_Y33_N16
\mregfile|muxB|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux26~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(5)))) # (!\mregfile|muxB|Mux26~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(5))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(5),
	datac => \mregfile|register_loop[11].register_inst|Q\(5),
	datad => \mregfile|muxB|Mux26~0_combout\,
	combout => \mregfile|muxB|Mux26~1_combout\);

-- Location: LCCOMB_X25_Y33_N6
\mregfile|muxB|Mux26~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux26~19_combout\ = (\mregfile|muxB|Mux26~16_combout\ & ((\mregfile|muxB|Mux26~18_combout\) # ((!\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux26~16_combout\ & (((\mregfile|muxB|Mux0~1_combout\ & 
-- \mregfile|muxB|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux26~16_combout\,
	datab => \mregfile|muxB|Mux26~18_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux26~1_combout\,
	combout => \mregfile|muxB|Mux26~19_combout\);

-- Location: LCCOMB_X17_Y32_N16
\mregfile|muxB|Mux25~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~12_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[5].register_inst|Q\(6))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(6),
	datad => \mregfile|register_loop[5].register_inst|Q\(6),
	combout => \mregfile|muxB|Mux25~12_combout\);

-- Location: LCCOMB_X18_Y30_N20
\mregfile|muxB|Mux25~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~13_combout\ = (\mregfile|muxB|Mux25~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(6)) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux25~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(6) & 
-- ((\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux25~12_combout\,
	datab => \mregfile|register_loop[6].register_inst|Q\(6),
	datac => \mregfile|register_loop[7].register_inst|Q\(6),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux25~13_combout\);

-- Location: LCCOMB_X19_Y29_N12
\mregfile|muxB|Mux25~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux25~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(6) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux25~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(6),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux25~14_combout\);

-- Location: LCCOMB_X19_Y30_N2
\mregfile|muxB|Mux25~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~15_combout\ = (\mregfile|muxB|Mux25~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(6)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux25~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(6) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux25~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(6),
	datac => \mregfile|register_loop[3].register_inst|Q\(6),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux25~15_combout\);

-- Location: LCCOMB_X27_Y31_N2
\mregfile|muxB|Mux25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~10_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(6)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(6),
	datad => \mregfile|register_loop[10].register_inst|Q\(6),
	combout => \mregfile|muxB|Mux25~10_combout\);

-- Location: LCCOMB_X26_Y33_N8
\mregfile|muxB|Mux25~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux25~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(6)))) # (!\mregfile|muxB|Mux25~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(6))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[9].register_inst|Q\(6),
	datac => \mregfile|register_loop[11].register_inst|Q\(6),
	datad => \mregfile|muxB|Mux25~10_combout\,
	combout => \mregfile|muxB|Mux25~11_combout\);

-- Location: LCCOMB_X25_Y34_N12
\mregfile|muxB|Mux25~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\) # (\mregfile|muxB|Mux25~11_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux25~15_combout\ & (!\mregfile|muxB|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux25~15_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux25~11_combout\,
	combout => \mregfile|muxB|Mux25~16_combout\);

-- Location: LCCOMB_X27_Y29_N20
\mregfile|muxB|Mux25~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~17_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(6)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[12].register_inst|Q\(6) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[13].register_inst|Q\(6),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(6),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux25~17_combout\);

-- Location: LCCOMB_X28_Y27_N22
\mregfile|muxB|Mux25~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~18_combout\ = (\mregfile|muxB|Mux25~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(6)) # ((!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux25~17_combout\ & (((\mregfile|register_loop[14].register_inst|Q\(6) & 
-- \rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux25~17_combout\,
	datab => \mregfile|register_loop[15].register_inst|Q\(6),
	datac => \mregfile|register_loop[14].register_inst|Q\(6),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux25~18_combout\);

-- Location: LCCOMB_X28_Y29_N10
\mregfile|muxB|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(6)) # ((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & (((\mregfile|register_loop[19].register_inst|Q\(6) & !\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(6),
	datac => \mregfile|register_loop[19].register_inst|Q\(6),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux25~7_combout\);

-- Location: LCCOMB_X28_Y30_N2
\mregfile|muxB|Mux25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux25~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(6))) # (!\mregfile|muxB|Mux25~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(6)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux25~7_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(6),
	datad => \mregfile|register_loop[27].register_inst|Q\(6),
	combout => \mregfile|muxB|Mux25~8_combout\);

-- Location: LCCOMB_X24_Y24_N22
\mregfile|muxB|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(6)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(6),
	datad => \mregfile|register_loop[22].register_inst|Q\(6),
	combout => \mregfile|muxB|Mux25~0_combout\);

-- Location: LCCOMB_X27_Y28_N18
\mregfile|muxB|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~1_combout\ = (\mregfile|muxB|Mux25~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(6)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux25~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(6) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[26].register_inst|Q\(6),
	datab => \mregfile|muxB|Mux25~0_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(6),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux25~1_combout\);

-- Location: LCCOMB_X28_Y25_N18
\mregfile|muxB|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(6))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(6),
	datad => \mregfile|register_loop[25].register_inst|Q\(6),
	combout => \mregfile|muxB|Mux25~2_combout\);

-- Location: LCCOMB_X27_Y25_N10
\mregfile|muxB|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~3_combout\ = (\mregfile|muxB|Mux25~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(6)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux25~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(6) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux25~2_combout\,
	datab => \mregfile|register_loop[21].register_inst|Q\(6),
	datac => \mregfile|register_loop[29].register_inst|Q\(6),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux25~3_combout\);

-- Location: LCCOMB_X22_Y29_N18
\mregfile|muxB|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~4_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(6))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(6),
	datac => \mregfile|register_loop[16].register_inst|Q\(6),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux25~4_combout\);

-- Location: LCCOMB_X23_Y29_N14
\mregfile|muxB|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux25~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(6))) # (!\mregfile|muxB|Mux25~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(6)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux25~4_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(6),
	datad => \mregfile|register_loop[20].register_inst|Q\(6),
	combout => \mregfile|muxB|Mux25~5_combout\);

-- Location: LCCOMB_X25_Y29_N20
\mregfile|muxB|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~6_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|muxB|Mux25~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux25~3_combout\,
	datad => \mregfile|muxB|Mux25~5_combout\,
	combout => \mregfile|muxB|Mux25~6_combout\);

-- Location: LCCOMB_X25_Y29_N14
\mregfile|muxB|Mux25~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux25~6_combout\ & (\mregfile|muxB|Mux25~8_combout\)) # (!\mregfile|muxB|Mux25~6_combout\ & ((\mregfile|muxB|Mux25~1_combout\))))) # (!\rs2_addr[1]~input_o\ & 
-- (((\mregfile|muxB|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux25~8_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux25~1_combout\,
	datad => \mregfile|muxB|Mux25~6_combout\,
	combout => \mregfile|muxB|Mux25~9_combout\);

-- Location: LCCOMB_X25_Y34_N14
\mregfile|muxB|Mux25~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux25~19_combout\ = (\mregfile|muxB|Mux25~16_combout\ & ((\mregfile|muxB|Mux25~18_combout\) # ((!\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux25~16_combout\ & (((\mregfile|muxB|Mux0~0_combout\ & 
-- \mregfile|muxB|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux25~16_combout\,
	datab => \mregfile|muxB|Mux25~18_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux25~9_combout\,
	combout => \mregfile|muxB|Mux25~19_combout\);

-- Location: LCCOMB_X27_Y31_N28
\mregfile|muxB|Mux24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~0_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[9].register_inst|Q\(7))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(7),
	datad => \mregfile|register_loop[9].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~0_combout\);

-- Location: LCCOMB_X26_Y30_N30
\mregfile|muxB|Mux24~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux24~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(7)))) # (!\mregfile|muxB|Mux24~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(7))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[10].register_inst|Q\(7),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(7),
	datad => \mregfile|muxB|Mux24~0_combout\,
	combout => \mregfile|muxB|Mux24~1_combout\);

-- Location: LCCOMB_X17_Y31_N26
\mregfile|muxB|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~12_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(7))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(7),
	datad => \mregfile|register_loop[6].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~12_combout\);

-- Location: LCCOMB_X16_Y32_N18
\mregfile|muxB|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux24~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(7)))) # (!\mregfile|muxB|Mux24~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(7))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[5].register_inst|Q\(7),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(7),
	datad => \mregfile|muxB|Mux24~12_combout\,
	combout => \mregfile|muxB|Mux24~13_combout\);

-- Location: LCCOMB_X16_Y32_N24
\mregfile|muxB|Mux24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux24~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(7)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux24~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(7),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux24~14_combout\);

-- Location: LCCOMB_X22_Y32_N26
\mregfile|muxB|Mux24~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux24~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(7))) # (!\mregfile|muxB|Mux24~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(7)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux24~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(7),
	datad => \mregfile|register_loop[2].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~15_combout\);

-- Location: LCCOMB_X28_Y25_N30
\mregfile|muxB|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(7))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(7),
	datad => \mregfile|register_loop[25].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~2_combout\);

-- Location: LCCOMB_X26_Y25_N2
\mregfile|muxB|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~3_combout\ = (\mregfile|muxB|Mux24~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(7))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux24~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux24~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(7),
	datad => \mregfile|register_loop[21].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~3_combout\);

-- Location: LCCOMB_X22_Y29_N14
\mregfile|muxB|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~6_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(7))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(7),
	datac => \mregfile|register_loop[16].register_inst|Q\(7),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux24~6_combout\);

-- Location: LCCOMB_X23_Y29_N26
\mregfile|muxB|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~7_combout\ = (\mregfile|muxB|Mux24~6_combout\ & (((\mregfile|register_loop[28].register_inst|Q\(7)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux24~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(7) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux24~6_combout\,
	datab => \mregfile|register_loop[20].register_inst|Q\(7),
	datac => \mregfile|register_loop[28].register_inst|Q\(7),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux24~7_combout\);

-- Location: LCCOMB_X24_Y24_N18
\mregfile|muxB|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~4_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(7)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(7),
	datad => \mregfile|register_loop[22].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~4_combout\);

-- Location: LCCOMB_X27_Y28_N22
\mregfile|muxB|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~5_combout\ = (\mregfile|muxB|Mux24~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(7)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux24~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(7) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux24~4_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(7),
	datac => \mregfile|register_loop[30].register_inst|Q\(7),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux24~5_combout\);

-- Location: LCCOMB_X26_Y30_N28
\mregfile|muxB|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~8_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux24~5_combout\))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux24~7_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux24~5_combout\,
	combout => \mregfile|muxB|Mux24~8_combout\);

-- Location: LCCOMB_X28_Y29_N14
\mregfile|muxB|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~9_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(7)) # ((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & (((\mregfile|register_loop[19].register_inst|Q\(7) & !\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(7),
	datac => \mregfile|register_loop[19].register_inst|Q\(7),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux24~9_combout\);

-- Location: LCCOMB_X28_Y30_N6
\mregfile|muxB|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux24~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(7))) # (!\mregfile|muxB|Mux24~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(7)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux24~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux24~9_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(7),
	datad => \mregfile|register_loop[27].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~10_combout\);

-- Location: LCCOMB_X26_Y30_N22
\mregfile|muxB|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~11_combout\ = (\mregfile|muxB|Mux24~8_combout\ & (((\mregfile|muxB|Mux24~10_combout\) # (!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux24~8_combout\ & (\mregfile|muxB|Mux24~3_combout\ & (\rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux24~3_combout\,
	datab => \mregfile|muxB|Mux24~8_combout\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux24~10_combout\,
	combout => \mregfile|muxB|Mux24~11_combout\);

-- Location: LCCOMB_X26_Y30_N0
\mregfile|muxB|Mux24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux24~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux24~15_combout\,
	datac => \mregfile|muxB|Mux24~11_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux24~16_combout\);

-- Location: LCCOMB_X27_Y29_N30
\mregfile|muxB|Mux24~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~17_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[14].register_inst|Q\(7))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[14].register_inst|Q\(7),
	datac => \mregfile|register_loop[12].register_inst|Q\(7),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux24~17_combout\);

-- Location: LCCOMB_X27_Y29_N12
\mregfile|muxB|Mux24~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~18_combout\ = (\mregfile|muxB|Mux24~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(7))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux24~17_combout\ & (\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[13].register_inst|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux24~17_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(7),
	datad => \mregfile|register_loop[15].register_inst|Q\(7),
	combout => \mregfile|muxB|Mux24~18_combout\);

-- Location: LCCOMB_X26_Y30_N10
\mregfile|muxB|Mux24~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux24~19_combout\ = (\mregfile|muxB|Mux24~16_combout\ & (((\mregfile|muxB|Mux24~18_combout\) # (!\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux24~16_combout\ & (\mregfile|muxB|Mux24~1_combout\ & (\mregfile|muxB|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux24~1_combout\,
	datab => \mregfile|muxB|Mux24~16_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux24~18_combout\,
	combout => \mregfile|muxB|Mux24~19_combout\);

-- Location: LCCOMB_X27_Y31_N4
\mregfile|muxB|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~10_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(8)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[8].register_inst|Q\(8) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[10].register_inst|Q\(8),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(8),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux23~10_combout\);

-- Location: LCCOMB_X26_Y33_N18
\mregfile|muxB|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~11_combout\ = (\mregfile|muxB|Mux23~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(8))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux23~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux23~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(8),
	datad => \mregfile|register_loop[9].register_inst|Q\(8),
	combout => \mregfile|muxB|Mux23~11_combout\);

-- Location: LCCOMB_X17_Y31_N14
\mregfile|muxB|Mux23~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~12_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[5].register_inst|Q\(8)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(8),
	datad => \mregfile|register_loop[5].register_inst|Q\(8),
	combout => \mregfile|muxB|Mux23~12_combout\);

-- Location: LCCOMB_X18_Y31_N12
\mregfile|muxB|Mux23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux23~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(8)))) # (!\mregfile|muxB|Mux23~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(8))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(8),
	datac => \mregfile|register_loop[7].register_inst|Q\(8),
	datad => \mregfile|muxB|Mux23~12_combout\,
	combout => \mregfile|muxB|Mux23~13_combout\);

-- Location: LCCOMB_X18_Y31_N10
\mregfile|muxB|Mux23~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux23~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(8))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(8),
	datad => \mregfile|muxB|Mux23~13_combout\,
	combout => \mregfile|muxB|Mux23~14_combout\);

-- Location: LCCOMB_X22_Y32_N6
\mregfile|muxB|Mux23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~15_combout\ = (\mregfile|muxB|Mux23~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(8)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux23~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(8) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux23~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(8),
	datac => \mregfile|register_loop[3].register_inst|Q\(8),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux23~15_combout\);

-- Location: LCCOMB_X26_Y30_N24
\mregfile|muxB|Mux23~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux23~11_combout\) # ((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux23~15_combout\ & !\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux23~11_combout\,
	datac => \mregfile|muxB|Mux23~15_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux23~16_combout\);

-- Location: LCCOMB_X23_Y24_N26
\mregfile|muxB|Mux23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(8)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(8),
	datad => \mregfile|register_loop[22].register_inst|Q\(8),
	combout => \mregfile|muxB|Mux23~0_combout\);

-- Location: LCCOMB_X25_Y24_N30
\mregfile|muxB|Mux23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~1_combout\ = (\mregfile|muxB|Mux23~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(8)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux23~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(8) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux23~0_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(8),
	datac => \mregfile|register_loop[30].register_inst|Q\(8),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux23~1_combout\);

-- Location: LCCOMB_X27_Y30_N18
\mregfile|muxB|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~7_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(8))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(8),
	datac => \mregfile|register_loop[19].register_inst|Q\(8),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux23~7_combout\);

-- Location: LCCOMB_X28_Y30_N18
\mregfile|muxB|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux23~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(8))) # (!\mregfile|muxB|Mux23~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(8)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux23~7_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(8),
	datad => \mregfile|register_loop[27].register_inst|Q\(8),
	combout => \mregfile|muxB|Mux23~8_combout\);

-- Location: LCCOMB_X22_Y29_N2
\mregfile|muxB|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~4_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(8))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(8),
	datac => \mregfile|register_loop[16].register_inst|Q\(8),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux23~4_combout\);

-- Location: LCCOMB_X19_Y26_N2
\mregfile|muxB|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux23~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(8)))) # (!\mregfile|muxB|Mux23~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(8))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(8),
	datac => \mregfile|register_loop[28].register_inst|Q\(8),
	datad => \mregfile|muxB|Mux23~4_combout\,
	combout => \mregfile|muxB|Mux23~5_combout\);

-- Location: LCCOMB_X25_Y25_N10
\mregfile|muxB|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(8))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(8),
	datad => \mregfile|register_loop[25].register_inst|Q\(8),
	combout => \mregfile|muxB|Mux23~2_combout\);

-- Location: LCCOMB_X26_Y27_N26
\mregfile|muxB|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux23~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(8)))) # (!\mregfile|muxB|Mux23~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(8))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(8),
	datac => \mregfile|register_loop[29].register_inst|Q\(8),
	datad => \mregfile|muxB|Mux23~2_combout\,
	combout => \mregfile|muxB|Mux23~3_combout\);

-- Location: LCCOMB_X26_Y30_N20
\mregfile|muxB|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~6_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\) # (\mregfile|muxB|Mux23~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux23~5_combout\ & (!\rs2_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux23~5_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux23~3_combout\,
	combout => \mregfile|muxB|Mux23~6_combout\);

-- Location: LCCOMB_X26_Y30_N14
\mregfile|muxB|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux23~6_combout\ & ((\mregfile|muxB|Mux23~8_combout\))) # (!\mregfile|muxB|Mux23~6_combout\ & (\mregfile|muxB|Mux23~1_combout\)))) # (!\rs2_addr[1]~input_o\ & 
-- (((\mregfile|muxB|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux23~1_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux23~8_combout\,
	datad => \mregfile|muxB|Mux23~6_combout\,
	combout => \mregfile|muxB|Mux23~9_combout\);

-- Location: LCCOMB_X27_Y27_N30
\mregfile|muxB|Mux23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~17_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(8))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(8),
	datad => \mregfile|register_loop[13].register_inst|Q\(8),
	combout => \mregfile|muxB|Mux23~17_combout\);

-- Location: LCCOMB_X28_Y27_N18
\mregfile|muxB|Mux23~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux23~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(8))) # (!\mregfile|muxB|Mux23~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(8)))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(8),
	datac => \mregfile|register_loop[14].register_inst|Q\(8),
	datad => \mregfile|muxB|Mux23~17_combout\,
	combout => \mregfile|muxB|Mux23~18_combout\);

-- Location: LCCOMB_X26_Y30_N18
\mregfile|muxB|Mux23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux23~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux23~16_combout\ & ((\mregfile|muxB|Mux23~18_combout\))) # (!\mregfile|muxB|Mux23~16_combout\ & (\mregfile|muxB|Mux23~9_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ 
-- & (\mregfile|muxB|Mux23~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~0_combout\,
	datab => \mregfile|muxB|Mux23~16_combout\,
	datac => \mregfile|muxB|Mux23~9_combout\,
	datad => \mregfile|muxB|Mux23~18_combout\,
	combout => \mregfile|muxB|Mux23~19_combout\);

-- Location: LCCOMB_X27_Y31_N14
\mregfile|muxB|Mux22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~0_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[9].register_inst|Q\(9))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(9),
	datad => \mregfile|register_loop[9].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~0_combout\);

-- Location: LCCOMB_X23_Y31_N20
\mregfile|muxB|Mux22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~1_combout\ = (\mregfile|muxB|Mux22~0_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(9))) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux22~0_combout\ & (\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[10].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux22~0_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(9),
	datad => \mregfile|register_loop[10].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~1_combout\);

-- Location: LCCOMB_X26_Y28_N14
\mregfile|muxB|Mux22~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~17_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(9)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(9),
	datad => \mregfile|register_loop[14].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~17_combout\);

-- Location: LCCOMB_X26_Y26_N28
\mregfile|muxB|Mux22~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux22~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(9))) # (!\mregfile|muxB|Mux22~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(9)))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(9),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(9),
	datad => \mregfile|muxB|Mux22~17_combout\,
	combout => \mregfile|muxB|Mux22~18_combout\);

-- Location: LCCOMB_X17_Y31_N12
\mregfile|muxB|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~12_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[6].register_inst|Q\(9))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(9),
	datad => \mregfile|register_loop[6].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~12_combout\);

-- Location: LCCOMB_X18_Y32_N18
\mregfile|muxB|Mux22~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux22~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(9))) # (!\mregfile|muxB|Mux22~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(9)))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux22~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux22~12_combout\,
	datac => \mregfile|register_loop[7].register_inst|Q\(9),
	datad => \mregfile|register_loop[5].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~13_combout\);

-- Location: LCCOMB_X18_Y31_N22
\mregfile|muxB|Mux22~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux22~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(9))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(9),
	datad => \mregfile|muxB|Mux22~13_combout\,
	combout => \mregfile|muxB|Mux22~14_combout\);

-- Location: LCCOMB_X22_Y32_N2
\mregfile|muxB|Mux22~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~15_combout\ = (\mregfile|muxB|Mux22~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(9)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux22~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(9) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux22~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(9),
	datac => \mregfile|register_loop[3].register_inst|Q\(9),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux22~15_combout\);

-- Location: LCCOMB_X22_Y29_N6
\mregfile|muxB|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~6_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(9))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(9),
	datad => \mregfile|register_loop[24].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~6_combout\);

-- Location: LCCOMB_X19_Y26_N30
\mregfile|muxB|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux22~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(9))) # (!\mregfile|muxB|Mux22~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(9)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux22~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux22~6_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(9),
	datad => \mregfile|register_loop[20].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~7_combout\);

-- Location: LCCOMB_X23_Y24_N22
\mregfile|muxB|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~4_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[22].register_inst|Q\(9))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[18].register_inst|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[22].register_inst|Q\(9),
	datac => \mregfile|register_loop[18].register_inst|Q\(9),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux22~4_combout\);

-- Location: LCCOMB_X24_Y28_N26
\mregfile|muxB|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux22~4_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(9)))) # (!\mregfile|muxB|Mux22~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(9))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q\(9),
	datac => \mregfile|register_loop[30].register_inst|Q\(9),
	datad => \mregfile|muxB|Mux22~4_combout\,
	combout => \mregfile|muxB|Mux22~5_combout\);

-- Location: LCCOMB_X26_Y26_N6
\mregfile|muxB|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~8_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux22~5_combout\))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux22~7_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux22~5_combout\,
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux22~8_combout\);

-- Location: LCCOMB_X25_Y25_N6
\mregfile|muxB|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(9))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(9),
	datad => \mregfile|register_loop[25].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~2_combout\);

-- Location: LCCOMB_X26_Y25_N18
\mregfile|muxB|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~3_combout\ = (\mregfile|muxB|Mux22~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(9))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux22~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux22~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(9),
	datad => \mregfile|register_loop[21].register_inst|Q\(9),
	combout => \mregfile|muxB|Mux22~3_combout\);

-- Location: LCCOMB_X27_Y30_N14
\mregfile|muxB|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~9_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(9))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(9),
	datac => \mregfile|register_loop[19].register_inst|Q\(9),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux22~9_combout\);

-- Location: LCCOMB_X28_Y30_N14
\mregfile|muxB|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~10_combout\ = (\mregfile|muxB|Mux22~9_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(9)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux22~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(9) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux22~9_combout\,
	datab => \mregfile|register_loop[27].register_inst|Q\(9),
	datac => \mregfile|register_loop[31].register_inst|Q\(9),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux22~10_combout\);

-- Location: LCCOMB_X26_Y26_N0
\mregfile|muxB|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~11_combout\ = (\mregfile|muxB|Mux22~8_combout\ & (((\mregfile|muxB|Mux22~10_combout\)) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux22~8_combout\ & (\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux22~8_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux22~3_combout\,
	datad => \mregfile|muxB|Mux22~10_combout\,
	combout => \mregfile|muxB|Mux22~11_combout\);

-- Location: LCCOMB_X26_Y26_N10
\mregfile|muxB|Mux22~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux0~0_combout\)) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux22~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux22~15_combout\,
	datad => \mregfile|muxB|Mux22~11_combout\,
	combout => \mregfile|muxB|Mux22~16_combout\);

-- Location: LCCOMB_X26_Y26_N20
\mregfile|muxB|Mux22~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux22~19_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux22~16_combout\ & ((\mregfile|muxB|Mux22~18_combout\))) # (!\mregfile|muxB|Mux22~16_combout\ & (\mregfile|muxB|Mux22~1_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ 
-- & (((\mregfile|muxB|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux22~1_combout\,
	datab => \mregfile|muxB|Mux22~18_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux22~16_combout\,
	combout => \mregfile|muxB|Mux22~19_combout\);

-- Location: LCCOMB_X23_Y24_N18
\mregfile|muxB|Mux21~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(10)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(10),
	datad => \mregfile|register_loop[22].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~0_combout\);

-- Location: LCCOMB_X27_Y28_N10
\mregfile|muxB|Mux21~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~1_combout\ = (\mregfile|muxB|Mux21~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(10))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux21~0_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux21~0_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(10),
	datad => \mregfile|register_loop[26].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~1_combout\);

-- Location: LCCOMB_X27_Y30_N10
\mregfile|muxB|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~7_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(10))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(10),
	datac => \mregfile|register_loop[19].register_inst|Q\(10),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux21~7_combout\);

-- Location: LCCOMB_X28_Y30_N26
\mregfile|muxB|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux21~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(10)))) # (!\mregfile|muxB|Mux21~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(10))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(10),
	datac => \mregfile|register_loop[31].register_inst|Q\(10),
	datad => \mregfile|muxB|Mux21~7_combout\,
	combout => \mregfile|muxB|Mux21~8_combout\);

-- Location: LCCOMB_X22_Y29_N10
\mregfile|muxB|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~4_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(10))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(10),
	datac => \mregfile|register_loop[16].register_inst|Q\(10),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux21~4_combout\);

-- Location: LCCOMB_X19_Y26_N10
\mregfile|muxB|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux21~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(10)))) # (!\mregfile|muxB|Mux21~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(10))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(10),
	datac => \mregfile|register_loop[28].register_inst|Q\(10),
	datad => \mregfile|muxB|Mux21~4_combout\,
	combout => \mregfile|muxB|Mux21~5_combout\);

-- Location: LCCOMB_X25_Y25_N18
\mregfile|muxB|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(10))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(10),
	datad => \mregfile|register_loop[25].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~2_combout\);

-- Location: LCCOMB_X26_Y27_N22
\mregfile|muxB|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux21~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(10))) # (!\mregfile|muxB|Mux21~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(10)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux21~2_combout\,
	datac => \mregfile|register_loop[29].register_inst|Q\(10),
	datad => \mregfile|register_loop[21].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~3_combout\);

-- Location: LCCOMB_X27_Y31_N12
\mregfile|muxB|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~6_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|muxB|Mux21~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux21~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux21~5_combout\,
	datad => \mregfile|muxB|Mux21~3_combout\,
	combout => \mregfile|muxB|Mux21~6_combout\);

-- Location: LCCOMB_X27_Y31_N22
\mregfile|muxB|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux21~6_combout\ & ((\mregfile|muxB|Mux21~8_combout\))) # (!\mregfile|muxB|Mux21~6_combout\ & (\mregfile|muxB|Mux21~1_combout\)))) # (!\rs2_addr[1]~input_o\ & 
-- (((\mregfile|muxB|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux21~1_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux21~8_combout\,
	datad => \mregfile|muxB|Mux21~6_combout\,
	combout => \mregfile|muxB|Mux21~9_combout\);

-- Location: LCCOMB_X17_Y31_N16
\mregfile|muxB|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~12_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[5].register_inst|Q\(10)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(10),
	datad => \mregfile|register_loop[5].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~12_combout\);

-- Location: LCCOMB_X18_Y31_N26
\mregfile|muxB|Mux21~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux21~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(10)))) # (!\mregfile|muxB|Mux21~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(10))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(10),
	datac => \mregfile|register_loop[7].register_inst|Q\(10),
	datad => \mregfile|muxB|Mux21~12_combout\,
	combout => \mregfile|muxB|Mux21~13_combout\);

-- Location: LCCOMB_X18_Y31_N24
\mregfile|muxB|Mux21~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux21~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(10) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux21~13_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(10),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux21~14_combout\);

-- Location: LCCOMB_X22_Y32_N22
\mregfile|muxB|Mux21~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~15_combout\ = (\mregfile|muxB|Mux21~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(10)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux21~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(10) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux21~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(10),
	datac => \mregfile|register_loop[3].register_inst|Q\(10),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux21~15_combout\);

-- Location: LCCOMB_X22_Y31_N10
\mregfile|muxB|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~10_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[10].register_inst|Q\(10))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[8].register_inst|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[10].register_inst|Q\(10),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(10),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux21~10_combout\);

-- Location: LCCOMB_X26_Y33_N4
\mregfile|muxB|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~11_combout\ = (\mregfile|muxB|Mux21~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(10))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux21~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux21~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(10),
	datad => \mregfile|register_loop[9].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~11_combout\);

-- Location: LCCOMB_X25_Y34_N8
\mregfile|muxB|Mux21~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\) # (\mregfile|muxB|Mux21~11_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux21~15_combout\ & (!\mregfile|muxB|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux21~15_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux21~11_combout\,
	combout => \mregfile|muxB|Mux21~16_combout\);

-- Location: LCCOMB_X23_Y28_N8
\mregfile|muxB|Mux21~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~17_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(10))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(10),
	datad => \mregfile|register_loop[13].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~17_combout\);

-- Location: LCCOMB_X28_Y27_N30
\mregfile|muxB|Mux21~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux21~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(10)))) # (!\mregfile|muxB|Mux21~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(10))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux21~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux21~17_combout\,
	datac => \mregfile|register_loop[14].register_inst|Q\(10),
	datad => \mregfile|register_loop[15].register_inst|Q\(10),
	combout => \mregfile|muxB|Mux21~18_combout\);

-- Location: LCCOMB_X25_Y34_N26
\mregfile|muxB|Mux21~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux21~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux21~16_combout\ & ((\mregfile|muxB|Mux21~18_combout\))) # (!\mregfile|muxB|Mux21~16_combout\ & (\mregfile|muxB|Mux21~9_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ 
-- & (((\mregfile|muxB|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux21~9_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux21~16_combout\,
	datad => \mregfile|muxB|Mux21~18_combout\,
	combout => \mregfile|muxB|Mux21~19_combout\);

-- Location: LCCOMB_X17_Y32_N20
\mregfile|muxB|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~12_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(11)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(11) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[6].register_inst|Q\(11),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(11),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux20~12_combout\);

-- Location: LCCOMB_X18_Y32_N8
\mregfile|muxB|Mux20~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux20~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(11))) # (!\mregfile|muxB|Mux20~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(11)))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux20~12_combout\,
	datac => \mregfile|register_loop[7].register_inst|Q\(11),
	datad => \mregfile|register_loop[5].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~13_combout\);

-- Location: LCCOMB_X18_Y31_N20
\mregfile|muxB|Mux20~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux20~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(11) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux20~13_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(11),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux20~14_combout\);

-- Location: LCCOMB_X22_Y32_N18
\mregfile|muxB|Mux20~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux20~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(11)))) # (!\mregfile|muxB|Mux20~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(11))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(11),
	datac => \mregfile|register_loop[3].register_inst|Q\(11),
	datad => \mregfile|muxB|Mux20~14_combout\,
	combout => \mregfile|muxB|Mux20~15_combout\);

-- Location: LCCOMB_X18_Y26_N2
\mregfile|muxB|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~6_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(11)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(11) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(11),
	datac => \mregfile|register_loop[16].register_inst|Q\(11),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux20~6_combout\);

-- Location: LCCOMB_X19_Y26_N14
\mregfile|muxB|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux20~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(11)))) # (!\mregfile|muxB|Mux20~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(11))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(11),
	datac => \mregfile|register_loop[28].register_inst|Q\(11),
	datad => \mregfile|muxB|Mux20~6_combout\,
	combout => \mregfile|muxB|Mux20~7_combout\);

-- Location: LCCOMB_X23_Y24_N6
\mregfile|muxB|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~4_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(11)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(11),
	datad => \mregfile|register_loop[22].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~4_combout\);

-- Location: LCCOMB_X23_Y26_N14
\mregfile|muxB|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~5_combout\ = (\mregfile|muxB|Mux20~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(11))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux20~4_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux20~4_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(11),
	datad => \mregfile|register_loop[26].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~5_combout\);

-- Location: LCCOMB_X23_Y26_N18
\mregfile|muxB|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~8_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\) # (\mregfile|muxB|Mux20~5_combout\)))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux20~7_combout\ & (!\rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux20~7_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux20~5_combout\,
	combout => \mregfile|muxB|Mux20~8_combout\);

-- Location: LCCOMB_X25_Y25_N14
\mregfile|muxB|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(11))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(11),
	datad => \mregfile|register_loop[25].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~2_combout\);

-- Location: LCCOMB_X26_Y25_N14
\mregfile|muxB|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~3_combout\ = (\mregfile|muxB|Mux20~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(11))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux20~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux20~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(11),
	datad => \mregfile|register_loop[21].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~3_combout\);

-- Location: LCCOMB_X27_Y30_N6
\mregfile|muxB|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(11))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(11),
	datad => \mregfile|register_loop[23].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~9_combout\);

-- Location: LCCOMB_X26_Y32_N18
\mregfile|muxB|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~10_combout\ = (\mregfile|muxB|Mux20~9_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(11))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux20~9_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[27].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux20~9_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(11),
	datad => \mregfile|register_loop[27].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~10_combout\);

-- Location: LCCOMB_X23_Y26_N20
\mregfile|muxB|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux20~8_combout\ & ((\mregfile|muxB|Mux20~10_combout\))) # (!\mregfile|muxB|Mux20~8_combout\ & (\mregfile|muxB|Mux20~3_combout\)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|muxB|Mux20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux20~8_combout\,
	datac => \mregfile|muxB|Mux20~3_combout\,
	datad => \mregfile|muxB|Mux20~10_combout\,
	combout => \mregfile|muxB|Mux20~11_combout\);

-- Location: LCCOMB_X23_Y26_N30
\mregfile|muxB|Mux20~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux20~11_combout\) # (\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & (\mregfile|muxB|Mux20~15_combout\ & ((!\mregfile|muxB|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux20~15_combout\,
	datab => \mregfile|muxB|Mux20~11_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux0~1_combout\,
	combout => \mregfile|muxB|Mux20~16_combout\);

-- Location: LCCOMB_X23_Y28_N10
\mregfile|muxB|Mux20~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~17_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[14].register_inst|Q\(11))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[12].register_inst|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[14].register_inst|Q\(11),
	datac => \mregfile|register_loop[12].register_inst|Q\(11),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux20~17_combout\);

-- Location: LCCOMB_X22_Y30_N18
\mregfile|muxB|Mux20~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux20~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(11))) # (!\mregfile|muxB|Mux20~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(11)))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(11),
	datac => \mregfile|register_loop[13].register_inst|Q\(11),
	datad => \mregfile|muxB|Mux20~17_combout\,
	combout => \mregfile|muxB|Mux20~18_combout\);

-- Location: LCCOMB_X22_Y31_N30
\mregfile|muxB|Mux20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~0_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(11)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(11),
	datad => \mregfile|register_loop[9].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~0_combout\);

-- Location: LCCOMB_X25_Y33_N4
\mregfile|muxB|Mux20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux20~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(11))) # (!\mregfile|muxB|Mux20~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(11)))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux20~0_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(11),
	datad => \mregfile|register_loop[10].register_inst|Q\(11),
	combout => \mregfile|muxB|Mux20~1_combout\);

-- Location: LCCOMB_X23_Y26_N8
\mregfile|muxB|Mux20~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux20~19_combout\ = (\mregfile|muxB|Mux20~16_combout\ & (((\mregfile|muxB|Mux20~18_combout\)) # (!\mregfile|muxB|Mux0~1_combout\))) # (!\mregfile|muxB|Mux20~16_combout\ & (\mregfile|muxB|Mux0~1_combout\ & 
-- ((\mregfile|muxB|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux20~16_combout\,
	datab => \mregfile|muxB|Mux0~1_combout\,
	datac => \mregfile|muxB|Mux20~18_combout\,
	datad => \mregfile|muxB|Mux20~1_combout\,
	combout => \mregfile|muxB|Mux20~19_combout\);

-- Location: LCCOMB_X18_Y26_N30
\mregfile|muxB|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~4_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(12))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(12),
	datad => \mregfile|register_loop[24].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~4_combout\);

-- Location: LCCOMB_X19_Y26_N18
\mregfile|muxB|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux19~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(12))) # (!\mregfile|muxB|Mux19~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(12)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux19~4_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(12),
	datad => \mregfile|register_loop[20].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~5_combout\);

-- Location: LCCOMB_X25_Y25_N26
\mregfile|muxB|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~2_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(12)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[17].register_inst|Q\(12) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(12),
	datac => \mregfile|register_loop[17].register_inst|Q\(12),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux19~2_combout\);

-- Location: LCCOMB_X24_Y25_N10
\mregfile|muxB|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux19~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(12)))) # (!\mregfile|muxB|Mux19~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(12))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(12),
	datac => \mregfile|register_loop[29].register_inst|Q\(12),
	datad => \mregfile|muxB|Mux19~2_combout\,
	combout => \mregfile|muxB|Mux19~3_combout\);

-- Location: LCCOMB_X23_Y26_N26
\mregfile|muxB|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~6_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|muxB|Mux19~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux19~5_combout\,
	datad => \mregfile|muxB|Mux19~3_combout\,
	combout => \mregfile|muxB|Mux19~6_combout\);

-- Location: LCCOMB_X27_Y30_N2
\mregfile|muxB|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~7_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(12))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(12),
	datac => \mregfile|register_loop[19].register_inst|Q\(12),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux19~7_combout\);

-- Location: LCCOMB_X26_Y32_N22
\mregfile|muxB|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~8_combout\ = (\mregfile|muxB|Mux19~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(12))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux19~7_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[27].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux19~7_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(12),
	datad => \mregfile|register_loop[27].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~8_combout\);

-- Location: LCCOMB_X23_Y24_N10
\mregfile|muxB|Mux19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(12)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(12),
	datad => \mregfile|register_loop[22].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~0_combout\);

-- Location: LCCOMB_X23_Y26_N2
\mregfile|muxB|Mux19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~1_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux19~0_combout\ & (\mregfile|register_loop[30].register_inst|Q\(12))) # (!\mregfile|muxB|Mux19~0_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(12)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux19~0_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(12),
	datad => \mregfile|register_loop[26].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~1_combout\);

-- Location: LCCOMB_X23_Y26_N4
\mregfile|muxB|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~9_combout\ = (\mregfile|muxB|Mux19~6_combout\ & (((\mregfile|muxB|Mux19~8_combout\)) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux19~6_combout\ & (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux19~6_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux19~8_combout\,
	datad => \mregfile|muxB|Mux19~1_combout\,
	combout => \mregfile|muxB|Mux19~9_combout\);

-- Location: LCCOMB_X23_Y28_N4
\mregfile|muxB|Mux19~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~17_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(12))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(12),
	datad => \mregfile|register_loop[13].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~17_combout\);

-- Location: LCCOMB_X21_Y31_N2
\mregfile|muxB|Mux19~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~18_combout\ = (\mregfile|muxB|Mux19~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(12))) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux19~17_combout\ & (\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[14].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux19~17_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(12),
	datad => \mregfile|register_loop[15].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~18_combout\);

-- Location: LCCOMB_X22_Y31_N26
\mregfile|muxB|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~10_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(12))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(12),
	datad => \mregfile|register_loop[10].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~10_combout\);

-- Location: LCCOMB_X26_Y33_N30
\mregfile|muxB|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~11_combout\ = (\mregfile|muxB|Mux19~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(12))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux19~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux19~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(12),
	datad => \mregfile|register_loop[9].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~11_combout\);

-- Location: LCCOMB_X17_Y32_N0
\mregfile|muxB|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~12_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[5].register_inst|Q\(12))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(12),
	datad => \mregfile|register_loop[5].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~12_combout\);

-- Location: LCCOMB_X18_Y31_N0
\mregfile|muxB|Mux19~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux19~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(12)))) # (!\mregfile|muxB|Mux19~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(12))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(12),
	datac => \mregfile|register_loop[7].register_inst|Q\(12),
	datad => \mregfile|muxB|Mux19~12_combout\,
	combout => \mregfile|muxB|Mux19~13_combout\);

-- Location: LCCOMB_X18_Y31_N14
\mregfile|muxB|Mux19~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux19~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(12))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(12),
	datad => \mregfile|muxB|Mux19~13_combout\,
	combout => \mregfile|muxB|Mux19~14_combout\);

-- Location: LCCOMB_X19_Y31_N26
\mregfile|muxB|Mux19~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~15_combout\ = (\mregfile|muxB|Mux19~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(12))) # (!\mregfile|muxB|Mux0~2_combout\))) # (!\mregfile|muxB|Mux19~14_combout\ & (\mregfile|muxB|Mux0~2_combout\ & 
-- ((\mregfile|register_loop[2].register_inst|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux19~14_combout\,
	datab => \mregfile|muxB|Mux0~2_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(12),
	datad => \mregfile|register_loop[2].register_inst|Q\(12),
	combout => \mregfile|muxB|Mux19~15_combout\);

-- Location: LCCOMB_X19_Y31_N2
\mregfile|muxB|Mux19~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux19~11_combout\)) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- ((\mregfile|muxB|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux19~11_combout\,
	datab => \mregfile|muxB|Mux19~15_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux0~1_combout\,
	combout => \mregfile|muxB|Mux19~16_combout\);

-- Location: LCCOMB_X19_Y31_N4
\mregfile|muxB|Mux19~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux19~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux19~16_combout\ & ((\mregfile|muxB|Mux19~18_combout\))) # (!\mregfile|muxB|Mux19~16_combout\ & (\mregfile|muxB|Mux19~9_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ 
-- & (((\mregfile|muxB|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux19~9_combout\,
	datab => \mregfile|muxB|Mux19~18_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux19~16_combout\,
	combout => \mregfile|muxB|Mux19~19_combout\);

-- Location: LCCOMB_X21_Y28_N0
\mregfile|muxB|Mux18~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~17_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(13)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(13),
	datad => \mregfile|register_loop[14].register_inst|Q\(13),
	combout => \mregfile|muxB|Mux18~17_combout\);

-- Location: LCCOMB_X22_Y28_N6
\mregfile|muxB|Mux18~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~18_combout\ = (\mregfile|muxB|Mux18~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(13))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux18~17_combout\ & (\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[13].register_inst|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux18~17_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(13),
	datad => \mregfile|register_loop[15].register_inst|Q\(13),
	combout => \mregfile|muxB|Mux18~18_combout\);

-- Location: LCCOMB_X19_Y33_N2
\mregfile|muxB|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~12_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(13)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(13) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(13),
	datac => \mregfile|register_loop[4].register_inst|Q\(13),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux18~12_combout\);

-- Location: LCCOMB_X18_Y32_N16
\mregfile|muxB|Mux18~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux18~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(13)))) # (!\mregfile|muxB|Mux18~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(13))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(13),
	datac => \mregfile|register_loop[7].register_inst|Q\(13),
	datad => \mregfile|muxB|Mux18~12_combout\,
	combout => \mregfile|muxB|Mux18~13_combout\);

-- Location: LCCOMB_X18_Y31_N2
\mregfile|muxB|Mux18~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux18~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(13))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(13),
	datad => \mregfile|muxB|Mux18~13_combout\,
	combout => \mregfile|muxB|Mux18~14_combout\);

-- Location: LCCOMB_X19_Y32_N2
\mregfile|muxB|Mux18~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux18~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(13))) # (!\mregfile|muxB|Mux18~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(13)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux18~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux18~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(13),
	datad => \mregfile|register_loop[2].register_inst|Q\(13),
	combout => \mregfile|muxB|Mux18~15_combout\);

-- Location: LCCOMB_X25_Y25_N22
\mregfile|muxB|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~2_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(13)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[17].register_inst|Q\(13) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(13),
	datac => \mregfile|register_loop[17].register_inst|Q\(13),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux18~2_combout\);

-- Location: LCCOMB_X24_Y25_N6
\mregfile|muxB|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux18~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(13)))) # (!\mregfile|muxB|Mux18~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(13))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(13),
	datac => \mregfile|register_loop[29].register_inst|Q\(13),
	datad => \mregfile|muxB|Mux18~2_combout\,
	combout => \mregfile|muxB|Mux18~3_combout\);

-- Location: LCCOMB_X23_Y24_N30
\mregfile|muxB|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~4_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(13)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(13),
	datad => \mregfile|register_loop[22].register_inst|Q\(13),
	combout => \mregfile|muxB|Mux18~4_combout\);

-- Location: LCCOMB_X21_Y27_N2
\mregfile|muxB|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux18~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(13))) # (!\mregfile|muxB|Mux18~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(13)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux18~4_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(13),
	datad => \mregfile|register_loop[26].register_inst|Q\(13),
	combout => \mregfile|muxB|Mux18~5_combout\);

-- Location: LCCOMB_X18_Y26_N18
\mregfile|muxB|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~6_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(13))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(13),
	datad => \mregfile|register_loop[24].register_inst|Q\(13),
	combout => \mregfile|muxB|Mux18~6_combout\);

-- Location: LCCOMB_X19_Y26_N22
\mregfile|muxB|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux18~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(13))) # (!\mregfile|muxB|Mux18~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(13)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux18~6_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(13),
	datad => \mregfile|register_loop[20].register_inst|Q\(13),
	combout => \mregfile|muxB|Mux18~7_combout\);

-- Location: LCCOMB_X23_Y28_N16
\mregfile|muxB|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~8_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux18~5_combout\) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((!\rs2_addr[0]~input_o\ & \mregfile|muxB|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux18~5_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux18~7_combout\,
	combout => \mregfile|muxB|Mux18~8_combout\);

-- Location: LCCOMB_X27_Y30_N30
\mregfile|muxB|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~9_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(13))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(13),
	datac => \mregfile|register_loop[19].register_inst|Q\(13),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux18~9_combout\);

-- Location: LCCOMB_X24_Y31_N26
\mregfile|muxB|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux18~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(13)))) # (!\mregfile|muxB|Mux18~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(13))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(13),
	datac => \mregfile|register_loop[31].register_inst|Q\(13),
	datad => \mregfile|muxB|Mux18~9_combout\,
	combout => \mregfile|muxB|Mux18~10_combout\);

-- Location: LCCOMB_X23_Y28_N18
\mregfile|muxB|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~11_combout\ = (\mregfile|muxB|Mux18~8_combout\ & (((\mregfile|muxB|Mux18~10_combout\) # (!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux18~8_combout\ & (\mregfile|muxB|Mux18~3_combout\ & (\rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux18~3_combout\,
	datab => \mregfile|muxB|Mux18~8_combout\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux18~10_combout\,
	combout => \mregfile|muxB|Mux18~11_combout\);

-- Location: LCCOMB_X23_Y28_N12
\mregfile|muxB|Mux18~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux18~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux18~15_combout\,
	datab => \mregfile|muxB|Mux18~11_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux18~16_combout\);

-- Location: LCCOMB_X22_Y31_N6
\mregfile|muxB|Mux18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~0_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(13)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[8].register_inst|Q\(13) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[9].register_inst|Q\(13),
	datac => \mregfile|register_loop[8].register_inst|Q\(13),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux18~0_combout\);

-- Location: LCCOMB_X23_Y31_N16
\mregfile|muxB|Mux18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux18~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(13)))) # (!\mregfile|muxB|Mux18~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(13))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(13),
	datac => \mregfile|register_loop[11].register_inst|Q\(13),
	datad => \mregfile|muxB|Mux18~0_combout\,
	combout => \mregfile|muxB|Mux18~1_combout\);

-- Location: LCCOMB_X23_Y28_N14
\mregfile|muxB|Mux18~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux18~19_combout\ = (\mregfile|muxB|Mux18~16_combout\ & ((\mregfile|muxB|Mux18~18_combout\) # ((!\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux18~16_combout\ & (((\mregfile|muxB|Mux0~1_combout\ & 
-- \mregfile|muxB|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux18~18_combout\,
	datab => \mregfile|muxB|Mux18~16_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux18~1_combout\,
	combout => \mregfile|muxB|Mux18~19_combout\);

-- Location: LCCOMB_X23_Y24_N2
\mregfile|muxB|Mux17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(14)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(14),
	datad => \mregfile|register_loop[22].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~0_combout\);

-- Location: LCCOMB_X21_Y27_N18
\mregfile|muxB|Mux17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~1_combout\ = (\mregfile|muxB|Mux17~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(14))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux17~0_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~0_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(14),
	datad => \mregfile|register_loop[26].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~1_combout\);

-- Location: LCCOMB_X25_Y25_N2
\mregfile|muxB|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(14))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(14),
	datad => \mregfile|register_loop[25].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~2_combout\);

-- Location: LCCOMB_X24_Y25_N18
\mregfile|muxB|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~3_combout\ = (\mregfile|muxB|Mux17~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(14)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux17~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(14) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~2_combout\,
	datab => \mregfile|register_loop[21].register_inst|Q\(14),
	datac => \mregfile|register_loop[29].register_inst|Q\(14),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux17~3_combout\);

-- Location: LCCOMB_X18_Y26_N22
\mregfile|muxB|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~4_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(14))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(14),
	datad => \mregfile|register_loop[24].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~4_combout\);

-- Location: LCCOMB_X19_Y26_N26
\mregfile|muxB|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux17~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(14))) # (!\mregfile|muxB|Mux17~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(14)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux17~4_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(14),
	datad => \mregfile|register_loop[20].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~5_combout\);

-- Location: LCCOMB_X23_Y28_N0
\mregfile|muxB|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~6_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux17~3_combout\)) # (!\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~3_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux17~5_combout\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux17~6_combout\);

-- Location: LCCOMB_X27_Y30_N26
\mregfile|muxB|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~7_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(14))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(14),
	datac => \mregfile|register_loop[19].register_inst|Q\(14),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux17~7_combout\);

-- Location: LCCOMB_X24_Y31_N22
\mregfile|muxB|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux17~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(14)))) # (!\mregfile|muxB|Mux17~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(14))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[27].register_inst|Q\(14),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(14),
	datad => \mregfile|muxB|Mux17~7_combout\,
	combout => \mregfile|muxB|Mux17~8_combout\);

-- Location: LCCOMB_X23_Y28_N26
\mregfile|muxB|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~9_combout\ = (\mregfile|muxB|Mux17~6_combout\ & (((\mregfile|muxB|Mux17~8_combout\) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux17~6_combout\ & (\mregfile|muxB|Mux17~1_combout\ & ((\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~1_combout\,
	datab => \mregfile|muxB|Mux17~6_combout\,
	datac => \mregfile|muxB|Mux17~8_combout\,
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux17~9_combout\);

-- Location: LCCOMB_X19_Y33_N6
\mregfile|muxB|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~12_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(14))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(14),
	datac => \mregfile|register_loop[4].register_inst|Q\(14),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux17~12_combout\);

-- Location: LCCOMB_X18_Y31_N30
\mregfile|muxB|Mux17~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux17~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(14))) # (!\mregfile|muxB|Mux17~12_combout\ & ((\mregfile|register_loop[6].register_inst|Q\(14)))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux17~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux17~12_combout\,
	datac => \mregfile|register_loop[7].register_inst|Q\(14),
	datad => \mregfile|register_loop[6].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~13_combout\);

-- Location: LCCOMB_X18_Y31_N4
\mregfile|muxB|Mux17~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux17~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(14) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~13_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(14),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux17~14_combout\);

-- Location: LCCOMB_X19_Y31_N30
\mregfile|muxB|Mux17~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~15_combout\ = (\mregfile|muxB|Mux17~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(14))) # (!\mregfile|muxB|Mux0~2_combout\))) # (!\mregfile|muxB|Mux17~14_combout\ & (\mregfile|muxB|Mux0~2_combout\ & 
-- ((\mregfile|register_loop[2].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~14_combout\,
	datab => \mregfile|muxB|Mux0~2_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(14),
	datad => \mregfile|register_loop[2].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~15_combout\);

-- Location: LCCOMB_X22_Y31_N18
\mregfile|muxB|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~10_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[10].register_inst|Q\(14))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[8].register_inst|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(14),
	datac => \mregfile|register_loop[8].register_inst|Q\(14),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux17~10_combout\);

-- Location: LCCOMB_X23_Y31_N6
\mregfile|muxB|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~11_combout\ = (\mregfile|muxB|Mux17~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(14))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux17~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(14),
	datad => \mregfile|register_loop[9].register_inst|Q\(14),
	combout => \mregfile|muxB|Mux17~11_combout\);

-- Location: LCCOMB_X19_Y31_N6
\mregfile|muxB|Mux17~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux17~11_combout\))) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- (\mregfile|muxB|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~15_combout\,
	datab => \mregfile|muxB|Mux17~11_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux0~1_combout\,
	combout => \mregfile|muxB|Mux17~16_combout\);

-- Location: LCCOMB_X23_Y28_N24
\mregfile|muxB|Mux17~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~17_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(14)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[12].register_inst|Q\(14) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[13].register_inst|Q\(14),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(14),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux17~17_combout\);

-- Location: LCCOMB_X23_Y28_N30
\mregfile|muxB|Mux17~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux17~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(14))) # (!\mregfile|muxB|Mux17~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(14)))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(14),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(14),
	datad => \mregfile|muxB|Mux17~17_combout\,
	combout => \mregfile|muxB|Mux17~18_combout\);

-- Location: LCCOMB_X23_Y28_N28
\mregfile|muxB|Mux17~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux17~19_combout\ = (\mregfile|muxB|Mux17~16_combout\ & (((\mregfile|muxB|Mux17~18_combout\) # (!\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux17~16_combout\ & (\mregfile|muxB|Mux17~9_combout\ & 
-- ((\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux17~9_combout\,
	datab => \mregfile|muxB|Mux17~16_combout\,
	datac => \mregfile|muxB|Mux17~18_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux17~19_combout\);

-- Location: LCCOMB_X22_Y31_N14
\mregfile|muxB|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~0_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(15)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[8].register_inst|Q\(15) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[9].register_inst|Q\(15),
	datac => \mregfile|register_loop[8].register_inst|Q\(15),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux16~0_combout\);

-- Location: LCCOMB_X23_Y31_N26
\mregfile|muxB|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux16~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(15))) # (!\mregfile|muxB|Mux16~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(15)))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux16~0_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(15),
	datad => \mregfile|register_loop[10].register_inst|Q\(15),
	combout => \mregfile|muxB|Mux16~1_combout\);

-- Location: LCCOMB_X21_Y28_N20
\mregfile|muxB|Mux16~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~17_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(15)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(15),
	datad => \mregfile|register_loop[14].register_inst|Q\(15),
	combout => \mregfile|muxB|Mux16~17_combout\);

-- Location: LCCOMB_X21_Y28_N26
\mregfile|muxB|Mux16~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux16~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(15))) # (!\mregfile|muxB|Mux16~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(15)))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(15),
	datac => \mregfile|register_loop[13].register_inst|Q\(15),
	datad => \mregfile|muxB|Mux16~17_combout\,
	combout => \mregfile|muxB|Mux16~18_combout\);

-- Location: LCCOMB_X23_Y25_N2
\mregfile|muxB|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~2_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(15))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(15),
	datac => \mregfile|register_loop[17].register_inst|Q\(15),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux16~2_combout\);

-- Location: LCCOMB_X24_Y25_N14
\mregfile|muxB|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~3_combout\ = (\mregfile|muxB|Mux16~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(15)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux16~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(15) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux16~2_combout\,
	datab => \mregfile|register_loop[21].register_inst|Q\(15),
	datac => \mregfile|register_loop[29].register_inst|Q\(15),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux16~3_combout\);

-- Location: LCCOMB_X25_Y32_N18
\mregfile|muxB|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(15))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(15),
	datad => \mregfile|register_loop[23].register_inst|Q\(15),
	combout => \mregfile|muxB|Mux16~9_combout\);

-- Location: LCCOMB_X24_Y32_N26
\mregfile|muxB|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux16~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(15))) # (!\mregfile|muxB|Mux16~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(15)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux16~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux16~9_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(15),
	datad => \mregfile|register_loop[27].register_inst|Q\(15),
	combout => \mregfile|muxB|Mux16~10_combout\);

-- Location: LCCOMB_X17_Y29_N18
\mregfile|muxB|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(15))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(15),
	datad => \mregfile|register_loop[22].register_inst|Q\(15),
	combout => \mregfile|muxB|Mux16~4_combout\);

-- Location: LCCOMB_X21_Y27_N10
\mregfile|muxB|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~5_combout\ = (\mregfile|muxB|Mux16~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(15))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux16~4_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux16~4_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(15),
	datad => \mregfile|register_loop[26].register_inst|Q\(15),
	combout => \mregfile|muxB|Mux16~5_combout\);

-- Location: LCCOMB_X18_Y26_N10
\mregfile|muxB|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~6_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(15))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(15),
	datad => \mregfile|register_loop[24].register_inst|Q\(15),
	combout => \mregfile|muxB|Mux16~6_combout\);

-- Location: LCCOMB_X17_Y28_N10
\mregfile|muxB|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux16~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(15)))) # (!\mregfile|muxB|Mux16~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(15))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(15),
	datac => \mregfile|register_loop[28].register_inst|Q\(15),
	datad => \mregfile|muxB|Mux16~6_combout\,
	combout => \mregfile|muxB|Mux16~7_combout\);

-- Location: LCCOMB_X23_Y27_N24
\mregfile|muxB|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~8_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux16~5_combout\) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((!\rs2_addr[0]~input_o\ & \mregfile|muxB|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux16~5_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux16~7_combout\,
	combout => \mregfile|muxB|Mux16~8_combout\);

-- Location: LCCOMB_X23_Y27_N10
\mregfile|muxB|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux16~8_combout\ & ((\mregfile|muxB|Mux16~10_combout\))) # (!\mregfile|muxB|Mux16~8_combout\ & (\mregfile|muxB|Mux16~3_combout\)))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux16~3_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux16~10_combout\,
	datad => \mregfile|muxB|Mux16~8_combout\,
	combout => \mregfile|muxB|Mux16~11_combout\);

-- Location: LCCOMB_X19_Y33_N26
\mregfile|muxB|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~12_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(15)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(15) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(15),
	datac => \mregfile|register_loop[4].register_inst|Q\(15),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux16~12_combout\);

-- Location: LCCOMB_X19_Y29_N16
\mregfile|muxB|Mux16~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux16~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(15)))) # (!\mregfile|muxB|Mux16~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(15))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(15),
	datac => \mregfile|register_loop[7].register_inst|Q\(15),
	datad => \mregfile|muxB|Mux16~12_combout\,
	combout => \mregfile|muxB|Mux16~13_combout\);

-- Location: LCCOMB_X19_Y29_N6
\mregfile|muxB|Mux16~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux16~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(15) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux16~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(15),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux16~14_combout\);

-- Location: LCCOMB_X19_Y32_N22
\mregfile|muxB|Mux16~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux16~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(15)))) # (!\mregfile|muxB|Mux16~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(15))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(15),
	datac => \mregfile|register_loop[3].register_inst|Q\(15),
	datad => \mregfile|muxB|Mux16~14_combout\,
	combout => \mregfile|muxB|Mux16~15_combout\);

-- Location: LCCOMB_X23_Y27_N28
\mregfile|muxB|Mux16~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & (\mregfile|muxB|Mux16~11_combout\)) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- ((\mregfile|muxB|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux16~11_combout\,
	datab => \mregfile|muxB|Mux16~15_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux16~16_combout\);

-- Location: LCCOMB_X23_Y27_N30
\mregfile|muxB|Mux16~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux16~19_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux16~16_combout\ & ((\mregfile|muxB|Mux16~18_combout\))) # (!\mregfile|muxB|Mux16~16_combout\ & (\mregfile|muxB|Mux16~1_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ 
-- & (((\mregfile|muxB|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux16~1_combout\,
	datab => \mregfile|muxB|Mux16~18_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux16~16_combout\,
	combout => \mregfile|muxB|Mux16~19_combout\);

-- Location: LCCOMB_X24_Y30_N2
\mregfile|muxB|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~17_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(16)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(16),
	datad => \mregfile|register_loop[13].register_inst|Q\(16),
	combout => \mregfile|muxB|Mux15~17_combout\);

-- Location: LCCOMB_X24_Y30_N8
\mregfile|muxB|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux15~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(16))) # (!\mregfile|muxB|Mux15~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(16)))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(16),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(16),
	datad => \mregfile|muxB|Mux15~17_combout\,
	combout => \mregfile|muxB|Mux15~18_combout\);

-- Location: LCCOMB_X17_Y29_N30
\mregfile|muxB|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~0_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(16))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(16),
	datad => \mregfile|register_loop[22].register_inst|Q\(16),
	combout => \mregfile|muxB|Mux15~0_combout\);

-- Location: LCCOMB_X21_Y27_N22
\mregfile|muxB|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~1_combout\ = (\mregfile|muxB|Mux15~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(16))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux15~0_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux15~0_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(16),
	datad => \mregfile|register_loop[26].register_inst|Q\(16),
	combout => \mregfile|muxB|Mux15~1_combout\);

-- Location: LCCOMB_X25_Y32_N6
\mregfile|muxB|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~7_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(16))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(16),
	datad => \mregfile|register_loop[23].register_inst|Q\(16),
	combout => \mregfile|muxB|Mux15~7_combout\);

-- Location: LCCOMB_X24_Y32_N22
\mregfile|muxB|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux15~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(16)))) # (!\mregfile|muxB|Mux15~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(16))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(16),
	datac => \mregfile|register_loop[31].register_inst|Q\(16),
	datad => \mregfile|muxB|Mux15~7_combout\,
	combout => \mregfile|muxB|Mux15~8_combout\);

-- Location: LCCOMB_X23_Y25_N6
\mregfile|muxB|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(16)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(16),
	datad => \mregfile|register_loop[25].register_inst|Q\(16),
	combout => \mregfile|muxB|Mux15~2_combout\);

-- Location: LCCOMB_X26_Y27_N10
\mregfile|muxB|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux15~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(16)))) # (!\mregfile|muxB|Mux15~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(16))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(16),
	datac => \mregfile|register_loop[29].register_inst|Q\(16),
	datad => \mregfile|muxB|Mux15~2_combout\,
	combout => \mregfile|muxB|Mux15~3_combout\);

-- Location: LCCOMB_X17_Y27_N4
\mregfile|muxB|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~4_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(16)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(16),
	datad => \mregfile|register_loop[24].register_inst|Q\(16),
	combout => \mregfile|muxB|Mux15~4_combout\);

-- Location: LCCOMB_X17_Y28_N30
\mregfile|muxB|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux15~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(16))) # (!\mregfile|muxB|Mux15~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(16)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux15~4_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(16),
	datad => \mregfile|register_loop[20].register_inst|Q\(16),
	combout => \mregfile|muxB|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y30_N28
\mregfile|muxB|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~6_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux15~3_combout\)) # (!\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux15~3_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux15~5_combout\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux15~6_combout\);

-- Location: LCCOMB_X21_Y30_N22
\mregfile|muxB|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux15~6_combout\ & ((\mregfile|muxB|Mux15~8_combout\))) # (!\mregfile|muxB|Mux15~6_combout\ & (\mregfile|muxB|Mux15~1_combout\)))) # (!\rs2_addr[1]~input_o\ & 
-- (((\mregfile|muxB|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux15~1_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux15~8_combout\,
	datad => \mregfile|muxB|Mux15~6_combout\,
	combout => \mregfile|muxB|Mux15~9_combout\);

-- Location: LCCOMB_X19_Y33_N30
\mregfile|muxB|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~12_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(16))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(16),
	datac => \mregfile|register_loop[4].register_inst|Q\(16),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux15~12_combout\);

-- Location: LCCOMB_X18_Y31_N18
\mregfile|muxB|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux15~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(16)))) # (!\mregfile|muxB|Mux15~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(16))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(16),
	datac => \mregfile|register_loop[7].register_inst|Q\(16),
	datad => \mregfile|muxB|Mux15~12_combout\,
	combout => \mregfile|muxB|Mux15~13_combout\);

-- Location: LCCOMB_X18_Y31_N16
\mregfile|muxB|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux15~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(16))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(16),
	datad => \mregfile|muxB|Mux15~13_combout\,
	combout => \mregfile|muxB|Mux15~14_combout\);

-- Location: LCCOMB_X21_Y30_N2
\mregfile|muxB|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~15_combout\ = (\mregfile|muxB|Mux15~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(16)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux15~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(16) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux15~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(16),
	datac => \mregfile|register_loop[3].register_inst|Q\(16),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux15~15_combout\);

-- Location: LCCOMB_X22_Y31_N2
\mregfile|muxB|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~10_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|register_loop[10].register_inst|Q\(16))) # (!\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[8].register_inst|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[10].register_inst|Q\(16),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(16),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux15~10_combout\);

-- Location: LCCOMB_X23_Y31_N22
\mregfile|muxB|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux15~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(16)))) # (!\mregfile|muxB|Mux15~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(16))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[9].register_inst|Q\(16),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(16),
	datad => \mregfile|muxB|Mux15~10_combout\,
	combout => \mregfile|muxB|Mux15~11_combout\);

-- Location: LCCOMB_X21_Y30_N0
\mregfile|muxB|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux15~11_combout\) # (\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux15~15_combout\ & ((!\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux15~15_combout\,
	datac => \mregfile|muxB|Mux15~11_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux15~16_combout\);

-- Location: LCCOMB_X21_Y30_N26
\mregfile|muxB|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux15~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux15~16_combout\ & (\mregfile|muxB|Mux15~18_combout\)) # (!\mregfile|muxB|Mux15~16_combout\ & ((\mregfile|muxB|Mux15~9_combout\))))) # (!\mregfile|muxB|Mux0~0_combout\ 
-- & (((\mregfile|muxB|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~0_combout\,
	datab => \mregfile|muxB|Mux15~18_combout\,
	datac => \mregfile|muxB|Mux15~9_combout\,
	datad => \mregfile|muxB|Mux15~16_combout\,
	combout => \mregfile|muxB|Mux15~19_combout\);

-- Location: LCCOMB_X21_Y28_N24
\mregfile|muxB|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~17_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(17)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(17),
	datad => \mregfile|register_loop[14].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~17_combout\);

-- Location: LCCOMB_X21_Y28_N30
\mregfile|muxB|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux14~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(17)))) # (!\mregfile|muxB|Mux14~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(17))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux14~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux14~17_combout\,
	datac => \mregfile|register_loop[13].register_inst|Q\(17),
	datad => \mregfile|register_loop[15].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~18_combout\);

-- Location: LCCOMB_X25_Y32_N10
\mregfile|muxB|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(17))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(17),
	datad => \mregfile|register_loop[23].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~9_combout\);

-- Location: LCCOMB_X24_Y32_N10
\mregfile|muxB|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux14~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(17))) # (!\mregfile|muxB|Mux14~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(17)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux14~9_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(17),
	datad => \mregfile|register_loop[27].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~10_combout\);

-- Location: LCCOMB_X23_Y25_N18
\mregfile|muxB|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~2_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(17))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(17),
	datac => \mregfile|register_loop[17].register_inst|Q\(17),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux14~2_combout\);

-- Location: LCCOMB_X24_Y25_N26
\mregfile|muxB|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~3_combout\ = (\mregfile|muxB|Mux14~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(17))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux14~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux14~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(17),
	datad => \mregfile|register_loop[21].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~3_combout\);

-- Location: LCCOMB_X17_Y29_N10
\mregfile|muxB|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(17))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(17),
	datad => \mregfile|register_loop[22].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~4_combout\);

-- Location: LCCOMB_X16_Y29_N2
\mregfile|muxB|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux14~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(17))) # (!\mregfile|muxB|Mux14~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(17)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux14~4_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(17),
	datad => \mregfile|register_loop[26].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~5_combout\);

-- Location: LCCOMB_X17_Y27_N0
\mregfile|muxB|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~6_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(17)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(17) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[24].register_inst|Q\(17),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(17),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux14~6_combout\);

-- Location: LCCOMB_X17_Y28_N26
\mregfile|muxB|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux14~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(17))) # (!\mregfile|muxB|Mux14~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(17)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux14~6_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(17),
	datad => \mregfile|register_loop[20].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~7_combout\);

-- Location: LCCOMB_X19_Y33_N20
\mregfile|muxB|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~8_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux14~5_combout\) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux14~7_combout\ & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux14~5_combout\,
	datab => \mregfile|muxB|Mux14~7_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux14~8_combout\);

-- Location: LCCOMB_X19_Y33_N22
\mregfile|muxB|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux14~8_combout\ & (\mregfile|muxB|Mux14~10_combout\)) # (!\mregfile|muxB|Mux14~8_combout\ & ((\mregfile|muxB|Mux14~3_combout\))))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux14~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux14~3_combout\,
	datad => \mregfile|muxB|Mux14~8_combout\,
	combout => \mregfile|muxB|Mux14~11_combout\);

-- Location: LCCOMB_X16_Y31_N26
\mregfile|muxB|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~12_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(17)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(17),
	datad => \mregfile|register_loop[6].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~12_combout\);

-- Location: LCCOMB_X16_Y32_N16
\mregfile|muxB|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~13_combout\ = (\mregfile|muxB|Mux14~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(17))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux14~12_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[5].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux14~12_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(17),
	datad => \mregfile|register_loop[5].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~13_combout\);

-- Location: LCCOMB_X16_Y32_N30
\mregfile|muxB|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux14~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(17)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux14~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(17),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux14~14_combout\);

-- Location: LCCOMB_X19_Y32_N18
\mregfile|muxB|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~15_combout\ = (\mregfile|muxB|Mux14~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(17)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux14~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(17) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux14~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(17),
	datac => \mregfile|register_loop[3].register_inst|Q\(17),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux14~15_combout\);

-- Location: LCCOMB_X21_Y28_N22
\mregfile|muxB|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~1_combout\) # ((\mregfile|muxB|Mux14~11_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~0_combout\,
	datab => \mregfile|muxB|Mux0~1_combout\,
	datac => \mregfile|muxB|Mux14~11_combout\,
	datad => \mregfile|muxB|Mux14~15_combout\,
	combout => \mregfile|muxB|Mux14~16_combout\);

-- Location: LCCOMB_X24_Y33_N26
\mregfile|muxB|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~0_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(17)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(17),
	datad => \mregfile|register_loop[9].register_inst|Q\(17),
	combout => \mregfile|muxB|Mux14~0_combout\);

-- Location: LCCOMB_X25_Y33_N22
\mregfile|muxB|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~1_combout\ = (\mregfile|muxB|Mux14~0_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(17)) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux14~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(17) & 
-- ((\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux14~0_combout\,
	datab => \mregfile|register_loop[10].register_inst|Q\(17),
	datac => \mregfile|register_loop[11].register_inst|Q\(17),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux14~1_combout\);

-- Location: LCCOMB_X21_Y28_N16
\mregfile|muxB|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux14~19_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux14~16_combout\ & (\mregfile|muxB|Mux14~18_combout\)) # (!\mregfile|muxB|Mux14~16_combout\ & ((\mregfile|muxB|Mux14~1_combout\))))) # (!\mregfile|muxB|Mux0~1_combout\ 
-- & (((\mregfile|muxB|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux14~18_combout\,
	datab => \mregfile|muxB|Mux0~1_combout\,
	datac => \mregfile|muxB|Mux14~16_combout\,
	datad => \mregfile|muxB|Mux14~1_combout\,
	combout => \mregfile|muxB|Mux14~19_combout\);

-- Location: LCCOMB_X24_Y33_N12
\mregfile|muxB|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~10_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(18))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(18),
	datad => \mregfile|register_loop[10].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~10_combout\);

-- Location: LCCOMB_X23_Y32_N20
\mregfile|muxB|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~11_combout\ = (\mregfile|muxB|Mux13~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(18))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux13~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(18),
	datad => \mregfile|register_loop[9].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~11_combout\);

-- Location: LCCOMB_X16_Y31_N30
\mregfile|muxB|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~12_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[5].register_inst|Q\(18))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(18),
	datad => \mregfile|register_loop[5].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~12_combout\);

-- Location: LCCOMB_X17_Y30_N0
\mregfile|muxB|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~13_combout\ = (\mregfile|muxB|Mux13~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(18)) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux13~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(18) & 
-- ((\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~12_combout\,
	datab => \mregfile|register_loop[6].register_inst|Q\(18),
	datac => \mregfile|register_loop[7].register_inst|Q\(18),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux13~13_combout\);

-- Location: LCCOMB_X17_Y30_N14
\mregfile|muxB|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux13~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(18) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux13~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(18),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux13~14_combout\);

-- Location: LCCOMB_X19_Y32_N14
\mregfile|muxB|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~15_combout\ = (\mregfile|muxB|Mux13~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(18)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux13~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(18) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(18),
	datac => \mregfile|register_loop[3].register_inst|Q\(18),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux13~15_combout\);

-- Location: LCCOMB_X23_Y32_N30
\mregfile|muxB|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux13~11_combout\) # ((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux13~15_combout\ & !\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux13~11_combout\,
	datac => \mregfile|muxB|Mux13~15_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux13~16_combout\);

-- Location: LCCOMB_X18_Y28_N0
\mregfile|muxB|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~4_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(18))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(18),
	datad => \mregfile|register_loop[24].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~4_combout\);

-- Location: LCCOMB_X17_Y28_N6
\mregfile|muxB|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux13~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(18))) # (!\mregfile|muxB|Mux13~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(18)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux13~4_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(18),
	datad => \mregfile|register_loop[20].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~5_combout\);

-- Location: LCCOMB_X23_Y25_N22
\mregfile|muxB|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(18)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(18),
	datad => \mregfile|register_loop[25].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~2_combout\);

-- Location: LCCOMB_X24_Y27_N18
\mregfile|muxB|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~3_combout\ = (\mregfile|muxB|Mux13~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(18))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux13~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(18),
	datad => \mregfile|register_loop[21].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~3_combout\);

-- Location: LCCOMB_X23_Y32_N26
\mregfile|muxB|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~6_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\) # (\mregfile|muxB|Mux13~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux13~5_combout\ & (!\rs2_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~5_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux13~3_combout\,
	combout => \mregfile|muxB|Mux13~6_combout\);

-- Location: LCCOMB_X17_Y29_N6
\mregfile|muxB|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~0_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(18))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(18),
	datad => \mregfile|register_loop[22].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y29_N30
\mregfile|muxB|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~1_combout\ = (\mregfile|muxB|Mux13~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(18)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux13~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(18) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~0_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(18),
	datac => \mregfile|register_loop[30].register_inst|Q\(18),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux13~1_combout\);

-- Location: LCCOMB_X25_Y32_N14
\mregfile|muxB|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(18)) # ((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & (((\mregfile|register_loop[19].register_inst|Q\(18) & !\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(18),
	datac => \mregfile|register_loop[19].register_inst|Q\(18),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux13~7_combout\);

-- Location: LCCOMB_X24_Y32_N30
\mregfile|muxB|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux13~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(18))) # (!\mregfile|muxB|Mux13~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(18)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux13~7_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(18),
	datad => \mregfile|register_loop[27].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~8_combout\);

-- Location: LCCOMB_X23_Y32_N28
\mregfile|muxB|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~9_combout\ = (\mregfile|muxB|Mux13~6_combout\ & (((\mregfile|muxB|Mux13~8_combout\)) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux13~6_combout\ & (\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~6_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux13~1_combout\,
	datad => \mregfile|muxB|Mux13~8_combout\,
	combout => \mregfile|muxB|Mux13~9_combout\);

-- Location: LCCOMB_X24_Y30_N6
\mregfile|muxB|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~17_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(18)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(18),
	datad => \mregfile|register_loop[13].register_inst|Q\(18),
	combout => \mregfile|muxB|Mux13~17_combout\);

-- Location: LCCOMB_X24_Y30_N28
\mregfile|muxB|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux13~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(18))) # (!\mregfile|muxB|Mux13~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(18)))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(18),
	datac => \mregfile|register_loop[14].register_inst|Q\(18),
	datad => \mregfile|muxB|Mux13~17_combout\,
	combout => \mregfile|muxB|Mux13~18_combout\);

-- Location: LCCOMB_X23_Y32_N24
\mregfile|muxB|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux13~19_combout\ = (\mregfile|muxB|Mux13~16_combout\ & (((\mregfile|muxB|Mux13~18_combout\) # (!\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux13~16_combout\ & (\mregfile|muxB|Mux13~9_combout\ & 
-- ((\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux13~16_combout\,
	datab => \mregfile|muxB|Mux13~9_combout\,
	datac => \mregfile|muxB|Mux13~18_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux13~19_combout\);

-- Location: LCCOMB_X16_Y31_N10
\mregfile|muxB|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~12_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(19)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(19),
	datad => \mregfile|register_loop[6].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~12_combout\);

-- Location: LCCOMB_X16_Y32_N22
\mregfile|muxB|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux12~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(19)))) # (!\mregfile|muxB|Mux12~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(19))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[5].register_inst|Q\(19),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(19),
	datad => \mregfile|muxB|Mux12~12_combout\,
	combout => \mregfile|muxB|Mux12~13_combout\);

-- Location: LCCOMB_X16_Y32_N12
\mregfile|muxB|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux12~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(19)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux12~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(19),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux12~14_combout\);

-- Location: LCCOMB_X19_Y32_N10
\mregfile|muxB|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux12~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(19))) # (!\mregfile|muxB|Mux12~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(19)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux12~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(19),
	datad => \mregfile|register_loop[2].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~15_combout\);

-- Location: LCCOMB_X25_Y32_N26
\mregfile|muxB|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(19))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(19),
	datad => \mregfile|register_loop[23].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~9_combout\);

-- Location: LCCOMB_X24_Y32_N18
\mregfile|muxB|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux12~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(19))) # (!\mregfile|muxB|Mux12~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(19)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux12~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux12~9_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(19),
	datad => \mregfile|register_loop[27].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~10_combout\);

-- Location: LCCOMB_X18_Y28_N28
\mregfile|muxB|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~6_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(19)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(19) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(19),
	datac => \mregfile|register_loop[16].register_inst|Q\(19),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux12~6_combout\);

-- Location: LCCOMB_X17_Y28_N18
\mregfile|muxB|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux12~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(19)))) # (!\mregfile|muxB|Mux12~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(19))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(19),
	datac => \mregfile|register_loop[28].register_inst|Q\(19),
	datad => \mregfile|muxB|Mux12~6_combout\,
	combout => \mregfile|muxB|Mux12~7_combout\);

-- Location: LCCOMB_X17_Y29_N26
\mregfile|muxB|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(19))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(19),
	datad => \mregfile|register_loop[22].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~4_combout\);

-- Location: LCCOMB_X16_Y29_N26
\mregfile|muxB|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~5_combout\ = (\mregfile|muxB|Mux12~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(19))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux12~4_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux12~4_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(19),
	datad => \mregfile|register_loop[26].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~5_combout\);

-- Location: LCCOMB_X21_Y33_N22
\mregfile|muxB|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~8_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\) # (\mregfile|muxB|Mux12~5_combout\)))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux12~7_combout\ & (!\rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux12~7_combout\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux12~5_combout\,
	combout => \mregfile|muxB|Mux12~8_combout\);

-- Location: LCCOMB_X23_Y25_N26
\mregfile|muxB|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(19)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(19),
	datad => \mregfile|register_loop[25].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~2_combout\);

-- Location: LCCOMB_X24_Y27_N6
\mregfile|muxB|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~3_combout\ = (\mregfile|muxB|Mux12~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(19))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux12~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux12~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(19),
	datad => \mregfile|register_loop[21].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~3_combout\);

-- Location: LCCOMB_X21_Y33_N16
\mregfile|muxB|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux12~8_combout\ & (\mregfile|muxB|Mux12~10_combout\)) # (!\mregfile|muxB|Mux12~8_combout\ & ((\mregfile|muxB|Mux12~3_combout\))))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux12~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux12~8_combout\,
	datad => \mregfile|muxB|Mux12~3_combout\,
	combout => \mregfile|muxB|Mux12~11_combout\);

-- Location: LCCOMB_X21_Y33_N26
\mregfile|muxB|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux12~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux12~15_combout\,
	datab => \mregfile|muxB|Mux0~1_combout\,
	datac => \mregfile|muxB|Mux12~11_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux12~16_combout\);

-- Location: LCCOMB_X24_Y33_N30
\mregfile|muxB|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~0_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(19)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(19),
	datad => \mregfile|register_loop[9].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~0_combout\);

-- Location: LCCOMB_X25_Y33_N18
\mregfile|muxB|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux12~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(19))) # (!\mregfile|muxB|Mux12~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(19)))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux12~0_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(19),
	datad => \mregfile|register_loop[10].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~1_combout\);

-- Location: LCCOMB_X24_Y30_N10
\mregfile|muxB|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~17_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(19))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(19),
	datad => \mregfile|register_loop[14].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~17_combout\);

-- Location: LCCOMB_X22_Y27_N6
\mregfile|muxB|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux12~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(19)))) # (!\mregfile|muxB|Mux12~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(19))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux12~17_combout\,
	datac => \mregfile|register_loop[13].register_inst|Q\(19),
	datad => \mregfile|register_loop[15].register_inst|Q\(19),
	combout => \mregfile|muxB|Mux12~18_combout\);

-- Location: LCCOMB_X21_Y33_N4
\mregfile|muxB|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux12~19_combout\ = (\mregfile|muxB|Mux12~16_combout\ & (((\mregfile|muxB|Mux12~18_combout\)) # (!\mregfile|muxB|Mux0~1_combout\))) # (!\mregfile|muxB|Mux12~16_combout\ & (\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux12~16_combout\,
	datab => \mregfile|muxB|Mux0~1_combout\,
	datac => \mregfile|muxB|Mux12~1_combout\,
	datad => \mregfile|muxB|Mux12~18_combout\,
	combout => \mregfile|muxB|Mux12~19_combout\);

-- Location: LCCOMB_X18_Y29_N22
\mregfile|muxB|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~12_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(20))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(20),
	datac => \mregfile|register_loop[4].register_inst|Q\(20),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux11~12_combout\);

-- Location: LCCOMB_X18_Y30_N26
\mregfile|muxB|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~13_combout\ = (\mregfile|muxB|Mux11~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(20)) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux11~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(20) & 
-- ((\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux11~12_combout\,
	datab => \mregfile|register_loop[6].register_inst|Q\(20),
	datac => \mregfile|register_loop[7].register_inst|Q\(20),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux11~13_combout\);

-- Location: LCCOMB_X17_Y30_N12
\mregfile|muxB|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|muxB|Mux11~13_combout\)) # (!\mregfile|muxB|Mux0~3_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux0~3_combout\ & 
-- (\mregfile|register_loop[1].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux0~3_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(20),
	datad => \mregfile|muxB|Mux11~13_combout\,
	combout => \mregfile|muxB|Mux11~14_combout\);

-- Location: LCCOMB_X19_Y30_N6
\mregfile|muxB|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux11~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(20))) # (!\mregfile|muxB|Mux11~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(20)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux11~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux11~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(20),
	datad => \mregfile|register_loop[2].register_inst|Q\(20),
	combout => \mregfile|muxB|Mux11~15_combout\);

-- Location: LCCOMB_X25_Y29_N18
\mregfile|muxB|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~10_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(20)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(20),
	datad => \mregfile|register_loop[10].register_inst|Q\(20),
	combout => \mregfile|muxB|Mux11~10_combout\);

-- Location: LCCOMB_X26_Y30_N2
\mregfile|muxB|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~11_combout\ = (\mregfile|muxB|Mux11~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(20)) # (!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux11~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(20) & 
-- ((\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux11~10_combout\,
	datab => \mregfile|register_loop[9].register_inst|Q\(20),
	datac => \mregfile|register_loop[11].register_inst|Q\(20),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux11~11_combout\);

-- Location: LCCOMB_X23_Y27_N12
\mregfile|muxB|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux11~11_combout\))) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- (\mregfile|muxB|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux11~15_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux11~11_combout\,
	combout => \mregfile|muxB|Mux11~16_combout\);

-- Location: LCCOMB_X27_Y29_N22
\mregfile|muxB|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~17_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(20)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(20),
	datad => \mregfile|register_loop[13].register_inst|Q\(20),
	combout => \mregfile|muxB|Mux11~17_combout\);

-- Location: LCCOMB_X24_Y29_N20
\mregfile|muxB|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~18_combout\ = (\mregfile|muxB|Mux11~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(20))) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux11~17_combout\ & (\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[14].register_inst|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux11~17_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(20),
	datad => \mregfile|register_loop[15].register_inst|Q\(20),
	combout => \mregfile|muxB|Mux11~18_combout\);

-- Location: LCCOMB_X24_Y24_N30
\mregfile|muxB|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~0_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(20)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(20),
	datad => \mregfile|register_loop[22].register_inst|Q\(20),
	combout => \mregfile|muxB|Mux11~0_combout\);

-- Location: LCCOMB_X25_Y24_N18
\mregfile|muxB|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~1_combout\ = (\mregfile|muxB|Mux11~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(20)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux11~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(20) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[26].register_inst|Q\(20),
	datab => \mregfile|muxB|Mux11~0_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(20),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux11~1_combout\);

-- Location: LCCOMB_X18_Y26_N6
\mregfile|muxB|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~4_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(20)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(20) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(20),
	datac => \mregfile|register_loop[16].register_inst|Q\(20),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux11~4_combout\);

-- Location: LCCOMB_X18_Y27_N2
\mregfile|muxB|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux11~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(20)))) # (!\mregfile|muxB|Mux11~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(20))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(20),
	datac => \mregfile|register_loop[28].register_inst|Q\(20),
	datad => \mregfile|muxB|Mux11~4_combout\,
	combout => \mregfile|muxB|Mux11~5_combout\);

-- Location: LCCOMB_X23_Y25_N30
\mregfile|muxB|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(20)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(20),
	datad => \mregfile|register_loop[25].register_inst|Q\(20),
	combout => \mregfile|muxB|Mux11~2_combout\);

-- Location: LCCOMB_X27_Y25_N30
\mregfile|muxB|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux11~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(20))) # (!\mregfile|muxB|Mux11~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(20)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux11~2_combout\,
	datac => \mregfile|register_loop[29].register_inst|Q\(20),
	datad => \mregfile|register_loop[21].register_inst|Q\(20),
	combout => \mregfile|muxB|Mux11~3_combout\);

-- Location: LCCOMB_X23_Y27_N16
\mregfile|muxB|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~6_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\) # (\mregfile|muxB|Mux11~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux11~5_combout\ & (!\rs2_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux11~5_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux11~3_combout\,
	combout => \mregfile|muxB|Mux11~6_combout\);

-- Location: LCCOMB_X27_Y30_N22
\mregfile|muxB|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~7_combout\ = (\rs2_addr[3]~input_o\ & (((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & (\mregfile|register_loop[23].register_inst|Q\(20))) # (!\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[19].register_inst|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(20),
	datac => \mregfile|register_loop[19].register_inst|Q\(20),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux11~7_combout\);

-- Location: LCCOMB_X27_Y26_N2
\mregfile|muxB|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux11~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(20)))) # (!\mregfile|muxB|Mux11~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(20))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(20),
	datac => \mregfile|register_loop[31].register_inst|Q\(20),
	datad => \mregfile|muxB|Mux11~7_combout\,
	combout => \mregfile|muxB|Mux11~8_combout\);

-- Location: LCCOMB_X23_Y27_N26
\mregfile|muxB|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~9_combout\ = (\mregfile|muxB|Mux11~6_combout\ & (((\mregfile|muxB|Mux11~8_combout\) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux11~6_combout\ & (\mregfile|muxB|Mux11~1_combout\ & (\rs2_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux11~1_combout\,
	datab => \mregfile|muxB|Mux11~6_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux11~8_combout\,
	combout => \mregfile|muxB|Mux11~9_combout\);

-- Location: LCCOMB_X23_Y27_N22
\mregfile|muxB|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux11~19_combout\ = (\mregfile|muxB|Mux11~16_combout\ & ((\mregfile|muxB|Mux11~18_combout\) # ((!\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux11~16_combout\ & (((\mregfile|muxB|Mux11~9_combout\ & 
-- \mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux11~16_combout\,
	datab => \mregfile|muxB|Mux11~18_combout\,
	datac => \mregfile|muxB|Mux11~9_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux11~19_combout\);

-- Location: LCCOMB_X27_Y31_N18
\mregfile|muxB|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~0_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[9].register_inst|Q\(21))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(21),
	datad => \mregfile|register_loop[9].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~0_combout\);

-- Location: LCCOMB_X25_Y34_N10
\mregfile|muxB|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~1_combout\ = (\mregfile|muxB|Mux10~0_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(21))) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux10~0_combout\ & (\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[10].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux10~0_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(21),
	datad => \mregfile|register_loop[10].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~1_combout\);

-- Location: LCCOMB_X24_Y30_N14
\mregfile|muxB|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~17_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(21))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(21),
	datad => \mregfile|register_loop[14].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~17_combout\);

-- Location: LCCOMB_X25_Y30_N30
\mregfile|muxB|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~18_combout\ = (\mregfile|muxB|Mux10~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(21)) # ((!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux10~17_combout\ & (((\mregfile|register_loop[13].register_inst|Q\(21) & 
-- \rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux10~17_combout\,
	datab => \mregfile|register_loop[15].register_inst|Q\(21),
	datac => \mregfile|register_loop[13].register_inst|Q\(21),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux10~18_combout\);

-- Location: LCCOMB_X17_Y32_N28
\mregfile|muxB|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~12_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(21)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(21),
	datad => \mregfile|register_loop[6].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~12_combout\);

-- Location: LCCOMB_X18_Y32_N26
\mregfile|muxB|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux10~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(21)))) # (!\mregfile|muxB|Mux10~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(21))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(21),
	datac => \mregfile|register_loop[7].register_inst|Q\(21),
	datad => \mregfile|muxB|Mux10~12_combout\,
	combout => \mregfile|muxB|Mux10~13_combout\);

-- Location: LCCOMB_X18_Y31_N28
\mregfile|muxB|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux10~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(21))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(21),
	datad => \mregfile|muxB|Mux10~13_combout\,
	combout => \mregfile|muxB|Mux10~14_combout\);

-- Location: LCCOMB_X22_Y32_N14
\mregfile|muxB|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux10~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(21))) # (!\mregfile|muxB|Mux10~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(21)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux10~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(21),
	datad => \mregfile|register_loop[2].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~15_combout\);

-- Location: LCCOMB_X25_Y25_N30
\mregfile|muxB|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~2_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[25].register_inst|Q\(21))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[17].register_inst|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(21),
	datad => \mregfile|register_loop[25].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~2_combout\);

-- Location: LCCOMB_X26_Y25_N30
\mregfile|muxB|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux10~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(21)))) # (!\mregfile|muxB|Mux10~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(21))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[21].register_inst|Q\(21),
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(21),
	datad => \mregfile|muxB|Mux10~2_combout\,
	combout => \mregfile|muxB|Mux10~3_combout\);

-- Location: LCCOMB_X25_Y32_N30
\mregfile|muxB|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(21))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(21),
	datad => \mregfile|register_loop[23].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~9_combout\);

-- Location: LCCOMB_X28_Y30_N22
\mregfile|muxB|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux10~9_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(21)))) # (!\mregfile|muxB|Mux10~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(21))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(21),
	datac => \mregfile|register_loop[31].register_inst|Q\(21),
	datad => \mregfile|muxB|Mux10~9_combout\,
	combout => \mregfile|muxB|Mux10~10_combout\);

-- Location: LCCOMB_X22_Y29_N22
\mregfile|muxB|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~6_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(21))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(21),
	datac => \mregfile|register_loop[16].register_inst|Q\(21),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux10~6_combout\);

-- Location: LCCOMB_X23_Y29_N22
\mregfile|muxB|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux10~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(21))) # (!\mregfile|muxB|Mux10~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(21)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux10~6_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(21),
	datad => \mregfile|register_loop[20].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~7_combout\);

-- Location: LCCOMB_X23_Y24_N14
\mregfile|muxB|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~4_combout\ = (\rs2_addr[3]~input_o\ & (\rs2_addr[2]~input_o\)) # (!\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[22].register_inst|Q\(21)))) # (!\rs2_addr[2]~input_o\ & 
-- (\mregfile|register_loop[18].register_inst|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(21),
	datad => \mregfile|register_loop[22].register_inst|Q\(21),
	combout => \mregfile|muxB|Mux10~4_combout\);

-- Location: LCCOMB_X25_Y24_N22
\mregfile|muxB|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~5_combout\ = (\mregfile|muxB|Mux10~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(21)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux10~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(21) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux10~4_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(21),
	datac => \mregfile|register_loop[30].register_inst|Q\(21),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux10~5_combout\);

-- Location: LCCOMB_X25_Y34_N28
\mregfile|muxB|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~8_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux10~5_combout\))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux10~7_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux10~5_combout\,
	combout => \mregfile|muxB|Mux10~8_combout\);

-- Location: LCCOMB_X25_Y34_N6
\mregfile|muxB|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux10~8_combout\ & ((\mregfile|muxB|Mux10~10_combout\))) # (!\mregfile|muxB|Mux10~8_combout\ & (\mregfile|muxB|Mux10~3_combout\)))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux10~3_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux10~10_combout\,
	datad => \mregfile|muxB|Mux10~8_combout\,
	combout => \mregfile|muxB|Mux10~11_combout\);

-- Location: LCCOMB_X25_Y34_N16
\mregfile|muxB|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux0~1_combout\) # (\mregfile|muxB|Mux10~11_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & (\mregfile|muxB|Mux10~15_combout\ & (!\mregfile|muxB|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux10~15_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux10~11_combout\,
	combout => \mregfile|muxB|Mux10~16_combout\);

-- Location: LCCOMB_X25_Y34_N18
\mregfile|muxB|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux10~19_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux10~16_combout\ & ((\mregfile|muxB|Mux10~18_combout\))) # (!\mregfile|muxB|Mux10~16_combout\ & (\mregfile|muxB|Mux10~1_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ 
-- & (((\mregfile|muxB|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux10~1_combout\,
	datab => \mregfile|muxB|Mux10~18_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux10~16_combout\,
	combout => \mregfile|muxB|Mux10~19_combout\);

-- Location: LCCOMB_X16_Y31_N14
\mregfile|muxB|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~12_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[5].register_inst|Q\(22))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(22),
	datad => \mregfile|register_loop[5].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~12_combout\);

-- Location: LCCOMB_X16_Y30_N18
\mregfile|muxB|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux9~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(22)))) # (!\mregfile|muxB|Mux9~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(22))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(22),
	datac => \mregfile|register_loop[7].register_inst|Q\(22),
	datad => \mregfile|muxB|Mux9~12_combout\,
	combout => \mregfile|muxB|Mux9~13_combout\);

-- Location: LCCOMB_X17_Y30_N6
\mregfile|muxB|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux9~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(22) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux9~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(22),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux9~14_combout\);

-- Location: LCCOMB_X22_Y32_N10
\mregfile|muxB|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux9~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(22)))) # (!\mregfile|muxB|Mux9~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(22))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(22),
	datac => \mregfile|register_loop[3].register_inst|Q\(22),
	datad => \mregfile|muxB|Mux9~14_combout\,
	combout => \mregfile|muxB|Mux9~15_combout\);

-- Location: LCCOMB_X24_Y33_N18
\mregfile|muxB|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~10_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(22))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(22),
	datad => \mregfile|register_loop[10].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~10_combout\);

-- Location: LCCOMB_X22_Y33_N0
\mregfile|muxB|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux9~10_combout\ & (\mregfile|register_loop[11].register_inst|Q\(22))) # (!\mregfile|muxB|Mux9~10_combout\ & ((\mregfile|register_loop[9].register_inst|Q\(22)))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux9~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux9~10_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(22),
	datad => \mregfile|register_loop[9].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~11_combout\);

-- Location: LCCOMB_X23_Y32_N22
\mregfile|muxB|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux9~11_combout\) # (\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux9~15_combout\ & ((!\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux9~15_combout\,
	datac => \mregfile|muxB|Mux9~11_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux9~16_combout\);

-- Location: LCCOMB_X24_Y30_N18
\mregfile|muxB|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~17_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(22)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(22),
	datad => \mregfile|register_loop[13].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~17_combout\);

-- Location: LCCOMB_X24_Y30_N24
\mregfile|muxB|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux9~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(22))) # (!\mregfile|muxB|Mux9~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(22)))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(22),
	datac => \mregfile|register_loop[14].register_inst|Q\(22),
	datad => \mregfile|muxB|Mux9~17_combout\,
	combout => \mregfile|muxB|Mux9~18_combout\);

-- Location: LCCOMB_X17_Y29_N14
\mregfile|muxB|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~0_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(22))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(22),
	datad => \mregfile|register_loop[22].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~0_combout\);

-- Location: LCCOMB_X16_Y29_N14
\mregfile|muxB|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~1_combout\ = (\mregfile|muxB|Mux9~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(22))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux9~0_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux9~0_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(22),
	datad => \mregfile|register_loop[26].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~1_combout\);

-- Location: LCCOMB_X18_Y28_N24
\mregfile|muxB|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~4_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[24].register_inst|Q\(22))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[16].register_inst|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(22),
	datac => \mregfile|register_loop[16].register_inst|Q\(22),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux9~4_combout\);

-- Location: LCCOMB_X17_Y28_N22
\mregfile|muxB|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux9~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(22))) # (!\mregfile|muxB|Mux9~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(22)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux9~4_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(22),
	datad => \mregfile|register_loop[20].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~5_combout\);

-- Location: LCCOMB_X23_Y25_N10
\mregfile|muxB|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(22)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(22),
	datad => \mregfile|register_loop[25].register_inst|Q\(22),
	combout => \mregfile|muxB|Mux9~2_combout\);

-- Location: LCCOMB_X24_Y27_N10
\mregfile|muxB|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux9~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(22)))) # (!\mregfile|muxB|Mux9~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(22))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(22),
	datac => \mregfile|register_loop[29].register_inst|Q\(22),
	datad => \mregfile|muxB|Mux9~2_combout\,
	combout => \mregfile|muxB|Mux9~3_combout\);

-- Location: LCCOMB_X23_Y32_N18
\mregfile|muxB|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~6_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\) # (\mregfile|muxB|Mux9~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux9~5_combout\ & (!\rs2_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux9~5_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux9~3_combout\,
	combout => \mregfile|muxB|Mux9~6_combout\);

-- Location: LCCOMB_X25_Y32_N2
\mregfile|muxB|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(22)) # ((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & (((\mregfile|register_loop[19].register_inst|Q\(22) & !\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(22),
	datac => \mregfile|register_loop[19].register_inst|Q\(22),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux9~7_combout\);

-- Location: LCCOMB_X26_Y32_N10
\mregfile|muxB|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~8_combout\ = (\mregfile|muxB|Mux9~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(22)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux9~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(22) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux9~7_combout\,
	datab => \mregfile|register_loop[27].register_inst|Q\(22),
	datac => \mregfile|register_loop[31].register_inst|Q\(22),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux9~8_combout\);

-- Location: LCCOMB_X23_Y32_N4
\mregfile|muxB|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~9_combout\ = (\mregfile|muxB|Mux9~6_combout\ & (((\mregfile|muxB|Mux9~8_combout\) # (!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux9~6_combout\ & (\mregfile|muxB|Mux9~1_combout\ & (\rs2_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux9~1_combout\,
	datab => \mregfile|muxB|Mux9~6_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux9~8_combout\,
	combout => \mregfile|muxB|Mux9~9_combout\);

-- Location: LCCOMB_X23_Y32_N16
\mregfile|muxB|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux9~19_combout\ = (\mregfile|muxB|Mux9~16_combout\ & ((\mregfile|muxB|Mux9~18_combout\) # ((!\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux9~16_combout\ & (((\mregfile|muxB|Mux9~9_combout\ & \mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux9~16_combout\,
	datab => \mregfile|muxB|Mux9~18_combout\,
	datac => \mregfile|muxB|Mux9~9_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux9~19_combout\);

-- Location: LCCOMB_X23_Y28_N2
\mregfile|muxB|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~17_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(23)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(23),
	datad => \mregfile|register_loop[14].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~17_combout\);

-- Location: LCCOMB_X22_Y28_N10
\mregfile|muxB|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~18_combout\ = (\mregfile|muxB|Mux8~17_combout\ & (((\mregfile|register_loop[15].register_inst|Q\(23))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux8~17_combout\ & (\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[13].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux8~17_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(23),
	datad => \mregfile|register_loop[15].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~18_combout\);

-- Location: LCCOMB_X23_Y25_N14
\mregfile|muxB|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(23)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(23),
	datad => \mregfile|register_loop[25].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~2_combout\);

-- Location: LCCOMB_X26_Y27_N14
\mregfile|muxB|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux8~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(23))) # (!\mregfile|muxB|Mux8~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(23)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux8~2_combout\,
	datac => \mregfile|register_loop[29].register_inst|Q\(23),
	datad => \mregfile|register_loop[21].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~3_combout\);

-- Location: LCCOMB_X25_Y32_N22
\mregfile|muxB|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(23))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(23),
	datad => \mregfile|register_loop[23].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~9_combout\);

-- Location: LCCOMB_X26_Y32_N30
\mregfile|muxB|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~10_combout\ = (\mregfile|muxB|Mux8~9_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(23))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux8~9_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[27].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux8~9_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(23),
	datad => \mregfile|register_loop[27].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~10_combout\);

-- Location: LCCOMB_X17_Y29_N2
\mregfile|muxB|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(23))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(23),
	datad => \mregfile|register_loop[22].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~4_combout\);

-- Location: LCCOMB_X16_Y29_N10
\mregfile|muxB|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~5_combout\ = (\mregfile|muxB|Mux8~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(23)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux8~4_combout\ & (\mregfile|register_loop[26].register_inst|Q\(23) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux8~4_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(23),
	datac => \mregfile|register_loop[30].register_inst|Q\(23),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux8~5_combout\);

-- Location: LCCOMB_X18_Y28_N4
\mregfile|muxB|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~6_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(23)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(23) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[24].register_inst|Q\(23),
	datac => \mregfile|register_loop[16].register_inst|Q\(23),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux8~6_combout\);

-- Location: LCCOMB_X17_Y28_N2
\mregfile|muxB|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux8~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(23)))) # (!\mregfile|muxB|Mux8~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(23))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(23),
	datac => \mregfile|register_loop[28].register_inst|Q\(23),
	datad => \mregfile|muxB|Mux8~6_combout\,
	combout => \mregfile|muxB|Mux8~7_combout\);

-- Location: LCCOMB_X21_Y28_N2
\mregfile|muxB|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~8_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux8~5_combout\)) # (!\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux8~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux8~5_combout\,
	datad => \mregfile|muxB|Mux8~7_combout\,
	combout => \mregfile|muxB|Mux8~8_combout\);

-- Location: LCCOMB_X21_Y28_N4
\mregfile|muxB|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~11_combout\ = (\mregfile|muxB|Mux8~8_combout\ & (((\mregfile|muxB|Mux8~10_combout\) # (!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux8~8_combout\ & (\mregfile|muxB|Mux8~3_combout\ & ((\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux8~3_combout\,
	datab => \mregfile|muxB|Mux8~10_combout\,
	datac => \mregfile|muxB|Mux8~8_combout\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux8~11_combout\);

-- Location: LCCOMB_X16_Y31_N2
\mregfile|muxB|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~12_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(23)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(23),
	datad => \mregfile|register_loop[6].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~12_combout\);

-- Location: LCCOMB_X19_Y29_N4
\mregfile|muxB|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux8~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(23))) # (!\mregfile|muxB|Mux8~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(23)))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux8~12_combout\,
	datac => \mregfile|register_loop[7].register_inst|Q\(23),
	datad => \mregfile|register_loop[5].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~13_combout\);

-- Location: LCCOMB_X19_Y29_N10
\mregfile|muxB|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux8~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(23) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux8~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(23),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux8~14_combout\);

-- Location: LCCOMB_X22_Y32_N30
\mregfile|muxB|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux8~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(23))) # (!\mregfile|muxB|Mux8~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(23)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux8~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux8~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(23),
	datad => \mregfile|register_loop[2].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~15_combout\);

-- Location: LCCOMB_X25_Y33_N24
\mregfile|muxB|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & (\mregfile|muxB|Mux8~11_combout\)) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- ((\mregfile|muxB|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux8~11_combout\,
	datab => \mregfile|muxB|Mux8~15_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux8~16_combout\);

-- Location: LCCOMB_X24_Y33_N22
\mregfile|muxB|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~0_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(23)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[8].register_inst|Q\(23) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[9].register_inst|Q\(23),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(23),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux8~0_combout\);

-- Location: LCCOMB_X25_Y33_N28
\mregfile|muxB|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux8~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(23))) # (!\mregfile|muxB|Mux8~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(23)))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux8~0_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(23),
	datad => \mregfile|register_loop[10].register_inst|Q\(23),
	combout => \mregfile|muxB|Mux8~1_combout\);

-- Location: LCCOMB_X25_Y33_N26
\mregfile|muxB|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux8~19_combout\ = (\mregfile|muxB|Mux8~16_combout\ & ((\mregfile|muxB|Mux8~18_combout\) # ((!\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux8~16_combout\ & (((\mregfile|muxB|Mux0~1_combout\ & \mregfile|muxB|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux8~18_combout\,
	datab => \mregfile|muxB|Mux8~16_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux8~1_combout\,
	combout => \mregfile|muxB|Mux8~19_combout\);

-- Location: LCCOMB_X24_Y33_N10
\mregfile|muxB|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~10_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(24))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(24),
	datad => \mregfile|register_loop[10].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~10_combout\);

-- Location: LCCOMB_X22_Y33_N26
\mregfile|muxB|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux7~10_combout\ & (\mregfile|register_loop[11].register_inst|Q\(24))) # (!\mregfile|muxB|Mux7~10_combout\ & ((\mregfile|register_loop[9].register_inst|Q\(24)))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux7~10_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(24),
	datad => \mregfile|register_loop[9].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~11_combout\);

-- Location: LCCOMB_X16_Y31_N6
\mregfile|muxB|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~12_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[5].register_inst|Q\(24))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(24),
	datad => \mregfile|register_loop[5].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~12_combout\);

-- Location: LCCOMB_X16_Y30_N14
\mregfile|muxB|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux7~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(24)))) # (!\mregfile|muxB|Mux7~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(24))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(24),
	datac => \mregfile|register_loop[7].register_inst|Q\(24),
	datad => \mregfile|muxB|Mux7~12_combout\,
	combout => \mregfile|muxB|Mux7~13_combout\);

-- Location: LCCOMB_X17_Y30_N4
\mregfile|muxB|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux7~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(24)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux7~13_combout\,
	datab => \mregfile|muxB|Mux0~3_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(24),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux7~14_combout\);

-- Location: LCCOMB_X21_Y33_N10
\mregfile|muxB|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~15_combout\ = (\mregfile|muxB|Mux7~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(24)) # (!\mregfile|muxB|Mux0~2_combout\)))) # (!\mregfile|muxB|Mux7~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(24) & 
-- ((\mregfile|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux7~14_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(24),
	datac => \mregfile|register_loop[3].register_inst|Q\(24),
	datad => \mregfile|muxB|Mux0~2_combout\,
	combout => \mregfile|muxB|Mux7~15_combout\);

-- Location: LCCOMB_X21_Y33_N18
\mregfile|muxB|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux7~11_combout\) # ((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux7~15_combout\ & !\mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux7~11_combout\,
	datab => \mregfile|muxB|Mux0~1_combout\,
	datac => \mregfile|muxB|Mux7~15_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux7~16_combout\);

-- Location: LCCOMB_X21_Y28_N28
\mregfile|muxB|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~17_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(24))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(24),
	datad => \mregfile|register_loop[13].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~17_combout\);

-- Location: LCCOMB_X28_Y27_N10
\mregfile|muxB|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux7~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(24)))) # (!\mregfile|muxB|Mux7~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(24))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux7~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux7~17_combout\,
	datac => \mregfile|register_loop[14].register_inst|Q\(24),
	datad => \mregfile|register_loop[15].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~18_combout\);

-- Location: LCCOMB_X25_Y27_N18
\mregfile|muxB|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~2_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(24))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(24),
	datac => \mregfile|register_loop[17].register_inst|Q\(24),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux7~2_combout\);

-- Location: LCCOMB_X26_Y25_N10
\mregfile|muxB|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~3_combout\ = (\mregfile|muxB|Mux7~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(24))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux7~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux7~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(24),
	datad => \mregfile|register_loop[21].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~3_combout\);

-- Location: LCCOMB_X18_Y28_N16
\mregfile|muxB|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~4_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(24)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(24) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[24].register_inst|Q\(24),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(24),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux7~4_combout\);

-- Location: LCCOMB_X18_Y27_N14
\mregfile|muxB|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux7~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(24)))) # (!\mregfile|muxB|Mux7~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(24))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(24),
	datac => \mregfile|register_loop[28].register_inst|Q\(24),
	datad => \mregfile|muxB|Mux7~4_combout\,
	combout => \mregfile|muxB|Mux7~5_combout\);

-- Location: LCCOMB_X21_Y33_N6
\mregfile|muxB|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~6_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux7~3_combout\)) # (!\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux7~3_combout\,
	datad => \mregfile|muxB|Mux7~5_combout\,
	combout => \mregfile|muxB|Mux7~6_combout\);

-- Location: LCCOMB_X25_Y31_N18
\mregfile|muxB|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~7_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(24))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(24),
	datad => \mregfile|register_loop[23].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~7_combout\);

-- Location: LCCOMB_X24_Y32_N14
\mregfile|muxB|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux7~7_combout\ & (\mregfile|register_loop[31].register_inst|Q\(24))) # (!\mregfile|muxB|Mux7~7_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(24)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux7~7_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(24),
	datad => \mregfile|register_loop[27].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~8_combout\);

-- Location: LCCOMB_X16_Y28_N10
\mregfile|muxB|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~0_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(24))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(24),
	datad => \mregfile|register_loop[22].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y29_N6
\mregfile|muxB|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~1_combout\ = (\mregfile|muxB|Mux7~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(24))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux7~0_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux7~0_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(24),
	datad => \mregfile|register_loop[26].register_inst|Q\(24),
	combout => \mregfile|muxB|Mux7~1_combout\);

-- Location: LCCOMB_X21_Y33_N24
\mregfile|muxB|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~9_combout\ = (\mregfile|muxB|Mux7~6_combout\ & ((\mregfile|muxB|Mux7~8_combout\) # ((!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux7~6_combout\ & (((\rs2_addr[1]~input_o\ & \mregfile|muxB|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux7~6_combout\,
	datab => \mregfile|muxB|Mux7~8_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux7~1_combout\,
	combout => \mregfile|muxB|Mux7~9_combout\);

-- Location: LCCOMB_X21_Y33_N12
\mregfile|muxB|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux7~19_combout\ = (\mregfile|muxB|Mux7~16_combout\ & (((\mregfile|muxB|Mux7~18_combout\)) # (!\mregfile|muxB|Mux0~0_combout\))) # (!\mregfile|muxB|Mux7~16_combout\ & (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux7~16_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux7~18_combout\,
	datad => \mregfile|muxB|Mux7~9_combout\,
	combout => \mregfile|muxB|Mux7~19_combout\);

-- Location: LCCOMB_X24_Y30_N22
\mregfile|muxB|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~17_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(25)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[12].register_inst|Q\(25) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[14].register_inst|Q\(25),
	datac => \mregfile|register_loop[12].register_inst|Q\(25),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux6~17_combout\);

-- Location: LCCOMB_X25_Y30_N14
\mregfile|muxB|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux6~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(25)))) # (!\mregfile|muxB|Mux6~17_combout\ & (\mregfile|register_loop[13].register_inst|Q\(25))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux6~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux6~17_combout\,
	datac => \mregfile|register_loop[13].register_inst|Q\(25),
	datad => \mregfile|register_loop[15].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~18_combout\);

-- Location: LCCOMB_X23_Y33_N28
\mregfile|muxB|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~0_combout\ = (\rs2_addr[1]~input_o\ & (\rs2_addr[0]~input_o\)) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(25)))) # (!\rs2_addr[0]~input_o\ & 
-- (\mregfile|register_loop[8].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(25),
	datad => \mregfile|register_loop[9].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~0_combout\);

-- Location: LCCOMB_X25_Y33_N8
\mregfile|muxB|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux6~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(25)))) # (!\mregfile|muxB|Mux6~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(25))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[10].register_inst|Q\(25),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(25),
	datad => \mregfile|muxB|Mux6~0_combout\,
	combout => \mregfile|muxB|Mux6~1_combout\);

-- Location: LCCOMB_X16_Y31_N18
\mregfile|muxB|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~12_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(25)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(25),
	datad => \mregfile|register_loop[6].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~12_combout\);

-- Location: LCCOMB_X16_Y32_N4
\mregfile|muxB|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux6~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(25)))) # (!\mregfile|muxB|Mux6~12_combout\ & (\mregfile|register_loop[5].register_inst|Q\(25))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[5].register_inst|Q\(25),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(25),
	datad => \mregfile|muxB|Mux6~12_combout\,
	combout => \mregfile|muxB|Mux6~13_combout\);

-- Location: LCCOMB_X16_Y32_N10
\mregfile|muxB|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux6~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(25)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux6~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(25),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux6~14_combout\);

-- Location: LCCOMB_X19_Y32_N30
\mregfile|muxB|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux6~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(25))) # (!\mregfile|muxB|Mux6~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(25)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux6~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(25),
	datad => \mregfile|register_loop[2].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~15_combout\);

-- Location: LCCOMB_X25_Y27_N14
\mregfile|muxB|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(25)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(25),
	datad => \mregfile|register_loop[25].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~2_combout\);

-- Location: LCCOMB_X26_Y27_N2
\mregfile|muxB|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux6~2_combout\ & ((\mregfile|register_loop[29].register_inst|Q\(25)))) # (!\mregfile|muxB|Mux6~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(25))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[21].register_inst|Q\(25),
	datac => \mregfile|register_loop[29].register_inst|Q\(25),
	datad => \mregfile|muxB|Mux6~2_combout\,
	combout => \mregfile|muxB|Mux6~3_combout\);

-- Location: LCCOMB_X25_Y31_N22
\mregfile|muxB|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(25))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(25),
	datad => \mregfile|register_loop[23].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~9_combout\);

-- Location: LCCOMB_X26_Y31_N12
\mregfile|muxB|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~10_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux6~9_combout\ & (\mregfile|register_loop[31].register_inst|Q\(25))) # (!\mregfile|muxB|Mux6~9_combout\ & ((\mregfile|register_loop[27].register_inst|Q\(25)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux6~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux6~9_combout\,
	datac => \mregfile|register_loop[31].register_inst|Q\(25),
	datad => \mregfile|register_loop[27].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~10_combout\);

-- Location: LCCOMB_X17_Y27_N20
\mregfile|muxB|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~6_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(25)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(25),
	datad => \mregfile|register_loop[24].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~6_combout\);

-- Location: LCCOMB_X18_Y27_N26
\mregfile|muxB|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux6~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(25))) # (!\mregfile|muxB|Mux6~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(25)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux6~6_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(25),
	datad => \mregfile|register_loop[20].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~7_combout\);

-- Location: LCCOMB_X16_Y28_N30
\mregfile|muxB|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(25))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(25),
	datad => \mregfile|register_loop[22].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~4_combout\);

-- Location: LCCOMB_X16_Y29_N18
\mregfile|muxB|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~5_combout\ = (\mregfile|muxB|Mux6~4_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(25))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux6~4_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[26].register_inst|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux6~4_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[30].register_inst|Q\(25),
	datad => \mregfile|register_loop[26].register_inst|Q\(25),
	combout => \mregfile|muxB|Mux6~5_combout\);

-- Location: LCCOMB_X26_Y31_N30
\mregfile|muxB|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~8_combout\ = (\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux6~5_combout\) # (\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux6~7_combout\ & ((!\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux6~7_combout\,
	datab => \mregfile|muxB|Mux6~5_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux6~8_combout\);

-- Location: LCCOMB_X26_Y31_N8
\mregfile|muxB|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~11_combout\ = (\mregfile|muxB|Mux6~8_combout\ & (((\mregfile|muxB|Mux6~10_combout\) # (!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux6~8_combout\ & (\mregfile|muxB|Mux6~3_combout\ & ((\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux6~3_combout\,
	datab => \mregfile|muxB|Mux6~10_combout\,
	datac => \mregfile|muxB|Mux6~8_combout\,
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux6~11_combout\);

-- Location: LCCOMB_X26_Y31_N26
\mregfile|muxB|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux6~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux6~15_combout\,
	datab => \mregfile|muxB|Mux6~11_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux6~16_combout\);

-- Location: LCCOMB_X26_Y31_N28
\mregfile|muxB|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux6~19_combout\ = (\mregfile|muxB|Mux6~16_combout\ & ((\mregfile|muxB|Mux6~18_combout\) # ((!\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux6~16_combout\ & (((\mregfile|muxB|Mux6~1_combout\ & \mregfile|muxB|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux6~18_combout\,
	datab => \mregfile|muxB|Mux6~1_combout\,
	datac => \mregfile|muxB|Mux6~16_combout\,
	datad => \mregfile|muxB|Mux0~1_combout\,
	combout => \mregfile|muxB|Mux6~19_combout\);

-- Location: LCCOMB_X21_Y28_N14
\mregfile|muxB|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~17_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(26))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(26),
	datad => \mregfile|register_loop[13].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~17_combout\);

-- Location: LCCOMB_X21_Y32_N28
\mregfile|muxB|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~18_combout\ = (\mregfile|muxB|Mux5~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(26)) # ((!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux5~17_combout\ & (((\mregfile|register_loop[14].register_inst|Q\(26) & 
-- \rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(26),
	datab => \mregfile|muxB|Mux5~17_combout\,
	datac => \mregfile|register_loop[14].register_inst|Q\(26),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux5~18_combout\);

-- Location: LCCOMB_X17_Y32_N24
\mregfile|muxB|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~12_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[5].register_inst|Q\(26))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[4].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(26),
	datad => \mregfile|register_loop[5].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~12_combout\);

-- Location: LCCOMB_X17_Y30_N16
\mregfile|muxB|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~13_combout\ = (\mregfile|muxB|Mux5~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(26))) # (!\rs2_addr[1]~input_o\))) # (!\mregfile|muxB|Mux5~12_combout\ & (\rs2_addr[1]~input_o\ & 
-- ((\mregfile|register_loop[6].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux5~12_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(26),
	datad => \mregfile|register_loop[6].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~13_combout\);

-- Location: LCCOMB_X17_Y30_N30
\mregfile|muxB|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux5~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(26) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux5~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(26),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux5~14_combout\);

-- Location: LCCOMB_X19_Y32_N26
\mregfile|muxB|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux5~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(26))) # (!\mregfile|muxB|Mux5~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(26)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux5~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(26),
	datad => \mregfile|register_loop[2].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~15_combout\);

-- Location: LCCOMB_X23_Y33_N24
\mregfile|muxB|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~10_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(26)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[8].register_inst|Q\(26) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(26),
	datac => \mregfile|register_loop[8].register_inst|Q\(26),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux5~10_combout\);

-- Location: LCCOMB_X22_Y33_N30
\mregfile|muxB|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux5~10_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(26)))) # (!\mregfile|muxB|Mux5~10_combout\ & (\mregfile|register_loop[9].register_inst|Q\(26))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[9].register_inst|Q\(26),
	datac => \mregfile|register_loop[11].register_inst|Q\(26),
	datad => \mregfile|muxB|Mux5~10_combout\,
	combout => \mregfile|muxB|Mux5~11_combout\);

-- Location: LCCOMB_X21_Y32_N16
\mregfile|muxB|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux5~11_combout\))) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- (\mregfile|muxB|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~0_combout\,
	datab => \mregfile|muxB|Mux5~15_combout\,
	datac => \mregfile|muxB|Mux5~11_combout\,
	datad => \mregfile|muxB|Mux0~1_combout\,
	combout => \mregfile|muxB|Mux5~16_combout\);

-- Location: LCCOMB_X16_Y28_N26
\mregfile|muxB|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~0_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(26))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(26),
	datad => \mregfile|register_loop[22].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y28_N14
\mregfile|muxB|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~1_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux5~0_combout\ & ((\mregfile|register_loop[30].register_inst|Q\(26)))) # (!\mregfile|muxB|Mux5~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(26))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[26].register_inst|Q\(26),
	datac => \mregfile|register_loop[30].register_inst|Q\(26),
	datad => \mregfile|muxB|Mux5~0_combout\,
	combout => \mregfile|muxB|Mux5~1_combout\);

-- Location: LCCOMB_X25_Y31_N26
\mregfile|muxB|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~7_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(26))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(26),
	datad => \mregfile|register_loop[23].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~7_combout\);

-- Location: LCCOMB_X26_Y32_N26
\mregfile|muxB|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~8_combout\ = (\mregfile|muxB|Mux5~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(26)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux5~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(26) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux5~7_combout\,
	datab => \mregfile|register_loop[27].register_inst|Q\(26),
	datac => \mregfile|register_loop[31].register_inst|Q\(26),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux5~8_combout\);

-- Location: LCCOMB_X17_Y27_N24
\mregfile|muxB|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~4_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(26)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(26) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[24].register_inst|Q\(26),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(26),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux5~4_combout\);

-- Location: LCCOMB_X18_Y27_N6
\mregfile|muxB|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux5~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(26)))) # (!\mregfile|muxB|Mux5~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(26))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(26),
	datac => \mregfile|register_loop[28].register_inst|Q\(26),
	datad => \mregfile|muxB|Mux5~4_combout\,
	combout => \mregfile|muxB|Mux5~5_combout\);

-- Location: LCCOMB_X25_Y27_N26
\mregfile|muxB|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(26)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(26),
	datad => \mregfile|register_loop[25].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~2_combout\);

-- Location: LCCOMB_X24_Y27_N30
\mregfile|muxB|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~3_combout\ = (\mregfile|muxB|Mux5~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(26))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux5~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux5~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(26),
	datad => \mregfile|register_loop[21].register_inst|Q\(26),
	combout => \mregfile|muxB|Mux5~3_combout\);

-- Location: LCCOMB_X21_Y32_N12
\mregfile|muxB|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~6_combout\ = (\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux5~3_combout\) # (\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux5~5_combout\ & ((!\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux5~5_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|muxB|Mux5~3_combout\,
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux5~6_combout\);

-- Location: LCCOMB_X21_Y32_N22
\mregfile|muxB|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux5~6_combout\ & ((\mregfile|muxB|Mux5~8_combout\))) # (!\mregfile|muxB|Mux5~6_combout\ & (\mregfile|muxB|Mux5~1_combout\)))) # (!\rs2_addr[1]~input_o\ & 
-- (((\mregfile|muxB|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux5~1_combout\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux5~8_combout\,
	datad => \mregfile|muxB|Mux5~6_combout\,
	combout => \mregfile|muxB|Mux5~9_combout\);

-- Location: LCCOMB_X21_Y32_N2
\mregfile|muxB|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux5~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux5~16_combout\ & (\mregfile|muxB|Mux5~18_combout\)) # (!\mregfile|muxB|Mux5~16_combout\ & ((\mregfile|muxB|Mux5~9_combout\))))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (((\mregfile|muxB|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~0_combout\,
	datab => \mregfile|muxB|Mux5~18_combout\,
	datac => \mregfile|muxB|Mux5~16_combout\,
	datad => \mregfile|muxB|Mux5~9_combout\,
	combout => \mregfile|muxB|Mux5~19_combout\);

-- Location: LCCOMB_X23_Y33_N4
\mregfile|muxB|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~0_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[9].register_inst|Q\(27))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[8].register_inst|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[9].register_inst|Q\(27),
	datac => \mregfile|register_loop[8].register_inst|Q\(27),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux4~0_combout\);

-- Location: LCCOMB_X25_Y33_N12
\mregfile|muxB|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux4~0_combout\ & (\mregfile|register_loop[11].register_inst|Q\(27))) # (!\mregfile|muxB|Mux4~0_combout\ & ((\mregfile|register_loop[10].register_inst|Q\(27)))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux4~0_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(27),
	datad => \mregfile|register_loop[10].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~1_combout\);

-- Location: LCCOMB_X24_Y30_N26
\mregfile|muxB|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~17_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(27))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(27),
	datad => \mregfile|register_loop[14].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~17_combout\);

-- Location: LCCOMB_X24_Y26_N6
\mregfile|muxB|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux4~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(27))) # (!\mregfile|muxB|Mux4~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(27)))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[15].register_inst|Q\(27),
	datac => \mregfile|register_loop[13].register_inst|Q\(27),
	datad => \mregfile|muxB|Mux4~17_combout\,
	combout => \mregfile|muxB|Mux4~18_combout\);

-- Location: LCCOMB_X17_Y32_N4
\mregfile|muxB|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~12_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(27)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(27),
	datad => \mregfile|register_loop[6].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~12_combout\);

-- Location: LCCOMB_X19_Y29_N8
\mregfile|muxB|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~13_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux4~12_combout\ & (\mregfile|register_loop[7].register_inst|Q\(27))) # (!\mregfile|muxB|Mux4~12_combout\ & ((\mregfile|register_loop[5].register_inst|Q\(27)))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux4~12_combout\,
	datac => \mregfile|register_loop[7].register_inst|Q\(27),
	datad => \mregfile|register_loop[5].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~13_combout\);

-- Location: LCCOMB_X19_Y29_N22
\mregfile|muxB|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~14_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux4~13_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(27) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux4~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(27),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux4~14_combout\);

-- Location: LCCOMB_X19_Y31_N10
\mregfile|muxB|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~15_combout\ = (\mregfile|muxB|Mux4~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(27))) # (!\mregfile|muxB|Mux0~2_combout\))) # (!\mregfile|muxB|Mux4~14_combout\ & (\mregfile|muxB|Mux0~2_combout\ & 
-- ((\mregfile|register_loop[2].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux4~14_combout\,
	datab => \mregfile|muxB|Mux0~2_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(27),
	datad => \mregfile|register_loop[2].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~15_combout\);

-- Location: LCCOMB_X25_Y31_N6
\mregfile|muxB|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(27))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(27),
	datad => \mregfile|register_loop[23].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~9_combout\);

-- Location: LCCOMB_X24_Y31_N18
\mregfile|muxB|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~10_combout\ = (\mregfile|muxB|Mux4~9_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(27)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux4~9_combout\ & (\mregfile|register_loop[27].register_inst|Q\(27) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux4~9_combout\,
	datab => \mregfile|register_loop[27].register_inst|Q\(27),
	datac => \mregfile|register_loop[31].register_inst|Q\(27),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux4~10_combout\);

-- Location: LCCOMB_X17_Y27_N28
\mregfile|muxB|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~6_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(27)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(27),
	datad => \mregfile|register_loop[24].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~6_combout\);

-- Location: LCCOMB_X18_Y27_N10
\mregfile|muxB|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux4~6_combout\ & (\mregfile|register_loop[28].register_inst|Q\(27))) # (!\mregfile|muxB|Mux4~6_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(27)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux4~6_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(27),
	datad => \mregfile|register_loop[20].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~7_combout\);

-- Location: LCCOMB_X16_Y28_N22
\mregfile|muxB|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(27))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(27),
	datad => \mregfile|register_loop[22].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~4_combout\);

-- Location: LCCOMB_X24_Y28_N18
\mregfile|muxB|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux4~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(27))) # (!\mregfile|muxB|Mux4~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(27)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux4~4_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(27),
	datad => \mregfile|register_loop[26].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~5_combout\);

-- Location: LCCOMB_X23_Y27_N0
\mregfile|muxB|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~8_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux4~5_combout\))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux4~7_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux4~5_combout\,
	combout => \mregfile|muxB|Mux4~8_combout\);

-- Location: LCCOMB_X25_Y27_N6
\mregfile|muxB|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(27)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(27),
	datad => \mregfile|register_loop[25].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~2_combout\);

-- Location: LCCOMB_X24_Y27_N26
\mregfile|muxB|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~3_combout\ = (\mregfile|muxB|Mux4~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(27))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux4~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux4~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(27),
	datad => \mregfile|register_loop[21].register_inst|Q\(27),
	combout => \mregfile|muxB|Mux4~3_combout\);

-- Location: LCCOMB_X23_Y27_N2
\mregfile|muxB|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~11_combout\ = (\mregfile|muxB|Mux4~8_combout\ & ((\mregfile|muxB|Mux4~10_combout\) # ((!\rs2_addr[0]~input_o\)))) # (!\mregfile|muxB|Mux4~8_combout\ & (((\rs2_addr[0]~input_o\ & \mregfile|muxB|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux4~10_combout\,
	datab => \mregfile|muxB|Mux4~8_combout\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux4~3_combout\,
	combout => \mregfile|muxB|Mux4~11_combout\);

-- Location: LCCOMB_X23_Y27_N20
\mregfile|muxB|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux4~11_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux4~15_combout\,
	datab => \mregfile|muxB|Mux4~11_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux4~16_combout\);

-- Location: LCCOMB_X23_Y27_N6
\mregfile|muxB|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux4~19_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux4~16_combout\ & ((\mregfile|muxB|Mux4~18_combout\))) # (!\mregfile|muxB|Mux4~16_combout\ & (\mregfile|muxB|Mux4~1_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- (((\mregfile|muxB|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux4~1_combout\,
	datab => \mregfile|muxB|Mux0~1_combout\,
	datac => \mregfile|muxB|Mux4~18_combout\,
	datad => \mregfile|muxB|Mux4~16_combout\,
	combout => \mregfile|muxB|Mux4~19_combout\);

-- Location: LCCOMB_X21_Y28_N8
\mregfile|muxB|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~17_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[13].register_inst|Q\(28)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[12].register_inst|Q\(28) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[13].register_inst|Q\(28),
	datac => \mregfile|register_loop[12].register_inst|Q\(28),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux3~17_combout\);

-- Location: LCCOMB_X25_Y28_N12
\mregfile|muxB|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux3~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(28))) # (!\mregfile|muxB|Mux3~17_combout\ & ((\mregfile|register_loop[14].register_inst|Q\(28)))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(28),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[14].register_inst|Q\(28),
	datad => \mregfile|muxB|Mux3~17_combout\,
	combout => \mregfile|muxB|Mux3~18_combout\);

-- Location: LCCOMB_X25_Y31_N2
\mregfile|muxB|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~7_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(28))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(28),
	datad => \mregfile|register_loop[23].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~7_combout\);

-- Location: LCCOMB_X24_Y31_N30
\mregfile|muxB|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~8_combout\ = (\mregfile|muxB|Mux3~7_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(28))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux3~7_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[27].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux3~7_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(28),
	datad => \mregfile|register_loop[27].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~8_combout\);

-- Location: LCCOMB_X16_Y28_N18
\mregfile|muxB|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~0_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(28))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(28),
	datad => \mregfile|register_loop[22].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y28_N6
\mregfile|muxB|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~1_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux3~0_combout\ & (\mregfile|register_loop[30].register_inst|Q\(28))) # (!\mregfile|muxB|Mux3~0_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(28)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux3~0_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(28),
	datad => \mregfile|register_loop[26].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~1_combout\);

-- Location: LCCOMB_X18_Y26_N26
\mregfile|muxB|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~4_combout\ = (\rs2_addr[3]~input_o\ & ((\rs2_addr[2]~input_o\) # ((\mregfile|register_loop[24].register_inst|Q\(28))))) # (!\rs2_addr[3]~input_o\ & (!\rs2_addr[2]~input_o\ & (\mregfile|register_loop[16].register_inst|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(28),
	datad => \mregfile|register_loop[24].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~4_combout\);

-- Location: LCCOMB_X18_Y27_N22
\mregfile|muxB|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux3~4_combout\ & (\mregfile|register_loop[28].register_inst|Q\(28))) # (!\mregfile|muxB|Mux3~4_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(28)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux3~4_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(28),
	datad => \mregfile|register_loop[20].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~5_combout\);

-- Location: LCCOMB_X25_Y27_N2
\mregfile|muxB|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(28)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(28),
	datad => \mregfile|register_loop[25].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~2_combout\);

-- Location: LCCOMB_X24_Y25_N22
\mregfile|muxB|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~3_combout\ = (\mregfile|muxB|Mux3~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(28)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux3~2_combout\ & (\mregfile|register_loop[21].register_inst|Q\(28) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[21].register_inst|Q\(28),
	datab => \mregfile|muxB|Mux3~2_combout\,
	datac => \mregfile|register_loop[29].register_inst|Q\(28),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux3~3_combout\);

-- Location: LCCOMB_X24_Y31_N28
\mregfile|muxB|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~6_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|muxB|Mux3~3_combout\)))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux3~5_combout\,
	datad => \mregfile|muxB|Mux3~3_combout\,
	combout => \mregfile|muxB|Mux3~6_combout\);

-- Location: LCCOMB_X24_Y31_N14
\mregfile|muxB|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~9_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux3~6_combout\ & (\mregfile|muxB|Mux3~8_combout\)) # (!\mregfile|muxB|Mux3~6_combout\ & ((\mregfile|muxB|Mux3~1_combout\))))) # (!\rs2_addr[1]~input_o\ & 
-- (((\mregfile|muxB|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux3~8_combout\,
	datab => \mregfile|muxB|Mux3~1_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux3~6_combout\,
	combout => \mregfile|muxB|Mux3~9_combout\);

-- Location: LCCOMB_X17_Y32_N8
\mregfile|muxB|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~12_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[5].register_inst|Q\(28))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[4].register_inst|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[5].register_inst|Q\(28),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(28),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux3~12_combout\);

-- Location: LCCOMB_X17_Y30_N22
\mregfile|muxB|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux3~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(28)))) # (!\mregfile|muxB|Mux3~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(28))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[6].register_inst|Q\(28),
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(28),
	datad => \mregfile|muxB|Mux3~12_combout\,
	combout => \mregfile|muxB|Mux3~13_combout\);

-- Location: LCCOMB_X17_Y30_N28
\mregfile|muxB|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux3~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(28)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux3~13_combout\,
	datab => \mregfile|muxB|Mux0~3_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(28),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux3~14_combout\);

-- Location: LCCOMB_X19_Y31_N0
\mregfile|muxB|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux3~14_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(28)))) # (!\mregfile|muxB|Mux3~14_combout\ & (\mregfile|register_loop[2].register_inst|Q\(28))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[2].register_inst|Q\(28),
	datab => \mregfile|muxB|Mux0~2_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(28),
	datad => \mregfile|muxB|Mux3~14_combout\,
	combout => \mregfile|muxB|Mux3~15_combout\);

-- Location: LCCOMB_X23_Y33_N0
\mregfile|muxB|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~10_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[10].register_inst|Q\(28)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[8].register_inst|Q\(28) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(28),
	datac => \mregfile|register_loop[8].register_inst|Q\(28),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux3~10_combout\);

-- Location: LCCOMB_X22_Y33_N10
\mregfile|muxB|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux3~10_combout\ & (\mregfile|register_loop[11].register_inst|Q\(28))) # (!\mregfile|muxB|Mux3~10_combout\ & ((\mregfile|register_loop[9].register_inst|Q\(28)))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux3~10_combout\,
	datac => \mregfile|register_loop[11].register_inst|Q\(28),
	datad => \mregfile|register_loop[9].register_inst|Q\(28),
	combout => \mregfile|muxB|Mux3~11_combout\);

-- Location: LCCOMB_X24_Y31_N0
\mregfile|muxB|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~16_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\) # (\mregfile|muxB|Mux3~11_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & (\mregfile|muxB|Mux3~15_combout\ & (!\mregfile|muxB|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux3~15_combout\,
	datac => \mregfile|muxB|Mux0~0_combout\,
	datad => \mregfile|muxB|Mux3~11_combout\,
	combout => \mregfile|muxB|Mux3~16_combout\);

-- Location: LCCOMB_X24_Y31_N10
\mregfile|muxB|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux3~19_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux3~16_combout\ & (\mregfile|muxB|Mux3~18_combout\)) # (!\mregfile|muxB|Mux3~16_combout\ & ((\mregfile|muxB|Mux3~9_combout\))))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (((\mregfile|muxB|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux3~18_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux3~9_combout\,
	datad => \mregfile|muxB|Mux3~16_combout\,
	combout => \mregfile|muxB|Mux3~19_combout\);

-- Location: LCCOMB_X23_Y33_N20
\mregfile|muxB|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~0_combout\ = (\rs2_addr[1]~input_o\ & (((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\ & (\mregfile|register_loop[9].register_inst|Q\(29))) # (!\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[8].register_inst|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[9].register_inst|Q\(29),
	datac => \mregfile|register_loop[8].register_inst|Q\(29),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux2~0_combout\);

-- Location: LCCOMB_X23_Y31_N2
\mregfile|muxB|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~1_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux2~0_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(29)))) # (!\mregfile|muxB|Mux2~0_combout\ & (\mregfile|register_loop[10].register_inst|Q\(29))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(29),
	datac => \mregfile|register_loop[11].register_inst|Q\(29),
	datad => \mregfile|muxB|Mux2~0_combout\,
	combout => \mregfile|muxB|Mux2~1_combout\);

-- Location: LCCOMB_X24_Y30_N30
\mregfile|muxB|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~17_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[14].register_inst|Q\(29))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(29),
	datad => \mregfile|register_loop[14].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~17_combout\);

-- Location: LCCOMB_X25_Y30_N16
\mregfile|muxB|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux2~17_combout\ & (\mregfile|register_loop[15].register_inst|Q\(29))) # (!\mregfile|muxB|Mux2~17_combout\ & ((\mregfile|register_loop[13].register_inst|Q\(29)))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[15].register_inst|Q\(29),
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[13].register_inst|Q\(29),
	datad => \mregfile|muxB|Mux2~17_combout\,
	combout => \mregfile|muxB|Mux2~18_combout\);

-- Location: LCCOMB_X25_Y31_N30
\mregfile|muxB|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(29))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(29),
	datad => \mregfile|register_loop[23].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~9_combout\);

-- Location: LCCOMB_X24_Y31_N2
\mregfile|muxB|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~10_combout\ = (\mregfile|muxB|Mux2~9_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(29))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux2~9_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[27].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux2~9_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(29),
	datad => \mregfile|register_loop[27].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~10_combout\);

-- Location: LCCOMB_X25_Y27_N30
\mregfile|muxB|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~2_combout\ = (\rs2_addr[2]~input_o\ & (((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & (\mregfile|register_loop[25].register_inst|Q\(29))) # (!\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[17].register_inst|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[25].register_inst|Q\(29),
	datac => \mregfile|register_loop[17].register_inst|Q\(29),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux2~2_combout\);

-- Location: LCCOMB_X24_Y27_N22
\mregfile|muxB|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~3_combout\ = (\mregfile|muxB|Mux2~2_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(29))) # (!\rs2_addr[2]~input_o\))) # (!\mregfile|muxB|Mux2~2_combout\ & (\rs2_addr[2]~input_o\ & 
-- ((\mregfile|register_loop[21].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux2~2_combout\,
	datab => \rs2_addr[2]~input_o\,
	datac => \mregfile|register_loop[29].register_inst|Q\(29),
	datad => \mregfile|register_loop[21].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~3_combout\);

-- Location: LCCOMB_X17_Y27_N8
\mregfile|muxB|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~6_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(29)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[16].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(29),
	datad => \mregfile|register_loop[24].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~6_combout\);

-- Location: LCCOMB_X18_Y27_N18
\mregfile|muxB|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux2~6_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(29)))) # (!\mregfile|muxB|Mux2~6_combout\ & (\mregfile|register_loop[20].register_inst|Q\(29))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(29),
	datac => \mregfile|register_loop[28].register_inst|Q\(29),
	datad => \mregfile|muxB|Mux2~6_combout\,
	combout => \mregfile|muxB|Mux2~7_combout\);

-- Location: LCCOMB_X16_Y28_N6
\mregfile|muxB|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~4_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(29))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(29),
	datad => \mregfile|register_loop[22].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~4_combout\);

-- Location: LCCOMB_X24_Y28_N10
\mregfile|muxB|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~5_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux2~4_combout\ & (\mregfile|register_loop[30].register_inst|Q\(29))) # (!\mregfile|muxB|Mux2~4_combout\ & ((\mregfile|register_loop[26].register_inst|Q\(29)))))) # 
-- (!\rs2_addr[3]~input_o\ & (\mregfile|muxB|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|muxB|Mux2~4_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(29),
	datad => \mregfile|register_loop[26].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~5_combout\);

-- Location: LCCOMB_X25_Y34_N20
\mregfile|muxB|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~8_combout\ = (\rs2_addr[0]~input_o\ & (((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux2~5_combout\))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux2~7_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux2~5_combout\,
	combout => \mregfile|muxB|Mux2~8_combout\);

-- Location: LCCOMB_X25_Y34_N22
\mregfile|muxB|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~11_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux2~8_combout\ & (\mregfile|muxB|Mux2~10_combout\)) # (!\mregfile|muxB|Mux2~8_combout\ & ((\mregfile|muxB|Mux2~3_combout\))))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux2~10_combout\,
	datab => \mregfile|muxB|Mux2~3_combout\,
	datac => \rs2_addr[0]~input_o\,
	datad => \mregfile|muxB|Mux2~8_combout\,
	combout => \mregfile|muxB|Mux2~11_combout\);

-- Location: LCCOMB_X17_Y32_N12
\mregfile|muxB|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~12_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(29)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[4].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[4].register_inst|Q\(29),
	datad => \mregfile|register_loop[6].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~12_combout\);

-- Location: LCCOMB_X16_Y32_N2
\mregfile|muxB|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~13_combout\ = (\mregfile|muxB|Mux2~12_combout\ & (((\mregfile|register_loop[7].register_inst|Q\(29))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux2~12_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[5].register_inst|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux2~12_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[7].register_inst|Q\(29),
	datad => \mregfile|register_loop[5].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~13_combout\);

-- Location: LCCOMB_X16_Y32_N8
\mregfile|muxB|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & (\mregfile|muxB|Mux2~13_combout\)) # (!\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|register_loop[1].register_inst|Q\(29)))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (((\mregfile|muxB|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux2~13_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(29),
	datad => \mregfile|muxB|Mux0~4_combout\,
	combout => \mregfile|muxB|Mux2~14_combout\);

-- Location: LCCOMB_X19_Y32_N6
\mregfile|muxB|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~15_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux2~14_combout\ & (\mregfile|register_loop[3].register_inst|Q\(29))) # (!\mregfile|muxB|Mux2~14_combout\ & ((\mregfile|register_loop[2].register_inst|Q\(29)))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (\mregfile|muxB|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|muxB|Mux2~14_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(29),
	datad => \mregfile|register_loop[2].register_inst|Q\(29),
	combout => \mregfile|muxB|Mux2~15_combout\);

-- Location: LCCOMB_X25_Y34_N24
\mregfile|muxB|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux2~11_combout\) # ((\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & (((!\mregfile|muxB|Mux0~1_combout\ & \mregfile|muxB|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux2~11_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux2~15_combout\,
	combout => \mregfile|muxB|Mux2~16_combout\);

-- Location: LCCOMB_X25_Y34_N2
\mregfile|muxB|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux2~19_combout\ = (\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux2~16_combout\ & ((\mregfile|muxB|Mux2~18_combout\))) # (!\mregfile|muxB|Mux2~16_combout\ & (\mregfile|muxB|Mux2~1_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- (((\mregfile|muxB|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux2~1_combout\,
	datab => \mregfile|muxB|Mux2~18_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux2~16_combout\,
	combout => \mregfile|muxB|Mux2~19_combout\);

-- Location: LCCOMB_X21_Y28_N12
\mregfile|muxB|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~17_combout\ = (\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\) # ((\mregfile|register_loop[13].register_inst|Q\(30))))) # (!\rs2_addr[0]~input_o\ & (!\rs2_addr[1]~input_o\ & (\mregfile|register_loop[12].register_inst|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(30),
	datad => \mregfile|register_loop[13].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~17_combout\);

-- Location: LCCOMB_X21_Y31_N6
\mregfile|muxB|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~18_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux1~17_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(30)))) # (!\mregfile|muxB|Mux1~17_combout\ & (\mregfile|register_loop[14].register_inst|Q\(30))))) # 
-- (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|muxB|Mux1~17_combout\,
	datac => \mregfile|register_loop[14].register_inst|Q\(30),
	datad => \mregfile|register_loop[15].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~18_combout\);

-- Location: LCCOMB_X25_Y31_N10
\mregfile|muxB|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~7_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|register_loop[23].register_inst|Q\(30)) # ((\rs2_addr[3]~input_o\)))) # (!\rs2_addr[2]~input_o\ & (((\mregfile|register_loop[19].register_inst|Q\(30) & !\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[23].register_inst|Q\(30),
	datac => \mregfile|register_loop[19].register_inst|Q\(30),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux1~7_combout\);

-- Location: LCCOMB_X24_Y32_N2
\mregfile|muxB|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~8_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|muxB|Mux1~7_combout\ & ((\mregfile|register_loop[31].register_inst|Q\(30)))) # (!\mregfile|muxB|Mux1~7_combout\ & (\mregfile|register_loop[27].register_inst|Q\(30))))) # 
-- (!\rs2_addr[3]~input_o\ & (((\mregfile|muxB|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[3]~input_o\,
	datab => \mregfile|register_loop[27].register_inst|Q\(30),
	datac => \mregfile|register_loop[31].register_inst|Q\(30),
	datad => \mregfile|muxB|Mux1~7_combout\,
	combout => \mregfile|muxB|Mux1~8_combout\);

-- Location: LCCOMB_X25_Y27_N10
\mregfile|muxB|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~2_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(30)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(30),
	datad => \mregfile|register_loop[25].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~2_combout\);

-- Location: LCCOMB_X26_Y27_N30
\mregfile|muxB|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~3_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux1~2_combout\ & (\mregfile|register_loop[29].register_inst|Q\(30))) # (!\mregfile|muxB|Mux1~2_combout\ & ((\mregfile|register_loop[21].register_inst|Q\(30)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux1~2_combout\,
	datac => \mregfile|register_loop[29].register_inst|Q\(30),
	datad => \mregfile|register_loop[21].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~3_combout\);

-- Location: LCCOMB_X17_Y27_N12
\mregfile|muxB|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~4_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(30)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(30) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[24].register_inst|Q\(30),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(30),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux1~4_combout\);

-- Location: LCCOMB_X17_Y28_N14
\mregfile|muxB|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~5_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux1~4_combout\ & ((\mregfile|register_loop[28].register_inst|Q\(30)))) # (!\mregfile|muxB|Mux1~4_combout\ & (\mregfile|register_loop[20].register_inst|Q\(30))))) # 
-- (!\rs2_addr[2]~input_o\ & (((\mregfile|muxB|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|register_loop[20].register_inst|Q\(30),
	datac => \mregfile|register_loop[28].register_inst|Q\(30),
	datad => \mregfile|muxB|Mux1~4_combout\,
	combout => \mregfile|muxB|Mux1~5_combout\);

-- Location: LCCOMB_X23_Y27_N8
\mregfile|muxB|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~6_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux1~3_combout\) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((!\rs2_addr[1]~input_o\ & \mregfile|muxB|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux1~3_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux1~5_combout\,
	combout => \mregfile|muxB|Mux1~6_combout\);

-- Location: LCCOMB_X16_Y28_N2
\mregfile|muxB|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~0_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(30))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(30),
	datad => \mregfile|register_loop[22].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y29_N22
\mregfile|muxB|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~1_combout\ = (\mregfile|muxB|Mux1~0_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(30)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux1~0_combout\ & (\mregfile|register_loop[26].register_inst|Q\(30) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[26].register_inst|Q\(30),
	datab => \mregfile|muxB|Mux1~0_combout\,
	datac => \mregfile|register_loop[30].register_inst|Q\(30),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux1~1_combout\);

-- Location: LCCOMB_X23_Y27_N18
\mregfile|muxB|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~9_combout\ = (\mregfile|muxB|Mux1~6_combout\ & ((\mregfile|muxB|Mux1~8_combout\) # ((!\rs2_addr[1]~input_o\)))) # (!\mregfile|muxB|Mux1~6_combout\ & (((\rs2_addr[1]~input_o\ & \mregfile|muxB|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux1~8_combout\,
	datab => \mregfile|muxB|Mux1~6_combout\,
	datac => \rs2_addr[1]~input_o\,
	datad => \mregfile|muxB|Mux1~1_combout\,
	combout => \mregfile|muxB|Mux1~9_combout\);

-- Location: LCCOMB_X16_Y31_N22
\mregfile|muxB|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~12_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[5].register_inst|Q\(30)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(30) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(30),
	datac => \mregfile|register_loop[4].register_inst|Q\(30),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux1~12_combout\);

-- Location: LCCOMB_X16_Y30_N26
\mregfile|muxB|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~13_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux1~12_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(30)))) # (!\mregfile|muxB|Mux1~12_combout\ & (\mregfile|register_loop[6].register_inst|Q\(30))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(30),
	datac => \mregfile|register_loop[7].register_inst|Q\(30),
	datad => \mregfile|muxB|Mux1~12_combout\,
	combout => \mregfile|muxB|Mux1~13_combout\);

-- Location: LCCOMB_X18_Y31_N6
\mregfile|muxB|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~14_combout\ = (\mregfile|muxB|Mux0~3_combout\ & ((\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux1~13_combout\))) # (!\mregfile|muxB|Mux0~4_combout\ & (\mregfile|register_loop[1].register_inst|Q\(30))))) # 
-- (!\mregfile|muxB|Mux0~3_combout\ & (\mregfile|muxB|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~3_combout\,
	datab => \mregfile|muxB|Mux0~4_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(30),
	datad => \mregfile|muxB|Mux1~13_combout\,
	combout => \mregfile|muxB|Mux1~14_combout\);

-- Location: LCCOMB_X19_Y31_N14
\mregfile|muxB|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~15_combout\ = (\mregfile|muxB|Mux1~14_combout\ & (((\mregfile|register_loop[3].register_inst|Q\(30))) # (!\mregfile|muxB|Mux0~2_combout\))) # (!\mregfile|muxB|Mux1~14_combout\ & (\mregfile|muxB|Mux0~2_combout\ & 
-- ((\mregfile|register_loop[2].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux1~14_combout\,
	datab => \mregfile|muxB|Mux0~2_combout\,
	datac => \mregfile|register_loop[3].register_inst|Q\(30),
	datad => \mregfile|register_loop[2].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~15_combout\);

-- Location: LCCOMB_X24_Y33_N6
\mregfile|muxB|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~10_combout\ = (\rs2_addr[1]~input_o\ & ((\rs2_addr[0]~input_o\) # ((\mregfile|register_loop[10].register_inst|Q\(30))))) # (!\rs2_addr[1]~input_o\ & (!\rs2_addr[0]~input_o\ & (\mregfile|register_loop[8].register_inst|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[8].register_inst|Q\(30),
	datad => \mregfile|register_loop[10].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~10_combout\);

-- Location: LCCOMB_X26_Y33_N26
\mregfile|muxB|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~11_combout\ = (\mregfile|muxB|Mux1~10_combout\ & (((\mregfile|register_loop[11].register_inst|Q\(30))) # (!\rs2_addr[0]~input_o\))) # (!\mregfile|muxB|Mux1~10_combout\ & (\rs2_addr[0]~input_o\ & 
-- ((\mregfile|register_loop[9].register_inst|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux1~10_combout\,
	datab => \rs2_addr[0]~input_o\,
	datac => \mregfile|register_loop[11].register_inst|Q\(30),
	datad => \mregfile|register_loop[9].register_inst|Q\(30),
	combout => \mregfile|muxB|Mux1~11_combout\);

-- Location: LCCOMB_X23_Y27_N4
\mregfile|muxB|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~16_combout\ = (\mregfile|muxB|Mux0~0_combout\ & (((\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux1~11_combout\))) # (!\mregfile|muxB|Mux0~1_combout\ & 
-- (\mregfile|muxB|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux1~15_combout\,
	datab => \mregfile|muxB|Mux0~0_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux1~11_combout\,
	combout => \mregfile|muxB|Mux1~16_combout\);

-- Location: LCCOMB_X23_Y27_N14
\mregfile|muxB|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux1~19_combout\ = (\mregfile|muxB|Mux1~16_combout\ & ((\mregfile|muxB|Mux1~18_combout\) # ((!\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux1~16_combout\ & (((\mregfile|muxB|Mux1~9_combout\ & \mregfile|muxB|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux1~18_combout\,
	datab => \mregfile|muxB|Mux1~9_combout\,
	datac => \mregfile|muxB|Mux1~16_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux1~19_combout\);

-- Location: LCCOMB_X22_Y31_N22
\mregfile|muxB|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~5_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|register_loop[9].register_inst|Q\(31)) # ((\rs2_addr[1]~input_o\)))) # (!\rs2_addr[0]~input_o\ & (((\mregfile|register_loop[8].register_inst|Q\(31) & !\rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[9].register_inst|Q\(31),
	datac => \mregfile|register_loop[8].register_inst|Q\(31),
	datad => \rs2_addr[1]~input_o\,
	combout => \mregfile|muxB|Mux0~5_combout\);

-- Location: LCCOMB_X23_Y32_N8
\mregfile|muxB|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~6_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux0~5_combout\ & ((\mregfile|register_loop[11].register_inst|Q\(31)))) # (!\mregfile|muxB|Mux0~5_combout\ & (\mregfile|register_loop[10].register_inst|Q\(31))))) # 
-- (!\rs2_addr[1]~input_o\ & (((\mregfile|muxB|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[10].register_inst|Q\(31),
	datac => \mregfile|register_loop[11].register_inst|Q\(31),
	datad => \mregfile|muxB|Mux0~5_combout\,
	combout => \mregfile|muxB|Mux0~6_combout\);

-- Location: LCCOMB_X19_Y33_N18
\mregfile|muxB|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~17_combout\ = (\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[6].register_inst|Q\(31)) # ((\rs2_addr[0]~input_o\)))) # (!\rs2_addr[1]~input_o\ & (((\mregfile|register_loop[4].register_inst|Q\(31) & !\rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[1]~input_o\,
	datab => \mregfile|register_loop[6].register_inst|Q\(31),
	datac => \mregfile|register_loop[4].register_inst|Q\(31),
	datad => \rs2_addr[0]~input_o\,
	combout => \mregfile|muxB|Mux0~17_combout\);

-- Location: LCCOMB_X19_Y29_N20
\mregfile|muxB|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~18_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux0~17_combout\ & ((\mregfile|register_loop[7].register_inst|Q\(31)))) # (!\mregfile|muxB|Mux0~17_combout\ & (\mregfile|register_loop[5].register_inst|Q\(31))))) # 
-- (!\rs2_addr[0]~input_o\ & (((\mregfile|muxB|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|register_loop[5].register_inst|Q\(31),
	datac => \mregfile|register_loop[7].register_inst|Q\(31),
	datad => \mregfile|muxB|Mux0~17_combout\,
	combout => \mregfile|muxB|Mux0~18_combout\);

-- Location: LCCOMB_X19_Y29_N26
\mregfile|muxB|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~19_combout\ = (\mregfile|muxB|Mux0~4_combout\ & ((\mregfile|muxB|Mux0~18_combout\) # ((!\mregfile|muxB|Mux0~3_combout\)))) # (!\mregfile|muxB|Mux0~4_combout\ & (((\mregfile|register_loop[1].register_inst|Q\(31) & 
-- \mregfile|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~4_combout\,
	datab => \mregfile|muxB|Mux0~18_combout\,
	datac => \mregfile|register_loop[1].register_inst|Q\(31),
	datad => \mregfile|muxB|Mux0~3_combout\,
	combout => \mregfile|muxB|Mux0~19_combout\);

-- Location: LCCOMB_X21_Y30_N24
\mregfile|muxB|Mux0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~20_combout\ = (\mregfile|muxB|Mux0~2_combout\ & ((\mregfile|muxB|Mux0~19_combout\ & ((\mregfile|register_loop[3].register_inst|Q\(31)))) # (!\mregfile|muxB|Mux0~19_combout\ & (\mregfile|register_loop[2].register_inst|Q\(31))))) # 
-- (!\mregfile|muxB|Mux0~2_combout\ & (((\mregfile|muxB|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~2_combout\,
	datab => \mregfile|register_loop[2].register_inst|Q\(31),
	datac => \mregfile|register_loop[3].register_inst|Q\(31),
	datad => \mregfile|muxB|Mux0~19_combout\,
	combout => \mregfile|muxB|Mux0~20_combout\);

-- Location: LCCOMB_X25_Y31_N14
\mregfile|muxB|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~14_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[23].register_inst|Q\(31))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[19].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[19].register_inst|Q\(31),
	datad => \mregfile|register_loop[23].register_inst|Q\(31),
	combout => \mregfile|muxB|Mux0~14_combout\);

-- Location: LCCOMB_X26_Y32_N14
\mregfile|muxB|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~15_combout\ = (\mregfile|muxB|Mux0~14_combout\ & (((\mregfile|register_loop[31].register_inst|Q\(31))) # (!\rs2_addr[3]~input_o\))) # (!\mregfile|muxB|Mux0~14_combout\ & (\rs2_addr[3]~input_o\ & 
-- ((\mregfile|register_loop[27].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~14_combout\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[31].register_inst|Q\(31),
	datad => \mregfile|register_loop[27].register_inst|Q\(31),
	combout => \mregfile|muxB|Mux0~15_combout\);

-- Location: LCCOMB_X25_Y27_N22
\mregfile|muxB|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~7_combout\ = (\rs2_addr[2]~input_o\ & (\rs2_addr[3]~input_o\)) # (!\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[25].register_inst|Q\(31)))) # (!\rs2_addr[3]~input_o\ & 
-- (\mregfile|register_loop[17].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[17].register_inst|Q\(31),
	datad => \mregfile|register_loop[25].register_inst|Q\(31),
	combout => \mregfile|muxB|Mux0~7_combout\);

-- Location: LCCOMB_X24_Y25_N2
\mregfile|muxB|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~8_combout\ = (\mregfile|muxB|Mux0~7_combout\ & (((\mregfile|register_loop[29].register_inst|Q\(31)) # (!\rs2_addr[2]~input_o\)))) # (!\mregfile|muxB|Mux0~7_combout\ & (\mregfile|register_loop[21].register_inst|Q\(31) & 
-- ((\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~7_combout\,
	datab => \mregfile|register_loop[21].register_inst|Q\(31),
	datac => \mregfile|register_loop[29].register_inst|Q\(31),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux0~8_combout\);

-- Location: LCCOMB_X18_Y28_N20
\mregfile|muxB|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~11_combout\ = (\rs2_addr[3]~input_o\ & ((\mregfile|register_loop[24].register_inst|Q\(31)) # ((\rs2_addr[2]~input_o\)))) # (!\rs2_addr[3]~input_o\ & (((\mregfile|register_loop[16].register_inst|Q\(31) & !\rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|register_loop[24].register_inst|Q\(31),
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[16].register_inst|Q\(31),
	datad => \rs2_addr[2]~input_o\,
	combout => \mregfile|muxB|Mux0~11_combout\);

-- Location: LCCOMB_X19_Y26_N6
\mregfile|muxB|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~12_combout\ = (\rs2_addr[2]~input_o\ & ((\mregfile|muxB|Mux0~11_combout\ & (\mregfile|register_loop[28].register_inst|Q\(31))) # (!\mregfile|muxB|Mux0~11_combout\ & ((\mregfile|register_loop[20].register_inst|Q\(31)))))) # 
-- (!\rs2_addr[2]~input_o\ & (\mregfile|muxB|Mux0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \mregfile|muxB|Mux0~11_combout\,
	datac => \mregfile|register_loop[28].register_inst|Q\(31),
	datad => \mregfile|register_loop[20].register_inst|Q\(31),
	combout => \mregfile|muxB|Mux0~12_combout\);

-- Location: LCCOMB_X17_Y29_N22
\mregfile|muxB|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~9_combout\ = (\rs2_addr[2]~input_o\ & ((\rs2_addr[3]~input_o\) # ((\mregfile|register_loop[22].register_inst|Q\(31))))) # (!\rs2_addr[2]~input_o\ & (!\rs2_addr[3]~input_o\ & (\mregfile|register_loop[18].register_inst|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[2]~input_o\,
	datab => \rs2_addr[3]~input_o\,
	datac => \mregfile|register_loop[18].register_inst|Q\(31),
	datad => \mregfile|register_loop[22].register_inst|Q\(31),
	combout => \mregfile|muxB|Mux0~9_combout\);

-- Location: LCCOMB_X21_Y27_N26
\mregfile|muxB|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~10_combout\ = (\mregfile|muxB|Mux0~9_combout\ & (((\mregfile|register_loop[30].register_inst|Q\(31)) # (!\rs2_addr[3]~input_o\)))) # (!\mregfile|muxB|Mux0~9_combout\ & (\mregfile|register_loop[26].register_inst|Q\(31) & 
-- ((\rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~9_combout\,
	datab => \mregfile|register_loop[26].register_inst|Q\(31),
	datac => \mregfile|register_loop[30].register_inst|Q\(31),
	datad => \rs2_addr[3]~input_o\,
	combout => \mregfile|muxB|Mux0~10_combout\);

-- Location: LCCOMB_X21_Y30_N12
\mregfile|muxB|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~13_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|muxB|Mux0~10_combout\))) # (!\rs2_addr[1]~input_o\ & (\mregfile|muxB|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|muxB|Mux0~12_combout\,
	datad => \mregfile|muxB|Mux0~10_combout\,
	combout => \mregfile|muxB|Mux0~13_combout\);

-- Location: LCCOMB_X21_Y30_N30
\mregfile|muxB|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~16_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux0~13_combout\ & (\mregfile|muxB|Mux0~15_combout\)) # (!\mregfile|muxB|Mux0~13_combout\ & ((\mregfile|muxB|Mux0~8_combout\))))) # (!\rs2_addr[0]~input_o\ & 
-- (((\mregfile|muxB|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux0~15_combout\,
	datac => \mregfile|muxB|Mux0~8_combout\,
	datad => \mregfile|muxB|Mux0~13_combout\,
	combout => \mregfile|muxB|Mux0~16_combout\);

-- Location: LCCOMB_X21_Y30_N16
\mregfile|muxB|Mux0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~21_combout\ = (\mregfile|muxB|Mux0~1_combout\ & (((\mregfile|muxB|Mux0~0_combout\)))) # (!\mregfile|muxB|Mux0~1_combout\ & ((\mregfile|muxB|Mux0~0_combout\ & ((\mregfile|muxB|Mux0~16_combout\))) # (!\mregfile|muxB|Mux0~0_combout\ & 
-- (\mregfile|muxB|Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~1_combout\,
	datab => \mregfile|muxB|Mux0~20_combout\,
	datac => \mregfile|muxB|Mux0~16_combout\,
	datad => \mregfile|muxB|Mux0~0_combout\,
	combout => \mregfile|muxB|Mux0~21_combout\);

-- Location: LCCOMB_X23_Y28_N22
\mregfile|muxB|Mux0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~22_combout\ = (\rs2_addr[0]~input_o\ & (\rs2_addr[1]~input_o\)) # (!\rs2_addr[0]~input_o\ & ((\rs2_addr[1]~input_o\ & ((\mregfile|register_loop[14].register_inst|Q\(31)))) # (!\rs2_addr[1]~input_o\ & 
-- (\mregfile|register_loop[12].register_inst|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \rs2_addr[1]~input_o\,
	datac => \mregfile|register_loop[12].register_inst|Q\(31),
	datad => \mregfile|register_loop[14].register_inst|Q\(31),
	combout => \mregfile|muxB|Mux0~22_combout\);

-- Location: LCCOMB_X22_Y30_N16
\mregfile|muxB|Mux0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~23_combout\ = (\rs2_addr[0]~input_o\ & ((\mregfile|muxB|Mux0~22_combout\ & ((\mregfile|register_loop[15].register_inst|Q\(31)))) # (!\mregfile|muxB|Mux0~22_combout\ & (\mregfile|register_loop[13].register_inst|Q\(31))))) # 
-- (!\rs2_addr[0]~input_o\ & (\mregfile|muxB|Mux0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rs2_addr[0]~input_o\,
	datab => \mregfile|muxB|Mux0~22_combout\,
	datac => \mregfile|register_loop[13].register_inst|Q\(31),
	datad => \mregfile|register_loop[15].register_inst|Q\(31),
	combout => \mregfile|muxB|Mux0~23_combout\);

-- Location: LCCOMB_X21_Y30_N18
\mregfile|muxB|Mux0~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mregfile|muxB|Mux0~24_combout\ = (\mregfile|muxB|Mux0~21_combout\ & (((\mregfile|muxB|Mux0~23_combout\) # (!\mregfile|muxB|Mux0~1_combout\)))) # (!\mregfile|muxB|Mux0~21_combout\ & (\mregfile|muxB|Mux0~6_combout\ & (\mregfile|muxB|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mregfile|muxB|Mux0~6_combout\,
	datab => \mregfile|muxB|Mux0~21_combout\,
	datac => \mregfile|muxB|Mux0~1_combout\,
	datad => \mregfile|muxB|Mux0~23_combout\,
	combout => \mregfile|muxB|Mux0~24_combout\);

ww_rs1_data(0) <= \rs1_data[0]~output_o\;

ww_rs1_data(1) <= \rs1_data[1]~output_o\;

ww_rs1_data(2) <= \rs1_data[2]~output_o\;

ww_rs1_data(3) <= \rs1_data[3]~output_o\;

ww_rs1_data(4) <= \rs1_data[4]~output_o\;

ww_rs1_data(5) <= \rs1_data[5]~output_o\;

ww_rs1_data(6) <= \rs1_data[6]~output_o\;

ww_rs1_data(7) <= \rs1_data[7]~output_o\;

ww_rs1_data(8) <= \rs1_data[8]~output_o\;

ww_rs1_data(9) <= \rs1_data[9]~output_o\;

ww_rs1_data(10) <= \rs1_data[10]~output_o\;

ww_rs1_data(11) <= \rs1_data[11]~output_o\;

ww_rs1_data(12) <= \rs1_data[12]~output_o\;

ww_rs1_data(13) <= \rs1_data[13]~output_o\;

ww_rs1_data(14) <= \rs1_data[14]~output_o\;

ww_rs1_data(15) <= \rs1_data[15]~output_o\;

ww_rs1_data(16) <= \rs1_data[16]~output_o\;

ww_rs1_data(17) <= \rs1_data[17]~output_o\;

ww_rs1_data(18) <= \rs1_data[18]~output_o\;

ww_rs1_data(19) <= \rs1_data[19]~output_o\;

ww_rs1_data(20) <= \rs1_data[20]~output_o\;

ww_rs1_data(21) <= \rs1_data[21]~output_o\;

ww_rs1_data(22) <= \rs1_data[22]~output_o\;

ww_rs1_data(23) <= \rs1_data[23]~output_o\;

ww_rs1_data(24) <= \rs1_data[24]~output_o\;

ww_rs1_data(25) <= \rs1_data[25]~output_o\;

ww_rs1_data(26) <= \rs1_data[26]~output_o\;

ww_rs1_data(27) <= \rs1_data[27]~output_o\;

ww_rs1_data(28) <= \rs1_data[28]~output_o\;

ww_rs1_data(29) <= \rs1_data[29]~output_o\;

ww_rs1_data(30) <= \rs1_data[30]~output_o\;

ww_rs1_data(31) <= \rs1_data[31]~output_o\;

ww_rs2_data(0) <= \rs2_data[0]~output_o\;

ww_rs2_data(1) <= \rs2_data[1]~output_o\;

ww_rs2_data(2) <= \rs2_data[2]~output_o\;

ww_rs2_data(3) <= \rs2_data[3]~output_o\;

ww_rs2_data(4) <= \rs2_data[4]~output_o\;

ww_rs2_data(5) <= \rs2_data[5]~output_o\;

ww_rs2_data(6) <= \rs2_data[6]~output_o\;

ww_rs2_data(7) <= \rs2_data[7]~output_o\;

ww_rs2_data(8) <= \rs2_data[8]~output_o\;

ww_rs2_data(9) <= \rs2_data[9]~output_o\;

ww_rs2_data(10) <= \rs2_data[10]~output_o\;

ww_rs2_data(11) <= \rs2_data[11]~output_o\;

ww_rs2_data(12) <= \rs2_data[12]~output_o\;

ww_rs2_data(13) <= \rs2_data[13]~output_o\;

ww_rs2_data(14) <= \rs2_data[14]~output_o\;

ww_rs2_data(15) <= \rs2_data[15]~output_o\;

ww_rs2_data(16) <= \rs2_data[16]~output_o\;

ww_rs2_data(17) <= \rs2_data[17]~output_o\;

ww_rs2_data(18) <= \rs2_data[18]~output_o\;

ww_rs2_data(19) <= \rs2_data[19]~output_o\;

ww_rs2_data(20) <= \rs2_data[20]~output_o\;

ww_rs2_data(21) <= \rs2_data[21]~output_o\;

ww_rs2_data(22) <= \rs2_data[22]~output_o\;

ww_rs2_data(23) <= \rs2_data[23]~output_o\;

ww_rs2_data(24) <= \rs2_data[24]~output_o\;

ww_rs2_data(25) <= \rs2_data[25]~output_o\;

ww_rs2_data(26) <= \rs2_data[26]~output_o\;

ww_rs2_data(27) <= \rs2_data[27]~output_o\;

ww_rs2_data(28) <= \rs2_data[28]~output_o\;

ww_rs2_data(29) <= \rs2_data[29]~output_o\;

ww_rs2_data(30) <= \rs2_data[30]~output_o\;

ww_rs2_data(31) <= \rs2_data[31]~output_o\;
END structure;


