# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../src/rtl/ASYNC_RAM_DP.v" \
"../../../../../../../testbench/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
