{"id":"2408.08882","title":"A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for\n  Low-Latency 6G-SDR","authors":"Yichao Zhang, Marco Bertuletti, Chi Zhang, Samuel Riedel, Alessandro\n  Vanelli-Coralli, Luca Benini","authorsParsed":[["Zhang","Yichao",""],["Bertuletti","Marco",""],["Zhang","Chi",""],["Riedel","Samuel",""],["Vanelli-Coralli","Alessandro",""],["Benini","Luca",""]],"versions":[{"version":"v1","created":"Sun, 4 Aug 2024 13:25:56 GMT"}],"updateDate":"2024-08-20","timestamp":1722777956000,"abstract":"  We introduce an open-source architecture for next-generation Radio-Access\nNetwork baseband processing: 1024 latency-tolerant 32-bit RISC-V cores share 4\nMiB of L1 memory via an ultra-low latency interconnect (7-11 cycles), a modular\nDirect Memory Access engine provides an efficient link to a high bandwidth\nmemory, such as HBM2E (98% peak bandwidth at 910GBps). The system achieves\nleading-edge energy efficiency at sub-ms latency in key 6G baseband processing\nkernels: Fast Fourier Transform (93 GOPS/W), Beamforming (125 GOPS/W), Channel\nEstimation (96 GOPS/W), and Linear System Inversion (61 GOPS/W), with only 9%\ndata movement overhead.\n","subjects":["Computing Research Repository/Distributed, Parallel, and Cluster Computing"],"license":"http://creativecommons.org/licenses/by-sa/4.0/"}