

================================================================
== Synthesis Summary Report of 'read_romcode'
================================================================
+ General Information: 
    * Date:           Sat May 20 23:31:59 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        lab1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                  Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                  & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ read_romcode                            |     -|  0.00|     1036|  1.036e+04|         -|     1037|     -|        no|     -|   -|  1996 (1%)|  5098 (9%)|    -|
    | + read_romcode_Pipeline_VITIS_LOOP_47_2  |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|     -|   -|   49 (~0%)|   73 (~0%)|    -|
    |  o VITIS_LOOP_47_2                       |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|     -|   -|          -|          -|    -|
    | + read_romcode_Pipeline_VITIS_LOOP_41_1  |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|     -|   -|   71 (~0%)|   84 (~0%)|    -|
    |  o VITIS_LOOP_41_1                       |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|     -|   -|          -|          -|    -|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_BUS0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 64           | 16           | 16          | 16          |
| m_axi_BUS1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 64           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | romcode_1       | 0x10   | 32    | W      | Data signal of romcode           |                                                                      |
| s_axi_control | romcode_2       | 0x14   | 32    | W      | Data signal of romcode           |                                                                      |
| s_axi_control | romcode_to_PS_1 | 0x1c   | 32    | W      | Data signal of romcode_to_PS     |                                                                      |
| s_axi_control | romcode_to_PS_2 | 0x20   | 32    | W      | Data signal of romcode_to_PS     |                                                                      |
| s_axi_control | cmd             | 0x28   | 32    | W      | Data signal of cmd               |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+---------------------+------------+---------------+
| Interface           | Data Width | Address Width |
+---------------------+------------+---------------+
| internal_bram_PORTA | 32         | 32            |
+---------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| romcode       | in        | int*     |
| internal_bram | inout     | int*     |
| romcode_to_PS | out       | int*     |
| cmd           | in        | int      |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+---------------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface        | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------------+-----------+----------+-------------------------------------------+
| romcode       | m_axi_BUS0          | interface |          |                                           |
| romcode       | s_axi_control       | register  | offset   | name=romcode_1 offset=0x10 range=32       |
| romcode       | s_axi_control       | register  | offset   | name=romcode_2 offset=0x14 range=32       |
| internal_bram | internal_bram_PORTA | interface |          |                                           |
| romcode_to_PS | m_axi_BUS1          | interface |          |                                           |
| romcode_to_PS | s_axi_control       | register  | offset   | name=romcode_to_PS_1 offset=0x1c range=32 |
| romcode_to_PS | s_axi_control       | register  | offset   | name=romcode_to_PS_2 offset=0x20 range=32 |
| cmd           | s_axi_control       | register  |          | name=cmd offset=0x28 range=32             |
+---------------+---------------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+----------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                   |
+--------------+-----------------+-----------+--------+-------+----------------------------+
| m_axi_BUS0   | VITIS_LOOP_41_1 | read      | 1024   | 32    | src/read_romcode.cpp:41:20 |
| m_axi_BUS1   | VITIS_LOOP_47_2 | write     | 1024   | 32    | src/read_romcode.cpp:47:20 |
+--------------+-----------------+-----------+--------+-------+----------------------------+

* Inferred Bursts and Widening Missed
+--------------+---------------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+
| HW Interface | Variable      | Loop            | Problem                                                                                               | Resolution | Location                   |
+--------------+---------------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+
| m_axi_BUS0   | romcode       | VITIS_LOOP_41_1 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/read_romcode.cpp:41:20 |
| m_axi_BUS1   | romcode_to_PS | VITIS_LOOP_47_2 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/read_romcode.cpp:47:20 |
+--------------+---------------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| + read_romcode                           | 0   |        |          |     |        |         |
|  + read_romcode_Pipeline_VITIS_LOOP_47_2 | 0   |        |          |     |        |         |
|    add_ln47_fu_103_p2                    | -   |        | add_ln47 | add | fabric | 0       |
|  + read_romcode_Pipeline_VITIS_LOOP_41_1 | 0   |        |          |     |        |         |
|    add_ln41_fu_98_p2                     | -   |        | add_ln41 | add | fabric | 0       |
+------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------------------------+--------------------------------------------------------+
| Type      | Options                                                                    | Location                                               |
+-----------+----------------------------------------------------------------------------+--------------------------------------------------------+
| interface | m_axi port=romcode offset=slave max_read_burst_length=64 bundle=BUS0       | src/read_romcode.cpp:26 in read_romcode, romcode       |
| interface | s_axilite port=romcode bundle=control                                      | src/read_romcode.cpp:27 in read_romcode, romcode       |
| interface | m_axi port=romcode_to_PS offset=slave max_read_burst_length=64 bundle=BUS1 | src/read_romcode.cpp:30 in read_romcode, romcode_to_PS |
| interface | s_axilite port=romcode_to_PS bundle=control                                | src/read_romcode.cpp:31 in read_romcode, romcode_to_PS |
| interface | s_axilite port=cmd bundle=control                                          | src/read_romcode.cpp:33 in read_romcode, cmd           |
| interface | s_axilite port=return bundle=control                                       | src/read_romcode.cpp:34 in read_romcode, return        |
| interface | mode=bram depth=1024 port=internal_bram                                    | src/read_romcode.cpp:36 in read_romcode, internal_bram |
| pipeline  |                                                                            | src/read_romcode.cpp:42 in read_romcode                |
| pipeline  |                                                                            | src/read_romcode.cpp:48 in read_romcode                |
+-----------+----------------------------------------------------------------------------+--------------------------------------------------------+


