{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414020807485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414020807485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 18:33:27 2014 " "Processing started: Wed Oct 22 18:33:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414020807485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414020807485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_test -c VGA_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_test -c VGA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414020807485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414020808260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/Debounce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808977 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/Debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414020808977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/video_PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808977 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/video_PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414020808977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Test-structural " "Found design unit 1: VGA_Test-structural" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808987 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Test " "Found entity 1: VGA_Test" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414020808987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC_module-a " "Found design unit 1: VGA_SYNC_module-a" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_SYNC.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808987 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC_module " "Found entity 1: VGA_SYNC_module" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_SYNC.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020808987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414020808987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Test " "Elaborating entity \"VGA_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414020809122 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N VGA_Test.vhd(62) " "VHDL Signal Declaration warning at VGA_Test.vhd(62): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "radius VGA_Test.vhd(115) " "VHDL Signal Declaration warning at VGA_Test.vhd(115): used explicit default value for signal \"radius\" because signal was never assigned a value" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 115 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "video_on 7 8 VGA_Test.vhd(131) " "VHDL Incomplete Partial Association warning at VGA_Test.vhd(131): port or argument \"video_on\" has 7/8 unassociated elements" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 131 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int VGA_Test.vhd(230) " "VHDL Process Statement warning at VGA_Test.vhd(230): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int VGA_Test.vhd(230) " "VHDL Process Statement warning at VGA_Test.vhd(230): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "background_color VGA_Test.vhd(231) " "VHDL Process Statement warning at VGA_Test.vhd(231): signal \"background_color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int VGA_Test.vhd(246) " "VHDL Process Statement warning at VGA_Test.vhd(246): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int VGA_Test.vhd(246) " "VHDL Process Statement warning at VGA_Test.vhd(246): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "radius VGA_Test.vhd(246) " "VHDL Process Statement warning at VGA_Test.vhd(246): signal \"radius\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "circle_color VGA_Test.vhd(247) " "VHDL Process Statement warning at VGA_Test.vhd(247): signal \"circle_color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414020809125 "|VGA_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red_int VGA_Test.vhd(226) " "VHDL Process Statement warning at VGA_Test.vhd(226): inferring latch(es) for signal or variable \"red_int\", which holds its previous value in one or more paths through the process" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_int VGA_Test.vhd(226) " "VHDL Process Statement warning at VGA_Test.vhd(226): inferring latch(es) for signal or variable \"green_int\", which holds its previous value in one or more paths through the process" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue_int VGA_Test.vhd(226) " "VHDL Process Statement warning at VGA_Test.vhd(226): inferring latch(es) for signal or variable \"blue_int\", which holds its previous value in one or more paths through the process" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[0\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[0\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[1\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[1\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[2\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[2\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[3\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[3\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[4\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[4\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[5\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[5\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[6\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[6\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_int\[7\] VGA_Test.vhd(226) " "Inferred latch for \"blue_int\[7\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[0\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[0\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[1\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[1\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809126 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[2\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[2\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[3\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[3\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[4\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[4\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[5\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[5\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[6\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[6\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_int\[7\] VGA_Test.vhd(226) " "Inferred latch for \"green_int\[7\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[0\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[0\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[1\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[1\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[2\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[2\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[3\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[3\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[4\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[4\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[5\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[5\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[6\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[6\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809127 "|VGA_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_int\[7\] VGA_Test.vhd(226) " "Inferred latch for \"red_int\[7\]\" at VGA_Test.vhd(226)" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414020809128 "|VGA_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC_module VGA_SYNC_module:U1 " "Elaborating entity \"VGA_SYNC_module\" for hierarchy \"VGA_SYNC_module:U1\"" {  } { { "VGA_Test.vhd" "U1" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC_module:U1\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\"" {  } { { "VGA_SYNC.VHD" "video_PLL_inst" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_SYNC.VHD" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/video_PLL.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/video_PLL.vhd" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809233 ""}  } { { "video_PLL.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/video_PLL.vhd" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414020809233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dp72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dp72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dp72 " "Found entity 1: altpll_dp72" {  } { { "db/altpll_dp72.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/db/altpll_dp72.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020809357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414020809357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dp72 VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_dp72:auto_generated " "Elaborating entity \"altpll_dp72\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_dp72:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:db0 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:db0\"" {  } { { "VGA_Test.vhd" "db0" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809380 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "VGA_Test.vhd" "Mult1" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020809910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "VGA_Test.vhd" "Mult0" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020809910 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1414020809910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020809992 ""}  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414020809992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/db/mult_oct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020810083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414020810083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810094 ""}  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 246 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414020810094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eat " "Found entity 1: mult_eat" {  } { { "db/mult_eat.tdf" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/db/mult_eat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414020810194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414020810194 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red_int\[1\] red_int\[0\] " "Duplicate LATCH primitive \"red_int\[1\]\" merged with LATCH primitive \"red_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red_int\[2\] red_int\[0\] " "Duplicate LATCH primitive \"red_int\[2\]\" merged with LATCH primitive \"red_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red_int\[3\] red_int\[0\] " "Duplicate LATCH primitive \"red_int\[3\]\" merged with LATCH primitive \"red_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red_int\[4\] red_int\[0\] " "Duplicate LATCH primitive \"red_int\[4\]\" merged with LATCH primitive \"red_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red_int\[5\] red_int\[0\] " "Duplicate LATCH primitive \"red_int\[5\]\" merged with LATCH primitive \"red_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red_int\[6\] red_int\[0\] " "Duplicate LATCH primitive \"red_int\[6\]\" merged with LATCH primitive \"red_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red_int\[7\] red_int\[0\] " "Duplicate LATCH primitive \"red_int\[7\]\" merged with LATCH primitive \"red_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green_int\[1\] green_int\[0\] " "Duplicate LATCH primitive \"green_int\[1\]\" merged with LATCH primitive \"green_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green_int\[2\] green_int\[0\] " "Duplicate LATCH primitive \"green_int\[2\]\" merged with LATCH primitive \"green_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green_int\[3\] green_int\[0\] " "Duplicate LATCH primitive \"green_int\[3\]\" merged with LATCH primitive \"green_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green_int\[4\] green_int\[0\] " "Duplicate LATCH primitive \"green_int\[4\]\" merged with LATCH primitive \"green_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green_int\[5\] green_int\[0\] " "Duplicate LATCH primitive \"green_int\[5\]\" merged with LATCH primitive \"green_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green_int\[6\] green_int\[0\] " "Duplicate LATCH primitive \"green_int\[6\]\" merged with LATCH primitive \"green_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green_int\[7\] green_int\[0\] " "Duplicate LATCH primitive \"green_int\[7\]\" merged with LATCH primitive \"green_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue_int\[3\] blue_int\[0\] " "Duplicate LATCH primitive \"blue_int\[3\]\" merged with LATCH primitive \"blue_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue_int\[2\] blue_int\[0\] " "Duplicate LATCH primitive \"blue_int\[2\]\" merged with LATCH primitive \"blue_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue_int\[1\] blue_int\[0\] " "Duplicate LATCH primitive \"blue_int\[1\]\" merged with LATCH primitive \"blue_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue_int\[5\] blue_int\[0\] " "Duplicate LATCH primitive \"blue_int\[5\]\" merged with LATCH primitive \"blue_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue_int\[6\] blue_int\[0\] " "Duplicate LATCH primitive \"blue_int\[6\]\" merged with LATCH primitive \"blue_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue_int\[7\] blue_int\[0\] " "Duplicate LATCH primitive \"blue_int\[7\]\" merged with LATCH primitive \"blue_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue_int\[4\] blue_int\[0\] " "Duplicate LATCH primitive \"blue_int\[4\]\" merged with LATCH primitive \"blue_int\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 226 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414020810735 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1414020810735 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414020810840 "|VGA_Test|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414020810840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414020811071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414020811805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811805 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "VGA_Test.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q8/VGA_Test.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414020811900 "|VGA_Test|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414020811900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "374 " "Implemented 374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414020811910 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414020811910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414020811910 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1414020811910 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1414020811910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414020811910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414020811950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 18:33:31 2014 " "Processing ended: Wed Oct 22 18:33:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414020811950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414020811950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414020811950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414020811950 ""}
