$date
	Thu Oct 29 07:01:45 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JohnCount_tb $end
$var wire 1 ! n0 $end
$var wire 1 " n1 $end
$var wire 1 # n2 $end
$var wire 1 $ n3 $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module JC_0 $end
$var wire 1 ' clk $end
$var wire 1 ! n0 $end
$var wire 1 " n1 $end
$var wire 1 # n2 $end
$var wire 1 $ n3 $end
$var wire 1 ( reset $end
$scope module dff_0 $end
$var wire 1 ' clk $end
$var wire 1 ) d $end
$var wire 1 ( reset $end
$var reg 1 * q $end
$upscope $end
$scope module dff_1 $end
$var wire 1 ' clk $end
$var wire 1 ! d $end
$var wire 1 ( reset $end
$var reg 1 + q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 ' clk $end
$var wire 1 " d $end
$var wire 1 ( reset $end
$var reg 1 , q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 ' clk $end
$var wire 1 # d $end
$var wire 1 ( reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
x)
1(
0'
1&
0%
x$
x#
x"
x!
$end
#2
1)
0*
0!
0+
0"
0,
0#
0-
0$
1%
1'
#3
0&
0(
#4
0%
0'
#6
1*
1!
1%
1'
#8
0%
0'
#10
1+
1"
1%
1'
#12
0%
0'
#14
1,
1#
1%
1'
#16
0%
0'
#18
0)
1-
1$
1%
1'
#20
0%
0'
#22
0*
0!
1%
1'
#24
0%
0'
#26
0+
0"
1%
1'
#28
0%
0'
#30
0,
0#
1%
1'
#32
0%
0'
#34
1)
0-
0$
1%
1'
#36
0%
0'
#38
1*
1!
1%
1'
#40
0%
0'
#42
1+
1"
1%
1'
#44
0%
0'
#46
1,
1#
1%
1'
#48
0%
0'
#50
0)
1-
1$
1%
1'
#52
0%
0'
#54
0*
0!
1%
1'
#56
0%
0'
#58
0+
0"
1%
1'
#60
0%
0'
#62
0,
0#
1%
1'
#64
0%
0'
#66
1)
0-
0$
1%
1'
#67
