{"TOP_MISC_CNTL" , (int*) 0xFA702004 }, 
{"TOP_PAD_CNTL", (int*) 0xFA702008 }, 
{"TOP_PAD_MDDR2_CNTL", (int*) 0xFA70200C }, 
{"TOP_PAD_MIF2_CNTL", (int*) 0xFA702010 }, 
{"PMON_AXI_CNTL", (int*) 0xFA722000 }, 
{"PMON_AXI_INTERRUPT", (int*) 0xFA722004 }, 
{"PMON_AXI_SOURCE_0", (int*) 0xFA722008 }, 
{"PMON_AXI_COUNT_0", (int*) 0xFA72200C }, 
{"PMON_AXI_SOURCE_1", (int*) 0xFA722010 }, 
{"PMON_AXI_COUNT_1", (int*) 0xFA722014 }, 
{"PMON_AXI_SOURCE_2", (int*) 0xFA722018 }, 
{"PMON_AXI_COUNT_2", (int*) 0xFA72201C }, 
{"PMON_AXI_SOURCE_3", (int*) 0xFA722020 }, 
{"PMON_AXI_COUNT_3", (int*) 0xFA722024 }, 
{"PMON_DDR_CNTL", (int*) 0xFA732000 }, 
{"PMON_DDR_INTERRUPT", (int*) 0xFA732004 }, 
{"PMON_DDR_SOURCE_0", (int*) 0xFA732008 }, 
{"PMON_DDR_COUNT_0", (int*) 0xFA73200C }, 
{"PMON_DDR_SOURCE_1", (int*) 0xFA732010 }, 
{"PMON_DDR_COUNT_1", (int*) 0xFA732014 }, 
{"PMON_DDR_SOURCE_2", (int*) 0xFA732018 }, 
{"PMON_DDR_COUNT_2", (int*) 0xFA73201C }, 
{"PMON_DDR_SOURCE_3", (int*) 0xFA732020 }, 
{"PMON_DDR_COUNT_3", (int*) 0xFA732024 }, 
{"SLV_CONFIG", (int*) 0xFA742000 }, 
{"SLV_RD_CONFIG", (int*) 0xFA742004 }, 
{"SLV_RD_STATUS", (int*) 0xFA742008 }, 
{"SLV_WR_CONFIG", (int*) 0xFA74200C }, 
{"SLV_FLUSH_CONFIG", (int*) 0xFA742010 }, 
{"SLV_ID_REVISION", (int*) 0xFA742014 }, 
{"SLV_ADDR_BASE_CSn_0", (int*) 0xFA742020 }, 
{"SLV_ADDR_MAP_CSn_0", (int*) 0xFA742030 }, 
{"SLV_ADDR_SIZE_MASK_CSn_0", (int*) 0xFA742040 }, 
{"SLV_ADDR_BASE_CSn_1", (int*) 0xFA742024 }, 
{"SLV_ADDR_MAP_CSn_1", (int*) 0xFA742034 }, 
{"SLV_ADDR_SIZE_MASK_CSn_1", (int*) 0xFA742044 }, 
{"SLV_STALL", (int*) 0xFA742050 }, 
{"SLV_ERR_ADDR", (int*) 0xFA742100 }, 
{"SLV_ERR_APACKET_0", (int*) 0xFA742108 }, 
{"SLV_ERR_APACKET_1", (int*) 0xFA74210C }, 
{"SLV_ERR_CNTL", (int*) 0xFA742114 }, 
{"SLV_PMON_CFG_ACHAN", (int*) 0xFA742200 }, 
{"SLV_PMON_CFG_0", (int*) 0xFA742204 }, 
{"SLV_TEST_CONFIG", (int*) 0xFA742208 }, 
{"MPU_CR", (int*) 0xFA762F80 }, 
{"MPU_EAR", (int*) 0xFA762F84 }, 
{"MPU_ESR", (int*) 0xFA762F88 }, 
{"MPU_ESRRESTORE", (int*) 0xFA762F8C }, 
{"MPU_ESYNR0", (int*) 0xFA762F90 }, 
{"MPU_ESYNR1", (int*) 0xFA762F94 }, 
{"MPU_REV", (int*) 0xFA762FF4 }, 
{"MPU_IDR", (int*) 0xFA762FF8 }, 
{"MPU_MPU_ACR", (int*) 0xFA762FFC }, 
{"DDR_DEVICE_CONFIG", (int*) 0xFA782000 }, 
{"DDR_DEVICE_STATUS", (int*) 0xFA782004 }, 
{"DDR_MANUAL_CMD", (int*) 0xFA782010 }, 
{"DDR_MR_CNTL_WDATA", (int*) 0xFA782014 }, 
{"DDR_MR_RDATA_RANK0", (int*) 0xFA782020 }, 
{"DDR_MR_RDATA_RANK1", (int*) 0xFA782024 }, 
{"DDR_MRR_REPEAT", (int*) 0xFA782028 }, 
{"DDR_MRR_REPEAT_DATA_RANK0", (int*) 0xFA782034 }, 
{"DDR_MRR_REPEAT_DATA_RANK1", (int*) 0xFA782038 }, 
{"DDR_CMD_EXEC_OPT_0", (int*) 0xFA78203C }, 
{"DDR_CMD_EXEC_OPT_1", (int*) 0xFA782040 }, 
{"DDR_CMD_EXEC_OPT_2", (int*) 0xFA782044 }, 
{"DDR_CMD_EXEC_OPT_3", (int*) 0xFA782048 }, 
{"DDR_SM_TIMING_0", (int*) 0xFA782050 }, 
{"DDR_SM_TIMING_1", (int*) 0xFA782054 }, 
{"DDR_DRAM_TIMING_0", (int*) 0xFA782058 }, 
{"DDR_DRAM_TIMING_1", (int*) 0xFA78205C }, 
{"DDR_DRAM_TIMING_2", (int*) 0xFA782060 }, 
{"DDR_DRAM_TIMING_3", (int*) 0xFA782064 }, 
{"DDR_DRAM_TIMING_4", (int*) 0xFA782068 }, 
{"DDR_DRAM_TIMING_5", (int*) 0xFA78206C }, 
{"DDR_DRAM_TIMING_6", (int*) 0xFA782070 }, 
{"DDR_DRAM_TIMING_7", (int*) 0xFA782074 }, 
{"DDR_DRAM_TIMING_0_ALT", (int*) 0xFA782080 }, 
{"DDR_DRAM_TIMING_3_ALT", (int*) 0xFA782084 }, 
{"DDR_DRAM_TIMING_4_ALT", (int*) 0xFA782088 }, 
{"DDR_DRAM_TIMING_5_ALT", (int*) 0xFA78208C }, 
{"DDR_DRAM_TIMING_7_ALT", (int*) 0xFA782090 }, 
{"DDR_AUTO_RFSH_CNTL", (int*) 0xFA7820A0 }, 
{"DDR_SELF_RFSH_CNTL", (int*) 0xFA7820A8 }, 
{"DDR_PMON_EVENT_CNTL0", (int*) 0xFA7820B0 }, 
{"DDR_PMON_EVENT0_MID_MATCH", (int*) 0xFA7820B4 }, 
{"DDR_PMON_EVENT_CNTL1", (int*) 0xFA7820B8 }, 
{"DDR_PMON_EVENT1_MID_MATCH", (int*) 0xFA7820BC }, 
{"DDR_PMON_EVENT_CNTL2", (int*) 0xFA7820C0 }, 
{"DDR_PMON_EVENT2_MID_MATCH", (int*) 0xFA7820C4 }, 
{"DDR_PMON_EVENT_CNTL3", (int*) 0xFA7820C8 }, 
{"DDR_PMON_EVENT3_MID_MATCH", (int*) 0xFA7820CC }, 
{"DDR_PMON_EVENT_CNTL4", (int*) 0xFA7820D0 }, 
{"DDR_PMON_EVENT_CNTL5", (int*) 0xFA7820D4 }, 
{"DDR_TEST_MUX", (int*) 0xFA7820D8 }, 
{"CDC_CFG_MST", (int*) 0xFA7C2000 }, 
{"CDC_CFG_MST_OSC", (int*) 0xFA7C2004 }, 
{"CDC_CFG_SLV_A", (int*) 0xFA7C2008 }, 
{"CDC_CFG_SLV_D", (int*) 0xFA7C200C }, 
{"CDC_STATUS_MST", (int*) 0xFA7C2010 }, 
{"CDC_STATUS_SLV", (int*) 0xFA7C2014 }, 
{"CDC_CMD", (int*) 0xFA7C2018 }, 
{"CDC_CAL_CNTL", (int*) 0xFA7C201C }, 
{"CDC_CAL_TIMER", (int*) 0xFA7C2020 }, 
{"CDC_CFG_MST_OSC_ALT", (int*) 0xFA7C2024 }, 
{"CDC_STATUS_MST_ALT", (int*) 0xFA7C2028 }, 
{"CDC_CFG_SLV_ALT", (int*) 0xFA7C202C }, 
{"CDC_STATUS_SLV_1", (int*) 0xFA7C2030 }, 
{"CDC_STATUS_SLV_2", (int*) 0xFA7C2034 }, 
{"CDC_STATUS_SLV_3", (int*) 0xFA7C2038 }, 
{"LBST_CNTL", (int*) 0xFA7D2000 }, 
{"LBST_MISR_CA", (int*) 0xFA7D2004 }, 
{"LBST_MISR_DQ_EVEN", (int*) 0xFA7D2008 }, 
{"LBST_MISR_DQ_ODD", (int*) 0xFA7D200C }, 
{"LBST_COUNT_CA_ALL", (int*) 0xFA7D2010 }, 
{"LBST_COUNT_CA_CMPR", (int*) 0xFA7D2014 }, 
{"LBST_COUNT_DQ_ALL", (int*) 0xFA7D2018 }, 
{"LBST_COUNT_DQ_CMPR", (int*) 0xFA7D201C }, 
{"LBST_ENABLE_IE_CA", (int*) 0xFA7D2020 }, 
{"LBST_ENABLE_OE_CA", (int*) 0xFA7D2024 }, 
{"LBST_ENABLE_IEOE_DQ", (int*) 0xFA7D2028 }, 
{"LBST_ENABLE_IEOE_DMDQS", (int*) 0xFA7D202C }, 
{"LBST_CMPR_VAL_CA_EVEN", (int*) 0xFA7D2030 }, 
{"LBST_CMPR_VAL_CA_ODD", (int*) 0xFA7D2034 }, 
{"LBST_CMPR_EN_CA_EVEN", (int*) 0xFA7D2038 }, 
{"LBST_CMPR_EN_CA_ODD", (int*) 0xFA7D203C }, 
{"LBST_CNTL2", (int*) 0xFA7D2040 }, 
{"IOCAL_CNTL", (int*) 0xFA7E2000 }, 
{"IOCAL_STATUS", (int*) 0xFA7E2004 }, 
{"IOCAL_PNCNT_INIT", (int*) 0xFA7E2008 }, 
{"IOCAL_PNCNT_SET", (int*) 0xFA7E200C }, 
{"IOCAL_TIMER", (int*) 0xFA7E2010 }, 
{"IOCAL_CHAR", (int*) 0xFA7E2014 }, 

