{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525446791899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525446791903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  4 11:13:11 2018 " "Processing started: Fri May  4 11:13:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525446791903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525446791903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525446791905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525446792153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BA ba single_cycle_CPU.v(33) " "Verilog HDL Declaration information at single_cycle_CPU.v(33): object \"BA\" differs only in case from object \"ba\" in the same scope" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525446792253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/single_cycle_CPU.v 11 11 " "Found 11 design units, including 11 entities, in source file src/single_cycle_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_cycle_CPU " "Found entity 2: single_cycle_CPU" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_memory " "Found entity 3: instruction_memory" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_file8x8 " "Found entity 4: register_file8x8" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_2_to_1 " "Found entity 5: mux_2_to_1" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "6 function_unit " "Found entity 6: function_unit" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "7 branch_control " "Found entity 7: branch_control" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "8 program_counter " "Found entity 8: program_counter" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "9 sign_extend_branch " "Found entity 9: sign_extend_branch" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "10 zero_fill_contstant " "Found entity 10: zero_fill_contstant" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""} { "Info" "ISGN_ENTITY_NAME" "11 data_memory " "Found entity 11: data_memory" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525446792259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/single_cycle_CPU_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/single_cycle_CPU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_CPU_tb " "Found entity 1: single_cycle_CPU_tb" {  } { { "src/single_cycle_CPU_tb.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525446792261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525446792261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sb single_cycle_CPU.v(45) " "Verilog HDL Implicit Net warning at single_cycle_CPU.v(45): created implicit net for \"sb\"" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525446792261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_d single_cycle_CPU.v(132) " "Verilog HDL Implicit Net warning at single_cycle_CPU.v(132): created implicit net for \"bus_d\"" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525446792261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_fs single_cycle_CPU.v(185) " "Verilog HDL Implicit Net warning at single_cycle_CPU.v(185): created implicit net for \"alu_fs\"" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525446792261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_CPU " "Elaborating entity \"single_cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525446792338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:rom " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:rom\"" {  } { { "src/single_cycle_CPU.v" "rom" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:decoder\"" {  } { { "src/single_cycle_CPU.v" "decoder" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 single_cycle_CPU.v(45) " "Verilog HDL assignment warning at single_cycle_CPU.v(45): truncated value with size 16 to match size of target (14)" {  } { { "src/single_cycle_CPU.v" "" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525446792371 "|single_cycle_CPU|instruction_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "src/single_cycle_CPU.v" "pc" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:branch " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:branch\"" {  } { { "src/single_cycle_CPU.v" "branch" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_branch sign_extend_branch:extend " "Elaborating entity \"sign_extend_branch\" for hierarchy \"sign_extend_branch:extend\"" {  } { { "src/single_cycle_CPU.v" "extend" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_fill_contstant zero_fill_contstant:zero_fill " "Elaborating entity \"zero_fill_contstant\" for hierarchy \"zero_fill_contstant:zero_fill\"" {  } { { "src/single_cycle_CPU.v" "zero_fill" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file8x8 register_file8x8:reg_file0 " "Elaborating entity \"register_file8x8\" for hierarchy \"register_file8x8:reg_file0\"" {  } { { "src/single_cycle_CPU.v" "reg_file0" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:b_mux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:b_mux\"" {  } { { "src/single_cycle_CPU.v" "b_mux" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit function_unit:alu " "Elaborating entity \"function_unit\" for hierarchy \"function_unit:alu\"" {  } { { "src/single_cycle_CPU.v" "alu" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:ram_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:ram_inst\"" {  } { { "src/single_cycle_CPU.v" "ram_inst" { Text "/home/tim/Rowan/Classes/ComputerArchitecture/final/src/single_cycle_CPU.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525446792419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1525446792481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tim/Rowan/Classes/ComputerArchitecture/final/output_files/final.map.smsg " "Generated suppressed messages file /home/tim/Rowan/Classes/ComputerArchitecture/final/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525446792513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525446792525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  4 11:13:12 2018 " "Processing ended: Fri May  4 11:13:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525446792525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525446792525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525446792525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525446792525 ""}
