module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  always @(posedge id_1) begin
    id_1 <= id_1;
  end
  logic [id_3 : id_3] id_4;
  id_5 id_6 (
      .id_4(id_7),
      .id_4(id_3)
  );
endmodule
