set SynModuleInfo {
  {SRCNAME {dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>} MODELNAME dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s RTLNAME myproject_dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s
    SUBMODULES {
      {MODELNAME myproject_mul_12s_9ns_20_1_1 RTLNAME myproject_mul_12s_9ns_20_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_13s_9s_21_1_1 RTLNAME myproject_mul_13s_9s_21_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_12s_7ns_19_1_1 RTLNAME myproject_mul_12s_7ns_19_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_12s_8s_19_1_1 RTLNAME myproject_mul_12s_8s_19_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_11s_7s_17_1_1 RTLNAME myproject_mul_11s_7s_17_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_12s_9s_20_1_1 RTLNAME myproject_mul_12s_9s_20_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_12s_7s_18_1_1 RTLNAME myproject_mul_12s_7s_18_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_12s_8ns_19_1_1 RTLNAME myproject_mul_12s_8ns_19_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_12s_7ns_18_1_1 RTLNAME myproject_mul_12s_7ns_18_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_11s_8s_19_1_1 RTLNAME myproject_mul_11s_8s_19_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_13s_9ns_21_1_1 RTLNAME myproject_mul_13s_9ns_21_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_12s_8ns_20_1_1 RTLNAME myproject_mul_12s_8ns_20_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_11s_8ns_19_1_1 RTLNAME myproject_mul_11s_8ns_19_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME {relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>} MODELNAME relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s RTLNAME myproject_relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s}
  {SRCNAME {dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>} MODELNAME dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s RTLNAME myproject_dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s
    SUBMODULES {
      {MODELNAME myproject_mul_9ns_6ns_14_1_1 RTLNAME myproject_mul_9ns_6ns_14_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_9ns_5ns_13_1_1 RTLNAME myproject_mul_9ns_5ns_13_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME {relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>} MODELNAME relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s RTLNAME myproject_relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s}
  {SRCNAME {dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>} MODELNAME dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s RTLNAME myproject_dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s
    SUBMODULES {
      {MODELNAME myproject_mul_7ns_6ns_12_1_1 RTLNAME myproject_mul_7ns_6ns_12_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_8ns_8s_16_1_1 RTLNAME myproject_mul_8ns_8s_16_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME {relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>} MODELNAME relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s RTLNAME myproject_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s}
  {SRCNAME {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} MODELNAME dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s RTLNAME myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
    SUBMODULES {
      {MODELNAME myproject_mul_10ns_7s_17_1_1 RTLNAME myproject_mul_10ns_7s_17_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_10ns_6ns_15_1_1 RTLNAME myproject_mul_10ns_6ns_15_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_10ns_6s_16_1_1 RTLNAME myproject_mul_10ns_6s_16_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_10ns_5ns_14_1_1 RTLNAME myproject_mul_10ns_5ns_14_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME myproject MODELNAME myproject RTLNAME myproject IS_TOP 1}
}
