// Seed: 1195929991
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5
);
  tri id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  always begin
    id_5 <= 1'd0;
    id_10[1 : 'b0] <= 0;
  end
  supply1 id_18 = id_10;
  int id_19, id_20, id_21, id_22, id_23;
endmodule
