INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/counter_single_7segment/counter_single_7segment/counter_single_7segment.srcs/sources_1/new/counter_single_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_single_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/counter_single_7segment/counter_single_7segment/counter_single_7segment.srcs/sources_1/new/oneshot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneshot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/counter_single_7segment/counter_single_7segment/counter_single_7segment.srcs/sim_1/new/seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tb
