 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 18:01:15 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: wc_1.10V_125C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG38_S19
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG41_S16
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clk_r_REG38_S19/CP (HS65_LS_DFPQX9)                     0.00 #     0.05 r
  clk_r_REG38_S19/Q (HS65_LS_DFPQX9)                      0.22       0.27 f
  U11590/Z (HS65_LS_BFX71)                                0.10       0.37 f
  U9672/Z (HS65_LS_AND2X18)                               0.08       0.45 f
  U12985/Z (HS65_LS_AND2X35)                              0.09       0.54 f
  U16000/Z (HS65_LS_OA31X35)                              0.14       0.68 f
  U17843/Z (HS65_LS_AOI21X17)                             0.05       0.73 r
  U17559/Z (HS65_LS_NAND2X14)                             0.06       0.78 f
  U17419/Z (HS65_LS_IVX9)                                 0.04       0.82 r
  U13673/Z (HS65_LS_AND4X13)                              0.10       0.92 r
  U14896/Z (HS65_LS_NAND3X25)                             0.08       1.00 f
  U10946/Z (HS65_LSS_XNOR2X6)                             0.11       1.11 r
  U16545/Z (HS65_LS_XNOR2X18)                             0.14       1.25 f
  U16293/Z (HS65_LSS_XNOR2X18)                            0.09       1.34 r
  U16087/Z (HS65_LS_AOI12X23)                             0.05       1.40 f
  U10781/Z (HS65_LS_IVX18)                                0.04       1.44 r
  U10704/Z (HS65_LS_NAND2X7)                              0.04       1.47 f
  clk_r_REG41_S16/D (HS65_LSS_DFPQNX27)                   0.00       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  clk_r_REG41_S16/CP (HS65_LSS_DFPQNX27)                  0.00       1.00 r
  library setup time                                     -0.09       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


1
