/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_2z ? celloutsig_0_0z : in_data[16]);
  assign celloutsig_1_3z = ~celloutsig_1_2z[3];
  assign celloutsig_0_8z = ~celloutsig_0_0z;
  assign celloutsig_0_11z = ~celloutsig_0_3z;
  assign celloutsig_0_5z = celloutsig_0_2z | ~(celloutsig_0_3z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[120]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_0_17z = { celloutsig_0_12z[7:5], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z } + { celloutsig_0_16z, celloutsig_0_10z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  reg [7:0] _12_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 8'h00;
    else _12_ <= { celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_10z };
  assign { _02_[7:5], _00_, _02_[3:0] } = _12_;
  assign celloutsig_0_1z = { in_data[56:54], celloutsig_0_0z } & in_data[74:71];
  assign celloutsig_0_16z = { celloutsig_0_15z[2:0], celloutsig_0_5z, celloutsig_0_3z } & { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z[3:1], 1'h1 } / { 1'h1, in_data[150:148], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_42z = celloutsig_0_17z[3:0] / { 1'h1, celloutsig_0_12z[7:5] };
  assign celloutsig_1_19z = celloutsig_1_18z / { 1'h1, celloutsig_1_2z[3:1], 1'h1, celloutsig_1_3z };
  assign celloutsig_0_75z = { celloutsig_0_42z[3:2], celloutsig_0_13z, celloutsig_0_31z } == { celloutsig_0_1z[2:0], celloutsig_0_26z };
  assign celloutsig_0_6z = { in_data[21:13], celloutsig_0_3z, celloutsig_0_2z } <= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[62:58] && in_data[49:45];
  assign celloutsig_1_0z = in_data[128:109] && in_data[175:156];
  assign celloutsig_0_2z = in_data[74:72] || in_data[70:68];
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, celloutsig_1_6z[4:0] };
  assign celloutsig_0_15z = celloutsig_0_4z[13:5] * celloutsig_0_4z[13:5];
  assign celloutsig_0_4z = - { in_data[20:9], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_12z = - { celloutsig_0_8z, celloutsig_0_1z, _01_, celloutsig_0_11z };
  assign celloutsig_0_9z = & { _01_, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_31z = & { celloutsig_0_22z[3], _01_ };
  assign celloutsig_1_4z = in_data[105] & celloutsig_1_2z[1];
  assign celloutsig_0_26z = celloutsig_0_12z[3] & _02_[0];
  assign celloutsig_0_76z = ^ celloutsig_0_4z[13:9];
  assign celloutsig_1_8z = ^ { in_data[165:164], celloutsig_1_2z[3:1], 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z[3:1], 1'h1 };
  assign celloutsig_0_10z = ^ { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, _01_, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = ^ { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z } >> celloutsig_1_2z[3:1];
  assign celloutsig_0_22z = celloutsig_0_12z[8:2] ~^ celloutsig_0_15z[7:1];
  assign celloutsig_1_2z[3:1] = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[130:128];
  assign _02_[4] = _00_;
  assign celloutsig_1_2z[0] = 1'h1;
  assign { out_data[133:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
