
---------- Begin Simulation Statistics ----------
final_tick                                   68857000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101915                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678752                       # Number of bytes of host memory used
host_op_rate                                   113199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.62                       # Real time elapsed on the host
host_tick_rate                              110660460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       63390                       # Number of instructions simulated
sim_ops                                         70430                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000069                       # Number of seconds simulated
sim_ticks                                    68857000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.111854                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4924                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9271                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1109                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8292                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                620                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              344                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13837                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1837                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          222                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       63390                       # Number of instructions committed
system.cpu.committedOps                         70430                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.172488                       # CPI: cycles per instruction
system.cpu.discardedOps                          2826                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              45512                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              7798                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             3548                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           55251                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.460302                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           137714                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   53675     76.21%     76.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                    753      1.07%     77.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.03%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                   9056     12.86%     90.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  6925      9.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    70430                       # Class of committed instruction
system.cpu.tickCycles                           82463                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                619                       # Transaction distribution
system.membus.trans_dist::WritebackClean          192                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           107                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        45056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        11392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               690                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.034783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.183362                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     666     96.52%     96.52% # Request fanout histogram
system.membus.snoop_fanout::1                      24      3.48%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 690                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1768000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2688750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             956500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              44160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 690                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         475884805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         165444327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             641329131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    475884805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        475884805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        475884805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        165444327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            641329131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089782250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 64                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        186                       # Number of write requests accepted
system.mem_ctrls.readBursts                       690                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    94                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3895000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14863750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6658.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25408.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      466                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      55                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  186                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.133333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.350463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.858509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           27     22.50%     22.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           38     31.67%     54.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     16.67%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      8.33%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.50%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      5.00%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.83%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.50%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.327013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.174683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  37440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   44160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    641.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      68798500                       # Total gap between requests
system.mem_ctrls.avgGap                      78537.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 378291241.268135428429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 165444326.647980600595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63203450.629565626383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          186                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10042250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4821500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    777439500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     19613.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27087.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4179782.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               571200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               280830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         16758000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         12329280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           37307190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.806788                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     31900750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     34876250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1934940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         18542670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         10826400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           36913140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.084058                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     27971250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     38805750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        68857000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        21603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        21603                       # number of overall hits
system.cpu.icache.overall_hits::total           21603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          512                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            512                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          512                       # number of overall misses
system.cpu.icache.overall_misses::total           512                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25737500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25737500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25737500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25737500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        22115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        22115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        22115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        22115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023152                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50268.554688                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50268.554688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50268.554688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50268.554688                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.icache.writebacks::total               192                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25225500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25225500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25225500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25225500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49268.554688                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49268.554688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49268.554688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49268.554688                       # average overall mshr miss latency
system.cpu.icache.replacements                    192                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        21603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          512                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           512                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25737500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25737500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        22115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        22115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50268.554688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50268.554688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25225500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25225500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49268.554688                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49268.554688                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           233.171937                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               22115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.193359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   233.171937                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.455414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.455414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             44742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            44742                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15521                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15521                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15543                       # number of overall hits
system.cpu.dcache.overall_hits::total           15543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          230                       # number of overall misses
system.cpu.dcache.overall_misses::total           230                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13504500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13504500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15744                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15744                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60558.295964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60558.295964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58715.217391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58715.217391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10481000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10481000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010925                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011285                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58904.069767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58904.069767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58882.022472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58882.022472                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59133.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59133.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58079.207921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58079.207921                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7295500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7295500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61826.271186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61826.271186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4265500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4265500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60077.464789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60077.464789                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.241379                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.241379                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       349500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       349500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        58250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        58250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           66                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           66                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           131.915027                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               15853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.061798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   131.915027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.128823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.128823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             31988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            31988                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     68857000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
