// Seed: 3946661997
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output supply1 id_3
);
  wire id_5, id_6 = id_5;
  always @(posedge 1) if (1) assume ("");
  rtran (id_1, {id_1{id_3}}, 1, 1);
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7
    , id_10,
    input wor id_8
);
  wire  id_11;
  uwire id_12 = id_2;
  module_0(
      id_7, id_3, id_12, id_4
  );
  wire id_13;
  wire id_14;
endmodule
