-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 17.0 (Build Build 595 04/25/2017)
-- Created on Thu Oct 18 00:27:08 2018

COMPONENT sample_fifo
	PORT
	(
		reset		:	 IN STD_LOGIC;
		clk		:	 IN STD_LOGIC;
		wr_ena		:	 IN STD_LOGIC;
		wr_smp_l		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		wr_smp_r		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		rd_smp_l		:	 OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
		rd_smp_r		:	 OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;