INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/imports/new/phasetest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_test'
WARNING: [VRFC 10-3093] actual for formal port 'offset' is neither a static name nor a globally static expression [D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/imports/new/phasetest.vhd:55]
