

================================================================
== Vitis HLS Report for 'InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7'
================================================================
* Date:           Tue Jun 24 19:15:19 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       47|   480046|  0.470 us|  4.800 ms|   47|  480046|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+--------+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_xFInitUndistortRectifyMapInverseKernel_fu_40  |xFInitUndistortRectifyMapInverseKernel  |       45|   480044|  0.450 us|  4.800 ms|   45|  480044|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   77|    7811|   4964|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     47|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   77|    7848|   5013|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   35|       7|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_xFInitUndistortRectifyMapInverseKernel_fu_40  |xFInitUndistortRectifyMapInverseKernel  |        0|  77|  7811|  4964|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                        |        0|  77|  7811|  4964|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |mapxRMat_data_write  |   9|          2|    1|          2|
    |mapyRMat_data_write  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  47|         10|    4|         10|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |grp_xFInitUndistortRectifyMapInverseKernel_fu_40_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln249_3_reg_69                                           |  16|   0|   16|          0|
    |trunc_ln249_reg_64                                             |  16|   0|   16|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  37|   0|   37|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7|  return value|
|cameraMatrix_address0         |  out|    4|   ap_memory|                                                  cameraMatrix|         array|
|cameraMatrix_ce0              |  out|    1|   ap_memory|                                                  cameraMatrix|         array|
|cameraMatrix_q0               |   in|   32|   ap_memory|                                                  cameraMatrix|         array|
|distCoeffs_address0           |  out|    3|   ap_memory|                                                    distCoeffs|         array|
|distCoeffs_ce0                |  out|    1|   ap_memory|                                                    distCoeffs|         array|
|distCoeffs_q0                 |   in|   32|   ap_memory|                                                    distCoeffs|         array|
|ir_address0                   |  out|    4|   ap_memory|                                                            ir|         array|
|ir_ce0                        |  out|    1|   ap_memory|                                                            ir|         array|
|ir_q0                         |   in|   32|   ap_memory|                                                            ir|         array|
|p_read                        |   in|   32|     ap_none|                                                        p_read|        scalar|
|p_read1                       |   in|   32|     ap_none|                                                       p_read1|        scalar|
|mapxRMat_data_din             |  out|   32|     ap_fifo|                                                 mapxRMat_data|       pointer|
|mapxRMat_data_num_data_valid  |   in|    2|     ap_fifo|                                                 mapxRMat_data|       pointer|
|mapxRMat_data_fifo_cap        |   in|    2|     ap_fifo|                                                 mapxRMat_data|       pointer|
|mapxRMat_data_full_n          |   in|    1|     ap_fifo|                                                 mapxRMat_data|       pointer|
|mapxRMat_data_write           |  out|    1|     ap_fifo|                                                 mapxRMat_data|       pointer|
|mapyRMat_data_din             |  out|   32|     ap_fifo|                                                 mapyRMat_data|       pointer|
|mapyRMat_data_num_data_valid  |   in|    2|     ap_fifo|                                                 mapyRMat_data|       pointer|
|mapyRMat_data_fifo_cap        |   in|    2|     ap_fifo|                                                 mapyRMat_data|       pointer|
|mapyRMat_data_full_n          |   in|    1|     ap_fifo|                                                 mapyRMat_data|       pointer|
|mapyRMat_data_write           |  out|    1|     ap_fifo|                                                 mapyRMat_data|       pointer|
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:249]   --->   Operation 4 'read' 'p_read13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:249]   --->   Operation 5 'read' 'p_read_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i32 %p_read_18" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:249]   --->   Operation 6 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln249_3 = trunc i32 %p_read13" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:249]   --->   Operation 7 'trunc' 'trunc_ln249_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 8 [2/2] (5.58ns)   --->   "%call_ln247 = call void @xFInitUndistortRectifyMapInverseKernel, i32 %cameraMatrix, i32 %distCoeffs, i32 %ir, i32 %mapxRMat_data, i32 %mapyRMat_data, i16 %trunc_ln249, i16 %trunc_ln249_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:247]   --->   Operation 8 'call' 'call_ln247' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapyRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapxRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln247 = call void @xFInitUndistortRectifyMapInverseKernel, i32 %cameraMatrix, i32 %distCoeffs, i32 %ir, i32 %mapxRMat_data, i32 %mapyRMat_data, i16 %trunc_ln249, i16 %trunc_ln249_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:247]   --->   Operation 11 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln250 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:250]   --->   Operation 12 'ret' 'ret_ln250' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cameraMatrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ distCoeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ir]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapxRMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mapyRMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read13          (read         ) [ 0000]
p_read_18         (read         ) [ 0000]
trunc_ln249       (trunc        ) [ 0011]
trunc_ln249_3     (trunc        ) [ 0011]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln247        (call         ) [ 0000]
ret_ln250         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cameraMatrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cameraMatrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="distCoeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distCoeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ir">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ir"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mapxRMat_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapxRMat_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mapyRMat_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapyRMat_data"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFInitUndistortRectifyMapInverseKernel"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="p_read13_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_read_18_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_xFInitUndistortRectifyMapInverseKernel_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="0" index="3" bw="32" slack="0"/>
<pin id="45" dir="0" index="4" bw="32" slack="0"/>
<pin id="46" dir="0" index="5" bw="32" slack="0"/>
<pin id="47" dir="0" index="6" bw="16" slack="1"/>
<pin id="48" dir="0" index="7" bw="16" slack="1"/>
<pin id="49" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln247/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln249_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln249_3_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249_3/1 "/>
</bind>
</comp>

<comp id="64" class="1005" name="trunc_ln249_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="1"/>
<pin id="66" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln249 "/>
</bind>
</comp>

<comp id="69" class="1005" name="trunc_ln249_3_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="1"/>
<pin id="71" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln249_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="40" pin=4"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="40" pin=5"/></net>

<net id="59"><net_src comp="34" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="28" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="56" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="40" pin=6"/></net>

<net id="72"><net_src comp="60" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="40" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mapxRMat_data | {2 3 }
	Port: mapyRMat_data | {2 3 }
 - Input state : 
	Port: InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 : cameraMatrix | {2 3 }
	Port: InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 : distCoeffs | {2 3 }
	Port: InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 : ir | {2 3 }
	Port: InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 : p_read | {1 }
	Port: InitUndistortRectifyMapInverse<9, 5, 7, 600, 800, 1, 2, 2>.7 : p_read1 | {1 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_xFInitUndistortRectifyMapInverseKernel_fu_40 |    77   |  46.052 |   8720  |   4293  |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   read   |                p_read13_read_fu_28               |    0    |    0    |    0    |    0    |
|          |               p_read_18_read_fu_34               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                 trunc_ln249_fu_56                |    0    |    0    |    0    |    0    |
|          |                trunc_ln249_3_fu_60               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    77   |  46.052 |   8720  |   4293  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|trunc_ln249_3_reg_69|   16   |
| trunc_ln249_reg_64 |   16   |
+--------------------+--------+
|        Total       |   32   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   77   |   46   |  8720  |  4293  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   77   |   46   |  8752  |  4293  |
+-----------+--------+--------+--------+--------+
