

================================================================
== Vivado HLS Report for 'filtre1_do_filtre'
================================================================
* Date:           Thu Dec 21 14:59:18 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   47|   47|   47|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   46|   46|        46|          -|          -|  inf |    no    |
        | + Loop 1.1  |   44|   44|        22|          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     27|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1471|   1436|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    305|
|Register         |        -|      -|     414|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    1885|   1768|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |filtre1_dadddsub_g8j_U39  |filtre1_dadddsub_g8j  |        0|      3|  509|  817|
    |filtre1_dmul_64nshbi_U40  |filtre1_dmul_64nshbi  |        0|     11|  317|  204|
    |filtre1_dmul_64nshbi_U41  |filtre1_dmul_64nshbi  |        0|     11|  317|  204|
    |filtre1_fpext_32nfYi_U37  |filtre1_fpext_32nfYi  |        0|      0|  100|   54|
    |filtre1_fpext_32nfYi_U38  |filtre1_fpext_32nfYi  |        0|      0|  100|   54|
    |filtre1_fptrunc_6eOg_U36  |filtre1_fptrunc_6eOg  |        0|      0|  128|  103|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     25| 1471| 1436|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_241_p2         |     +    |      0|  0|  10|           2|           1|
    |ap_block_state3     |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_235_p2  |   icmp   |      0|  0|   9|           2|           3|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  27|           5|           5|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  113|         24|    1|         24|
    |e_blk_n                 |    9|          2|    1|          2|
    |filtre1_mem_x_address0  |   15|          3|    1|          3|
    |filtre1_mem_x_address1  |   15|          3|    1|          3|
    |filtre1_mem_x_d1        |   15|          3|   32|         96|
    |filtre1_mem_y_address0  |   15|          3|    1|          3|
    |filtre1_mem_y_address1  |   15|          3|    1|          3|
    |filtre1_mem_y_d1        |   15|          3|   32|         96|
    |grp_fu_195_p0           |   15|          3|   32|         96|
    |grp_fu_203_opcode       |   15|          3|    2|          6|
    |grp_fu_203_p0           |   15|          3|   64|        192|
    |grp_fu_203_p1           |   15|          3|   64|        192|
    |grp_fu_207_p1           |   15|          3|   64|        192|
    |i1_reg_180              |    9|          2|    2|          4|
    |s_blk_n                 |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  305|         63|  299|        914|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  24|   0|   24|          0|
    |filtre1_mem_x_addr_1_reg_274  |   1|   0|    1|          0|
    |filtre1_mem_y_addr_1_reg_268  |   1|   0|    1|          0|
    |i1_reg_180                    |   2|   0|    2|          0|
    |i_reg_256                     |   2|   0|    2|          0|
    |reg_218                       |  64|   0|   64|          0|
    |reg_223                       |  64|   0|   64|          0|
    |reg_229                       |  64|   0|   64|          0|
    |tmp_4_reg_280                 |  64|   0|   64|          0|
    |tmp_5_reg_285                 |  64|   0|   64|          0|
    |val_reg_261                   |  32|   0|   32|          0|
    |y_reg_290                     |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 414|   0|  414|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | filtre1::do_filtre | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | filtre1::do_filtre | return value |
|filtre1_y0              | out |   32|   ap_vld   |     filtre1_y0     |    pointer   |
|filtre1_y0_ap_vld       | out |    1|   ap_vld   |     filtre1_y0     |    pointer   |
|filtre1_x0              | out |   32|   ap_vld   |     filtre1_x0     |    pointer   |
|filtre1_x0_ap_vld       | out |    1|   ap_vld   |     filtre1_x0     |    pointer   |
|filtre1_mem_x_address0  | out |    1|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_ce0       | out |    1|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_we0       | out |    1|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_d0        | out |   32|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_q0        |  in |   32|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_address1  | out |    1|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_ce1       | out |    1|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_we1       | out |    1|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_x_d1        | out |   32|  ap_memory |    filtre1_mem_x   |     array    |
|filtre1_mem_y_address0  | out |    1|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_ce0       | out |    1|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_we0       | out |    1|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_d0        | out |   32|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_q0        |  in |   32|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_address1  | out |    1|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_ce1       | out |    1|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_we1       | out |    1|  ap_memory |    filtre1_mem_y   |     array    |
|filtre1_mem_y_d1        | out |   32|  ap_memory |    filtre1_mem_y   |     array    |
|e_dout                  |  in |   32|   ap_fifo  |          e         |    pointer   |
|e_empty_n               |  in |    1|   ap_fifo  |          e         |    pointer   |
|e_read                  | out |    1|   ap_fifo  |          e         |    pointer   |
|s_din                   | out |   32|   ap_fifo  |          s         |    pointer   |
|s_full_n                |  in |    1|   ap_fifo  |          s         |    pointer   |
|s_write                 | out |    1|   ap_fifo  |          s         |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	3  / true

* FSM state operations: 

 <State 1> : 2.15ns
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %filtre1_y0), !map !765"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %filtre1_x0), !map !769"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %filtre1_mem_x), !map !773"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %filtre1_mem_y), !map !777"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !781"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !785"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !789"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s), !map !793"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str89, i32 0, [7 x i8]* @p_str190, [4 x i8]* @p_str291, i32 0, i32 0, i1* %clk) nounwind" [src/modules/filtre1.cpp:19]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str89, i32 0, [7 x i8]* @p_str190, [6 x i8]* @p_str392, i32 0, i32 0, i1* %reset) nounwind" [src/modules/filtre1.cpp:20]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594, [1 x i8]* @p_str594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594) nounwind" [src/modules/filtre1.cpp:21]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594, [1 x i8]* @p_str594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594) nounwind" [src/modules/filtre1.cpp:22]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str89, i32 2, [10 x i8]* @p_str695) nounwind" [src/modules/filtre1.cpp:23]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str796)" [src/modules/filtre1.cpp:23]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str594) nounwind" [src/modules/filtre1.cpp:23]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [src/modules/filtre1.cpp:23]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filtre1_mem_x_addr = getelementptr [2 x float]* %filtre1_mem_x, i64 0, i64 0" [src/modules/filtre1.cpp:23]
ST_1 : Operation 42 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %filtre1_mem_x_addr, align 4" [src/modules/filtre1.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filtre1_mem_y_addr = getelementptr [2 x float]* %filtre1_mem_y, i64 0, i64 0" [src/modules/filtre1.cpp:24]
ST_1 : Operation 44 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %filtre1_mem_y_addr, align 4" [src/modules/filtre1.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%filtre1_mem_x_addr_2 = getelementptr [2 x float]* %filtre1_mem_x, i64 0, i64 1" [src/modules/filtre1.cpp:23]
ST_1 : Operation 46 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %filtre1_mem_x_addr_2, align 4" [src/modules/filtre1.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filtre1_mem_y_addr_2 = getelementptr [2 x float]* %filtre1_mem_y, i64 0, i64 1" [src/modules/filtre1.cpp:24]
ST_1 : Operation 48 [1/1] (2.15ns)   --->   "store float 0.000000e+00, float* %filtre1_mem_y_addr_2, align 4" [src/modules/filtre1.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [src/modules/filtre1.cpp:26]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str796, i32 %tmp)" [src/modules/filtre1.cpp:26]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br label %.loopexit" [src/modules/filtre1.cpp:26]

 <State 2> : 1.66ns
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 53 [1/1] (1.66ns)   --->   "br label %1" [src/modules/filtre1.cpp:30]

 <State 3> : 3.91ns
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 0, %.loopexit ], [ %i, %2 ]"
ST_3 : Operation 55 [1/1] (0.93ns)   --->   "%exitcond = icmp eq i2 %i1, -2" [src/modules/filtre1.cpp:30]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%i = add i2 %i1, 1" [src/modules/filtre1.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %2" [src/modules/filtre1.cpp:30]
ST_3 : Operation 59 [1/1] (3.90ns)   --->   "%val = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e)" [src/modules/filtre1.cpp:32]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = zext i2 %i1 to i64" [src/modules/filtre1.cpp:34]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%filtre1_mem_y_addr_1 = getelementptr [2 x float]* %filtre1_mem_y, i64 0, i64 %tmp_s" [src/modules/filtre1.cpp:34]
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%filtre1_mem_x_addr_1 = getelementptr [2 x float]* %filtre1_mem_x, i64 0, i64 %tmp_s" [src/modules/filtre1.cpp:34]
ST_3 : Operation 63 [2/2] (2.15ns)   --->   "%filtre1_mem_x_load = load float* %filtre1_mem_x_addr_1, align 4" [src/modules/filtre1.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 7.27ns
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %filtre1_x0, float %val)" [src/modules/filtre1.cpp:32]
ST_4 : Operation 66 [1/2] (2.15ns)   --->   "%filtre1_mem_x_load = load float* %filtre1_mem_x_addr_1, align 4" [src/modules/filtre1.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 67 [1/1] (5.12ns)   --->   "%tmp_2 = fpext float %val to double" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 106 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (5.12ns)   --->   "%tmp_4 = fpext float %filtre1_mem_x_load to double" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 106 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.15ns)   --->   "store float %val, float* %filtre1_mem_x_addr_1, align 4" [src/modules/filtre1.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 5> : 7.79ns
ST_5 : Operation 70 [6/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [6/6] (7.79ns)   --->   "%tmp_5 = fmul double %tmp_4, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 7.79ns
ST_6 : Operation 72 [5/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [5/6] (7.79ns)   --->   "%tmp_5 = fmul double %tmp_4, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 7.79ns
ST_7 : Operation 74 [4/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [4/6] (7.79ns)   --->   "%tmp_5 = fmul double %tmp_4, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 7.79ns
ST_8 : Operation 76 [3/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [3/6] (7.79ns)   --->   "%tmp_5 = fmul double %tmp_4, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.79ns
ST_9 : Operation 78 [2/2] (2.15ns)   --->   "%filtre1_mem_y_load = load float* %filtre1_mem_y_addr_1, align 4" [src/modules/filtre1.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 79 [2/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/6] (7.79ns)   --->   "%tmp_5 = fmul double %tmp_4, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.79ns
ST_10 : Operation 81 [1/2] (2.15ns)   --->   "%filtre1_mem_y_load = load float* %filtre1_mem_y_addr_1, align 4" [src/modules/filtre1.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 82 [1/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/6] (7.79ns)   --->   "%tmp_5 = fmul double %tmp_4, 9.843750e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (5.12ns)   --->   "%tmp_7 = fpext float %filtre1_mem_y_load to double" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 106 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 8.39ns
ST_11 : Operation 85 [6/6] (8.39ns)   --->   "%tmp_6 = fsub double %tmp_3, %tmp_5" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [6/6] (7.79ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.687500e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 8.39ns
ST_12 : Operation 87 [5/6] (8.39ns)   --->   "%tmp_6 = fsub double %tmp_3, %tmp_5" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [5/6] (7.79ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.687500e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 8.39ns
ST_13 : Operation 89 [4/6] (8.39ns)   --->   "%tmp_6 = fsub double %tmp_3, %tmp_5" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [4/6] (7.79ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.687500e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 8.39ns
ST_14 : Operation 91 [3/6] (8.39ns)   --->   "%tmp_6 = fsub double %tmp_3, %tmp_5" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [3/6] (7.79ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.687500e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 8.39ns
ST_15 : Operation 93 [2/6] (8.39ns)   --->   "%tmp_6 = fsub double %tmp_3, %tmp_5" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [2/6] (7.79ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.687500e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 8.39ns
ST_16 : Operation 95 [1/6] (8.39ns)   --->   "%tmp_6 = fsub double %tmp_3, %tmp_5" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [1/6] (7.79ns)   --->   "%tmp_8 = fmul double %tmp_7, 9.687500e-01" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 108 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.39ns
ST_17 : Operation 97 [6/6] (8.39ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 8.39ns
ST_18 : Operation 98 [5/6] (8.39ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 8.39ns
ST_19 : Operation 99 [4/6] (8.39ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 8.39ns
ST_20 : Operation 100 [3/6] (8.39ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 8.39ns
ST_21 : Operation 101 [2/6] (8.39ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 8.39ns
ST_22 : Operation 102 [1/6] (8.39ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 107 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 8.61ns
ST_23 : Operation 103 [1/1] (6.45ns)   --->   "%y = fptrunc double %tmp_9 to float" [src/modules/filtre1.cpp:13->src/modules/filtre1.cpp:34]   --->   Core 115 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.45> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 104 [1/1] (2.15ns)   --->   "store float %y, float* %filtre1_mem_y_addr_1, align 4" [src/modules/filtre1.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 24> : 3.91ns
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %filtre1_y0, float %y)" [src/modules/filtre1.cpp:34]
ST_24 : Operation 106 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %s, float %y)" [src/modules/filtre1.cpp:39]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [src/modules/filtre1.cpp:30]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filtre1_y0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filtre1_x0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filtre1_mem_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ filtre1_mem_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_26          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_27          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_28          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_29          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_30          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_31          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_32          (specbitsmap      ) [ 0000000000000000000000000]
StgValue_33          (specport         ) [ 0000000000000000000000000]
StgValue_34          (specport         ) [ 0000000000000000000000000]
StgValue_35          (specinterface    ) [ 0000000000000000000000000]
StgValue_36          (specinterface    ) [ 0000000000000000000000000]
StgValue_37          (specprocessdef   ) [ 0000000000000000000000000]
tmp                  (specregionbegin  ) [ 0000000000000000000000000]
StgValue_39          (specprotocol     ) [ 0000000000000000000000000]
p_ssdm_reset_v       (specstatebegin   ) [ 0000000000000000000000000]
filtre1_mem_x_addr   (getelementptr    ) [ 0000000000000000000000000]
StgValue_42          (store            ) [ 0000000000000000000000000]
filtre1_mem_y_addr   (getelementptr    ) [ 0000000000000000000000000]
StgValue_44          (store            ) [ 0000000000000000000000000]
filtre1_mem_x_addr_2 (getelementptr    ) [ 0000000000000000000000000]
StgValue_46          (store            ) [ 0000000000000000000000000]
filtre1_mem_y_addr_2 (getelementptr    ) [ 0000000000000000000000000]
StgValue_48          (store            ) [ 0000000000000000000000000]
empty                (specstateend     ) [ 0000000000000000000000000]
empty_11             (specregionend    ) [ 0000000000000000000000000]
StgValue_51          (br               ) [ 0000000000000000000000000]
loop_begin           (specloopbegin    ) [ 0000000000000000000000000]
StgValue_53          (br               ) [ 0011111111111111111111111]
i1                   (phi              ) [ 0001000000000000000000000]
exitcond             (icmp             ) [ 0011111111111111111111111]
empty_12             (speclooptripcount) [ 0000000000000000000000000]
i                    (add              ) [ 0011111111111111111111111]
StgValue_58          (br               ) [ 0000000000000000000000000]
val                  (read             ) [ 0000100000000000000000000]
tmp_s                (zext             ) [ 0000000000000000000000000]
filtre1_mem_y_addr_1 (getelementptr    ) [ 0000111111111111111111110]
filtre1_mem_x_addr_1 (getelementptr    ) [ 0000100000000000000000000]
StgValue_64          (br               ) [ 0000000000000000000000000]
StgValue_65          (write            ) [ 0000000000000000000000000]
filtre1_mem_x_load   (load             ) [ 0000000000000000000000000]
tmp_2                (fpext            ) [ 0000011111100000000000000]
tmp_4                (fpext            ) [ 0000011111100000000000000]
StgValue_69          (store            ) [ 0000000000000000000000000]
filtre1_mem_y_load   (load             ) [ 0000000000000000000000000]
tmp_3                (dmul             ) [ 0000000000011111100000000]
tmp_5                (dmul             ) [ 0000000000011111100000000]
tmp_7                (fpext            ) [ 0000000000011111100000000]
tmp_6                (dsub             ) [ 0000000000000000011111100]
tmp_8                (dmul             ) [ 0000000000000000011111100]
tmp_9                (dadd             ) [ 0000000000000000000000010]
y                    (fptrunc          ) [ 0000000000000000000000001]
StgValue_104         (store            ) [ 0000000000000000000000000]
StgValue_105         (write            ) [ 0000000000000000000000000]
StgValue_106         (write            ) [ 0000000000000000000000000]
StgValue_107         (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filtre1_y0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_y0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filtre1_x0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_x0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filtre1_mem_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_mem_x"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filtre1_mem_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_mem_y"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="e">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str392"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str493"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str594"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str695"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str796"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="val_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_65_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_105_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="1"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/24 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_106_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_106/24 "/>
</bind>
</comp>

<comp id="111" class="1004" name="filtre1_mem_x_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre1_mem_x_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="1" slack="0"/>
<pin id="148" dir="0" index="4" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_42/1 StgValue_46/1 filtre1_mem_x_load/3 StgValue_69/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="filtre1_mem_y_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre1_mem_y_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="1" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_44/1 StgValue_48/1 filtre1_mem_y_load/9 StgValue_104/23 "/>
</bind>
</comp>

<comp id="139" class="1004" name="filtre1_mem_x_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre1_mem_x_addr_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="filtre1_mem_y_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre1_mem_y_addr_2/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="filtre1_mem_y_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre1_mem_y_addr_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="filtre1_mem_x_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filtre1_mem_x_addr_1/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i1_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="2" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="y_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="y/23 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_2/4 tmp_7/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="0" index="1" bw="64" slack="1"/>
<pin id="206" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_6/11 tmp_9/17 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/5 tmp_8/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_7 "/>
</bind>
</comp>

<comp id="223" class="1005" name="reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="261" class="1005" name="val_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="268" class="1005" name="filtre1_mem_y_addr_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="6"/>
<pin id="270" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="filtre1_mem_y_addr_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="filtre1_mem_x_addr_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="filtre1_mem_x_addr_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_4_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_5_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="290" class="1005" name="y_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="74" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="76" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="76" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="82" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="124"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="119" pin=3"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="133" pin=3"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="201"><net_src comp="119" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="133" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="78" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="221"><net_src comp="195" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="226"><net_src comp="207" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="232"><net_src comp="203" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="239"><net_src comp="184" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="184" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="184" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="259"><net_src comp="241" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="264"><net_src comp="84" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="119" pin=4"/></net>

<net id="271"><net_src comp="165" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="277"><net_src comp="172" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="119" pin=3"/></net>

<net id="283"><net_src comp="198" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="288"><net_src comp="212" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="293"><net_src comp="191" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filtre1_y0 | {24 }
	Port: filtre1_x0 | {4 }
	Port: filtre1_mem_x | {1 4 }
	Port: filtre1_mem_y | {1 23 }
	Port: s | {24 }
 - Input state : 
	Port: filtre1::do_filtre : filtre1_mem_x | {3 4 }
	Port: filtre1::do_filtre : filtre1_mem_y | {9 10 }
	Port: filtre1::do_filtre : e | {3 }
  - Chain level:
	State 1
		StgValue_42 : 1
		StgValue_44 : 1
		StgValue_46 : 1
		StgValue_48 : 1
		empty : 1
		empty_11 : 1
	State 2
	State 3
		exitcond : 1
		i : 1
		StgValue_58 : 2
		tmp_s : 1
		filtre1_mem_y_addr_1 : 2
		filtre1_mem_x_addr_1 : 2
		filtre1_mem_x_load : 3
	State 4
		tmp_4 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_7 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		StgValue_104 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_203        |    3    |   509   |   817   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_207        |    11   |   317   |   204   |
|          |         grp_fu_212        |    11   |   317   |   204   |
|----------|---------------------------|---------|---------|---------|
|   fpext  |         grp_fu_195        |    0    |   100   |    54   |
|          |        tmp_4_fu_198       |    0    |   100   |    54   |
|----------|---------------------------|---------|---------|---------|
|  fptrunc |          y_fu_191         |    0    |   128   |   103   |
|----------|---------------------------|---------|---------|---------|
|    add   |          i_fu_241         |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      exitcond_fu_235      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|   read   |       val_read_fu_84      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  StgValue_65_write_fu_90  |    0    |    0    |    0    |
|   write  |  StgValue_105_write_fu_97 |    0    |    0    |    0    |
|          | StgValue_106_write_fu_104 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |        tmp_s_fu_247       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    25   |   1471  |   1454  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|filtre1_mem_x_addr_1_reg_274|    1   |
|filtre1_mem_y_addr_1_reg_268|    1   |
|         i1_reg_180         |    2   |
|          i_reg_256         |    2   |
|           reg_218          |   64   |
|           reg_223          |   64   |
|           reg_229          |   64   |
|        tmp_4_reg_280       |   64   |
|        tmp_5_reg_285       |   64   |
|         val_reg_261        |   32   |
|          y_reg_290         |   32   |
+----------------------------+--------+
|            Total           |   390  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   3  |   1  |    3   ||    15   |
| grp_access_fu_119 |  p3  |   2  |   1  |    2   ||    9    |
| grp_access_fu_119 |  p4  |   2  |  32  |   64   ||    9    |
| grp_access_fu_133 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_133 |  p3  |   2  |   1  |    2   ||    9    |
| grp_access_fu_133 |  p4  |   2  |  32  |   64   ||    9    |
|     grp_fu_195    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_203    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_203    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_207    |  p1  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   585  || 16.6847 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  1471  |  1454  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   87   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   16   |  1861  |  1541  |
+-----------+--------+--------+--------+--------+
