Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Mon Mar  2 10:50:41 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : mkDelayWorker32B
| Device       : 7v2000t-flg1925
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 wci_reqF_countReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            wci_reqF_countReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.964%)  route 0.097ns (43.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     0.678     1.658    wciS0_Clk_IBUF_BUFG
    SLICE_X103Y125                                                    r  wci_reqF_countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.100     1.758 r  wci_reqF_countReg_reg[1]/Q
                         net (fo=2, estimated)        0.097     1.855    wciS0_SThreadBusy_OBUF
    SLICE_X103Y125                                                    r  wci_reqF_countReg[1]_i_2/I4
    SLICE_X103Y125       LUT5 (Prop_lut5_I4_O)        0.028     1.883 r  wci_reqF_countReg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.883    n_0_wci_reqF_countReg[1]_i_2
    SLICE_X103Y125       FDRE                                         r  wci_reqF_countReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     0.884     2.079    wciS0_Clk_IBUF_BUFG
    SLICE_X103Y125                                                    r  wci_reqF_countReg_reg[1]/C
                         clock pessimism             -0.409     1.669    
    SLICE_X103Y125       FDRE (Hold_fdre_C_D)         0.060     1.729    wci_reqF_countReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_96_101/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.193     2.173    sizefifo2/fifo_1/ram1/mem_reg_0_7_96_101/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y406                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_96_101/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y406       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.469 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_96_101/RAMC/O
                         net (fo=1, routed)           0.000     2.469    sizefifo2/fifo_1/ram1/q_b0[100]
    SLICE_X404Y406       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.521     2.716    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y406                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[100]/C
                         clock pessimism             -0.526     2.189    
    SLICE_X404Y406       FDRE (Hold_fdre_C_D)         0.096     2.285    sizefifo2/fifo_1/ram1/q_b_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_138_143/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.191     2.171    sizefifo2/fifo_1/ram1/mem_reg_0_7_138_143/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y438                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_138_143/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y438       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.467 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_138_143/RAMC/O
                         net (fo=1, routed)           0.000     2.467    sizefifo2/fifo_1/ram1/q_b0[142]
    SLICE_X404Y438       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.519     2.714    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y438                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[142]/C
                         clock pessimism             -0.526     2.187    
    SLICE_X404Y438       FDRE (Hold_fdre_C_D)         0.096     2.283    sizefifo2/fifo_1/ram1/q_b_reg[142]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_90_95/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.195     2.175    sizefifo2/fifo_1/ram1/mem_reg_0_7_90_95/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y400                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_90_95/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y400       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.471 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_90_95/RAMC/O
                         net (fo=1, routed)           0.000     2.471    sizefifo2/fifo_1/ram1/q_b0[94]
    SLICE_X404Y400       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.522     2.717    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y400                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[94]/C
                         clock pessimism             -0.526     2.190    
    SLICE_X404Y400       FDRE (Hold_fdre_C_D)         0.096     2.286    sizefifo2/fifo_1/ram1/q_b_reg[94]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.193     2.173    sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y440                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y440       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.469 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/O
                         net (fo=1, routed)           0.000     2.469    sizefifo2/fifo_1/ram1/q_b0[136]
    SLICE_X404Y440       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.520     2.715    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y440                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[136]/C
                         clock pessimism             -0.526     2.188    
    SLICE_X404Y440       FDRE (Hold_fdre_C_D)         0.096     2.284    sizefifo2/fifo_1/ram1/q_b_reg[136]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ars2/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars2/fifo_1/ram1/q_b_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.051     2.031    ars2/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y300                                                    r  ars2/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y300       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.327 r  ars2/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.000     2.327    ars2/fifo_1/ram1/q_b0[10]
    SLICE_X404Y300       FDRE                                         r  ars2/fifo_1/ram1/q_b_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.338     2.533    ars2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y300                                                    r  ars2/fifo_1/ram1/q_b_reg[28]/C
                         clock pessimism             -0.487     2.045    
    SLICE_X404Y300       FDRE (Hold_fdre_C_D)         0.096     2.141    ars2/fifo_1/ram1/q_b_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_102_107/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.191     2.171    sizefifo2/fifo_1/ram1/mem_reg_0_7_102_107/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y412                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_102_107/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y412       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.467 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_102_107/RAMC/O
                         net (fo=1, routed)           0.000     2.467    sizefifo2/fifo_1/ram1/q_b0[106]
    SLICE_X404Y412       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.517     2.712    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y412                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[106]/C
                         clock pessimism             -0.526     2.185    
    SLICE_X404Y412       FDRE (Hold_fdre_C_D)         0.096     2.281    sizefifo2/fifo_1/ram1/q_b_reg[106]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_108_113/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.115     2.095    sizefifo2/fifo_1/ram1/mem_reg_0_7_108_113/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y398                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_108_113/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y398       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.391 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_108_113/RAMC/O
                         net (fo=1, routed)           0.000     2.391    sizefifo2/fifo_1/ram1/q_b0[112]
    SLICE_X404Y398       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.427     2.622    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y398                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[112]/C
                         clock pessimism             -0.512     2.109    
    SLICE_X404Y398       FDRE (Hold_fdre_C_D)         0.096     2.205    sizefifo2/fifo_1/ram1/q_b_reg[112]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_120_125/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.115     2.095    sizefifo2/fifo_1/ram1/mem_reg_0_7_120_125/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y397                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_120_125/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y397       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.391 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_120_125/RAMC/O
                         net (fo=1, routed)           0.000     2.391    sizefifo2/fifo_1/ram1/q_b0[124]
    SLICE_X404Y397       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.427     2.622    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y397                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[124]/C
                         clock pessimism             -0.512     2.109    
    SLICE_X404Y397       FDRE (Hold_fdre_C_D)         0.096     2.205    sizefifo2/fifo_1/ram1/q_b_reg[124]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_192_197/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.840     0.954    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.980 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.051     2.031    sizefifo2/fifo_1/ram1/mem_reg_0_7_192_197/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y347                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_192_197/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y347       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.327 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_192_197/RAMC/O
                         net (fo=1, routed)           0.000     2.327    sizefifo2/fifo_1/ram1/q_b0[196]
    SLICE_X404Y347       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        0.884     1.165    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.195 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.338     2.533    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y347                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[196]/C
                         clock pessimism             -0.487     2.045    
    SLICE_X404Y347       FDRE (Hold_fdre_C_D)         0.096     2.141    sizefifo2/fifo_1/ram1/q_b_reg[196]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.186    




