# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_19.srcs/sources_1/new/CE_1KHz.vhd" \
"../../../../project_19.srcs/sim_1/new/CE_1KHz_TB.vhd" \

# Do not sort compile order
nosort
