<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LanaiInstrInfo.cpp source code [llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Lanai</a>/<a href='LanaiInstrInfo.cpp.html'>LanaiInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- LanaiInstrInfo.cpp - Lanai Instruction Information ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Lanai implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="LanaiInstrInfo.h.html">"LanaiInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="LanaiAluCode.h.html">"LanaiAluCode.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="LanaiCondCode.h.html">"LanaiCondCode.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/LanaiBaseInfo.h.html">"MCTargetDesc/LanaiBaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="28">28</th><td><u>#include <span class='error' title="&apos;LanaiGenInstrInfo.inc&apos; file not found">"LanaiGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm14LanaiInstrInfoC1Ev" title='llvm::LanaiInstrInfo::LanaiInstrInfo' data-ref="_ZN4llvm14LanaiInstrInfoC1Ev">LanaiInstrInfo</dfn>()</td></tr>
<tr><th id="31">31</th><td>    : LanaiGenInstrInfo(Lanai::ADJCALLSTACKDOWN, Lanai::ADJCALLSTACKUP),</td></tr>
<tr><th id="32">32</th><td>      RegisterInfo() {}</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>void</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::LanaiInstrInfo::copyPhysReg' data-ref="_ZNK4llvm14LanaiInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1MBB">MBB</dfn>,</td></tr>
<tr><th id="35">35</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="2Position" title='Position' data-type='MachineBasicBlock::iterator' data-ref="2Position">Position</dfn>,</td></tr>
<tr><th id="36">36</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="3DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="3DL">DL</dfn>,</td></tr>
<tr><th id="37">37</th><td>                                 <em>unsigned</em> <dfn class="local col4 decl" id="4DestinationRegister" title='DestinationRegister' data-type='unsigned int' data-ref="4DestinationRegister">DestinationRegister</dfn>,</td></tr>
<tr><th id="38">38</th><td>                                 <em>unsigned</em> <dfn class="local col5 decl" id="5SourceRegister" title='SourceRegister' data-type='unsigned int' data-ref="5SourceRegister">SourceRegister</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                 <em>bool</em> <dfn class="local col6 decl" id="6KillSource" title='KillSource' data-type='bool' data-ref="6KillSource">KillSource</dfn>) <em>const</em> {</td></tr>
<tr><th id="40">40</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::GPRRegClass.contains(DestinationRegister, SourceRegister)) {</td></tr>
<tr><th id="41">41</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Impossible reg-to-reg copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 41)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="42">42</th><td>  }</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  BuildMI(MBB, Position, DL, get(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_I_LO), DestinationRegister)</td></tr>
<tr><th id="45">45</th><td>      .addReg(SourceRegister, getKillRegState(KillSource))</td></tr>
<tr><th id="46">46</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="47">47</th><td>}</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>void</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste7056130" title='llvm::LanaiInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegiste7056130">storeRegToStackSlot</dfn>(</td></tr>
<tr><th id="50">50</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="8Position" title='Position' data-type='MachineBasicBlock::iterator' data-ref="8Position">Position</dfn>,</td></tr>
<tr><th id="51">51</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="9SourceRegister" title='SourceRegister' data-type='unsigned int' data-ref="9SourceRegister">SourceRegister</dfn>, <em>bool</em> <dfn class="local col0 decl" id="10IsKill" title='IsKill' data-type='bool' data-ref="10IsKill">IsKill</dfn>, <em>int</em> <dfn class="local col1 decl" id="11FrameIndex" title='FrameIndex' data-type='int' data-ref="11FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="52">52</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="12RegisterClass" title='RegisterClass' data-type='const llvm::TargetRegisterClass *' data-ref="12RegisterClass">RegisterClass</dfn>,</td></tr>
<tr><th id="53">53</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> * <i>/*RegisterInfo*/</i>) <em>const</em> {</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="13DL" title='DL' data-type='llvm::DebugLoc' data-ref="13DL">DL</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <b>if</b> (<a class="local col8 ref" href="#8Position" title='Position' data-ref="8Position">Position</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="56">56</th><td>    <a class="local col3 ref" href="#13DL" title='DL' data-ref="13DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col8 ref" href="#8Position" title='Position' data-ref="8Position">Position</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::GPRRegClass.hasSubClassEq(RegisterClass)) {</td></tr>
<tr><th id="60">60</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can&apos;t store this register to stack slot&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 60)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't store this register to stack slot"</q>);</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td>  BuildMI(MBB, Position, DL, get(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RI))</td></tr>
<tr><th id="63">63</th><td>      .addReg(SourceRegister, getKillRegState(IsKill))</td></tr>
<tr><th id="64">64</th><td>      .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="65">65</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="66">66</th><td>      .addImm(LPAC::ADD);</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>void</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5846755" title='llvm::LanaiInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegiste5846755">loadRegFromStackSlot</dfn>(</td></tr>
<tr><th id="70">70</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15Position" title='Position' data-type='MachineBasicBlock::iterator' data-ref="15Position">Position</dfn>,</td></tr>
<tr><th id="71">71</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="16DestinationRegister" title='DestinationRegister' data-type='unsigned int' data-ref="16DestinationRegister">DestinationRegister</dfn>, <em>int</em> <dfn class="local col7 decl" id="17FrameIndex" title='FrameIndex' data-type='int' data-ref="17FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="72">72</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="18RegisterClass" title='RegisterClass' data-type='const llvm::TargetRegisterClass *' data-ref="18RegisterClass">RegisterClass</dfn>,</td></tr>
<tr><th id="73">73</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> * <i>/*RegisterInfo*/</i>) <em>const</em> {</td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="19DL" title='DL' data-type='llvm::DebugLoc' data-ref="19DL">DL</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <b>if</b> (<a class="local col5 ref" href="#15Position" title='Position' data-ref="15Position">Position</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="76">76</th><td>    <a class="local col9 ref" href="#19DL" title='DL' data-ref="19DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col5 ref" href="#15Position" title='Position' data-ref="15Position">Position</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="77">77</th><td>  }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::GPRRegClass.hasSubClassEq(RegisterClass)) {</td></tr>
<tr><th id="80">80</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Can&apos;t load this register from stack slot&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 80)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Can't load this register from stack slot"</q>);</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td>  BuildMI(MBB, Position, DL, get(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RI), DestinationRegister)</td></tr>
<tr><th id="83">83</th><td>      .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="84">84</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="85">85</th><td>      .addImm(LPAC::ADD);</td></tr>
<tr><th id="86">86</th><td>}</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::LanaiInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(</td></tr>
<tr><th id="89">89</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="20MIa">MIa</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="21MIb">MIb</dfn>,</td></tr>
<tr><th id="90">90</th><td>    <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> * <i>/*AA*/</i>) <em>const</em> {</td></tr>
<tr><th id="91">91</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MIa.mayLoadOrStore() &amp;&amp; &quot;MIa must be a load or store.&quot;) ? void (0) : __assert_fail (&quot;MIa.mayLoadOrStore() &amp;&amp; \&quot;MIa must be a load or store.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 91, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#20MIa" title='MIa' data-ref="20MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; <q>"MIa must be a load or store."</q>);</td></tr>
<tr><th id="92">92</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MIb.mayLoadOrStore() &amp;&amp; &quot;MIb must be a load or store.&quot;) ? void (0) : __assert_fail (&quot;MIb.mayLoadOrStore() &amp;&amp; \&quot;MIb must be a load or store.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 92, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#21MIb" title='MIb' data-ref="21MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; <q>"MIb must be a load or store."</q>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MIa" title='MIa' data-ref="20MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col1 ref" href="#21MIb" title='MIb' data-ref="21MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="95">95</th><td>      <a class="local col0 ref" href="#20MIa" title='MIa' data-ref="20MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col1 ref" href="#21MIb" title='MIb' data-ref="21MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// Retrieve the base register, offset from the base register and width. Width</i></td></tr>
<tr><th id="99">99</th><td><i>  // is the size of memory that is being loaded/stored (e.g. 1, 2, 4).  If</i></td></tr>
<tr><th id="100">100</th><td><i>  // base registers are identical, and the offset of a lower memory access +</i></td></tr>
<tr><th id="101">101</th><td><i>  // the width doesn't overlap the offset of a higher memory access,</i></td></tr>
<tr><th id="102">102</th><td><i>  // then the memory accesses are different.</i></td></tr>
<tr><th id="103">103</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::LanaiRegisterInfo *&apos;"><dfn class="local col2 decl" id="22TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="22TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="23BaseOpA" title='BaseOpA' data-type='const llvm::MachineOperand *' data-ref="23BaseOpA">BaseOpA</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="24BaseOpB" title='BaseOpB' data-type='const llvm::MachineOperand *' data-ref="24BaseOpB">BaseOpB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="105">105</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="25OffsetA" title='OffsetA' data-type='int64_t' data-ref="25OffsetA">OffsetA</dfn> = <var>0</var>, <dfn class="local col6 decl" id="26OffsetB" title='OffsetB' data-type='int64_t' data-ref="26OffsetB">OffsetB</dfn> = <var>0</var>;</td></tr>
<tr><th id="106">106</th><td>  <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="27WidthA" title='WidthA' data-type='unsigned int' data-ref="27WidthA">WidthA</dfn> = <var>0</var>, <dfn class="local col8 decl" id="28WidthB" title='WidthB' data-type='unsigned int' data-ref="28WidthB">WidthB</dfn> = <var>0</var>;</td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (getMemOperandWithOffsetWidth(MIa, BaseOpA, OffsetA, WidthA, TRI) &amp;&amp;</td></tr>
<tr><th id="108">108</th><td>      getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) {</td></tr>
<tr><th id="109">109</th><td>    <b>if</b> (<a class="local col3 ref" href="#23BaseOpA" title='BaseOpA' data-ref="23BaseOpA">BaseOpA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col4 ref" href="#24BaseOpB" title='BaseOpB' data-ref="24BaseOpB">BaseOpB</a>)) {</td></tr>
<tr><th id="110">110</th><td>      <em>int</em> <dfn class="local col9 decl" id="29LowOffset" title='LowOffset' data-type='int' data-ref="29LowOffset">LowOffset</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#25OffsetA" title='OffsetA' data-ref="25OffsetA">OffsetA</a>, <a class="local col6 ref" href="#26OffsetB" title='OffsetB' data-ref="26OffsetB">OffsetB</a>);</td></tr>
<tr><th id="111">111</th><td>      <em>int</em> <dfn class="local col0 decl" id="30HighOffset" title='HighOffset' data-type='int' data-ref="30HighOffset">HighOffset</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col5 ref" href="#25OffsetA" title='OffsetA' data-ref="25OffsetA">OffsetA</a>, <a class="local col6 ref" href="#26OffsetB" title='OffsetB' data-ref="26OffsetB">OffsetB</a>);</td></tr>
<tr><th id="112">112</th><td>      <em>int</em> <dfn class="local col1 decl" id="31LowWidth" title='LowWidth' data-type='int' data-ref="31LowWidth">LowWidth</dfn> = (<a class="local col9 ref" href="#29LowOffset" title='LowOffset' data-ref="29LowOffset">LowOffset</a> == <a class="local col5 ref" href="#25OffsetA" title='OffsetA' data-ref="25OffsetA">OffsetA</a>) ? <a class="local col7 ref" href="#27WidthA" title='WidthA' data-ref="27WidthA">WidthA</a> : <a class="local col8 ref" href="#28WidthB" title='WidthB' data-ref="28WidthB">WidthB</a>;</td></tr>
<tr><th id="113">113</th><td>      <b>if</b> (<a class="local col9 ref" href="#29LowOffset" title='LowOffset' data-ref="29LowOffset">LowOffset</a> + <a class="local col1 ref" href="#31LowWidth" title='LowWidth' data-ref="31LowWidth">LowWidth</a> &lt;= <a class="local col0 ref" href="#30HighOffset" title='HighOffset' data-ref="30HighOffset">HighOffset</a>)</td></tr>
<tr><th id="114">114</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="115">115</th><td>    }</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::LanaiInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm14LanaiInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp; <i>/*MI*/</i>) <em>const</em> {</td></tr>
<tr><th id="121">121</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>static</em> <span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a> <dfn class="tu decl def" id="_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE" title='getOppositeCondition' data-type='LPCC::CondCode getOppositeCondition(LPCC::CondCode CC)' data-ref="_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE">getOppositeCondition</dfn>(<span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a> <dfn class="local col2 decl" id="32CC" title='CC' data-type='LPCC::CondCode' data-ref="32CC">CC</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <b>switch</b> (<a class="local col2 ref" href="#32CC" title='CC' data-ref="32CC">CC</a>) {</td></tr>
<tr><th id="126">126</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_T" title='llvm::LPCC::CondCode::ICC_T' data-ref="llvm::LPCC::CondCode::ICC_T">ICC_T</a>: <i>//  true</i></td></tr>
<tr><th id="127">127</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_F" title='llvm::LPCC::CondCode::ICC_F' data-ref="llvm::LPCC::CondCode::ICC_F">ICC_F</a>;</td></tr>
<tr><th id="128">128</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_F" title='llvm::LPCC::CondCode::ICC_F' data-ref="llvm::LPCC::CondCode::ICC_F">ICC_F</a>: <i>//  false</i></td></tr>
<tr><th id="129">129</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_T" title='llvm::LPCC::CondCode::ICC_T' data-ref="llvm::LPCC::CondCode::ICC_T">ICC_T</a>;</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_HI" title='llvm::LPCC::CondCode::ICC_HI' data-ref="llvm::LPCC::CondCode::ICC_HI">ICC_HI</a>: <i>//  high</i></td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LS" title='llvm::LPCC::CondCode::ICC_LS' data-ref="llvm::LPCC::CondCode::ICC_LS">ICC_LS</a>;</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LS" title='llvm::LPCC::CondCode::ICC_LS' data-ref="llvm::LPCC::CondCode::ICC_LS">ICC_LS</a>: <i>//  low or same</i></td></tr>
<tr><th id="133">133</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_HI" title='llvm::LPCC::CondCode::ICC_HI' data-ref="llvm::LPCC::CondCode::ICC_HI">ICC_HI</a>;</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_CC" title='llvm::LPCC::CondCode::ICC_CC' data-ref="llvm::LPCC::CondCode::ICC_CC">ICC_CC</a>: <i>//  carry cleared</i></td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_CS" title='llvm::LPCC::CondCode::ICC_CS' data-ref="llvm::LPCC::CondCode::ICC_CS">ICC_CS</a>;</td></tr>
<tr><th id="136">136</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_CS" title='llvm::LPCC::CondCode::ICC_CS' data-ref="llvm::LPCC::CondCode::ICC_CS">ICC_CS</a>: <i>//  carry set</i></td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_CC" title='llvm::LPCC::CondCode::ICC_CC' data-ref="llvm::LPCC::CondCode::ICC_CC">ICC_CC</a>;</td></tr>
<tr><th id="138">138</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_NE" title='llvm::LPCC::CondCode::ICC_NE' data-ref="llvm::LPCC::CondCode::ICC_NE">ICC_NE</a>: <i>//  not equal</i></td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_EQ" title='llvm::LPCC::CondCode::ICC_EQ' data-ref="llvm::LPCC::CondCode::ICC_EQ">ICC_EQ</a>;</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_EQ" title='llvm::LPCC::CondCode::ICC_EQ' data-ref="llvm::LPCC::CondCode::ICC_EQ">ICC_EQ</a>: <i>//  equal</i></td></tr>
<tr><th id="141">141</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_NE" title='llvm::LPCC::CondCode::ICC_NE' data-ref="llvm::LPCC::CondCode::ICC_NE">ICC_NE</a>;</td></tr>
<tr><th id="142">142</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_VC" title='llvm::LPCC::CondCode::ICC_VC' data-ref="llvm::LPCC::CondCode::ICC_VC">ICC_VC</a>: <i>//  oVerflow cleared</i></td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_VS" title='llvm::LPCC::CondCode::ICC_VS' data-ref="llvm::LPCC::CondCode::ICC_VS">ICC_VS</a>;</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_VS" title='llvm::LPCC::CondCode::ICC_VS' data-ref="llvm::LPCC::CondCode::ICC_VS">ICC_VS</a>: <i>//  oVerflow set</i></td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_VC" title='llvm::LPCC::CondCode::ICC_VC' data-ref="llvm::LPCC::CondCode::ICC_VC">ICC_VC</a>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_PL" title='llvm::LPCC::CondCode::ICC_PL' data-ref="llvm::LPCC::CondCode::ICC_PL">ICC_PL</a>: <i>//  plus (note: 0 is "minus" too here)</i></td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_MI" title='llvm::LPCC::CondCode::ICC_MI' data-ref="llvm::LPCC::CondCode::ICC_MI">ICC_MI</a>;</td></tr>
<tr><th id="148">148</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_MI" title='llvm::LPCC::CondCode::ICC_MI' data-ref="llvm::LPCC::CondCode::ICC_MI">ICC_MI</a>: <i>//  minus</i></td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_PL" title='llvm::LPCC::CondCode::ICC_PL' data-ref="llvm::LPCC::CondCode::ICC_PL">ICC_PL</a>;</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_GE" title='llvm::LPCC::CondCode::ICC_GE' data-ref="llvm::LPCC::CondCode::ICC_GE">ICC_GE</a>: <i>//  greater than or equal</i></td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LT" title='llvm::LPCC::CondCode::ICC_LT' data-ref="llvm::LPCC::CondCode::ICC_LT">ICC_LT</a>;</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LT" title='llvm::LPCC::CondCode::ICC_LT' data-ref="llvm::LPCC::CondCode::ICC_LT">ICC_LT</a>: <i>//  less than</i></td></tr>
<tr><th id="153">153</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_GE" title='llvm::LPCC::CondCode::ICC_GE' data-ref="llvm::LPCC::CondCode::ICC_GE">ICC_GE</a>;</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_GT" title='llvm::LPCC::CondCode::ICC_GT' data-ref="llvm::LPCC::CondCode::ICC_GT">ICC_GT</a>: <i>//  greater than</i></td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LE" title='llvm::LPCC::CondCode::ICC_LE' data-ref="llvm::LPCC::CondCode::ICC_LE">ICC_LE</a>;</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LE" title='llvm::LPCC::CondCode::ICC_LE' data-ref="llvm::LPCC::CondCode::ICC_LE">ICC_LE</a>: <i>//  less than or equal</i></td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_GT" title='llvm::LPCC::CondCode::ICC_GT' data-ref="llvm::LPCC::CondCode::ICC_GT">ICC_GT</a>;</td></tr>
<tr><th id="158">158</th><td>  <b>default</b>:</td></tr>
<tr><th id="159">159</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid condtional code&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 159)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid condtional code"</q>);</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="164">164</th><td><a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::LanaiInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm14LanaiInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="33TF" title='TF' data-type='unsigned int' data-ref="33TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="165">165</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#33TF" title='TF' data-ref="33TF">TF</a></span>, <var>0u</var>);</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="169">169</th><td><a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::LanaiInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm14LanaiInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">LanaiII</span>;</td></tr>
<tr><th id="171">171</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col4 decl" id="34TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [3]' data-ref="34TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="172">172</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/LanaiBaseInfo.h.html#llvm::LanaiII::TOF::MO_ABS_HI" title='llvm::LanaiII::TOF::MO_ABS_HI' data-ref="llvm::LanaiII::TOF::MO_ABS_HI">MO_ABS_HI</a>, <q>"lanai-hi"</q>},</td></tr>
<tr><th id="173">173</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/LanaiBaseInfo.h.html#llvm::LanaiII::TOF::MO_ABS_LO" title='llvm::LanaiII::TOF::MO_ABS_LO' data-ref="llvm::LanaiII::TOF::MO_ABS_LO">MO_ABS_LO</a>, <q>"lanai-lo"</q>},</td></tr>
<tr><th id="174">174</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/LanaiBaseInfo.h.html#llvm::LanaiII::TOF::MO_NO_FLAG" title='llvm::LanaiII::TOF::MO_NO_FLAG' data-ref="llvm::LanaiII::TOF::MO_NO_FLAG">MO_NO_FLAG</a>, <q>"lanai-nf"</q>}};</td></tr>
<tr><th id="175">175</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col4 ref" href="#34TargetFlags" title='TargetFlags' data-ref="34TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::LanaiInstrInfo::analyzeCompare' data-ref="_ZNK4llvm14LanaiInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="35MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="36SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="36SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="179">179</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col7 decl" id="37SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="37SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="38CmpMask" title='CmpMask' data-type='int &amp;' data-ref="38CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="180">180</th><td>                                    <em>int</em> &amp;<dfn class="local col9 decl" id="39CmpValue" title='CmpValue' data-type='int &amp;' data-ref="39CmpValue">CmpValue</dfn>) <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  <b>switch</b> (<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="182">182</th><td>  <b>default</b>:</td></tr>
<tr><th id="183">183</th><td>    <b>break</b>;</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SFSUB_F_RI_LO:</td></tr>
<tr><th id="185">185</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SFSUB_F_RI_HI:</td></tr>
<tr><th id="186">186</th><td>    SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="187">187</th><td>    <a class="local col7 ref" href="#37SrcReg2" title='SrcReg2' data-ref="37SrcReg2">SrcReg2</a> = <var>0</var>;</td></tr>
<tr><th id="188">188</th><td>    <a class="local col8 ref" href="#38CmpMask" title='CmpMask' data-ref="38CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="189">189</th><td>    <a class="local col9 ref" href="#39CmpValue" title='CmpValue' data-ref="39CmpValue">CmpValue</a> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="190">190</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="191">191</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SFSUB_F_RR:</td></tr>
<tr><th id="192">192</th><td>    SrcReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="193">193</th><td>    <a class="local col7 ref" href="#37SrcReg2" title='SrcReg2' data-ref="37SrcReg2">SrcReg2</a> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="194">194</th><td>    <a class="local col8 ref" href="#38CmpMask" title='CmpMask' data-ref="38CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="195">195</th><td>    <a class="local col9 ref" href="#39CmpValue" title='CmpValue' data-ref="39CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="196">196</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="200">200</th><td>}</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i  data-doc="_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_">// isRedundantFlagInstr - check whether the first instruction, whose only</i></td></tr>
<tr><th id="203">203</th><td><i  data-doc="_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_">// purpose is to update flags, can be made redundant.</i></td></tr>
<tr><th id="204">204</th><td><i  data-doc="_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_">// * SFSUB_F_RR can be made redundant by SUB_RI if the operands are the same.</i></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_">// * SFSUB_F_RI can be made redundant by SUB_I if the operands are the same.</i></td></tr>
<tr><th id="206">206</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_" title='isRedundantFlagInstr' data-type='bool isRedundantFlagInstr(llvm::MachineInstr * CmpI, unsigned int SrcReg, unsigned int SrcReg2, int ImmValue, llvm::MachineInstr * OI)' data-ref="_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_">isRedundantFlagInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40CmpI" title='CmpI' data-type='llvm::MachineInstr *' data-ref="40CmpI">CmpI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41SrcReg" title='SrcReg' data-type='unsigned int' data-ref="41SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="207">207</th><td>                                        <em>unsigned</em> <dfn class="local col2 decl" id="42SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="42SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col3 decl" id="43ImmValue" title='ImmValue' data-type='int' data-ref="43ImmValue">ImmValue</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44OI" title='OI' data-type='llvm::MachineInstr *' data-ref="44OI">OI</dfn>) {</td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (CmpI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SFSUB_F_RR &amp;&amp;</td></tr>
<tr><th id="210">210</th><td>      OI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_R &amp;&amp;</td></tr>
<tr><th id="211">211</th><td>      ((OI-&gt;getOperand(<var>1</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="212">212</th><td>        OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg2) ||</td></tr>
<tr><th id="213">213</th><td>       (OI-&gt;getOperand(<var>1</var>).getReg() == SrcReg2 &amp;&amp;</td></tr>
<tr><th id="214">214</th><td>        OI-&gt;getOperand(<var>2</var>).getReg() == SrcReg)))</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (((CmpI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SFSUB_F_RI_LO &amp;&amp;</td></tr>
<tr><th id="218">218</th><td>        OI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_I_LO) ||</td></tr>
<tr><th id="219">219</th><td>       (CmpI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SFSUB_F_RI_HI &amp;&amp;</td></tr>
<tr><th id="220">220</th><td>        OI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_I_HI)) &amp;&amp;</td></tr>
<tr><th id="221">221</th><td>      OI-&gt;getOperand(<var>1</var>).getReg() == SrcReg &amp;&amp;</td></tr>
<tr><th id="222">222</th><td>      OI-&gt;getOperand(<var>2</var>).getImm() == ImmValue)</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="224">224</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="225">225</th><td>}</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><b>inline</b> <em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL24flagSettingOpcodeVariantj" title='flagSettingOpcodeVariant' data-type='unsigned int flagSettingOpcodeVariant(unsigned int OldOpcode)' data-ref="_ZL24flagSettingOpcodeVariantj">flagSettingOpcodeVariant</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45OldOpcode" title='OldOpcode' data-type='unsigned int' data-ref="45OldOpcode">OldOpcode</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <b>switch</b> (<a class="local col5 ref" href="#45OldOpcode" title='OldOpcode' data-ref="45OldOpcode">OldOpcode</a>) {</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_I_HI:</td></tr>
<tr><th id="230">230</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_F_I_HI;</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_I_LO:</td></tr>
<tr><th id="232">232</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_F_I_LO;</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_R:</td></tr>
<tr><th id="234">234</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_F_R;</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADDC_I_HI:</td></tr>
<tr><th id="236">236</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADDC_F_I_HI;</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADDC_I_LO:</td></tr>
<tr><th id="238">238</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADDC_F_I_LO;</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADDC_R:</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADDC_F_R;</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_I_HI:</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_F_I_HI;</td></tr>
<tr><th id="243">243</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_I_LO:</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_F_I_LO;</td></tr>
<tr><th id="245">245</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_R:</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_F_R;</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_I_HI:</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_F_I_HI;</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_I_LO:</td></tr>
<tr><th id="250">250</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_F_I_LO;</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_R:</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_F_R;</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SL_I:</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SL_F_I;</td></tr>
<tr><th id="255">255</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SRL_R:</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SRL_F_R;</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SA_I:</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SA_F_I;</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SRA_R:</td></tr>
<tr><th id="260">260</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SRA_F_R;</td></tr>
<tr><th id="261">261</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_I_HI:</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_F_I_HI;</td></tr>
<tr><th id="263">263</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_I_LO:</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_F_I_LO;</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_R:</td></tr>
<tr><th id="266">266</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_F_R;</td></tr>
<tr><th id="267">267</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUBB_I_HI:</td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUBB_F_I_HI;</td></tr>
<tr><th id="269">269</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUBB_I_LO:</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUBB_F_I_LO;</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUBB_R:</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUBB_F_R;</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_I_HI:</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_F_I_HI;</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_I_LO:</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_F_I_LO;</td></tr>
<tr><th id="277">277</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_R:</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_F_R;</td></tr>
<tr><th id="279">279</th><td>  <b>default</b>:</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::NOP;</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::LanaiInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm14LanaiInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(</td></tr>
<tr><th id="285">285</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="46CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47SrcReg" title='SrcReg' data-type='unsigned int' data-ref="47SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="48SrcReg2">SrcReg2</dfn>, <em>int</em> <i>/*CmpMask*/</i>,</td></tr>
<tr><th id="286">286</th><td>    <em>int</em> <dfn class="local col9 decl" id="49CmpValue" title='CmpValue' data-type='int' data-ref="49CmpValue">CmpValue</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="50MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="50MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="288">288</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51MI" title='MI' data-type='llvm::MachineInstr *' data-ref="51MI">MI</dfn> = <a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col7 ref" href="#47SrcReg" title='SrcReg' data-ref="47SrcReg">SrcReg</a>);</td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (!<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>)</td></tr>
<tr><th id="290">290</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Get ready to iterate backward from CmpInstr.</i></td></tr>
<tr><th id="293">293</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="52I" title='I' data-type='MachineBasicBlock::iterator' data-ref="52I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>, <dfn class="local col3 decl" id="53E" title='E' data-type='MachineBasicBlock::iterator' data-ref="53E">E</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>,</td></tr>
<tr><th id="294">294</th><td>                              <dfn class="local col4 decl" id="54B" title='B' data-type='MachineBasicBlock::iterator' data-ref="54B">B</dfn> = <a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// Early exit if CmpInstr is at the beginning of the BB.</i></td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#54B" title='B' data-ref="54B">B</a>)</td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i>// There are two possible candidates which can be changed to set SR:</i></td></tr>
<tr><th id="301">301</th><td><i>  // One is MI, the other is a SUB instruction.</i></td></tr>
<tr><th id="302">302</th><td><i>  // * For SFSUB_F_RR(r1,r2), we are looking for SUB(r1,r2) or SUB(r2,r1).</i></td></tr>
<tr><th id="303">303</th><td><i>  // * For SFSUB_F_RI(r1, CmpValue), we are looking for SUB(r1, CmpValue).</i></td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55Sub" title='Sub' data-type='llvm::MachineInstr *' data-ref="55Sub">Sub</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="local col8 ref" href="#48SrcReg2" title='SrcReg2' data-ref="48SrcReg2">SrcReg2</a> != <var>0</var>)</td></tr>
<tr><th id="306">306</th><td>    <i>// MI is not a candidate to transform into a flag setting instruction.</i></td></tr>
<tr><th id="307">307</th><td>    <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="308">308</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() || <a class="local col9 ref" href="#49CmpValue" title='CmpValue' data-ref="49CmpValue">CmpValue</a> != <var>0</var>) {</td></tr>
<tr><th id="309">309</th><td>    <i>// Conservatively refuse to convert an instruction which isn't in the same</i></td></tr>
<tr><th id="310">310</th><td><i>    // BB as the comparison. Don't return if SFSUB_F_RI and CmpValue != 0 as Sub</i></td></tr>
<tr><th id="311">311</th><td><i>    // may still be a candidate.</i></td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (CmpInstr.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SFSUB_F_RI_LO)</td></tr>
<tr><th id="313">313</th><td>      <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="314">314</th><td>    <b>else</b></td></tr>
<tr><th id="315">315</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <i>// Check that SR isn't set between the comparison instruction and the</i></td></tr>
<tr><th id="319">319</th><td><i>  // instruction we want to change while searching for Sub.</i></td></tr>
<tr><th id="320">320</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::LanaiRegisterInfo *&apos;"><dfn class="local col6 decl" id="56TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="56TRI">TRI</dfn></span> = &amp;getRegisterInfo();</td></tr>
<tr><th id="321">321</th><td>  <b>for</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>; <a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53E" title='E' data-ref="53E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>) {</td></tr>
<tr><th id="322">322</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="57Instr">Instr</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (Instr.modifiesRegister(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SR, TRI) ||</td></tr>
<tr><th id="325">325</th><td>        Instr.readsRegister(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SR, TRI))</td></tr>
<tr><th id="326">326</th><td>      <i>// This instruction modifies or uses SR after the one we want to change.</i></td></tr>
<tr><th id="327">327</th><td><i>      // We can't do this transformation.</i></td></tr>
<tr><th id="328">328</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>    <i>// Check whether CmpInstr can be made redundant by the current instruction.</i></td></tr>
<tr><th id="331">331</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_" title='isRedundantFlagInstr' data-use='c' data-ref="_ZL20isRedundantFlagInstrPN4llvm12MachineInstrEjjiS1_">isRedundantFlagInstr</a>(&amp;<a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>, <a class="local col7 ref" href="#47SrcReg" title='SrcReg' data-ref="47SrcReg">SrcReg</a>, <a class="local col8 ref" href="#48SrcReg2" title='SrcReg2' data-ref="48SrcReg2">SrcReg2</a>, <a class="local col9 ref" href="#49CmpValue" title='CmpValue' data-ref="49CmpValue">CmpValue</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>)) {</td></tr>
<tr><th id="332">332</th><td>      <a class="local col5 ref" href="#55Sub" title='Sub' data-ref="55Sub">Sub</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>;</td></tr>
<tr><th id="333">333</th><td>      <b>break</b>;</td></tr>
<tr><th id="334">334</th><td>    }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>    <i>// Don't search outside the containing basic block.</i></td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (<a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#54B" title='B' data-ref="54B">B</a>)</td></tr>
<tr><th id="338">338</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="339">339</th><td>  }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i>// Return false if no candidates exist.</i></td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (!<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a> &amp;&amp; !<a class="local col5 ref" href="#55Sub" title='Sub' data-ref="55Sub">Sub</a>)</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// The single candidate is called MI.</i></td></tr>
<tr><th id="346">346</th><td>  <b>if</b> (!<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>)</td></tr>
<tr><th id="347">347</th><td>    <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a> = <a class="local col5 ref" href="#55Sub" title='Sub' data-ref="55Sub">Sub</a>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (flagSettingOpcodeVariant(MI-&gt;getOpcode()) != <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::NOP) {</td></tr>
<tr><th id="350">350</th><td>    <em>bool</em> <dfn class="local col8 decl" id="58isSafe" title='isSafe' data-type='bool' data-ref="58isSafe">isSafe</dfn> = <b>false</b>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a>&gt;, <var>4</var>&gt;</td></tr>
<tr><th id="353">353</th><td>        <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="59OperandsToUpdate" title='OperandsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, LPCC::CondCode&gt;, 4&gt;' data-ref="59OperandsToUpdate">OperandsToUpdate</dfn>;</td></tr>
<tr><th id="354">354</th><td>    <a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="355">355</th><td>    <a class="local col3 ref" href="#53E" title='E' data-ref="53E">E</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="356">356</th><td>    <b>while</b> (!<a class="local col8 ref" href="#58isSafe" title='isSafe' data-ref="58isSafe">isSafe</a> &amp;&amp; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#53E" title='E' data-ref="53E">E</a>) {</td></tr>
<tr><th id="357">357</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="60Instr">Instr</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>;</td></tr>
<tr><th id="358">358</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61IO" title='IO' data-type='unsigned int' data-ref="61IO">IO</dfn> = <var>0</var>, <dfn class="local col2 decl" id="62EO" title='EO' data-type='unsigned int' data-ref="62EO">EO</dfn> = <a class="local col0 ref" href="#60Instr" title='Instr' data-ref="60Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); !<a class="local col8 ref" href="#58isSafe" title='isSafe' data-ref="58isSafe">isSafe</a> &amp;&amp; <a class="local col1 ref" href="#61IO" title='IO' data-ref="61IO">IO</a> != <a class="local col2 ref" href="#62EO" title='EO' data-ref="62EO">EO</a>;</td></tr>
<tr><th id="359">359</th><td>           ++<a class="local col1 ref" href="#61IO" title='IO' data-ref="61IO">IO</a>) {</td></tr>
<tr><th id="360">360</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="63MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="63MO">MO</dfn> = <a class="local col0 ref" href="#60Instr" title='Instr' data-ref="60Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61IO" title='IO' data-ref="61IO">IO</a>);</td></tr>
<tr><th id="361">361</th><td>        <b>if</b> (MO.isRegMask() &amp;&amp; MO.clobbersPhysReg(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SR)) {</td></tr>
<tr><th id="362">362</th><td>          <a class="local col8 ref" href="#58isSafe" title='isSafe' data-ref="58isSafe">isSafe</a> = <b>true</b>;</td></tr>
<tr><th id="363">363</th><td>          <b>break</b>;</td></tr>
<tr><th id="364">364</th><td>        }</td></tr>
<tr><th id="365">365</th><td>        <b>if</b> (!MO.isReg() || MO.getReg() != <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SR)</td></tr>
<tr><th id="366">366</th><td>          <b>continue</b>;</td></tr>
<tr><th id="367">367</th><td>        <b>if</b> (<a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="368">368</th><td>          <a class="local col8 ref" href="#58isSafe" title='isSafe' data-ref="58isSafe">isSafe</a> = <b>true</b>;</td></tr>
<tr><th id="369">369</th><td>          <b>break</b>;</td></tr>
<tr><th id="370">370</th><td>        }</td></tr>
<tr><th id="371">371</th><td>        <i>// Condition code is after the operand before SR.</i></td></tr>
<tr><th id="372">372</th><td>        <span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a> <dfn class="local col4 decl" id="64CC" title='CC' data-type='LPCC::CondCode' data-ref="64CC">CC</dfn>;</td></tr>
<tr><th id="373">373</th><td>        <a class="local col4 ref" href="#64CC" title='CC' data-ref="64CC">CC</a> = (<span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a>)<a class="local col0 ref" href="#60Instr" title='Instr' data-ref="60Instr">Instr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61IO" title='IO' data-ref="61IO">IO</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>        <b>if</b> (<a class="local col5 ref" href="#55Sub" title='Sub' data-ref="55Sub">Sub</a>) {</td></tr>
<tr><th id="376">376</th><td>          <span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a> <dfn class="local col5 decl" id="65NewCC" title='NewCC' data-type='LPCC::CondCode' data-ref="65NewCC">NewCC</dfn> = <a class="tu ref" href="#_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE" title='getOppositeCondition' data-use='c' data-ref="_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE">getOppositeCondition</a>(<a class="local col4 ref" href="#64CC" title='CC' data-ref="64CC">CC</a>);</td></tr>
<tr><th id="377">377</th><td>          <b>if</b> (<a class="local col5 ref" href="#65NewCC" title='NewCC' data-ref="65NewCC">NewCC</a> == <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_T" title='llvm::LPCC::CondCode::ICC_T' data-ref="llvm::LPCC::CondCode::ICC_T">ICC_T</a>)</td></tr>
<tr><th id="378">378</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="379">379</th><td>          <i>// If we have SUB(r1, r2) and CMP(r2, r1), the condition code based on</i></td></tr>
<tr><th id="380">380</th><td><i>          // CMP needs to be updated to be based on SUB.  Push the condition</i></td></tr>
<tr><th id="381">381</th><td><i>          // code operands to OperandsToUpdate.  If it is safe to remove</i></td></tr>
<tr><th id="382">382</th><td><i>          // CmpInstr, the condition code of these operands will be modified.</i></td></tr>
<tr><th id="383">383</th><td>          <b>if</b> (<a class="local col8 ref" href="#48SrcReg2" title='SrcReg2' data-ref="48SrcReg2">SrcReg2</a> != <var>0</var> &amp;&amp; <a class="local col5 ref" href="#55Sub" title='Sub' data-ref="55Sub">Sub</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#48SrcReg2" title='SrcReg2' data-ref="48SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="384">384</th><td>              <a class="local col5 ref" href="#55Sub" title='Sub' data-ref="55Sub">Sub</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#47SrcReg" title='SrcReg' data-ref="47SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="385">385</th><td>            <a class="local col9 ref" href="#59OperandsToUpdate" title='OperandsToUpdate' data-ref="59OperandsToUpdate">OperandsToUpdate</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(</td></tr>
<tr><th id="386">386</th><td>                <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;((<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#52I" title='I' data-ref="52I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61IO" title='IO' data-ref="61IO">IO</a> - <var>1</var>)), <span class='refarg'><a class="local col5 ref" href="#65NewCC" title='NewCC' data-ref="65NewCC">NewCC</a></span>));</td></tr>
<tr><th id="387">387</th><td>          }</td></tr>
<tr><th id="388">388</th><td>        } <b>else</b> {</td></tr>
<tr><th id="389">389</th><td>          <i>// No Sub, so this is x = &lt;op&gt; y, z; cmp x, 0.</i></td></tr>
<tr><th id="390">390</th><td>          <b>switch</b> (<a class="local col4 ref" href="#64CC" title='CC' data-ref="64CC">CC</a>) {</td></tr>
<tr><th id="391">391</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_EQ" title='llvm::LPCC::CondCode::ICC_EQ' data-ref="llvm::LPCC::CondCode::ICC_EQ">ICC_EQ</a>: <i>// Z</i></td></tr>
<tr><th id="392">392</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_NE" title='llvm::LPCC::CondCode::ICC_NE' data-ref="llvm::LPCC::CondCode::ICC_NE">ICC_NE</a>: <i>// Z</i></td></tr>
<tr><th id="393">393</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_MI" title='llvm::LPCC::CondCode::ICC_MI' data-ref="llvm::LPCC::CondCode::ICC_MI">ICC_MI</a>: <i>// N</i></td></tr>
<tr><th id="394">394</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_PL" title='llvm::LPCC::CondCode::ICC_PL' data-ref="llvm::LPCC::CondCode::ICC_PL">ICC_PL</a>: <i>// N</i></td></tr>
<tr><th id="395">395</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_F" title='llvm::LPCC::CondCode::ICC_F' data-ref="llvm::LPCC::CondCode::ICC_F">ICC_F</a>:  <i>// none</i></td></tr>
<tr><th id="396">396</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_T" title='llvm::LPCC::CondCode::ICC_T' data-ref="llvm::LPCC::CondCode::ICC_T">ICC_T</a>:  <i>// none</i></td></tr>
<tr><th id="397">397</th><td>            <i>// SR can be used multiple times, we should continue.</i></td></tr>
<tr><th id="398">398</th><td>            <b>break</b>;</td></tr>
<tr><th id="399">399</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_CS" title='llvm::LPCC::CondCode::ICC_CS' data-ref="llvm::LPCC::CondCode::ICC_CS">ICC_CS</a>: <i>// C</i></td></tr>
<tr><th id="400">400</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_CC" title='llvm::LPCC::CondCode::ICC_CC' data-ref="llvm::LPCC::CondCode::ICC_CC">ICC_CC</a>: <i>// C</i></td></tr>
<tr><th id="401">401</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_VS" title='llvm::LPCC::CondCode::ICC_VS' data-ref="llvm::LPCC::CondCode::ICC_VS">ICC_VS</a>: <i>// V</i></td></tr>
<tr><th id="402">402</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_VC" title='llvm::LPCC::CondCode::ICC_VC' data-ref="llvm::LPCC::CondCode::ICC_VC">ICC_VC</a>: <i>// V</i></td></tr>
<tr><th id="403">403</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_HI" title='llvm::LPCC::CondCode::ICC_HI' data-ref="llvm::LPCC::CondCode::ICC_HI">ICC_HI</a>: <i>// C Z</i></td></tr>
<tr><th id="404">404</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LS" title='llvm::LPCC::CondCode::ICC_LS' data-ref="llvm::LPCC::CondCode::ICC_LS">ICC_LS</a>: <i>// C Z</i></td></tr>
<tr><th id="405">405</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_GE" title='llvm::LPCC::CondCode::ICC_GE' data-ref="llvm::LPCC::CondCode::ICC_GE">ICC_GE</a>: <i>// N V</i></td></tr>
<tr><th id="406">406</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LT" title='llvm::LPCC::CondCode::ICC_LT' data-ref="llvm::LPCC::CondCode::ICC_LT">ICC_LT</a>: <i>// N V</i></td></tr>
<tr><th id="407">407</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_GT" title='llvm::LPCC::CondCode::ICC_GT' data-ref="llvm::LPCC::CondCode::ICC_GT">ICC_GT</a>: <i>// Z N V</i></td></tr>
<tr><th id="408">408</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::ICC_LE" title='llvm::LPCC::CondCode::ICC_LE' data-ref="llvm::LPCC::CondCode::ICC_LE">ICC_LE</a>: <i>// Z N V</i></td></tr>
<tr><th id="409">409</th><td>            <i>// The instruction uses the V bit or C bit which is not safe.</i></td></tr>
<tr><th id="410">410</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td>          <b>case</b> <span class="namespace">LPCC::</span><a class="enum" href="LanaiCondCode.h.html#llvm::LPCC::CondCode::UNKNOWN" title='llvm::LPCC::CondCode::UNKNOWN' data-ref="llvm::LPCC::CondCode::UNKNOWN">UNKNOWN</a>:</td></tr>
<tr><th id="412">412</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="413">413</th><td>          }</td></tr>
<tr><th id="414">414</th><td>        }</td></tr>
<tr><th id="415">415</th><td>      }</td></tr>
<tr><th id="416">416</th><td>    }</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>    <i>// If SR is not killed nor re-defined, we should check whether it is</i></td></tr>
<tr><th id="419">419</th><td><i>    // live-out. If it is live-out, do not optimize.</i></td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58isSafe" title='isSafe' data-ref="58isSafe">isSafe</a>) {</td></tr>
<tr><th id="421">421</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="66MBB">MBB</dfn> = <a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="422">422</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator">succ_iterator</a> <dfn class="local col7 decl" id="67SI" title='SI' data-type='MachineBasicBlock::succ_iterator' data-ref="67SI">SI</dfn> = <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="423">423</th><td>                                            <dfn class="local col8 decl" id="68SE" title='SE' data-type='MachineBasicBlock::succ_iterator' data-ref="68SE">SE</dfn> = <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>();</td></tr>
<tr><th id="424">424</th><td>           <a class="local col7 ref" href="#67SI" title='SI' data-ref="67SI">SI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#68SE" title='SE' data-ref="68SE">SE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col7 ref" href="#67SI" title='SI' data-ref="67SI">SI</a>)</td></tr>
<tr><th id="425">425</th><td>        <b>if</b> ((*SI)-&gt;isLiveIn(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SR))</td></tr>
<tr><th id="426">426</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="427">427</th><td>    }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <i>// Toggle the optional operand to SR.</i></td></tr>
<tr><th id="430">430</th><td>    MI-&gt;setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(flagSettingOpcodeVariant(MI-&gt;getOpcode())));</td></tr>
<tr><th id="431">431</th><td>    MI-&gt;addRegisterDefined(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SR);</td></tr>
<tr><th id="432">432</th><td>    <a class="local col6 ref" href="#46CmpInstr" title='CmpInstr' data-ref="46CmpInstr">CmpInstr</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="434">434</th><td>  }</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="437">437</th><td>}</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::LanaiInstrInfo::analyzeSelect' data-ref="_ZNK4llvm14LanaiInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="69MI">MI</dfn>,</td></tr>
<tr><th id="440">440</th><td>                                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="70Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="70Cond">Cond</dfn>,</td></tr>
<tr><th id="441">441</th><td>                                   <em>unsigned</em> &amp;<dfn class="local col1 decl" id="71TrueOp" title='TrueOp' data-type='unsigned int &amp;' data-ref="71TrueOp">TrueOp</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="72FalseOp" title='FalseOp' data-type='unsigned int &amp;' data-ref="72FalseOp">FalseOp</dfn>,</td></tr>
<tr><th id="442">442</th><td>                                   <em>bool</em> &amp;<dfn class="local col3 decl" id="73Optimizable" title='Optimizable' data-type='bool &amp;' data-ref="73Optimizable">Optimizable</dfn>) <em>const</em> {</td></tr>
<tr><th id="443">443</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOpcode() == Lanai::SELECT &amp;&amp; &quot;unknown select instruction&quot;) ? void (0) : __assert_fail (&quot;MI.getOpcode() == Lanai::SELECT &amp;&amp; \&quot;unknown select instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 443, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SELECT &amp;&amp; <q>"unknown select instruction"</q>);</td></tr>
<tr><th id="444">444</th><td>  <i>// Select operands:</i></td></tr>
<tr><th id="445">445</th><td><i>  // 0: Def.</i></td></tr>
<tr><th id="446">446</th><td><i>  // 1: True use.</i></td></tr>
<tr><th id="447">447</th><td><i>  // 2: False use.</i></td></tr>
<tr><th id="448">448</th><td><i>  // 3: Condition code.</i></td></tr>
<tr><th id="449">449</th><td>  <a class="local col1 ref" href="#71TrueOp" title='TrueOp' data-ref="71TrueOp">TrueOp</a> = <var>1</var>;</td></tr>
<tr><th id="450">450</th><td>  <a class="local col2 ref" href="#72FalseOp" title='FalseOp' data-ref="72FalseOp">FalseOp</a> = <var>2</var>;</td></tr>
<tr><th id="451">451</th><td>  <a class="local col0 ref" href="#70Cond" title='Cond' data-ref="70Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="452">452</th><td>  <a class="local col3 ref" href="#73Optimizable" title='Optimizable' data-ref="73Optimizable">Optimizable</a> = <b>true</b>;</td></tr>
<tr><th id="453">453</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><i  data-doc="_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE">// Identify instructions that can be folded into a SELECT instruction, and</i></td></tr>
<tr><th id="457">457</th><td><i  data-doc="_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE">// return the defining instruction.</i></td></tr>
<tr><th id="458">458</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE" title='canFoldIntoSelect' data-type='llvm::MachineInstr * canFoldIntoSelect(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE">canFoldIntoSelect</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg">Reg</dfn>,</td></tr>
<tr><th id="459">459</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="75MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="75MRI">MRI</dfn>) {</td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>))</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>))</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr *' data-ref="76MI">MI</dfn> = <a class="local col5 ref" href="#75MRI" title='MRI' data-ref="75MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>);</td></tr>
<tr><th id="465">465</th><td>  <b>if</b> (!<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>)</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="467">467</th><td>  <i>// MI is folded into the SELECT by predicating it.</i></td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (!<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>())</td></tr>
<tr><th id="469">469</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="470">470</th><td>  <i>// Check if MI has any non-dead defs or physreg uses. This also detects</i></td></tr>
<tr><th id="471">471</th><td><i>  // predicated instructions which will be reading SR.</i></td></tr>
<tr><th id="472">472</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="77i" title='i' data-type='unsigned int' data-ref="77i">i</dfn> = <var>1</var>, <dfn class="local col8 decl" id="78e" title='e' data-type='unsigned int' data-ref="78e">e</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a> != <a class="local col8 ref" href="#78e" title='e' data-ref="78e">e</a>; ++<a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a>) {</td></tr>
<tr><th id="473">473</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="79MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="79MO">MO</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a>);</td></tr>
<tr><th id="474">474</th><td>    <i>// Reject frame index operands.</i></td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() || <a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>())</td></tr>
<tr><th id="476">476</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="477">477</th><td>    <b>if</b> (!<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="478">478</th><td>      <b>continue</b>;</td></tr>
<tr><th id="479">479</th><td>    <i>// MI can't have any tied operands, that would conflict with predication.</i></td></tr>
<tr><th id="480">480</th><td>    <b>if</b> (<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="481">481</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="482">482</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="483">483</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="484">484</th><td>    <b>if</b> (<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="485">485</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td>  <em>bool</em> <dfn class="local col0 decl" id="80DontMoveAcrossStores" title='DontMoveAcrossStores' data-type='bool' data-ref="80DontMoveAcrossStores">DontMoveAcrossStores</dfn> = <b>true</b>;</td></tr>
<tr><th id="488">488</th><td>  <b>if</b> (!<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<i>/*AliasAnalysis=*/</i><b>nullptr</b>, <span class='refarg'><a class="local col0 ref" href="#80DontMoveAcrossStores" title='DontMoveAcrossStores' data-ref="80DontMoveAcrossStores">DontMoveAcrossStores</a></span>))</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="494">494</th><td><a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::LanaiInstrInfo::optimizeSelect' data-ref="_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="81MI">MI</dfn>,</td></tr>
<tr><th id="495">495</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="82SeenMIs" title='SeenMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="82SeenMIs">SeenMIs</dfn>,</td></tr>
<tr><th id="496">496</th><td>                               <em>bool</em> <i>/*PreferFalse*/</i>) <em>const</em> {</td></tr>
<tr><th id="497">497</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOpcode() == Lanai::SELECT &amp;&amp; &quot;unknown select instruction&quot;) ? void (0) : __assert_fail (&quot;MI.getOpcode() == Lanai::SELECT &amp;&amp; \&quot;unknown select instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 497, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SELECT &amp;&amp; <q>"unknown select instruction"</q>);</td></tr>
<tr><th id="498">498</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="83MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="83MRI">MRI</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="499">499</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="84DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="84DefMI">DefMI</dfn> = <a class="tu ref" href="#_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE" title='canFoldIntoSelect' data-use='c' data-ref="_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE">canFoldIntoSelect</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI">MRI</a>);</td></tr>
<tr><th id="500">500</th><td>  <em>bool</em> <dfn class="local col5 decl" id="85Invert" title='Invert' data-type='bool' data-ref="85Invert">Invert</dfn> = !<a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>;</td></tr>
<tr><th id="501">501</th><td>  <b>if</b> (!<a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>)</td></tr>
<tr><th id="502">502</th><td>    <a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a> = <a class="tu ref" href="#_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE" title='canFoldIntoSelect' data-use='c' data-ref="_ZL17canFoldIntoSelectjRKN4llvm19MachineRegisterInfoE">canFoldIntoSelect</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI">MRI</a>);</td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (!<a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>)</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <i>// Find new register class to use.</i></td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="86FalseReg" title='FalseReg' data-type='llvm::MachineOperand' data-ref="86FalseReg">FalseReg</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85Invert" title='Invert' data-ref="85Invert">Invert</a> ? <var>1</var> : <var>2</var>);</td></tr>
<tr><th id="508">508</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87DestReg" title='DestReg' data-type='unsigned int' data-ref="87DestReg">DestReg</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="509">509</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="88PreviousClass" title='PreviousClass' data-type='const llvm::TargetRegisterClass *' data-ref="88PreviousClass">PreviousClass</dfn> = <a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#86FalseReg" title='FalseReg' data-ref="86FalseReg">FalseReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="510">510</th><td>  <b>if</b> (!<a class="local col3 ref" href="#83MRI" title='MRI' data-ref="83MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col7 ref" href="#87DestReg" title='DestReg' data-ref="87DestReg">DestReg</a>, <a class="local col8 ref" href="#88PreviousClass" title='PreviousClass' data-ref="88PreviousClass">PreviousClass</a>))</td></tr>
<tr><th id="511">511</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i>// Create a new predicated version of DefMI.</i></td></tr>
<tr><th id="514">514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="89NewMI" title='NewMI' data-type='llvm::MachineInstrBuilder' data-ref="89NewMI">NewMI</dfn> =</td></tr>
<tr><th id="515">515</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a></span>, <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col7 ref" href="#87DestReg" title='DestReg' data-ref="87DestReg">DestReg</a>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i>// Copy all the DefMI operands, excluding its (null) predicate.</i></td></tr>
<tr><th id="518">518</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="90DefDesc" title='DefDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="90DefDesc">DefDesc</dfn> = <a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="519">519</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="91i" title='i' data-type='unsigned int' data-ref="91i">i</dfn> = <var>1</var>, <dfn class="local col2 decl" id="92e" title='e' data-type='unsigned int' data-ref="92e">e</dfn> = <a class="local col0 ref" href="#90DefDesc" title='DefDesc' data-ref="90DefDesc">DefDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="520">520</th><td>       <a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a> != <a class="local col2 ref" href="#92e" title='e' data-ref="92e">e</a> &amp;&amp; !<a class="local col0 ref" href="#90DefDesc" title='DefDesc' data-ref="90DefDesc">DefDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>(); ++<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>)</td></tr>
<tr><th id="521">521</th><td>    <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#91i" title='i' data-ref="91i">i</a>));</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93CondCode" title='CondCode' data-type='unsigned int' data-ref="93CondCode">CondCode</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="524">524</th><td>  <b>if</b> (<a class="local col5 ref" href="#85Invert" title='Invert' data-ref="85Invert">Invert</a>)</td></tr>
<tr><th id="525">525</th><td>    <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref" href="#_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE" title='getOppositeCondition' data-use='c' data-ref="_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE">getOppositeCondition</a>(<span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a>(<a class="local col3 ref" href="#93CondCode" title='CondCode' data-ref="93CondCode">CondCode</a>)));</td></tr>
<tr><th id="526">526</th><td>  <b>else</b></td></tr>
<tr><th id="527">527</th><td>    <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#93CondCode" title='CondCode' data-ref="93CondCode">CondCode</a>);</td></tr>
<tr><th id="528">528</th><td>  <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::copyImplicitOps' data-ref="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE">copyImplicitOps</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// The output register value when the predicate is false is an implicit</i></td></tr>
<tr><th id="531">531</th><td><i>  // register operand tied to the first def.  The tie makes the register</i></td></tr>
<tr><th id="532">532</th><td><i>  // allocator ensure the FalseReg is allocated the same register as operand 0.</i></td></tr>
<tr><th id="533">533</th><td>  <a class="local col6 ref" href="#86FalseReg" title='FalseReg' data-ref="86FalseReg">FalseReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="534">534</th><td>  <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#86FalseReg" title='FalseReg' data-ref="86FalseReg">FalseReg</a>);</td></tr>
<tr><th id="535">535</th><td>  <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i>// Update SeenMIs set: register newly created MI and erase removed DefMI.</i></td></tr>
<tr><th id="538">538</th><td>  <a class="local col2 ref" href="#82SeenMIs" title='SeenMIs' data-ref="82SeenMIs">SeenMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a>);</td></tr>
<tr><th id="539">539</th><td>  <a class="local col2 ref" href="#82SeenMIs" title='SeenMIs' data-ref="82SeenMIs">SeenMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <i>// If MI is inside a loop, and DefMI is outside the loop, then kill flags on</i></td></tr>
<tr><th id="542">542</th><td><i>  // DefMI would be invalid when transferred inside the loop.  Checking for a</i></td></tr>
<tr><th id="543">543</th><td><i>  // loop is expensive, but at least remove kill flags if they are in different</i></td></tr>
<tr><th id="544">544</th><td><i>  // BBs.</i></td></tr>
<tr><th id="545">545</th><td>  <b>if</b> (<a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="546">546</th><td>    <a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13clearKillInfoEv" title='llvm::MachineInstr::clearKillInfo' data-ref="_ZN4llvm12MachineInstr13clearKillInfoEv">clearKillInfo</a>();</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <i>// The caller will erase MI, but not DefMI.</i></td></tr>
<tr><th id="549">549</th><td>  <a class="local col4 ref" href="#84DefMI" title='DefMI' data-ref="84DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="550">550</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#89NewMI" title='NewMI' data-ref="89NewMI">NewMI</a>;</td></tr>
<tr><th id="551">551</th><td>}</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>// The analyzeBranch function is used to examine conditional instructions and</i></td></tr>
<tr><th id="554">554</th><td><i>// remove unnecessary instructions. This method is used by BranchFolder and</i></td></tr>
<tr><th id="555">555</th><td><i>// IfConverter machine function passes to improve the CFG.</i></td></tr>
<tr><th id="556">556</th><td><i>// - TrueBlock is set to the destination if condition evaluates true (it is the</i></td></tr>
<tr><th id="557">557</th><td><i>//   nullptr if the destination is the fall-through branch);</i></td></tr>
<tr><th id="558">558</th><td><i>// - FalseBlock is set to the destination if condition evaluates to false (it</i></td></tr>
<tr><th id="559">559</th><td><i>//   is the nullptr if the branch is unconditional);</i></td></tr>
<tr><th id="560">560</th><td><i>// - condition is populated with machine operands needed to generate the branch</i></td></tr>
<tr><th id="561">561</th><td><i>//   to insert in insertBranch;</i></td></tr>
<tr><th id="562">562</th><td><i>// Returns: false if branch could successfully be analyzed.</i></td></tr>
<tr><th id="563">563</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::LanaiInstrInfo::analyzeBranch' data-ref="_ZNK4llvm14LanaiInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="94MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="94MBB">MBB</dfn>,</td></tr>
<tr><th id="564">564</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="95TrueBlock" title='TrueBlock' data-type='llvm::MachineBasicBlock *&amp;' data-ref="95TrueBlock">TrueBlock</dfn>,</td></tr>
<tr><th id="565">565</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="96FalseBlock" title='FalseBlock' data-type='llvm::MachineBasicBlock *&amp;' data-ref="96FalseBlock">FalseBlock</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="97Condition" title='Condition' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="97Condition">Condition</dfn>,</td></tr>
<tr><th id="567">567</th><td>                                   <em>bool</em> <dfn class="local col8 decl" id="98AllowModify" title='AllowModify' data-type='bool' data-ref="98AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="568">568</th><td>  <i>// Iterator to current instruction being considered.</i></td></tr>
<tr><th id="569">569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="99Instruction" title='Instruction' data-type='MachineBasicBlock::iterator' data-ref="99Instruction">Instruction</dfn> = <a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <i>// Start from the bottom of the block and work up, examining the</i></td></tr>
<tr><th id="572">572</th><td><i>  // terminator instructions.</i></td></tr>
<tr><th id="573">573</th><td>  <b>while</b> (<a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="574">574</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>    <i>// Skip over debug instructions.</i></td></tr>
<tr><th id="577">577</th><td>    <b>if</b> (<a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="578">578</th><td>      <b>continue</b>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <i>// Working from the bottom, when we see a non-terminator</i></td></tr>
<tr><th id="581">581</th><td><i>    // instruction, we're done.</i></td></tr>
<tr><th id="582">582</th><td>    <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*Instruction))</td></tr>
<tr><th id="583">583</th><td>      <b>break</b>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>    <i>// A terminator that isn't a branch can't easily be handled</i></td></tr>
<tr><th id="586">586</th><td><i>    // by this analysis.</i></td></tr>
<tr><th id="587">587</th><td>    <b>if</b> (!<a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="588">588</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <i>// Handle unconditional branches.</i></td></tr>
<tr><th id="591">591</th><td>    <b>if</b> (Instruction-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::BT) {</td></tr>
<tr><th id="592">592</th><td>      <b>if</b> (!<a class="local col8 ref" href="#98AllowModify" title='AllowModify' data-ref="98AllowModify">AllowModify</a>) {</td></tr>
<tr><th id="593">593</th><td>        <a class="local col5 ref" href="#95TrueBlock" title='TrueBlock' data-ref="95TrueBlock">TrueBlock</a> = <a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="594">594</th><td>        <b>continue</b>;</td></tr>
<tr><th id="595">595</th><td>      }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>      <i>// If the block has any instructions after a branch, delete them.</i></td></tr>
<tr><th id="598">598</th><td>      <b>while</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="599">599</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="600">600</th><td>      }</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>      <a class="local col7 ref" href="#97Condition" title='Condition' data-ref="97Condition">Condition</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="603">603</th><td>      <a class="local col6 ref" href="#96FalseBlock" title='FalseBlock' data-ref="96FalseBlock">FalseBlock</a> = <b>nullptr</b>;</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>      <i>// Delete the jump if it's equivalent to a fall-through.</i></td></tr>
<tr><th id="606">606</th><td>      <b>if</b> (<a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())) {</td></tr>
<tr><th id="607">607</th><td>        <a class="local col5 ref" href="#95TrueBlock" title='TrueBlock' data-ref="95TrueBlock">TrueBlock</a> = <b>nullptr</b>;</td></tr>
<tr><th id="608">608</th><td>        <a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="609">609</th><td>        <a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="610">610</th><td>        <b>continue</b>;</td></tr>
<tr><th id="611">611</th><td>      }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>      <i>// TrueBlock is used to indicate the unconditional destination.</i></td></tr>
<tr><th id="614">614</th><td>      <a class="local col5 ref" href="#95TrueBlock" title='TrueBlock' data-ref="95TrueBlock">TrueBlock</a> = <a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="615">615</th><td>      <b>continue</b>;</td></tr>
<tr><th id="616">616</th><td>    }</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>    <i>// Handle conditional branches</i></td></tr>
<tr><th id="619">619</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="100Opcode" title='Opcode' data-type='unsigned int' data-ref="100Opcode">Opcode</dfn> = <a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="620">620</th><td>    <b>if</b> (Opcode != <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::BRCC)</td></tr>
<tr><th id="621">621</th><td>      <b>return</b> <b>true</b>; <i>// Unknown opcode.</i></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>    <i>// Multiple conditional branches are not handled here so only proceed if</i></td></tr>
<tr><th id="624">624</th><td><i>    // there are no conditions enqueued.</i></td></tr>
<tr><th id="625">625</th><td>    <b>if</b> (<a class="local col7 ref" href="#97Condition" title='Condition' data-ref="97Condition">Condition</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="626">626</th><td>      <span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a> <dfn class="local col1 decl" id="101BranchCond" title='BranchCond' data-type='LPCC::CondCode' data-ref="101BranchCond">BranchCond</dfn> =</td></tr>
<tr><th id="627">627</th><td>          <b>static_cast</b>&lt;<span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a>&gt;(<a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>      <i>// TrueBlock is the target of the previously seen unconditional branch.</i></td></tr>
<tr><th id="630">630</th><td>      <a class="local col6 ref" href="#96FalseBlock" title='FalseBlock' data-ref="96FalseBlock">FalseBlock</a> = <a class="local col5 ref" href="#95TrueBlock" title='TrueBlock' data-ref="95TrueBlock">TrueBlock</a>;</td></tr>
<tr><th id="631">631</th><td>      <a class="local col5 ref" href="#95TrueBlock" title='TrueBlock' data-ref="95TrueBlock">TrueBlock</a> = <a class="local col9 ref" href="#99Instruction" title='Instruction' data-ref="99Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="632">632</th><td>      <a class="local col7 ref" href="#97Condition" title='Condition' data-ref="97Condition">Condition</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col1 ref" href="#101BranchCond" title='BranchCond' data-ref="101BranchCond">BranchCond</a>));</td></tr>
<tr><th id="633">633</th><td>      <b>continue</b>;</td></tr>
<tr><th id="634">634</th><td>    }</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>    <i>// Multiple conditional branches are not handled.</i></td></tr>
<tr><th id="637">637</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="638">638</th><td>  }</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <i>// Return false indicating branch successfully analyzed.</i></td></tr>
<tr><th id="641">641</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="642">642</th><td>}</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><i>// reverseBranchCondition - Reverses the branch condition of the specified</i></td></tr>
<tr><th id="645">645</th><td><i>// condition list, returning false on success and true if it cannot be</i></td></tr>
<tr><th id="646">646</th><td><i>// reversed.</i></td></tr>
<tr><th id="647">647</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::LanaiInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm14LanaiInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="648">648</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="102Condition" title='Condition' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="102Condition">Condition</dfn>) <em>const</em> {</td></tr>
<tr><th id="649">649</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Condition.size() == 1) &amp;&amp; &quot;Lanai branch conditions should have one component.&quot;) ? void (0) : __assert_fail (&quot;(Condition.size() == 1) &amp;&amp; \&quot;Lanai branch conditions should have one component.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 650, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#102Condition" title='Condition' data-ref="102Condition">Condition</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="650">650</th><td>         <q>"Lanai branch conditions should have one component."</q>);</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a> <dfn class="local col3 decl" id="103BranchCond" title='BranchCond' data-type='LPCC::CondCode' data-ref="103BranchCond">BranchCond</dfn> =</td></tr>
<tr><th id="653">653</th><td>      <b>static_cast</b>&lt;<span class="namespace">LPCC::</span><a class="type" href="LanaiCondCode.h.html#llvm::LPCC::CondCode" title='llvm::LPCC::CondCode' data-ref="llvm::LPCC::CondCode">CondCode</a>&gt;(<a class="local col2 ref" href="#102Condition" title='Condition' data-ref="102Condition">Condition</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="654">654</th><td>  <a class="local col2 ref" href="#102Condition" title='Condition' data-ref="102Condition">Condition</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="tu ref" href="#_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE" title='getOppositeCondition' data-use='c' data-ref="_ZL20getOppositeConditionN4llvm4LPCC8CondCodeE">getOppositeCondition</a>(<a class="local col3 ref" href="#103BranchCond" title='BranchCond' data-ref="103BranchCond">BranchCond</a>));</td></tr>
<tr><th id="655">655</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="656">656</th><td>}</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i>// Insert the branch with condition specified in condition and given targets</i></td></tr>
<tr><th id="659">659</th><td><i>// (TrueBlock and FalseBlock). This function returns the number of machine</i></td></tr>
<tr><th id="660">660</th><td><i>// instructions inserted.</i></td></tr>
<tr><th id="661">661</th><td><em>unsigned</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::LanaiInstrInfo::insertBranch' data-ref="_ZNK4llvm14LanaiInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="104MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="104MBB">MBB</dfn>,</td></tr>
<tr><th id="662">662</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="105TrueBlock" title='TrueBlock' data-type='llvm::MachineBasicBlock *' data-ref="105TrueBlock">TrueBlock</dfn>,</td></tr>
<tr><th id="663">663</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="106FalseBlock" title='FalseBlock' data-type='llvm::MachineBasicBlock *' data-ref="106FalseBlock">FalseBlock</dfn>,</td></tr>
<tr><th id="664">664</th><td>                                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="107Condition" title='Condition' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="107Condition">Condition</dfn>,</td></tr>
<tr><th id="665">665</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="108DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="108DL">DL</dfn>,</td></tr>
<tr><th id="666">666</th><td>                                      <em>int</em> *<dfn class="local col9 decl" id="109BytesAdded" title='BytesAdded' data-type='int *' data-ref="109BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="667">667</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="668">668</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TrueBlock &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TrueBlock &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 668, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#105TrueBlock" title='TrueBlock' data-ref="105TrueBlock">TrueBlock</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 669, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#109BytesAdded" title='BytesAdded' data-ref="109BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <i>// If condition is empty then an unconditional branch is being inserted.</i></td></tr>
<tr><th id="672">672</th><td>  <b>if</b> (<a class="local col7 ref" href="#107Condition" title='Condition' data-ref="107Condition">Condition</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="673">673</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!FalseBlock &amp;&amp; &quot;Unconditional branch with multiple successors!&quot;) ? void (0) : __assert_fail (&quot;!FalseBlock &amp;&amp; \&quot;Unconditional branch with multiple successors!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 673, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#106FalseBlock" title='FalseBlock' data-ref="106FalseBlock">FalseBlock</a> &amp;&amp; <q>"Unconditional branch with multiple successors!"</q>);</td></tr>
<tr><th id="674">674</th><td>    BuildMI(&amp;MBB, DL, get(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::BT)).addMBB(TrueBlock);</td></tr>
<tr><th id="675">675</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="676">676</th><td>  }</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <i>// Else a conditional branch is inserted.</i></td></tr>
<tr><th id="679">679</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Condition.size() == 1) &amp;&amp; &quot;Lanai branch conditions should have one component.&quot;) ? void (0) : __assert_fail (&quot;(Condition.size() == 1) &amp;&amp; \&quot;Lanai branch conditions should have one component.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 680, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#107Condition" title='Condition' data-ref="107Condition">Condition</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="680">680</th><td>         <q>"Lanai branch conditions should have one component."</q>);</td></tr>
<tr><th id="681">681</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="110ConditionalCode" title='ConditionalCode' data-type='unsigned int' data-ref="110ConditionalCode">ConditionalCode</dfn> = <a class="local col7 ref" href="#107Condition" title='Condition' data-ref="107Condition">Condition</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="682">682</th><td>  BuildMI(&amp;MBB, DL, get(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::BRCC)).addMBB(TrueBlock).addImm(ConditionalCode);</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <i>// If no false block, then false behavior is fall through and no branch needs</i></td></tr>
<tr><th id="685">685</th><td><i>  // to be inserted.</i></td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (!<a class="local col6 ref" href="#106FalseBlock" title='FalseBlock' data-ref="106FalseBlock">FalseBlock</a>)</td></tr>
<tr><th id="687">687</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  BuildMI(&amp;MBB, DL, get(<span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::BT)).addMBB(FalseBlock);</td></tr>
<tr><th id="690">690</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="691">691</th><td>}</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><em>unsigned</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::LanaiInstrInfo::removeBranch' data-ref="_ZNK4llvm14LanaiInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="111MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="111MBB">MBB</dfn>,</td></tr>
<tr><th id="694">694</th><td>                                      <em>int</em> *<dfn class="local col2 decl" id="112BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="112BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="695">695</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 695, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#112BytesRemoved" title='BytesRemoved' data-ref="112BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="113Instruction" title='Instruction' data-type='MachineBasicBlock::iterator' data-ref="113Instruction">Instruction</dfn> = <a class="local col1 ref" href="#111MBB" title='MBB' data-ref="111MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="698">698</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="114Count" title='Count' data-type='unsigned int' data-ref="114Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <b>while</b> (<a class="local col3 ref" href="#113Instruction" title='Instruction' data-ref="113Instruction">Instruction</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#111MBB" title='MBB' data-ref="111MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="701">701</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col3 ref" href="#113Instruction" title='Instruction' data-ref="113Instruction">Instruction</a>;</td></tr>
<tr><th id="702">702</th><td>    <b>if</b> (<a class="local col3 ref" href="#113Instruction" title='Instruction' data-ref="113Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="703">703</th><td>      <b>continue</b>;</td></tr>
<tr><th id="704">704</th><td>    <b>if</b> (Instruction-&gt;getOpcode() != <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::BT &amp;&amp;</td></tr>
<tr><th id="705">705</th><td>        Instruction-&gt;getOpcode() != <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::BRCC) {</td></tr>
<tr><th id="706">706</th><td>      <b>break</b>;</td></tr>
<tr><th id="707">707</th><td>    }</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>    <i>// Remove the branch.</i></td></tr>
<tr><th id="710">710</th><td>    <a class="local col3 ref" href="#113Instruction" title='Instruction' data-ref="113Instruction">Instruction</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="711">711</th><td>    <a class="local col3 ref" href="#113Instruction" title='Instruction' data-ref="113Instruction">Instruction</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#111MBB" title='MBB' data-ref="111MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="712">712</th><td>    ++<a class="local col4 ref" href="#114Count" title='Count' data-ref="114Count">Count</a>;</td></tr>
<tr><th id="713">713</th><td>  }</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <b>return</b> <a class="local col4 ref" href="#114Count" title='Count' data-ref="114Count">Count</a>;</td></tr>
<tr><th id="716">716</th><td>}</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><em>unsigned</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::LanaiInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="115MI">MI</dfn>,</td></tr>
<tr><th id="719">719</th><td>                                             <em>int</em> &amp;<dfn class="local col6 decl" id="116FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="116FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="720">720</th><td>  <b>if</b> (MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RI)</td></tr>
<tr><th id="721">721</th><td>    <b>if</b> (<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="722">722</th><td>        <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="723">723</th><td>      <a class="local col6 ref" href="#116FrameIndex" title='FrameIndex' data-ref="116FrameIndex">FrameIndex</a> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="724">724</th><td>      <b>return</b> <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="725">725</th><td>    }</td></tr>
<tr><th id="726">726</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="727">727</th><td>}</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><em>unsigned</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::LanaiInstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm14LanaiInstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="117MI">MI</dfn>,</td></tr>
<tr><th id="730">730</th><td>                                                   <em>int</em> &amp;<dfn class="local col8 decl" id="118FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="118FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RI) {</td></tr>
<tr><th id="732">732</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="119Reg" title='Reg' data-type='unsigned int' data-ref="119Reg">Reg</dfn>;</td></tr>
<tr><th id="733">733</th><td>    <b>if</b> ((<a class="local col9 ref" href="#119Reg" title='Reg' data-ref="119Reg">Reg</a> = <a class="member" href="#_ZNK4llvm14LanaiInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::LanaiInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#118FrameIndex" title='FrameIndex' data-ref="118FrameIndex">FrameIndex</a></span>)))</td></tr>
<tr><th id="734">734</th><td>      <b>return</b> <a class="local col9 ref" href="#119Reg" title='Reg' data-ref="119Reg">Reg</a>;</td></tr>
<tr><th id="735">735</th><td>    <i>// Check for post-frame index elimination operations</i></td></tr>
<tr><th id="736">736</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="120Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 1&gt;' data-ref="120Accesses">Accesses</dfn>;</td></tr>
<tr><th id="737">737</th><td>    <b>if</b> (<span class='error' title="use of undeclared identifier &apos;hasLoadFromStackSlot&apos;">hasLoadFromStackSlot</span>(MI, Accesses)){</td></tr>
<tr><th id="738">738</th><td>      <a class="local col8 ref" href="#118FrameIndex" title='FrameIndex' data-ref="118FrameIndex">FrameIndex</a> =</td></tr>
<tr><th id="739">739</th><td>          <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col0 ref" href="#120Accesses" title='Accesses' data-ref="120Accesses">Accesses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="740">740</th><td>              -&gt;<a class="ref" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>();</td></tr>
<tr><th id="741">741</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="742">742</th><td>    }</td></tr>
<tr><th id="743">743</th><td>  }</td></tr>
<tr><th id="744">744</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="745">745</th><td>}</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><em>unsigned</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::LanaiInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm14LanaiInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="121MI">MI</dfn>,</td></tr>
<tr><th id="748">748</th><td>                                            <em>int</em> &amp;<dfn class="local col2 decl" id="122FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="122FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (MI.getOpcode() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RI)</td></tr>
<tr><th id="750">750</th><td>    <b>if</b> (<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="751">751</th><td>        <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="752">752</th><td>      <a class="local col2 ref" href="#122FrameIndex" title='FrameIndex' data-ref="122FrameIndex">FrameIndex</a> = <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="753">753</th><td>      <b>return</b> <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="754">754</th><td>    }</td></tr>
<tr><th id="755">755</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="756">756</th><td>}</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::LanaiInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm14LanaiInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(</td></tr>
<tr><th id="759">759</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="123LdSt">LdSt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col4 decl" id="124BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="124BaseOp">BaseOp</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="125Offset" title='Offset' data-type='int64_t &amp;' data-ref="125Offset">Offset</dfn>,</td></tr>
<tr><th id="760">760</th><td>    <em>unsigned</em> &amp;<dfn class="local col6 decl" id="126Width" title='Width' data-type='unsigned int &amp;' data-ref="126Width">Width</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> * <i>/*TRI*/</i>) <em>const</em> {</td></tr>
<tr><th id="761">761</th><td>  <i>// Handle only loads/stores with base register followed by immediate offset</i></td></tr>
<tr><th id="762">762</th><td><i>  // and with add as ALU op.</i></td></tr>
<tr><th id="763">763</th><td>  <b>if</b> (<a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>4</var>)</td></tr>
<tr><th id="764">764</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="765">765</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="766">766</th><td>      !(<a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">LPAC::</span><a class="enum" href="LanaiAluCode.h.html#llvm::LPAC::AluCode::ADD" title='llvm::LPAC::AluCode::ADD' data-ref="llvm::LPAC::AluCode::ADD">ADD</a>))</td></tr>
<tr><th id="767">767</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <b>switch</b> (<a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="770">770</th><td>  <b>default</b>:</td></tr>
<tr><th id="771">771</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RI:</td></tr>
<tr><th id="773">773</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RR:</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RR:</td></tr>
<tr><th id="775">775</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RI:</td></tr>
<tr><th id="776">776</th><td>    Width = <var>4</var>;</td></tr>
<tr><th id="777">777</th><td>    <b>break</b>;</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHs_RI:</td></tr>
<tr><th id="779">779</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHz_RI:</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STH_RI:</td></tr>
<tr><th id="781">781</th><td>    Width = <var>2</var>;</td></tr>
<tr><th id="782">782</th><td>    <b>break</b>;</td></tr>
<tr><th id="783">783</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBs_RI:</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBz_RI:</td></tr>
<tr><th id="785">785</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STB_RI:</td></tr>
<tr><th id="786">786</th><td>    Width = <var>1</var>;</td></tr>
<tr><th id="787">787</th><td>    <b>break</b>;</td></tr>
<tr><th id="788">788</th><td>  }</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <a class="local col4 ref" href="#124BaseOp" title='BaseOp' data-ref="124BaseOp">BaseOp</a> = &amp;<a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="791">791</th><td>  <a class="local col5 ref" href="#125Offset" title='Offset' data-ref="125Offset">Offset</a> = <a class="local col3 ref" href="#123LdSt" title='LdSt' data-ref="123LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="792">792</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BaseOp-&gt;isReg() &amp;&amp; &quot;getMemOperandWithOffset only supports base &quot; &quot;operands of type register.&quot;) ? void (0) : __assert_fail (&quot;BaseOp-&gt;isReg() &amp;&amp; \&quot;getMemOperandWithOffset only supports base \&quot; \&quot;operands of type register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp&quot;, 793, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#124BaseOp" title='BaseOp' data-ref="124BaseOp">BaseOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"getMemOperandWithOffset only supports base "</q></td></tr>
<tr><th id="793">793</th><td>                            <q>"operands of type register."</q>);</td></tr>
<tr><th id="794">794</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="795">795</th><td>}</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><em>bool</em> <a class="type" href="LanaiInstrInfo.h.html#llvm::LanaiInstrInfo" title='llvm::LanaiInstrInfo' data-ref="llvm::LanaiInstrInfo">LanaiInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm14LanaiInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::LanaiInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm14LanaiInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="127LdSt">LdSt</dfn>,</td></tr>
<tr><th id="798">798</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col8 decl" id="128BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="128BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="799">799</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col9 decl" id="129Offset" title='Offset' data-type='int64_t &amp;' data-ref="129Offset">Offset</dfn>,</td></tr>
<tr><th id="800">800</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="130TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="130TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="801">801</th><td>  <b>switch</b> (<a class="local col7 ref" href="#127LdSt" title='LdSt' data-ref="127LdSt">LdSt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="802">802</th><td>  <b>default</b>:</td></tr>
<tr><th id="803">803</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="804">804</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RI:</td></tr>
<tr><th id="805">805</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RR:</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RR:</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RI:</td></tr>
<tr><th id="808">808</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHs_RI:</td></tr>
<tr><th id="809">809</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHz_RI:</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STH_RI:</td></tr>
<tr><th id="811">811</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBs_RI:</td></tr>
<tr><th id="812">812</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBz_RI:</td></tr>
<tr><th id="813">813</th><td>    <em>unsigned</em> Width;</td></tr>
<tr><th id="814">814</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14LanaiInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::LanaiInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm14LanaiInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col7 ref" href="#127LdSt" title='LdSt' data-ref="127LdSt">LdSt</a>, <span class='refarg'><a class="local col8 ref" href="#128BaseOp" title='BaseOp' data-ref="128BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Offset" title='Offset' data-ref="129Offset">Offset</a></span>, <span class='refarg'><a class="local col1 ref" href="#131Width" title='Width' data-ref="131Width">Width</a></span>, <a class="local col0 ref" href="#130TRI" title='TRI' data-ref="130TRI">TRI</a>);</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
