### Verilog UART project
  ***Uart-Reciever file*** &emsp; &emsp; &emsp; => uart_rx.v <br/>
  ***Uart-Transmitter file***                    => uart_rx.v <br/>
  ***Uart test-bench***                          => uart_tb.v <br/>
  ***seperate test-bench for uart-reciever***    => uart_rx_tb.v <br/>
  ***seperste test-bench for uart-transmitter*** => uart_tx_tb.v
