{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573491205749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 10:53:25 2019 " "Processing started: Mon Nov 11 10:53:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573491205749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491205749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491205765 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1573491205921 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491205968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573491206298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573491206298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214452 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/adder_subtractor_structure_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/adder_subtractor_structure_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_structure_generic-structure " "Found design unit 1: adder_subtractor_structure_generic-structure" {  } { { "../ModelSimWork/src/adder_subtractor_structure_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/adder_subtractor_structure_generic.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214514 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_structure_generic " "Found entity 1: adder_subtractor_structure_generic" {  } { { "../ModelSimWork/src/adder_subtractor_structure_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/adder_subtractor_structure_generic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Found design unit 1: alu-structure" {  } { { "../ModelSimWork/src/alu.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214577 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ModelSimWork/src/alu.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/alu_single_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/alu_single_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_single_bit-mixed " "Found design unit 1: alu_single_bit-mixed" {  } { { "../ModelSimWork/src/alu_single_bit.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214639 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_single_bit " "Found entity 1: alu_single_bit" {  } { { "../ModelSimWork/src/alu_single_bit.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214704 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structure " "Found design unit 1: barrel_shifter-structure" {  } { { "../ModelSimWork/src/barrel_shifter.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214766 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../ModelSimWork/src/barrel_shifter.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-structure " "Found design unit 1: control_unit-structure" {  } { { "../ModelSimWork/src/control_unit.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/control_unit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214829 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../ModelSimWork/src/control_unit.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/control_unit.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/decoder_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/decoder_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5_to_32-structure " "Found design unit 1: decoder_5_to_32-structure" {  } { { "../ModelSimWork/src/decoder_5_32.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214891 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_to_32 " "Found entity 1: decoder_5_to_32" {  } { { "../ModelSimWork/src/decoder_5_32.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214891 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 21 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1573491214954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-mixed " "Found design unit 1: dff-mixed" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491214954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491214954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_dataflow_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_dataflow_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_dataflow_generic-dataflow " "Found design unit 1: full_adder_dataflow_generic-dataflow" {  } { { "../ModelSimWork/src/full_adder_dataflow_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_dataflow_generic.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215016 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_dataflow_generic " "Found entity 1: full_adder_dataflow_generic" {  } { { "../ModelSimWork/src/full_adder_dataflow_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_dataflow_generic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_structure-structure " "Found design unit 1: full_adder_structure-structure" {  } { { "../ModelSimWork/src/full_adder_structure.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215079 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_structure " "Found entity 1: full_adder_structure" {  } { { "../ModelSimWork/src/full_adder_structure.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_structure_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_structure_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_structure_generic-structure " "Found design unit 1: full_adder_structure_generic-structure" {  } { { "../ModelSimWork/src/full_adder_structure_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure_generic.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215141 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_structure_generic " "Found entity 1: full_adder_structure_generic" {  } { { "../ModelSimWork/src/full_adder_structure_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure_generic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215211 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215253 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_dataflow_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_dataflow_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_dataflow_generic-dataflow " "Found design unit 1: mux2_dataflow_generic-dataflow" {  } { { "../ModelSimWork/src/mux2_dataflow_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_dataflow_generic.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215315 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_dataflow_generic " "Found entity 1: mux2_dataflow_generic" {  } { { "../ModelSimWork/src/mux2_dataflow_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_dataflow_generic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_structure-structure " "Found design unit 1: mux2_structure-structure" {  } { { "../ModelSimWork/src/mux2_structure.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_structure " "Found entity 1: mux2_structure" {  } { { "../ModelSimWork/src/mux2_structure.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_structure_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_structure_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_structure_generic-structure " "Found design unit 1: mux2_structure_generic-structure" {  } { { "../ModelSimWork/src/mux2_structure_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215440 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_structure_generic " "Found entity 1: mux2_structure_generic" {  } { { "../ModelSimWork/src/mux2_structure_generic.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux_32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux_32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_1-dataflow " "Found design unit 1: mux_32_1-dataflow" {  } { { "../ModelSimWork/src/mux_32_1.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux_32_1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215487 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "../ModelSimWork/src/mux_32_1.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux_32_1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/n_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/n_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_register-structure " "Found design unit 1: n_bit_register-structure" {  } { { "../ModelSimWork/src/n_bit_register.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/n_bit_register.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215550 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "../ModelSimWork/src/n_bit_register.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/n_bit_register.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/ones_complimenter_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/ones_complimenter_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_complimenter_dataflow-dataflow " "Found design unit 1: ones_complimenter_dataflow-dataflow" {  } { { "../ModelSimWork/src/ones_complimenter_dataflow.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_dataflow.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_complimenter_dataflow " "Found entity 1: ones_complimenter_dataflow" {  } { { "../ModelSimWork/src/ones_complimenter_dataflow.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_dataflow.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/ones_complimenter_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/ones_complimenter_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_complimenter_structure-structure " "Found design unit 1: ones_complimenter_structure-structure" {  } { { "../ModelSimWork/src/ones_complimenter_structure.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_structure.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215675 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_complimenter_structure " "Found entity 1: ones_complimenter_structure" {  } { { "../ModelSimWork/src/ones_complimenter_structure.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_structure.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/opcode_t.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/opcode_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_t " "Found design unit 1: opcode_t" {  } { { "../ModelSimWork/src/opcode_t.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/opcode_t.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215800 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/pc_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/pc_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_register-structure " "Found design unit 1: pc_register-structure" {  } { { "../ModelSimWork/src/pc_register.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215863 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "../ModelSimWork/src/pc_register.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structure " "Found design unit 1: processor-structure" {  } { { "../ModelSimWork/src/processor.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/processor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215925 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../ModelSimWork/src/processor.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/processor.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/register_array_t.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/register_array_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_array_t " "Found design unit 1: register_array_t" {  } { { "../ModelSimWork/src/register_array_t.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_array_t.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491215972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491215972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structure " "Found design unit 1: register_file-structure" {  } { { "../ModelSimWork/src/register_file.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216034 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../ModelSimWork/src/register_file.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491216034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-dataflow " "Found design unit 1: sign_extender-dataflow" {  } { { "../ModelSimWork/src/sign_extender.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216097 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "../ModelSimWork/src/sign_extender.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491216097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/tb_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/tb_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_alu-behavior " "Found design unit 1: tb_alu-behavior" {  } { { "../ModelSimWork/src/tb_alu.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216159 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "../ModelSimWork/src/tb_alu.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_alu.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491216159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/tb_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/tb_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_control_unit-behavior " "Found design unit 1: tb_control_unit-behavior" {  } { { "../ModelSimWork/src/tb_control_unit.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_control_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216237 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_control_unit " "Found entity 1: tb_control_unit" {  } { { "../ModelSimWork/src/tb_control_unit.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_control_unit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491216237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216303 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491216303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/zero_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/zero_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extender-dataflow " "Found design unit 1: zero_extender-dataflow" {  } { { "../ModelSimWork/src/zero_extender.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/zero_extender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216365 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "../ModelSimWork/src/zero_extender.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/zero_extender.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573491216365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491216365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573491216506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(48) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(48): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573491216506 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mem_read MIPS_Processor.vhd(190) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(190): object \"s_mem_read\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573491216522 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_overflow MIPS_Processor.vhd(193) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(193): object \"s_overflow\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573491216522 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491216615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extender zero_extender:zextend " "Elaborating entity \"zero_extender\" for hierarchy \"zero_extender:zextend\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "zextend" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491216693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sextend " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sextend\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "sextend" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491216772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg invg:not_zero " "Elaborating entity \"invg\" for hierarchy \"invg:not_zero\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "not_zero" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491216836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_unit\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ctrl_unit" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491216914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "reg_file" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register register_file:reg_file\|n_bit_register:\\regs:0:reg_i " "Elaborating entity \"n_bit_register\" for hierarchy \"register_file:reg_file\|n_bit_register:\\regs:0:reg_i\"" {  } { { "../ModelSimWork/src/register_file.vhd" "\\regs:0:reg_i" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5_to_32 register_file:reg_file\|decoder_5_to_32:decoder " "Elaborating entity \"decoder_5_to_32\" for hierarchy \"register_file:reg_file\|decoder_5_to_32:decoder\"" {  } { { "../ModelSimWork/src/register_file.vhd" "decoder" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 register_file:reg_file\|mux_32_1:mux1 " "Elaborating entity \"mux_32_1\" for hierarchy \"register_file:reg_file\|mux_32_1:mux1\"" {  } { { "../ModelSimWork/src/register_file.vhd" "mux1" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_compute " "Elaborating entity \"alu\" for hierarchy \"alu:alu_compute\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "alu_compute" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu:alu_compute\|barrel_shifter:shifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu:alu_compute\|barrel_shifter:shifter\"" {  } { { "../ModelSimWork/src/alu.vhd" "shifter" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_structure_generic alu:alu_compute\|barrel_shifter:shifter\|mux2_structure_generic:output " "Elaborating entity \"mux2_structure_generic\" for hierarchy \"alu:alu_compute\|barrel_shifter:shifter\|mux2_structure_generic:output\"" {  } { { "../ModelSimWork/src/barrel_shifter.vhd" "output" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 alu:alu_compute\|barrel_shifter:shifter\|mux2_structure_generic:output\|andg2:\\mux:0:andBIS_i " "Elaborating entity \"andg2\" for hierarchy \"alu:alu_compute\|barrel_shifter:shifter\|mux2_structure_generic:output\|andg2:\\mux:0:andBIS_i\"" {  } { { "../ModelSimWork/src/mux2_structure_generic.vhd" "\\mux:0:andBIS_i" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 alu:alu_compute\|barrel_shifter:shifter\|mux2_structure_generic:output\|org2:\\mux:0:or_i " "Elaborating entity \"org2\" for hierarchy \"alu:alu_compute\|barrel_shifter:shifter\|mux2_structure_generic:output\|org2:\\mux:0:or_i\"" {  } { { "../ModelSimWork/src/mux2_structure_generic.vhd" "\\mux:0:or_i" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491217838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_structure alu:alu_compute\|barrel_shifter:shifter\|mux2_structure:logic_arithmetic " "Elaborating entity \"mux2_structure\" for hierarchy \"alu:alu_compute\|barrel_shifter:shifter\|mux2_structure:logic_arithmetic\"" {  } { { "../ModelSimWork/src/barrel_shifter.vhd" "logic_arithmetic" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491218183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_single_bit alu:alu_compute\|alu_single_bit:alu_0 " "Elaborating entity \"alu_single_bit\" for hierarchy \"alu:alu_compute\|alu_single_bit:alu_0\"" {  } { { "../ModelSimWork/src/alu.vhd" "alu_0" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491221178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_carry alu_single_bit.vhd(44) " "Verilog HDL or VHDL warning at alu_single_bit.vhd(44): object \"s_carry\" assigned a value but never read" {  } { { "../ModelSimWork/src/alu_single_bit.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573491221178 "|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_structure alu:alu_compute\|alu_single_bit:alu_0\|full_adder_structure:adder " "Elaborating entity \"full_adder_structure\" for hierarchy \"alu:alu_compute\|alu_single_bit:alu_0\|full_adder_structure:adder\"" {  } { { "../ModelSimWork/src/alu_single_bit.vhd" "adder" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491221256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 alu:alu_compute\|alu_single_bit:alu_0\|full_adder_structure:adder\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"alu:alu_compute\|alu_single_bit:alu_0\|full_adder_structure:adder\|xorg2:xor1\"" {  } { { "../ModelSimWork/src/full_adder_structure.vhd" "xor1" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491221350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:pc_reg " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:pc_reg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "pc_reg" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491222261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_structure_generic full_adder_structure_generic:branch_adder " "Elaborating entity \"full_adder_structure_generic\" for hierarchy \"full_adder_structure_generic:branch_adder\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "branch_adder" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491222339 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/mem.vhd" "ram" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573491225223 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/mem.vhd" "ram" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573491225223 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573491225223 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1573491225725 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../ModelSimWork/src/pc_register.vhd" "" { Text "U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573491360684 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573491360684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573491505650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573491573541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573491573541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114750 " "Implemented 114750 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573491579342 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573491579342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114651 " "Implemented 114651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573491579342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573491579342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5317 " "Peak virtual memory: 5317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573491579530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 10:59:39 2019 " "Processing ended: Mon Nov 11 10:59:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573491579530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:14 " "Elapsed time: 00:06:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573491579530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:02 " "Total CPU time (on all processors): 00:06:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573491579530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573491579530 ""}
