Release 13.4 ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
system.ngc" ...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
push_buttons_5bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
dip_switches_8bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
mcb_ddr2_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
axi4_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
debug_module_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
leds_8bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
dma_controller_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Documents/TylerBondGithub/ecen427/dmaHardware/implementation/
microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnec
   t_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(30)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(29)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  32

Total memory usage is 243532 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   37 sec

Writing NGDBUILD log file "system.bld"...
