<root><simulation><result_generated_time />2023-05-12 16:54:01<layer><layer_spec />{'B': 1, 'K': 96, 'C': 576, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />21/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [224, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 7), ('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 9)], [('K', 4), ('K', 6), ('OX', 2), ('OY', 2), ('C', 2)], []]<I />[[('OX', 7), ('C', 9), ('K', 4), ('K', 6)], [('OX', 2), ('OY', 2), ('C', 2)], []]<O />[[('OX', 7), ('C', 9)], [('K', 4), ('K', 6), ('OX', 2), ('OY', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 4, 1], 'I': [4.0, 24.0, 1.0, 1.0], 'O': [32.0, 9, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 442368, 442368], 'I': [504, 903168, 903168], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.14, 0.01, 0.0], 'I': [0.98, 0.03, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.04, 0.0], 'I': [0.98, 0.04, 0.0], 'O': [0.11, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 221184, 442368], 'I': [504, 451584, 903168], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [224, 224, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[221184, 221184], [221184, 55296], [55296, 0]]<I />[[2709504, 112896], [112896, 112896], [112896, 0]]<O />[[(319872, 338688), (37632, 18816)], [(18816, 37632), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(319872, 338688), (37632, 18816)], [(18816, 37632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[27648, 27648], [3456, 864], [216, 0]]<I />[[338688, 14112], [1764, 1764], [441, 0]]<O />[[(39984, 42336), (4704, 2352)], [(294, 588), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([39984, 42336], [4704, 2352]), ([294, 588], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />1548288</mac_count></basic_info><energy><total_energy />23771370.2<mem_energy_breakdown><W />[19.4, 444.1, 287.7]<I />[119.0, 349.6, 587.3]<O />[31.3, 116.5, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />77414.4<total />23769317.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6678<utilization_without_data_loading />0.8017<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7633<mac_utilize_temporal_without_data_loading />0.9162</mac_array_utilization><latency><latency_cycle_with_data_loading />15848<latency_cycle_without_data_loading />13202<ideal_computing_cycle />12096<data_loading><load_cycle_total />2646<load_cycle_individual />{'W': [18, 864, 0], 'I': [221, 1764, 0]}<load_cycle_combined />{'W': 864, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />1106<mem_stall_cycle_individual />{'W': [[-12095], [-11842, -8595], [-12096, -12096]], 'I': [[-12095], [-385, 1106], [-12096, -12096]], 'O': [[-12096], [-11904, -11520], [-11802, -12022]]}<mem_stall_cycle_shared />{'W': [[-12095], [-11842, 1106], [0, 0]], 'I': [[-12095], [-385, 1106], [0, 0]], 'O': [[-12096], [-11904, -11520], [-11802, -12022]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 442368, 442368], 'I': [504, 903168, 903168], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [9216, 442368, 442368], 'I': [112896, 903168, 903168], 'O': [1568, 150528, 150528]}<loop_cycles_each_level />{'W': [63, 12096, 12096], 'I': [1512, 12096, 12096], 'O': [63, 12096, 12096]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [24, 1, 1], 'O': [9, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.3], [74.7, 74.7], [74.7, 74.7]], 'O': [[8.0, 0.9], [24.9, 12.4], [12.4, 12.4]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 36.6], [36.6, 36.6]], 'I': [[8.0, 8.0], [1792.0, 74.7], [74.7, 74.7]], 'O': [[8.0, 8.0], [224.0, 24.9], [24.9, 12.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 36.6], [36.6, 0]], 'I': [[8.0, 8.0], [1792.0, 74.7], [74.7, 0]], 'O': [[8.0, 0.9], [24.9, 12.4], [12.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1975.6, 136.1], [111.2, 12.4]], 'I': [[8.0, 8.0], [1975.6, 136.1], [111.2, 12.4]], 'O': [[8.0, 0.9], [1975.6, 136.1], [111.2, 12.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12096], [63, 63, 192], [12096, 12096, 1]], 'I': [[1, 1, 12096], [63, 1512, 8], [12096, 12096, 1]], 'O': [[1, 1, 12096], [63, 63, 192], [12096, 12096, 1]]}<trans_time_real />{'W': [[0, 1, 12096], [[1, 63, 192], [18, 63, 192]], [[864, 12096, 1], [216, 12096, 1]]], 'I': [[0, 1, 12096], [[8, 1512, 8], [220, 1512, 8]], [[1764, 12096, 1], [441, 12096, 1]]], 'O': [[0, 1, 12096], [[1, 63, 192], [3, 63, 192]], [[294, 12096, 1], [74, 12096, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -45], [-11232, -11880]], 'I': [[-1], [-55, 158], [-10332, -11655]], 'O': [[-1], [-62, -60], [-11802, -12022]]}<single_stall_count />{'W': [12095, 191, 0], 'I': [12095, 7, 0], 'O': [12096, 192, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [3438, 0], 'I': [441, 0], 'O': [576, 294]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7641, -12096], [-11520, -11802]], 1: [[-12096, -12096], [-11802, -12096]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>