;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 31.5.2018. 13:01:35
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00300EC9  JMP	_main
0x0004	0x00300EC3  JMP	___GenExcept
0x0008	0x00300EC3  JMP	___GenExcept
0x000C	0x00300EC3  JMP	___GenExcept
0x0010	0x00300EC3  JMP	___GenExcept
0x0014	0x00300EC3  JMP	___GenExcept
0x0018	0x00300EC3  JMP	___GenExcept
0x001C	0x00300EC3  JMP	___GenExcept
0x0020	0x00300EC3  JMP	___GenExcept
0x0024	0x00300EC3  JMP	___GenExcept
0x0028	0x00300EC3  JMP	___GenExcept
0x002C	0x00300EC3  JMP	___GenExcept
0x0030	0x00300EC3  JMP	___GenExcept
0x0034	0x00300EC3  JMP	___GenExcept
0x0038	0x00300EC3  JMP	___GenExcept
0x003C	0x00300EC3  JMP	___GenExcept
0x0040	0x00300EC3  JMP	___GenExcept
0x0044	0x00300EC3  JMP	___GenExcept
0x0048	0x00300EC3  JMP	___GenExcept
0x004C	0x00300EC3  JMP	___GenExcept
0x0050	0x00300EC3  JMP	___GenExcept
0x0054	0x00300EC3  JMP	___GenExcept
0x0058	0x00300EC3  JMP	___GenExcept
0x005C	0x00300EC3  JMP	___GenExcept
0x0060	0x00300EC3  JMP	___GenExcept
0x0064	0x00300EC3  JMP	___GenExcept
0x0068	0x00300EC3  JMP	___GenExcept
0x006C	0x00300EC3  JMP	___GenExcept
0x0070	0x00300EC3  JMP	___GenExcept
0x0074	0x00300EC3  JMP	___GenExcept
0x0078	0x00300EC3  JMP	___GenExcept
0x007C	0x00300EC3  JMP	___GenExcept
0x0080	0x00300EC3  JMP	___GenExcept
0x0084	0x00300EC3  JMP	___GenExcept
0x0088	0x00300EC3  JMP	___GenExcept
0x008C	0x00300EC3  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_3DHALL5_FT90x.c, 78 :: 		void main()
0x3B24	0x65F0FFFC  LDK.L	SP, #65532
0x3B28	0x00340F46  CALL	_ZeroStaticLink
0x3B2C	0x00340EC5  CALL	__Lib_System_InitialSetUpCLKPMC
0x3B30	0x00340F3D  CALL	_InitStaticLink
;Click_3DHALL5_FT90x.c, 80 :: 		systemInit();
0x3B34	0x00340EA1  CALL	_systemInit+0
;Click_3DHALL5_FT90x.c, 81 :: 		applicationInit();
0x3B38	0x00340EBD  CALL	_applicationInit+0
;Click_3DHALL5_FT90x.c, 83 :: 		while (1)
L_main4:
;Click_3DHALL5_FT90x.c, 85 :: 		applicationTask();
0x3B3C	0x00340E5A  CALL	_applicationTask+0
;Click_3DHALL5_FT90x.c, 86 :: 		}
0x3B40	0x00300ECF  JMP	L_main4
;Click_3DHALL5_FT90x.c, 87 :: 		}
L_end_main:
L__main_end_loop:
0x3B44	0x00300ED1  JMP	L__main_end_loop
; end of _main
_systemInit:
;Click_3DHALL5_FT90x.c, 36 :: 		void systemInit()
;Click_3DHALL5_FT90x.c, 38 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x3A84	0x64200001  LDK.L	R2, #1
0x3A88	0x64100007  LDK.L	R1, #7
0x3A8C	0x64000000  LDK.L	R0, #0
0x3A90	0x00340E0D  CALL	_mikrobus_gpioInit+0
;Click_3DHALL5_FT90x.c, 39 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x3A94	0x64200000  LDK.L	R2, #0
0x3A98	0x64100002  LDK.L	R1, #2
0x3A9C	0x64000000  LDK.L	R0, #0
0x3AA0	0x00340E0D  CALL	_mikrobus_gpioInit+0
;Click_3DHALL5_FT90x.c, 40 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL5_I2C_CFG[0] );
0x3AA4	0x64003CEC  LDK.L	R0, #__C3DHALL5_I2C_CFG+0
0x3AA8	0x44104000  MOVE.L	R1, R0
0x3AAC	0x64000000  LDK.L	R0, #0
0x3AB0	0x00340E1E  CALL	_mikrobus_i2cInit+0
;Click_3DHALL5_FT90x.c, 41 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x3AB4	0x64102580  LDK.L	R1, #9600
0x3AB8	0x64000010  LDK.L	R0, #16
0x3ABC	0x00340D85  CALL	_mikrobus_logInit+0
;Click_3DHALL5_FT90x.c, 42 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x3AC0	0x64000063  LDK.L	R0, #?lstr1_Click_3DHALL5_FT90x+0
0x3AC4	0x64100002  LDK.L	R1, #2
0x3AC8	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 43 :: 		Delay_ms( 100 );
0x3ACC	0x6DC00EB9  LPM.L	R28, $+24
0x3AD0	0x44004000  NOP	
L_systemInit0:
0x3AD4	0x45CE4012  SUB.L	R28, R28, #1
0x3AD8	0x5DEE4002  CMP.L	R28, #0
0x3ADC	0x00200EB5  JMPC	R30, Z, #0, L_systemInit0
0x3AE0	0x00300EBA  JMP	$+8
0x3AE4	0x0032DCD3  	#3333331
0x3AE8	0x44004000  NOP	
0x3AEC	0x44004000  NOP	
;Click_3DHALL5_FT90x.c, 44 :: 		}
L_end_systemInit:
0x3AF0	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_gpioInit:
;easyft90x_v7_FT900.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 4 (R1)
; direction start address is: 8 (R2)
;easyft90x_v7_FT900.c, 164 :: 		switch( bus )
0x3834	0x00300E18  JMP	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x3838	0x4400D00D  BEXTU.L	R0, R1, #256
; direction end address is: 8 (R2)
0x383C	0x4411500D  BEXTU.L	R1, R2, #256
; pin end address is: 4 (R1)
0x3840	0x00340985  CALL	easyft90x_v7_FT900__gpioInit_1+0
0x3844	0x00300E1D  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
0x3848	0x4400D00D  BEXTU.L	R0, R1, #256
; direction end address is: 8 (R2)
0x384C	0x4411500D  BEXTU.L	R1, R2, #256
; pin end address is: 4 (R1)
0x3850	0x00340A23  CALL	easyft90x_v7_FT900__gpioInit_2+0
0x3854	0x00300E1D  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x3858	0x64000001  LDK.L	R0, #1
0x385C	0x00300E1D  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x3860	0x59E04002  CMP.B	R0, #0
0x3864	0x00280E0E  JMPC	R30, Z, #1, L_mikrobus_gpioInit80
0x3868	0x59E04012  CMP.B	R0, #1
0x386C	0x00280E12  JMPC	R30, Z, #1, L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 4 (R1)
; direction end address is: 8 (R2)
0x3870	0x00300E16  JMP	L_mikrobus_gpioInit82
;easyft90x_v7_FT900.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x3874	0xA0000000  RETURN	
; end of _mikrobus_gpioInit
easyft90x_v7_FT900__gpioInit_1:
;__ef_ft900_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 83 :: 		switch( pin )
0x2614	0x00300A00  JMP	L_easyft90x_v7_FT900__gpioInit_10
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_08_15, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_08_15, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_12:
0x2618	0x59E0C012  CMP.B	R1, #1
0x261C	0x0020098C  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_13
; dir end address is: 4 (R1)
0x2620	0x64100002  LDK.L	R1, #2
0x2624	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x2628	0x00340948  CALL	_GPIO_Digital_Input+0
0x262C	0x0030098F  JMP	L_easyft90x_v7_FT900__gpioInit_14
L_easyft90x_v7_FT900__gpioInit_13:
0x2630	0x64100002  LDK.L	R1, #2
0x2634	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x2638	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_14:
0x263C	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_15:
; dir start address is: 4 (R1)
0x2640	0x59E0C012  CMP.B	R1, #1
0x2644	0x00200996  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_16
; dir end address is: 4 (R1)
0x2648	0x64100002  LDK.L	R1, #2
0x264C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2650	0x00340948  CALL	_GPIO_Digital_Input+0
0x2654	0x00300999  JMP	L_easyft90x_v7_FT900__gpioInit_17
L_easyft90x_v7_FT900__gpioInit_16:
0x2658	0x64100002  LDK.L	R1, #2
0x265C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2660	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_17:
0x2664	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_18:
; dir start address is: 4 (R1)
0x2668	0x59E0C012  CMP.B	R1, #1
0x266C	0x002009A0  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_19
; dir end address is: 4 (R1)
0x2670	0x64100010  LDK.L	R1, #16
0x2674	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2678	0x00340948  CALL	_GPIO_Digital_Input+0
0x267C	0x003009A3  JMP	L_easyft90x_v7_FT900__gpioInit_110
L_easyft90x_v7_FT900__gpioInit_19:
0x2680	0x64100010  LDK.L	R1, #16
0x2684	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2688	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_110:
0x268C	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_111:
; dir start address is: 4 (R1)
0x2690	0x59E0C012  CMP.B	R1, #1
0x2694	0x002009AA  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_112
; dir end address is: 4 (R1)
0x2698	0x64100008  LDK.L	R1, #8
0x269C	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x26A0	0x00340948  CALL	_GPIO_Digital_Input+0
0x26A4	0x003009AD  JMP	L_easyft90x_v7_FT900__gpioInit_113
L_easyft90x_v7_FT900__gpioInit_112:
0x26A8	0x64100008  LDK.L	R1, #8
0x26AC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x26B0	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_113:
0x26B4	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_114:
; dir start address is: 4 (R1)
0x26B8	0x59E0C012  CMP.B	R1, #1
0x26BC	0x002009B4  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_115
; dir end address is: 4 (R1)
0x26C0	0x64100040  LDK.L	R1, #64
0x26C4	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x26C8	0x00340948  CALL	_GPIO_Digital_Input+0
0x26CC	0x003009B7  JMP	L_easyft90x_v7_FT900__gpioInit_116
L_easyft90x_v7_FT900__gpioInit_115:
0x26D0	0x64100040  LDK.L	R1, #64
0x26D4	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x26D8	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_116:
0x26DC	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_117:
; dir start address is: 4 (R1)
0x26E0	0x59E0C012  CMP.B	R1, #1
0x26E4	0x002009BE  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_118
; dir end address is: 4 (R1)
0x26E8	0x64100020  LDK.L	R1, #32
0x26EC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x26F0	0x00340948  CALL	_GPIO_Digital_Input+0
0x26F4	0x003009C1  JMP	L_easyft90x_v7_FT900__gpioInit_119
L_easyft90x_v7_FT900__gpioInit_118:
0x26F8	0x64100020  LDK.L	R1, #32
0x26FC	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2700	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_119:
0x2704	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_0); break;
L_easyft90x_v7_FT900__gpioInit_120:
; dir start address is: 4 (R1)
0x2708	0x59E0C012  CMP.B	R1, #1
0x270C	0x002009C8  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_121
; dir end address is: 4 (R1)
0x2710	0x64100001  LDK.L	R1, #1
0x2714	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2718	0x00340948  CALL	_GPIO_Digital_Input+0
0x271C	0x003009CB  JMP	L_easyft90x_v7_FT900__gpioInit_122
L_easyft90x_v7_FT900__gpioInit_121:
0x2720	0x64100001  LDK.L	R1, #1
0x2724	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2728	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_122:
0x272C	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_123:
; dir start address is: 4 (R1)
0x2730	0x59E0C012  CMP.B	R1, #1
0x2734	0x002009D2  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_124
; dir end address is: 4 (R1)
0x2738	0x64100008  LDK.L	R1, #8
0x273C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2740	0x00340948  CALL	_GPIO_Digital_Input+0
0x2744	0x003009D5  JMP	L_easyft90x_v7_FT900__gpioInit_125
L_easyft90x_v7_FT900__gpioInit_124:
0x2748	0x64100008  LDK.L	R1, #8
0x274C	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x2750	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_125:
0x2754	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_126:
; dir start address is: 4 (R1)
0x2758	0x59E0C012  CMP.B	R1, #1
0x275C	0x002009DC  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_127
; dir end address is: 4 (R1)
0x2760	0x64100020  LDK.L	R1, #32
0x2764	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2768	0x00340948  CALL	_GPIO_Digital_Input+0
0x276C	0x003009DF  JMP	L_easyft90x_v7_FT900__gpioInit_128
L_easyft90x_v7_FT900__gpioInit_127:
0x2770	0x64100020  LDK.L	R1, #32
0x2774	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2778	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_128:
0x277C	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_129:
; dir start address is: 4 (R1)
0x2780	0x59E0C012  CMP.B	R1, #1
0x2784	0x002009E6  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_130
; dir end address is: 4 (R1)
0x2788	0x64100010  LDK.L	R1, #16
0x278C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2790	0x00340948  CALL	_GPIO_Digital_Input+0
0x2794	0x003009E9  JMP	L_easyft90x_v7_FT900__gpioInit_131
L_easyft90x_v7_FT900__gpioInit_130:
0x2798	0x64100010  LDK.L	R1, #16
0x279C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x27A0	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_131:
0x27A4	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_132:
; dir start address is: 4 (R1)
0x27A8	0x59E0C012  CMP.B	R1, #1
0x27AC	0x002009F0  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_133
; dir end address is: 4 (R1)
0x27B0	0x64100010  LDK.L	R1, #16
0x27B4	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x27B8	0x00340948  CALL	_GPIO_Digital_Input+0
0x27BC	0x003009F3  JMP	L_easyft90x_v7_FT900__gpioInit_134
L_easyft90x_v7_FT900__gpioInit_133:
0x27C0	0x64100010  LDK.L	R1, #16
0x27C4	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x27C8	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_134:
0x27CC	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_135:
; dir start address is: 4 (R1)
0x27D0	0x59E0C012  CMP.B	R1, #1
0x27D4	0x002009FA  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_136
; dir end address is: 4 (R1)
0x27D8	0x64100020  LDK.L	R1, #32
0x27DC	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x27E0	0x00340948  CALL	_GPIO_Digital_Input+0
0x27E4	0x003009FD  JMP	L_easyft90x_v7_FT900__gpioInit_137
L_easyft90x_v7_FT900__gpioInit_136:
0x27E8	0x64100020  LDK.L	R1, #32
0x27EC	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x27F0	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_137:
0x27F4	0x00300A19  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_138:
0x27F8	0x64000001  LDK.L	R0, #1
0x27FC	0x00300A1A  JMP	L_end__gpioInit_1
;__ef_ft900_gpio.c, 98 :: 		}
L_easyft90x_v7_FT900__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2800	0x59E04002  CMP.B	R0, #0
0x2804	0x00280986  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_12
0x2808	0x59E04012  CMP.B	R0, #1
0x280C	0x00280990  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_15
0x2810	0x59E04022  CMP.B	R0, #2
0x2814	0x0028099A  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_18
0x2818	0x59E04032  CMP.B	R0, #3
0x281C	0x002809A4  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_111
0x2820	0x59E04042  CMP.B	R0, #4
0x2824	0x002809AE  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_114
0x2828	0x59E04052  CMP.B	R0, #5
0x282C	0x002809B8  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_117
0x2830	0x59E04062  CMP.B	R0, #6
0x2834	0x002809C2  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_120
0x2838	0x59E04072  CMP.B	R0, #7
0x283C	0x002809CC  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_123
0x2840	0x59E04082  CMP.B	R0, #8
0x2844	0x002809D6  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_126
0x2848	0x59E04092  CMP.B	R0, #9
0x284C	0x002809E0  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_129
0x2850	0x59E040A2  CMP.B	R0, #10
0x2854	0x002809EA  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_132
0x2858	0x59E040B2  CMP.B	R0, #11
0x285C	0x002809F4  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2860	0x003009FE  JMP	L_easyft90x_v7_FT900__gpioInit_138
L_easyft90x_v7_FT900__gpioInit_11:
;__ef_ft900_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x2864	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x2868	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 481 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 483 :: 		
0x2520	0x6C30094C  LPM.L	R3, $+16
0x2524	0x64200000  LDK.L	R2, #0
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2528	0x0034072A  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 484 :: 		
L_end_GPIO_Digital_Input:
0x252C	0xA0000000  RETURN	
0x2530	0x00100215  	#1049109
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1CA8	0x95D00004  LINK	LR, #4
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; dir start address is: 8 (R2)
; config start address is: 12 (R3)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 20 (R5)
0x1CAC	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_GPIO.c, 390 :: 		
0x1CB0	0x4441C109  LSHR.L	R4, R3, #16
; config end address is: 12 (R3)
; configHigh start address is: 24 (R6)
0x1CB4	0x4462400D  BEXTU.L	R6, R4, #0
;__Lib_GPIO.c, 392 :: 		
0x1CB8	0x6441008C  LDK.L	R4, #GPIO_PORT_64_66+0
0x1CBC	0x5DE00042  CMP.L	R0, R4
0x1CC0	0x00200733  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 12 (R3)
0x1CC4	0x64300003  LDK.L	R3, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 12 (R3)
0x1CC8	0x00300734  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 12 (R3)
0x1CCC	0x64300008  LDK.L	R3, #8
; portNumOfPins end address is: 12 (R3)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 12 (R3)
; clearMask start address is: 32 (R8)
0x1CD0	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x1CD4	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x1CD8	0x64410003  LDK.L	R4, #65539
0x1CDC	0x44428044  AND.L	R4, R5, R4
0x1CE0	0x5DE24002  CMP.L	R4, #0
0x1CE4	0x0028073F  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x1CE8	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x1CEC	0x44434014  AND.L	R4, R6, #1
0x1CF0	0x4442400D  BEXTU.L	R4, R4, #0
0x1CF4	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x1CF8	0x0030073F  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1CFC	0x6442000C  LDK.L	R4, #131084
0x1D00	0x44428044  AND.L	R4, R5, R4
0x1D04	0x5DE24002  CMP.L	R4, #0
0x1D08	0x00280748  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x1D0C	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x1D10	0x44434024  AND.L	R4, R6, #2
0x1D14	0x4442400D  BEXTU.L	R4, R4, #0
0x1D18	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x1D1C	0x00300748  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1D20	0x6C4007A4  LPM.L	R4, $+368
0x1D24	0x44428044  AND.L	R4, R5, R4
0x1D28	0x5DE24002  CMP.L	R4, #0
0x1D2C	0x00280754  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x1D30	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x1D34	0x444340C4  AND.L	R4, R6, #12
0x1D38	0x4442400D  BEXTU.L	R4, R4, #0
0x1D3C	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
0x1D40	0xB5F38000  STI.L	SP, #0, R7
0x1D44	0x44744000  MOVE.L	R7, R8
0x1D48	0xAC8F8000  LDI.L	R8, SP, #0
;__Lib_GPIO.c, 421 :: 		
0x1D4C	0x00300757  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x1D50	0xB5F40000  STI.L	SP, #0, R8
0x1D54	0x4483C000  MOVE.L	R8, R7
0x1D58	0xAC7F8000  LDI.L	R7, SP, #0
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x1D5C	0x6C4007A5  LPM.L	R4, $+312
0x1D60	0x44428044  AND.L	R4, R5, R4
; configLow end address is: 20 (R5)
0x1D64	0x5DE24002  CMP.L	R4, #0
0x1D68	0x00280760  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x1D6C	0x4473C305  OR.L	R7, R7, #48
;__Lib_GPIO.c, 426 :: 		
0x1D70	0x44434304  AND.L	R4, R6, #48
0x1D74	0x4442400D  BEXTU.L	R4, R4, #0
; configHigh end address is: 24 (R6)
0x1D78	0x44840045  OR.L	R8, R8, R4
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 427 :: 		
0x1D7C	0x00300760  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
0x1D80	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x1D84	0x44400042  SUB.L	R4, R0, R4
0x1D88	0x44524038  ASHL.L	R5, R4, #3
0x1D8C	0x6441001C  LDK.L	R4, #PIN_00_03+0
0x1D90	0x44420050  ADD.L	R4, R4, R5
; regByteAddr start address is: 16 (R4)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x1D94	0x44B0D00D  BEXTU.L	R11, R1, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 40 (R10)
0x1D98	0x64A00000  LDK.L	R10, #0
; portNumOfPins end address is: 12 (R3)
; regByteAddr end address is: 16 (R4)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
; port end address is: 0 (R0)
0x1D9C	0x4491D00D  BEXTU.L	R9, R3, #256
0x1DA0	0x44324000  MOVE.L	R3, R4
L_GPIO_Config28:
; cnt start address is: 40 (R10)
; regByteAddr start address is: 12 (R3)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 12 (R3)
; regByteAddr end address is: 12 (R3)
; clearMask start address is: 28 (R7)
; clearMask end address is: 28 (R7)
; setMask start address is: 32 (R8)
; setMask end address is: 32 (R8)
; portNumOfPins start address is: 36 (R9)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1DA4	0x5DE50092  CMP.L	R10, R9
0x1DA8	0x0060077E  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 32 (R8)
; clearMask start address is: 28 (R7)
; regByteAddr start address is: 12 (R3)
0x1DAC	0x4445C014  AND.L	R4, R11, #1
0x1DB0	0x5DE24002  CMP.L	R4, #0
0x1DB4	0x0028077B  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x1DB8	0x445180A0  ADD.L	R5, R3, R10
0x1DBC	0xA8428000  LDI.B	R4, R5, #0
0x1DC0	0x444243F4  AND.L	R4, R4, #63
0x1DC4	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 437 :: 		
0x1DC8	0x446180A0  ADD.L	R6, R3, R10
0x1DCC	0x4453FFF6  XOR.L	R5, R7, #-1
0x1DD0	0xA8430000  LDI.B	R4, R6, #0
0x1DD4	0x44420054  AND.L	R4, R4, R5
0x1DD8	0xB0620000  STI.B	R6, #0, R4
;__Lib_GPIO.c, 438 :: 		
0x1DDC	0x445180A0  ADD.L	R5, R3, R10
0x1DE0	0xA8428000  LDI.B	R4, R5, #0
0x1DE4	0x44420085  OR.L	R4, R4, R8
0x1DE8	0xB0520000  STI.B	R5, #0, R4
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x1DEC	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x1DF0	0x44A54010  ADD.L	R10, R10, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 12 (R3)
; clearMask end address is: 28 (R7)
; setMask end address is: 32 (R8)
; portNumOfPins end address is: 36 (R9)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 40 (R10)
0x1DF4	0x00300769  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 32 (R8)
0x1DF8	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 28 (R7)
0x1DFC	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 12 (R3)
0x1E00	0x4430D00D  BEXTU.L	R3, R1, #256
; pinMask end address is: 4 (R1)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x1E04	0x64100000  LDK.L	R1, #0
; dir end address is: 8 (R2)
; cnt end address is: 4 (R1)
; port end address is: 0 (R0)
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; tmpPinMask end address is: 12 (R3)
0x1E08	0xB5F08000  STI.L	SP, #0, R1
0x1E0C	0x4411500D  BEXTU.L	R1, R2, #256
0x1E10	0xAC2F8000  LDI.L	R2, SP, #0
L_GPIO_Config32:
; cnt start address is: 8 (R2)
; dir start address is: 4 (R1)
; tmpPinMask start address is: 12 (R3)
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
; port start address is: 0 (R0)
; dir start address is: 4 (R1)
; dir end address is: 4 (R1)
0x1E14	0x5DE14202  CMP.L	R2, #32
0x1E18	0x00600794  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 4 (R1)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 4 (R1)
0x1E1C	0x4441C014  AND.L	R4, R3, #1
0x1E20	0x5DE24002  CMP.L	R4, #0
0x1E24	0x00280791  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x1E28	0x6440000C  LDK.L	R4, #12
0x1E2C	0x44420028  ASHL.L	R4, R4, R2
0x1E30	0x44840045  OR.L	R8, R8, R4
;__Lib_GPIO.c, 456 :: 		
0x1E34	0x4440D00D  BEXTU.L	R4, R1, #256
0x1E38	0x44420028  ASHL.L	R4, R4, R2
0x1E3C	0x44738045  OR.L	R7, R7, R4
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 457 :: 		
0x1E40	0x00300791  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1E44	0x4431C019  LSHR.L	R3, R3, #1
;__Lib_GPIO.c, 451 :: 		
0x1E48	0x44214040  ADD.L	R2, R2, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 4 (R1)
; tmpPinMask end address is: 12 (R3)
; cnt end address is: 8 (R2)
0x1E4C	0x00300785  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x1E50	0x64410084  LDK.L	R4, #GPIO_VAL_00_31+0
0x1E54	0x44400042  SUB.L	R4, R0, R4
; port end address is: 0 (R0)
0x1E58	0x44524028  ASHL.L	R5, R4, #2
0x1E5C	0x64410060  LDK.L	R4, #GPIO_CFG_00_07+0
0x1E60	0x44620050  ADD.L	R6, R4, R5
; regLongAddr start address is: 0 (R0)
0x1E64	0x44034000  MOVE.L	R0, R6
;__Lib_GPIO.c, 462 :: 		
0x1E68	0x44547FF6  XOR.L	R5, R8, #-1
; clearMask end address is: 32 (R8)
0x1E6C	0xAC430000  LDI.L	R4, R6, #0
0x1E70	0x44420054  AND.L	R4, R4, R5
0x1E74	0xB4620000  STI.L	R6, #0, R4
;__Lib_GPIO.c, 463 :: 		
0x1E78	0xAC400000  LDI.L	R4, R0, #0
0x1E7C	0x44420075  OR.L	R4, R4, R7
; setMask end address is: 28 (R7)
0x1E80	0xB4020000  STI.L	R0, #0, R4
; regLongAddr end address is: 0 (R0)
;__Lib_GPIO.c, 465 :: 		
0x1E84	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x1E88	0x99D00000  UNLINK	LR
0x1E8C	0xA0000000  RETURN	
0x1E90	0x000C00F0  	#786672
0x1E94	0x00300F00  	#3149568
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x2560	0x6C30095C  LPM.L	R3, $+16
0x2564	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2568	0x0034072A  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x256C	0xA0000000  RETURN	
0x2570	0x00100215  	#1049109
; end of _GPIO_Digital_Output
easyft90x_v7_FT900__gpioInit_2:
;__ef_ft900_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 104 :: 		switch( pin )
0x288C	0x00300A9E  JMP	L_easyft90x_v7_FT900__gpioInit_239
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_241:
0x2890	0x59E0C012  CMP.B	R1, #1
0x2894	0x00200A2A  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_242
; dir end address is: 4 (R1)
0x2898	0x64100040  LDK.L	R1, #64
0x289C	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x28A0	0x00340948  CALL	_GPIO_Digital_Input+0
0x28A4	0x00300A2D  JMP	L_easyft90x_v7_FT900__gpioInit_243
L_easyft90x_v7_FT900__gpioInit_242:
0x28A8	0x64100040  LDK.L	R1, #64
0x28AC	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x28B0	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_243:
0x28B4	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_244:
; dir start address is: 4 (R1)
0x28B8	0x59E0C012  CMP.B	R1, #1
0x28BC	0x00200A34  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_245
; dir end address is: 4 (R1)
0x28C0	0x64100010  LDK.L	R1, #16
0x28C4	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x28C8	0x00340948  CALL	_GPIO_Digital_Input+0
0x28CC	0x00300A37  JMP	L_easyft90x_v7_FT900__gpioInit_246
L_easyft90x_v7_FT900__gpioInit_245:
0x28D0	0x64100010  LDK.L	R1, #16
0x28D4	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x28D8	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_246:
0x28DC	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_247:
; dir start address is: 4 (R1)
0x28E0	0x59E0C012  CMP.B	R1, #1
0x28E4	0x00200A3E  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_248
; dir end address is: 4 (R1)
0x28E8	0x64100020  LDK.L	R1, #32
0x28EC	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x28F0	0x00340948  CALL	_GPIO_Digital_Input+0
0x28F4	0x00300A41  JMP	L_easyft90x_v7_FT900__gpioInit_249
L_easyft90x_v7_FT900__gpioInit_248:
0x28F8	0x64100020  LDK.L	R1, #32
0x28FC	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2900	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_249:
0x2904	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_250:
; dir start address is: 4 (R1)
0x2908	0x59E0C012  CMP.B	R1, #1
0x290C	0x00200A48  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_251
; dir end address is: 4 (R1)
0x2910	0x64100008  LDK.L	R1, #8
0x2914	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2918	0x00340948  CALL	_GPIO_Digital_Input+0
0x291C	0x00300A4B  JMP	L_easyft90x_v7_FT900__gpioInit_252
L_easyft90x_v7_FT900__gpioInit_251:
0x2920	0x64100008  LDK.L	R1, #8
0x2924	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2928	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_252:
0x292C	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_253:
; dir start address is: 4 (R1)
0x2930	0x59E0C012  CMP.B	R1, #1
0x2934	0x00200A52  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_254
; dir end address is: 4 (R1)
0x2938	0x64100040  LDK.L	R1, #64
0x293C	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2940	0x00340948  CALL	_GPIO_Digital_Input+0
0x2944	0x00300A55  JMP	L_easyft90x_v7_FT900__gpioInit_255
L_easyft90x_v7_FT900__gpioInit_254:
0x2948	0x64100040  LDK.L	R1, #64
0x294C	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2950	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_255:
0x2954	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_256:
; dir start address is: 4 (R1)
0x2958	0x59E0C012  CMP.B	R1, #1
0x295C	0x00200A5C  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_257
; dir end address is: 4 (R1)
0x2960	0x64100020  LDK.L	R1, #32
0x2964	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2968	0x00340948  CALL	_GPIO_Digital_Input+0
0x296C	0x00300A5F  JMP	L_easyft90x_v7_FT900__gpioInit_258
L_easyft90x_v7_FT900__gpioInit_257:
0x2970	0x64100020  LDK.L	R1, #32
0x2974	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x2978	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_258:
0x297C	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_259:
; dir start address is: 4 (R1)
0x2980	0x59E0C012  CMP.B	R1, #1
0x2984	0x00200A66  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_260
; dir end address is: 4 (R1)
0x2988	0x64100002  LDK.L	R1, #2
0x298C	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x2990	0x00340948  CALL	_GPIO_Digital_Input+0
0x2994	0x00300A69  JMP	L_easyft90x_v7_FT900__gpioInit_261
L_easyft90x_v7_FT900__gpioInit_260:
0x2998	0x64100002  LDK.L	R1, #2
0x299C	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x29A0	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_261:
0x29A4	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_262:
; dir start address is: 4 (R1)
0x29A8	0x59E0C012  CMP.B	R1, #1
0x29AC	0x00200A70  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_263
; dir end address is: 4 (R1)
0x29B0	0x64100020  LDK.L	R1, #32
0x29B4	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x29B8	0x00340948  CALL	_GPIO_Digital_Input+0
0x29BC	0x00300A73  JMP	L_easyft90x_v7_FT900__gpioInit_264
L_easyft90x_v7_FT900__gpioInit_263:
0x29C0	0x64100020  LDK.L	R1, #32
0x29C4	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x29C8	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_264:
0x29CC	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_265:
; dir start address is: 4 (R1)
0x29D0	0x59E0C012  CMP.B	R1, #1
0x29D4	0x00200A7A  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_266
; dir end address is: 4 (R1)
0x29D8	0x64100020  LDK.L	R1, #32
0x29DC	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x29E0	0x00340948  CALL	_GPIO_Digital_Input+0
0x29E4	0x00300A7D  JMP	L_easyft90x_v7_FT900__gpioInit_267
L_easyft90x_v7_FT900__gpioInit_266:
0x29E8	0x64100020  LDK.L	R1, #32
0x29EC	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x29F0	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_267:
0x29F4	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_268:
; dir start address is: 4 (R1)
0x29F8	0x59E0C012  CMP.B	R1, #1
0x29FC	0x00200A84  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_269
; dir end address is: 4 (R1)
0x2A00	0x64100010  LDK.L	R1, #16
0x2A04	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2A08	0x00340948  CALL	_GPIO_Digital_Input+0
0x2A0C	0x00300A87  JMP	L_easyft90x_v7_FT900__gpioInit_270
L_easyft90x_v7_FT900__gpioInit_269:
0x2A10	0x64100010  LDK.L	R1, #16
0x2A14	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x2A18	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_270:
0x2A1C	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_271:
; dir start address is: 4 (R1)
0x2A20	0x59E0C012  CMP.B	R1, #1
0x2A24	0x00200A8E  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_272
; dir end address is: 4 (R1)
0x2A28	0x64100010  LDK.L	R1, #16
0x2A2C	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2A30	0x00340948  CALL	_GPIO_Digital_Input+0
0x2A34	0x00300A91  JMP	L_easyft90x_v7_FT900__gpioInit_273
L_easyft90x_v7_FT900__gpioInit_272:
0x2A38	0x64100010  LDK.L	R1, #16
0x2A3C	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2A40	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_273:
0x2A44	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_274:
; dir start address is: 4 (R1)
0x2A48	0x59E0C012  CMP.B	R1, #1
0x2A4C	0x00200A98  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_275
; dir end address is: 4 (R1)
0x2A50	0x64100020  LDK.L	R1, #32
0x2A54	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2A58	0x00340948  CALL	_GPIO_Digital_Input+0
0x2A5C	0x00300A9B  JMP	L_easyft90x_v7_FT900__gpioInit_276
L_easyft90x_v7_FT900__gpioInit_275:
0x2A60	0x64100020  LDK.L	R1, #32
0x2A64	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x2A68	0x00340958  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_276:
0x2A6C	0x00300AB7  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_277:
0x2A70	0x64000001  LDK.L	R0, #1
0x2A74	0x00300AB8  JMP	L_end__gpioInit_2
;__ef_ft900_gpio.c, 119 :: 		}
L_easyft90x_v7_FT900__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2A78	0x59E04002  CMP.B	R0, #0
0x2A7C	0x00280A24  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_241
0x2A80	0x59E04012  CMP.B	R0, #1
0x2A84	0x00280A2E  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_244
0x2A88	0x59E04022  CMP.B	R0, #2
0x2A8C	0x00280A38  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_247
0x2A90	0x59E04032  CMP.B	R0, #3
0x2A94	0x00280A42  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_250
0x2A98	0x59E04042  CMP.B	R0, #4
0x2A9C	0x00280A4C  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_253
0x2AA0	0x59E04052  CMP.B	R0, #5
0x2AA4	0x00280A56  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_256
0x2AA8	0x59E04062  CMP.B	R0, #6
0x2AAC	0x00280A60  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_259
0x2AB0	0x59E04072  CMP.B	R0, #7
0x2AB4	0x00280A6A  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_262
0x2AB8	0x59E04082  CMP.B	R0, #8
0x2ABC	0x00280A74  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_265
0x2AC0	0x59E04092  CMP.B	R0, #9
0x2AC4	0x00280A7E  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_268
0x2AC8	0x59E040A2  CMP.B	R0, #10
0x2ACC	0x00280A88  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_271
0x2AD0	0x59E040B2  CMP.B	R0, #11
0x2AD4	0x00280A92  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2AD8	0x00300A9C  JMP	L_easyft90x_v7_FT900__gpioInit_277
L_easyft90x_v7_FT900__gpioInit_240:
;__ef_ft900_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x2ADC	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x2AE0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_2
_mikrobus_i2cInit:
;easyft90x_v7_FT900.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easyft90x_v7_FT900.c, 224 :: 		switch( bus )
0x3878	0x00300E27  JMP	L_mikrobus_i2cInit88
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit90:
0x387C	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x3880	0x00340A1B  CALL	easyft90x_v7_FT900__i2cInit_1+0
0x3884	0x00300E2C  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit91:
; cfg start address is: 4 (R1)
0x3888	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x388C	0x00340D45  CALL	easyft90x_v7_FT900__i2cInit_2+0
0x3890	0x00300E2C  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit92:
0x3894	0x64000001  LDK.L	R0, #1
0x3898	0x00300E2C  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 245 :: 		}
L_mikrobus_i2cInit88:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x389C	0x59E04002  CMP.B	R0, #0
0x38A0	0x00280E1F  JMPC	R30, Z, #1, L_mikrobus_i2cInit90
0x38A4	0x59E04012  CMP.B	R0, #1
0x38A8	0x00280E22  JMPC	R30, Z, #1, L_mikrobus_i2cInit91
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x38AC	0x00300E25  JMP	L_mikrobus_i2cInit92
;easyft90x_v7_FT900.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x38B0	0xA0000000  RETURN	
; end of _mikrobus_i2cInit
easyft90x_v7_FT900__i2cInit_1:
;__ef_ft900_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_i2c.c, 31 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x286C	0x44104040  ADD.L	R1, R0, #4
0x2870	0xCC208000  LPMI.L	R2, R1, #0
0x2874	0xCC100000  LPMI.L	R1, R0, #0
; cfg end address is: 0 (R0)
0x2878	0x4400D00D  BEXTU.L	R0, R1, #256
0x287C	0x4411500D  BEXTU.L	R1, R2, #256
0x2880	0x003408C0  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x2884	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x2888	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_1
_I2CM1_Init:
;__Lib_I2C.c, 262 :: 		
; swap start address is: 4 (R1)
; speedMode start address is: 0 (R0)
0x2300	0x95D00008  LINK	LR, #8
0x2304	0x4430500D  BEXTU.L	R3, R0, #256
0x2308	0x4450D00D  BEXTU.L	R5, R1, #256
; swap end address is: 4 (R1)
; speedMode end address is: 0 (R0)
; speedMode start address is: 12 (R3)
; swap start address is: 20 (R5)
;__Lib_I2C.c, 267 :: 		
0x230C	0x642FFFFF  LDK.L	R2, #_I2CM1_Soft_Reset+0
0x2310	0xBC20016C  STA.L	_I2CM_Soft_Reset_Ptr+0, R2
;__Lib_I2C.c, 268 :: 		
0x2314	0x642022EC  LDK.L	R2, #_I2CM1_Set_Slave_Address+0
0x2318	0xBC200170  STA.L	_I2CM_Set_Slave_Address_Ptr+0, R2
;__Lib_I2C.c, 269 :: 		
0x231C	0x64201438  LDK.L	R2, #_I2CM1_Write+0
0x2320	0xBC200174  STA.L	_I2CM_Write_Ptr+0, R2
;__Lib_I2C.c, 270 :: 		
0x2324	0x642FFFFF  LDK.L	R2, #_I2CM1_Write_10Bit+0
0x2328	0xBC200178  STA.L	_I2CM_Write_10Bit_Ptr+0, R2
;__Lib_I2C.c, 271 :: 		
0x232C	0x6420155C  LDK.L	R2, #_I2CM1_Write_Bytes+0
0x2330	0xBC20017C  STA.L	_I2CM_Write_Bytes_Ptr+0, R2
;__Lib_I2C.c, 272 :: 		
0x2334	0x64200F40  LDK.L	R2, #_I2CM1_Read+0
0x2338	0xBC200180  STA.L	_I2CM_Read_Ptr+0, R2
;__Lib_I2C.c, 273 :: 		
0x233C	0x64201AC0  LDK.L	R2, #_I2CM1_Read_10Bit+0
0x2340	0xBC200184  STA.L	_I2CM_Read_10Bit_Ptr+0, R2
;__Lib_I2C.c, 274 :: 		
0x2344	0x642017DC  LDK.L	R2, #_I2CM1_Read_Bytes+0
0x2348	0xBC200188  STA.L	_I2CM_Read_Bytes_Ptr+0, R2
;__Lib_I2C.c, 276 :: 		
0x234C	0x003407E4  CALL	_Get_Peripheral_Clock_kHz+0
0x2350	0x642003E8  LDK.L	R2, #1000
0x2354	0xF4200028  MUL.L	R2, R0, R2
; sysClk start address is: 0 (R0)
0x2358	0x44014000  MOVE.L	R0, R2
;__Lib_I2C.c, 278 :: 		
0x235C	0x64200000  LDK.L	R2, #0
0x2360	0xB820007C  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R2
;__Lib_I2C.c, 281 :: 		
0x2364	0xC4210008  LDA.L	R2, CLKCFG+0
0x2368	0x4421629B  BINS.L	R2, R2, #553
0x236C	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_I2C.c, 290 :: 		
0x2370	0x59E1C002  CMP.B	R3, #0
0x2374	0x002008E5  JMPC	R30, Z, #0, L_I2CM1_Init2
;__Lib_I2C.c, 292 :: 		
0x2378	0x64200002  LDK.L	R2, #2
0x237C	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 293 :: 		
0x2380	0x64200002  LDK.L	R2, #2
0x2384	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 294 :: 		
0x2388	0x642186A0  LDK.L	R2, #100000
0x238C	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 295 :: 		
0x2390	0x00300901  JMP	L_I2CM1_Init3
L_I2CM1_Init2:
;__Lib_I2C.c, 296 :: 		
0x2394	0x59E1C012  CMP.B	R3, #1
0x2398	0x002008EE  JMPC	R30, Z, #0, L_I2CM1_Init4
;__Lib_I2C.c, 298 :: 		
0x239C	0x64200002  LDK.L	R2, #2
0x23A0	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 299 :: 		
0x23A4	0x64200001  LDK.L	R2, #1
0x23A8	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 300 :: 		
0x23AC	0x64261A80  LDK.L	R2, #400000
0x23B0	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 301 :: 		
0x23B4	0x00300901  JMP	L_I2CM1_Init5
L_I2CM1_Init4:
;__Lib_I2C.c, 302 :: 		
0x23B8	0x59E1C022  CMP.B	R3, #2
0x23BC	0x002008F7  JMPC	R30, Z, #0, L_I2CM1_Init6
;__Lib_I2C.c, 304 :: 		
0x23C0	0x64200002  LDK.L	R2, #2
0x23C4	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 305 :: 		
0x23C8	0x64200001  LDK.L	R2, #1
0x23CC	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 306 :: 		
0x23D0	0x6C20092B  LPM.L	R2, $+220
0x23D4	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 307 :: 		
0x23D8	0x00300901  JMP	L_I2CM1_Init7
L_I2CM1_Init6:
;__Lib_I2C.c, 308 :: 		
0x23DC	0x59E1C032  CMP.B	R3, #3
0x23E0	0x00200901  JMPC	R30, Z, #0, L_I2CM1_Init8
;__Lib_I2C.c, 310 :: 		
0x23E4	0x64200002  LDK.L	R2, #2
0x23E8	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 311 :: 		
0x23EC	0x64200001  LDK.L	R2, #1
0x23F0	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 312 :: 		
0x23F4	0x6C20092C  LPM.L	R2, $+188
0x23F8	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 314 :: 		
0x23FC	0x64200001  LDK.L	R2, #1
0x2400	0xB820007C  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R2
;__Lib_I2C.c, 315 :: 		
L_I2CM1_Init8:
L_I2CM1_Init7:
L_I2CM1_Init5:
L_I2CM1_Init3:
;__Lib_I2C.c, 318 :: 		
0x2404	0x59E1C002  CMP.B	R3, #0
0x2408	0x00280908  JMPC	R30, Z, #1, L__I2CM1_Init102
0x240C	0x59E1C012  CMP.B	R3, #1
0x2410	0x00280908  JMPC	R30, Z, #1, L__I2CM1_Init101
0x2414	0x59E1C022  CMP.B	R3, #2
0x2418	0x00280908  JMPC	R30, Z, #1, L__I2CM1_Init100
0x241C	0x00300917  JMP	L_I2CM1_Init11
; speedMode end address is: 12 (R3)
L__I2CM1_Init102:
L__I2CM1_Init101:
L__I2CM1_Init100:
;__Lib_I2C.c, 321 :: 		
0x2420	0xAC2F8004  LDI.L	R2, SP, #4
0x2424	0x44414018  ASHL.L	R4, R2, #1
0x2428	0xA83F8001  LDI.B	R3, SP, #1
0x242C	0xA82F8000  LDI.B	R2, SP, #0
0x2430	0x44210030  ADD.L	R2, R2, R3
0x2434	0x4421400C  BEXTS.L	R2, R2, #0
0x2438	0xF4220028  MUL.L	R2, R4, R2
0x243C	0xF4200020  UDIV.L	R2, R0, R2
; sysClk end address is: 0 (R0)
0x2440	0x44214012  SUB.L	R2, R2, #1
;__Lib_I2C.c, 322 :: 		
0x2444	0x4421500D  BEXTU.L	R2, R2, #256
0x2448	0x443147F4  AND.L	R3, R2, #127
;__Lib_I2C.c, 323 :: 		
0x244C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2450	0x44214030  ADD.L	R2, R2, #3
0x2454	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 324 :: 		
0x2458	0x00300927  JMP	L_I2CM1_Init12
L_I2CM1_Init11:
;__Lib_I2C.c, 326 :: 		
; sysClk start address is: 0 (R0)
; speedMode start address is: 12 (R3)
0x245C	0x59E1C032  CMP.B	R3, #3
0x2460	0x00200927  JMPC	R30, Z, #0, L_I2CM1_Init13
; speedMode end address is: 12 (R3)
;__Lib_I2C.c, 328 :: 		
0x2464	0xAC2F8004  LDI.L	R2, SP, #4
0x2468	0x44414018  ASHL.L	R4, R2, #1
0x246C	0xA83F8001  LDI.B	R3, SP, #1
0x2470	0xA82F8000  LDI.B	R2, SP, #0
0x2474	0x44210030  ADD.L	R2, R2, R3
0x2478	0x4421400C  BEXTS.L	R2, R2, #0
0x247C	0xF4220028  MUL.L	R2, R4, R2
0x2480	0xF4200020  UDIV.L	R2, R0, R2
; sysClk end address is: 0 (R0)
0x2484	0x44214012  SUB.L	R2, R2, #1
;__Lib_I2C.c, 329 :: 		
0x2488	0x4421500D  BEXTU.L	R2, R2, #256
0x248C	0x44314C05  OR.L	R3, R2, #192
;__Lib_I2C.c, 330 :: 		
0x2490	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2494	0x44214030  ADD.L	R2, R2, #3
0x2498	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 331 :: 		
L_I2CM1_Init13:
L_I2CM1_Init12:
;__Lib_I2C.c, 333 :: 		
0x249C	0x4402D00D  BEXTU.L	R0, R5, #256
; swap end address is: 20 (R5)
0x24A0	0x00340712  CALL	__Lib_I2C_I2CM1_Pad_Init+0
;__Lib_I2C.c, 334 :: 		
L_end_I2CM1_Init:
0x24A4	0x99D00000  UNLINK	LR
0x24A8	0xA0000000  RETURN	
0x24AC	0x000F4240  	#1000000
0x24B0	0x0033E140  	#3400000
; end of _I2CM1_Init
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x1F90	0xC4010008  LDA.L	R0, CLKCFG+0
0x1F94	0x440043FD  BEXTU.L	R0, R0, #63
0x1F98	0x5DE04002  CMP.L	R0, #0
0x1F9C	0x002807F1  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x1FA0	0xC4010008  LDA.L	R0, CLKCFG+0
0x1FA4	0x44004109  LSHR.L	R0, R0, #16
0x1FA8	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x1FAC	0x64000001  LDK.L	R0, #1
0x1FB0	0x44100018  ASHL.L	R1, R0, R1
0x1FB4	0x4410C00C  BEXTS.L	R1, R1, #0
0x1FB8	0x640186A0  LDK.L	R0, #100000
0x1FBC	0xF4000012  DIV.L	R0, R0, R1
0x1FC0	0x003007F2  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x1FC4	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x1FC8	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_I2C_I2CM1_Pad_Init:
;__Lib_I2C.c, 230 :: 		
; swap start address is: 0 (R0)
; swap end address is: 0 (R0)
; swap start address is: 0 (R0)
;__Lib_I2C.c, 232 :: 		
0x1C48	0x59E04012  CMP.B	R0, #1
0x1C4C	0x00200720  JMPC	R30, Z, #0, L___Lib_I2C_I2CM1_Pad_Init0
; swap end address is: 0 (R0)
;__Lib_I2C.c, 235 :: 		
0x1C50	0xC4110018  LDA.L	R1, MSC0CFG+0
0x1C54	0x4410E3DB  BINS.L	R1, R1, #573
0x1C58	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_I2C.c, 238 :: 		
0x1C5C	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1C60	0x6410FFFF  LDK.L	R1, #65535
0x1C64	0x44110014  AND.L	R1, R2, R1
0x1C68	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 239 :: 		
0x1C6C	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1C70	0x6C100729  LPM.L	R1, $+52
0x1C74	0x44110015  OR.L	R1, R2, R1
0x1C78	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 242 :: 		
0x1C7C	0x00300728  JMP	L___Lib_I2C_I2CM1_Pad_Init1
L___Lib_I2C_I2CM1_Pad_Init0:
;__Lib_I2C.c, 246 :: 		
0x1C80	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1C84	0x641F0000  LDK.L	R1, #-65536
0x1C88	0x44110014  AND.L	R1, R2, R1
0x1C8C	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 247 :: 		
0x1C90	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1C94	0x64105050  LDK.L	R1, #20560
0x1C98	0x44110015  OR.L	R1, R2, R1
0x1C9C	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 249 :: 		
L___Lib_I2C_I2CM1_Pad_Init1:
;__Lib_I2C.c, 250 :: 		
L_end_I2CM1_Pad_Init:
0x1CA0	0xA0000000  RETURN	
0x1CA4	0x50500000  	#1347420160
; end of __Lib_I2C_I2CM1_Pad_Init
easyft90x_v7_FT900__i2cInit_2:
;__ef_ft900_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_i2c.c, 37 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x3514	0x44104040  ADD.L	R1, R0, #4
0x3518	0xCC208000  LPMI.L	R2, R1, #0
0x351C	0xCC100000  LPMI.L	R1, R0, #0
; cfg end address is: 0 (R0)
0x3520	0x4400D00D  BEXTU.L	R0, R1, #256
0x3524	0x4411500D  BEXTU.L	R1, R2, #256
0x3528	0x003408C0  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x352C	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x3530	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x3614	0x00300D91  JMP	L_mikrobus_logInit93
; port end address is: 0 (R0)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit95:
0x3618	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x361C	0x00340CF1  CALL	easyft90x_v7_FT900__log_init1+0
0x3620	0x00300D98  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit96:
; baud start address is: 4 (R1)
0x3624	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x3628	0x00340CFF  CALL	easyft90x_v7_FT900__log_init2+0
0x362C	0x00300D98  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit97:
; baud start address is: 4 (R1)
0x3630	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x3634	0x00340D04  CALL	easyft90x_v7_FT900__log_initUart+0
0x3638	0x00300D98  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit98:
0x363C	0x64000001  LDK.L	R0, #1
0x3640	0x00300D98  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x3644	0x59E04002  CMP.B	R0, #0
0x3648	0x00280D86  JMPC	R30, Z, #1, L_mikrobus_logInit95
0x364C	0x59E04012  CMP.B	R0, #1
0x3650	0x00280D89  JMPC	R30, Z, #1, L_mikrobus_logInit96
0x3654	0x59E04102  CMP.B	R0, #16
0x3658	0x00280D8C  JMPC	R30, Z, #1, L_mikrobus_logInit97
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x365C	0x00300D8F  JMP	L_mikrobus_logInit98
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x3660	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x33C4	0x0034093D  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x33C8	0x641024B4  LDK.L	R1, #_UART2_Write+0
0x33CC	0xBC100144  STA.L	_logger+0, R1
;__ef_ft900_log.c, 27 :: 		return 0;
0x33D0	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x33D4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x24F4	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 684 :: 		
0x24F8	0xC4100134  LDA.L	R1, __Lib_UART_UART2+0
0x24FC	0xB5F08000  STI.L	SP, #0, R1
0x2500	0x64400000  LDK.L	R4, #0
0x2504	0x64300000  LDK.L	R3, #0
0x2508	0x64200003  LDK.L	R2, #3
0x250C	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x2510	0xAC0F8000  LDI.L	R0, SP, #0
0x2514	0x003407A6  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x2518	0x99D00000  UNLINK	LR
0x251C	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1E98	0x95D0000C  LINK	LR, #12
0x1E9C	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x1EA0	0xC4500138  LDA.L	R5, __Lib_UART_UART1+0
0x1EA4	0x5DE58052  CMP.L	R11, R5
0x1EA8	0x002007B4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x1EAC	0x645FFFFF  LDK.L	R5, #_UART1_Read+0
0x1EB0	0xBC500190  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x1EB4	0x645024D4  LDK.L	R5, #_UART1_Write+0
0x1EB8	0xBC500194  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x1EBC	0x645FFFFF  LDK.L	R5, #_UART1_Data_Ready+0
0x1EC0	0xBC500198  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x1EC4	0x645FFFFF  LDK.L	R5, #_UART1_Tx_Idle+0
0x1EC8	0xBC50019C  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x1ECC	0x003007BF  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x1ED0	0xC4500134  LDA.L	R5, __Lib_UART_UART2+0
0x1ED4	0x5DE58052  CMP.L	R11, R5
0x1ED8	0x002007BF  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x1EDC	0x645FFFFF  LDK.L	R5, #_UART2_Read+0
0x1EE0	0xBC500190  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x1EE4	0x645024B4  LDK.L	R5, #_UART2_Write+0
0x1EE8	0xBC500194  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x1EEC	0x645FFFFF  LDK.L	R5, #_UART2_Data_Ready+0
0x1EF0	0xBC500198  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x1EF4	0x645FFFFF  LDK.L	R5, #_UART2_Tx_Idle+0
0x1EF8	0xBC50019C  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x1EFC	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x1F00	0x003407E4  CALL	_Get_Peripheral_Clock_kHz+0
0x1F04	0x645003E8  LDK.L	R5, #1000
0x1F08	0xF4500058  MUL.L	R5, R0, R5
0x1F0C	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x1F10	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x1F14	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x1F18	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x1F1C	0x4405C000  MOVE.L	R0, R11
0x1F20	0x00340414  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x1F24	0x4405C000  MOVE.L	R0, R11
0x1F28	0x00340441  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x1F2C	0x6410000F  LDK.L	R1, #15
0x1F30	0x4405C000  MOVE.L	R0, R11
0x1F34	0x0034037D  CALL	__Lib_UART_UARTx_Read_ICR+0
0x1F38	0x44507FE4  AND.L	R5, R0, #-2
0x1F3C	0x64200026  LDK.L	R2, #38
0x1F40	0x4412D00D  BEXTU.L	R1, R5, #256
0x1F44	0x4405C000  MOVE.L	R0, R11
0x1F48	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x1F4C	0xAC2F8000  LDI.L	R2, SP, #0
0x1F50	0xAC1F8008  LDI.L	R1, SP, #8
0x1F54	0x4405C000  MOVE.L	R0, R11
0x1F58	0x003404A9  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x1F5C	0xA81F8005  LDI.B	R1, SP, #5
0x1F60	0x4405C000  MOVE.L	R0, R11
0x1F64	0x003404D7  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x1F68	0xA81F8004  LDI.B	R1, SP, #4
0x1F6C	0x4405C000  MOVE.L	R0, R11
0x1F70	0x00340494  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x1F74	0xA81F8006  LDI.B	R1, SP, #6
0x1F78	0x4405C000  MOVE.L	R0, R11
0x1F7C	0x00340445  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x1F80	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x1F84	0x0034048B  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x1F88	0x99D00000  UNLINK	LR
0x1F8C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x1050	0xC4100138  LDA.L	R1, __Lib_UART_UART1+0
0x1054	0x5DE00012  CMP.L	R0, R1
0x1058	0x0020042B  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x105C	0xC4110008  LDA.L	R1, CLKCFG+0
0x1060	0x4410C105  OR.L	R1, R1, #16
0x1064	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x1068	0xC421004C  LDA.L	R2, PIN_48_51+0
0x106C	0x641F0000  LDK.L	R1, #-65536
0x1070	0x44110014  AND.L	R1, R2, R1
0x1074	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x1078	0xC421004C  LDA.L	R2, PIN_48_51+0
0x107C	0x6410D0D0  LDK.L	R1, #53456
0x1080	0x44110015  OR.L	R1, R2, R1
0x1084	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x1088	0xC4210018  LDA.L	R2, MSC0CFG+0
0x108C	0x6C10043F  LPM.L	R1, $+112
0x1090	0x44110014  AND.L	R1, R2, R1
0x1094	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x1098	0xC4210018  LDA.L	R2, MSC0CFG+0
0x109C	0x6C100440  LPM.L	R1, $+100
0x10A0	0x44110015  OR.L	R1, R2, R1
0x10A4	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x10A8	0x0030043E  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x10AC	0xC4110008  LDA.L	R1, CLKCFG+0
0x10B0	0x4410C085  OR.L	R1, R1, #8
0x10B4	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x10B8	0xC4210050  LDA.L	R2, PIN_52_55+0
0x10BC	0x641F0000  LDK.L	R1, #-65536
0x10C0	0x44110014  AND.L	R1, R2, R1
0x10C4	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x10C8	0xC4210050  LDA.L	R2, PIN_52_55+0
0x10CC	0x64109090  LDK.L	R1, #37008
0x10D0	0x44110015  OR.L	R1, R2, R1
0x10D4	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x10D8	0xC4210018  LDA.L	R2, MSC0CFG+0
0x10DC	0x6C10043F  LPM.L	R1, $+32
0x10E0	0x44110014  AND.L	R1, R2, R1
0x10E4	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x10E8	0xC4210018  LDA.L	R2, MSC0CFG+0
0x10EC	0x64150000  LDK.L	R1, #327680
0x10F0	0x44110015  OR.L	R1, R2, R1
0x10F4	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x10F8	0xA0000000  RETURN	
0x10FC	0xFF00FFFF  	#-16711681
0x1100	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x1104	0x6420000C  LDK.L	R2, #12
0x1108	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x110C	0x003400F9  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x1110	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x03E4	0x44504000  MOVE.L	R5, R0
0x03E8	0x4460D00D  BEXTU.L	R6, R1, #256
0x03EC	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x03F0	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x03F4	0x4432C560  ADD.L	R3, R5, #86
0x03F8	0xA8318000  LDI.B	R3, R3, #0
0x03FC	0x59E1CBF2  CMP.B	R3, #191
0x0400	0x00200110  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x0404	0x4442C560  ADD.L	R4, R5, #86
0x0408	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x040C	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x0410	0x4432C550  ADD.L	R3, R5, #85
0x0414	0xA8318000  LDI.B	R3, R3, #0
0x0418	0x4431C7F4  AND.L	R3, R3, #127
0x041C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x0420	0x4432C560  ADD.L	R3, R5, #86
0x0424	0xA8318000  LDI.B	R3, R3, #0
0x0428	0x64200027  LDK.L	R2, #39
0x042C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0430	0x4402C000  MOVE.L	R0, R5
0x0434	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x0438	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x043C	0x00300111  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x0440	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x0444	0x59E3C002  CMP.B	R7, #0
0x0448	0x00200115  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x044C	0x4432C540  ADD.L	R3, R5, #84
0x0450	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x0454	0x6420002B  LDK.L	R2, #43
0x0458	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x045C	0x4402C000  MOVE.L	R0, R5
0x0460	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x0464	0x64200035  LDK.L	R2, #53
0x0468	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x046C	0x4402C000  MOVE.L	R0, R5
0x0470	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x0474	0x59E24BF2  CMP.B	R4, #191
0x0478	0x00200127  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x047C	0x4432C560  ADD.L	R3, R5, #86
0x0480	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x0484	0x4432C560  ADD.L	R3, R5, #86
0x0488	0xA8318000  LDI.B	R3, R3, #0
0x048C	0x64200027  LDK.L	R2, #39
0x0490	0x4411D00D  BEXTU.L	R1, R3, #256
0x0494	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0498	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x049C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC318000  LDI.L	R3, R3, #0
0x009C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC318000  LDI.L	R3, R3, #0
0x00AC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC318000  LDI.L	R3, R3, #0
0x00BC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC318000  LDI.L	R3, R3, #0
0x00CC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC318000  LDI.L	R3, R3, #0
0x00DC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC318000  LDI.L	R3, R3, #0
0x00EC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC318000  LDI.L	R3, R3, #0
0x00FC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC318000  LDI.L	R3, R3, #0
0x010C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC318000  LDI.L	R3, R3, #0
0x011C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC318000  LDI.L	R3, R3, #0
0x012C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC318000  LDI.L	R3, R3, #0
0x013C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC318000  LDI.L	R3, R3, #0
0x014C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC318000  LDI.L	R3, R3, #0
0x015C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC318000  LDI.L	R3, R3, #0
0x016C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC318000  LDI.L	R3, R3, #0
0x017C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0A84	0x44504000  MOVE.L	R5, R0
0x0A88	0x4460D00D  BEXTU.L	R6, R1, #256
0x0A8C	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x0A90	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x0A94	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x0A98	0x0030036F  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x0A9C	0x4432C560  ADD.L	R3, R5, #86
0x0AA0	0xA8318000  LDI.B	R3, R3, #0
0x0AA4	0x4431C804  AND.L	R3, R3, #128
0x0AA8	0x59E1C802  CMP.B	R3, #128
0x0AAC	0x002002BB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x0AB0	0x4442C560  ADD.L	R4, R5, #86
0x0AB4	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x0AB8	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x0ABC	0x4432C550  ADD.L	R3, R5, #85
0x0AC0	0xA8318000  LDI.B	R3, R3, #0
0x0AC4	0x4431C7F4  AND.L	R3, R3, #127
0x0AC8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x0ACC	0x4432C560  ADD.L	R3, R5, #86
0x0AD0	0xA8318000  LDI.B	R3, R3, #0
0x0AD4	0x64200027  LDK.L	R2, #39
0x0AD8	0x4411D00D  BEXTU.L	R1, R3, #256
0x0ADC	0x4402C000  MOVE.L	R0, R5
0x0AE0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x0AE4	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x0AE8	0x003002BC  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x0AEC	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x0AF0	0x64200021  LDK.L	R2, #33
0x0AF4	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0AF8	0x4402C000  MOVE.L	R0, R5
0x0AFC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x0B00	0x44324804  AND.L	R3, R4, #128
0x0B04	0x59E1C802  CMP.B	R3, #128
0x0B08	0x002002CB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x0B0C	0x4432C560  ADD.L	R3, R5, #86
0x0B10	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x0B14	0x4432C560  ADD.L	R3, R5, #86
0x0B18	0xA8318000  LDI.B	R3, R3, #0
0x0B1C	0x64200027  LDK.L	R2, #39
0x0B20	0x4411D00D  BEXTU.L	R1, R3, #256
0x0B24	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0B28	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x0B2C	0x0030037C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x0B30	0x4432C560  ADD.L	R3, R5, #86
0x0B34	0xA8318000  LDI.B	R3, R3, #0
0x0B38	0x4431C804  AND.L	R3, R3, #128
0x0B3C	0x59E1C802  CMP.B	R3, #128
0x0B40	0x002002DF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x0B44	0x4442C560  ADD.L	R4, R5, #86
0x0B48	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x0B4C	0x4432C550  ADD.L	R3, R5, #85
0x0B50	0xA8318000  LDI.B	R3, R3, #0
0x0B54	0x4431C7F4  AND.L	R3, R3, #127
0x0B58	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x0B5C	0x4432C560  ADD.L	R3, R5, #86
0x0B60	0xA8318000  LDI.B	R3, R3, #0
0x0B64	0x64200027  LDK.L	R2, #39
0x0B68	0x4411D00D  BEXTU.L	R1, R3, #256
0x0B6C	0x4402C000  MOVE.L	R0, R5
0x0B70	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x0B74	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x0B78	0x003002E0  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x0B7C	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x0B80	0x4432C540  ADD.L	R3, R5, #84
0x0B84	0xA8318000  LDI.B	R3, R3, #0
0x0B88	0x4431C804  AND.L	R3, R3, #128
0x0B8C	0x59E1C802  CMP.B	R3, #128
0x0B90	0x002002F0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x0B94	0x6420002B  LDK.L	R2, #43
0x0B98	0x64100000  LDK.L	R1, #0
0x0B9C	0x4402C000  MOVE.L	R0, R5
0x0BA0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x0BA4	0x4432C540  ADD.L	R3, R5, #84
0x0BA8	0xA8318000  LDI.B	R3, R3, #0
0x0BAC	0x4431C7F4  AND.L	R3, R3, #127
0x0BB0	0x64200035  LDK.L	R2, #53
0x0BB4	0x4411D00D  BEXTU.L	R1, R3, #256
0x0BB8	0x4402C000  MOVE.L	R0, R5
0x0BBC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x0BC0	0x64200024  LDK.L	R2, #36
0x0BC4	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0BC8	0x4402C000  MOVE.L	R0, R5
0x0BCC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x0BD0	0x4432C540  ADD.L	R3, R5, #84
0x0BD4	0xA8318000  LDI.B	R3, R3, #0
0x0BD8	0x4431C804  AND.L	R3, R3, #128
0x0BDC	0x59E1C802  CMP.B	R3, #128
0x0BE0	0x00200304  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x0BE4	0x6420002B  LDK.L	R2, #43
0x0BE8	0x64100000  LDK.L	R1, #0
0x0BEC	0x4402C000  MOVE.L	R0, R5
0x0BF0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x0BF4	0x4432C540  ADD.L	R3, R5, #84
0x0BF8	0xA8318000  LDI.B	R3, R3, #0
0x0BFC	0x4431C805  OR.L	R3, R3, #128
0x0C00	0x64200035  LDK.L	R2, #53
0x0C04	0x4411D00D  BEXTU.L	R1, R3, #256
0x0C08	0x4402C000  MOVE.L	R0, R5
0x0C0C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x0C10	0x44324804  AND.L	R3, R4, #128
0x0C14	0x59E1C802  CMP.B	R3, #128
0x0C18	0x0020030F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x0C1C	0x4432C560  ADD.L	R3, R5, #86
0x0C20	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x0C24	0x4432C560  ADD.L	R3, R5, #86
0x0C28	0xA8318000  LDI.B	R3, R3, #0
0x0C2C	0x64200027  LDK.L	R2, #39
0x0C30	0x4411D00D  BEXTU.L	R1, R3, #256
0x0C34	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0C38	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x0C3C	0x0030037C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x0C40	0x4432C560  ADD.L	R3, R5, #86
0x0C44	0xA8318000  LDI.B	R3, R3, #0
0x0C48	0x59E1CBF2  CMP.B	R3, #191
0x0C4C	0x00200321  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x0C50	0x4442C560  ADD.L	R4, R5, #86
0x0C54	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x0C58	0x4432C550  ADD.L	R3, R5, #85
0x0C5C	0xA8318000  LDI.B	R3, R3, #0
0x0C60	0x4431C7F4  AND.L	R3, R3, #127
0x0C64	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x0C68	0x4432C560  ADD.L	R3, R5, #86
0x0C6C	0xA8318000  LDI.B	R3, R3, #0
0x0C70	0x64200027  LDK.L	R2, #39
0x0C74	0x4411D00D  BEXTU.L	R1, R3, #256
0x0C78	0x4402C000  MOVE.L	R0, R5
0x0C7C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x0C80	0x00300321  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x0C84	0x59E3C262  CMP.B	R7, #38
0x0C88	0x00200339  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x0C8C	0x4432C560  ADD.L	R3, R5, #86
0x0C90	0xA8318000  LDI.B	R3, R3, #0
0x0C94	0x4431C804  AND.L	R3, R3, #128
0x0C98	0x59E1C002  CMP.B	R3, #0
0x0C9C	0x00200337  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x0CA0	0x4442C560  ADD.L	R4, R5, #86
0x0CA4	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x0CA8	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x0CAC	0x4432C550  ADD.L	R3, R5, #85
0x0CB0	0xA8318000  LDI.B	R3, R3, #0
0x0CB4	0x4431C805  OR.L	R3, R3, #128
0x0CB8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x0CBC	0x4432C560  ADD.L	R3, R5, #86
0x0CC0	0xA8318000  LDI.B	R3, R3, #0
0x0CC4	0x64200027  LDK.L	R2, #39
0x0CC8	0x4411D00D  BEXTU.L	R1, R3, #256
0x0CCC	0x4402C000  MOVE.L	R0, R5
0x0CD0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x0CD4	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x0CD8	0x00300338  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x0CDC	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x0CE0	0x0030033A  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x0CE4	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x0CE8	0x4433D00D  BEXTU.L	R3, R7, #256
0x0CEC	0x4421D00D  BEXTU.L	R2, R3, #256
0x0CF0	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0CF4	0x4402C000  MOVE.L	R0, R5
0x0CF8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x0CFC	0x59E3C262  CMP.B	R7, #38
0x0D00	0x0020034C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x0D04	0x44324804  AND.L	R3, R4, #128
0x0D08	0x59E1C002  CMP.B	R3, #0
0x0D0C	0x0020034C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x0D10	0x4432C560  ADD.L	R3, R5, #86
0x0D14	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x0D18	0x4432C560  ADD.L	R3, R5, #86
0x0D1C	0xA8318000  LDI.B	R3, R3, #0
0x0D20	0x64200027  LDK.L	R2, #39
0x0D24	0x4411D00D  BEXTU.L	R1, R3, #256
0x0D28	0x4402C000  MOVE.L	R0, R5
0x0D2C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x0D30	0x59E44BF2  CMP.B	R8, #191
0x0D34	0x00200356  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x0D38	0x4432C560  ADD.L	R3, R5, #86
0x0D3C	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x0D40	0x4432C560  ADD.L	R3, R5, #86
0x0D44	0xA8318000  LDI.B	R3, R3, #0
0x0D48	0x64200027  LDK.L	R2, #39
0x0D4C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0D50	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0D54	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x0D58	0x0030037C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x0D5C	0x4432C560  ADD.L	R3, R5, #86
0x0D60	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x0D64	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x0D68	0x4432C560  ADD.L	R3, R5, #86
0x0D6C	0xA8318000  LDI.B	R3, R3, #0
0x0D70	0x4422500D  BEXTU.L	R2, R4, #256
0x0D74	0x4411D00D  BEXTU.L	R1, R3, #256
0x0D78	0x4402C000  MOVE.L	R0, R5
0x0D7C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x0D80	0x4432C560  ADD.L	R3, R5, #86
0x0D84	0xA8318000  LDI.B	R3, R3, #0
0x0D88	0x59E1CBF2  CMP.B	R3, #191
0x0D8C	0x00200369  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x0D90	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x0D94	0xA8320000  LDI.B	R3, R4, #0
0x0D98	0x4431C805  OR.L	R3, R3, #128
0x0D9C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x0DA0	0x0030036D  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x0DA4	0x4442C550  ADD.L	R4, R5, #85
0x0DA8	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x0DAC	0xA8318000  LDI.B	R3, R3, #0
0x0DB0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x0DB4	0x0030037C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x0DB8	0x0030037C  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x0DBC	0x59E3C212  CMP.B	R7, #33
0x0DC0	0x002802A7  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x0DC4	0x59E3C242  CMP.B	R7, #36
0x0DC8	0x002802CC  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x0DCC	0x59E3C262  CMP.B	R7, #38
0x0DD0	0x00280310  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x0DD4	0x59E3C282  CMP.B	R7, #40
0x0DD8	0x00280310  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x0DDC	0x59E3C2B2  CMP.B	R7, #43
0x0DE0	0x00280310  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x0DE4	0x59E3C272  CMP.B	R7, #39
0x0DE8	0x00280357  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x0DEC	0x0030036E  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x0DF0	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0DF4	0x44404000  MOVE.L	R4, R0
0x0DF8	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x0DFC	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x0E00	0x44224560  ADD.L	R2, R4, #86
0x0E04	0xA8210000  LDI.B	R2, R2, #0
0x0E08	0x59E14BF2  CMP.B	R2, #191
0x0E0C	0x00200391  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x0E10	0x44324560  ADD.L	R3, R4, #86
0x0E14	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x0E18	0x44224550  ADD.L	R2, R4, #85
0x0E1C	0xA8210000  LDI.B	R2, R2, #0
0x0E20	0x442147F4  AND.L	R2, R2, #127
0x0E24	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x0E28	0x44224560  ADD.L	R2, R4, #86
0x0E2C	0xA8210000  LDI.B	R2, R2, #0
0x0E30	0x4411500D  BEXTU.L	R1, R2, #256
0x0E34	0x64200027  LDK.L	R2, #39
0x0E38	0x44024000  MOVE.L	R0, R4
0x0E3C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x0E40	0x00300391  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x0E44	0x59E34002  CMP.B	R6, #0
0x0E48	0x002003A0  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x0E4C	0x6420002B  LDK.L	R2, #43
0x0E50	0x64100000  LDK.L	R1, #0
0x0E54	0x44024000  MOVE.L	R0, R4
0x0E58	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x0E5C	0x44224540  ADD.L	R2, R4, #84
0x0E60	0xA8210000  LDI.B	R2, R2, #0
0x0E64	0x4411500D  BEXTU.L	R1, R2, #256
0x0E68	0x64200035  LDK.L	R2, #53
0x0E6C	0x44024000  MOVE.L	R0, R4
0x0E70	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x0E74	0x44224540  ADD.L	R2, R4, #84
0x0E78	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x0E7C	0x003003C4  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x0E80	0x6420002B  LDK.L	R2, #43
0x0E84	0x64100000  LDK.L	R1, #0
0x0E88	0x44024000  MOVE.L	R0, R4
0x0E8C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x0E90	0x44324540  ADD.L	R3, R4, #84
0x0E94	0xA8218000  LDI.B	R2, R3, #0
0x0E98	0x44214405  OR.L	R2, R2, #64
0x0E9C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x0EA0	0x44224540  ADD.L	R2, R4, #84
0x0EA4	0xA8210000  LDI.B	R2, R2, #0
0x0EA8	0x4411500D  BEXTU.L	R1, R2, #256
0x0EAC	0x64200035  LDK.L	R2, #53
0x0EB0	0x44024000  MOVE.L	R0, R4
0x0EB4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x0EB8	0x6420002B  LDK.L	R2, #43
0x0EBC	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x0EC0	0x44024000  MOVE.L	R0, R4
0x0EC4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x0EC8	0x64100035  LDK.L	R1, #53
0x0ECC	0x44024000  MOVE.L	R0, R4
0x0ED0	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x0ED4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x0ED8	0x6420002B  LDK.L	R2, #43
0x0EDC	0x64100000  LDK.L	R1, #0
0x0EE0	0x44024000  MOVE.L	R0, R4
0x0EE4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x0EE8	0x44324540  ADD.L	R3, R4, #84
0x0EEC	0xA8218000  LDI.B	R2, R3, #0
0x0EF0	0x44217BF4  AND.L	R2, R2, #-65
0x0EF4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x0EF8	0x44224540  ADD.L	R2, R4, #84
0x0EFC	0xA8210000  LDI.B	R2, R2, #0
0x0F00	0x4411500D  BEXTU.L	R1, R2, #256
0x0F04	0x64200035  LDK.L	R2, #53
0x0F08	0x44024000  MOVE.L	R0, R4
0x0F0C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x0F10	0x59E2CBF2  CMP.B	R5, #191
0x0F14	0x002003CE  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x0F18	0x44224560  ADD.L	R2, R4, #86
0x0F1C	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x0F20	0x44224560  ADD.L	R2, R4, #86
0x0F24	0xA8210000  LDI.B	R2, R2, #0
0x0F28	0x4411500D  BEXTU.L	R1, R2, #256
0x0F2C	0x64200027  LDK.L	R2, #39
0x0F30	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0F34	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x0F38	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x0F3C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x0208	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x020C	0x003000D1  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x0210	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x0214	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x0218	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x021C	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x0220	0xAC210000  LDI.L	R2, R2, #0
0x0224	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x0228	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x022C	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x0230	0xAC210000  LDI.L	R2, R2, #0
0x0234	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x0238	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x023C	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x0240	0xAC210000  LDI.L	R2, R2, #0
0x0244	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x0248	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x024C	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x0250	0xAC210000  LDI.L	R2, R2, #0
0x0254	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x0258	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x025C	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x0260	0xAC210000  LDI.L	R2, R2, #0
0x0264	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x0268	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x026C	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x0270	0xAC210000  LDI.L	R2, R2, #0
0x0274	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x0278	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x027C	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x0280	0xAC210000  LDI.L	R2, R2, #0
0x0284	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x0288	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x028C	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x0290	0xAC210000  LDI.L	R2, R2, #0
0x0294	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x0298	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x029C	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x02A0	0xAC210000  LDI.L	R2, R2, #0
0x02A4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x02A8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x02AC	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x02B0	0xAC210000  LDI.L	R2, R2, #0
0x02B4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x02B8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x02BC	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x02C0	0xAC210000  LDI.L	R2, R2, #0
0x02C4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x02C8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x02CC	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x02D0	0xAC210000  LDI.L	R2, R2, #0
0x02D4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x02D8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x02DC	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x02E0	0xAC210000  LDI.L	R2, R2, #0
0x02E4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x02E8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x02EC	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x02F0	0xAC210000  LDI.L	R2, R2, #0
0x02F4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x02F8	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x02FC	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0300	0xAC210000  LDI.L	R2, R2, #0
0x0304	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x0308	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x030C	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x0310	0xAC210000  LDI.L	R2, R2, #0
0x0314	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x0318	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x031C	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x0320	0xAC210000  LDI.L	R2, R2, #0
0x0324	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x0328	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x032C	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x0330	0xAC210000  LDI.L	R2, R2, #0
0x0334	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x0338	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x033C	0x4401500D  BEXTU.L	R0, R2, #256
0x0340	0x003000F8  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0344	0x59E0C202  CMP.B	R1, #32
0x0348	0x00280084  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x034C	0x59E0C232  CMP.B	R1, #35
0x0350	0x00280087  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x0354	0x59E0C222  CMP.B	R1, #34
0x0358	0x0028008B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x035C	0x59E0C242  CMP.B	R1, #36
0x0360	0x0028008F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x0364	0x59E0C252  CMP.B	R1, #37
0x0368	0x00280093  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x036C	0x59E0C272  CMP.B	R1, #39
0x0370	0x00280097  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x0374	0x59E0C282  CMP.B	R1, #40
0x0378	0x0028009B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x037C	0x59E0C292  CMP.B	R1, #41
0x0380	0x0028009F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x0384	0x59E0C2A2  CMP.B	R1, #42
0x0388	0x002800A3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x038C	0x59E0C2B2  CMP.B	R1, #43
0x0390	0x002800A7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0394	0x59E0C2C2  CMP.B	R1, #44
0x0398	0x002800AB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x039C	0x59E0C2D2  CMP.B	R1, #45
0x03A0	0x002800AF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x03A4	0x59E0C2E2  CMP.B	R1, #46
0x03A8	0x002800B3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x03AC	0x59E0C302  CMP.B	R1, #48
0x03B0	0x002800B7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x03B4	0x59E0C312  CMP.B	R1, #49
0x03B8	0x002800BB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x03BC	0x59E0C322  CMP.B	R1, #50
0x03C0	0x002800BF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x03C4	0x59E0C342  CMP.B	R1, #52
0x03C8	0x002800C3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x03CC	0x59E0C332  CMP.B	R1, #51
0x03D0	0x002800C7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x03D4	0x59E0C352  CMP.B	R1, #53
0x03D8	0x002800CB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x03DC	0x003000CF  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x03E0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x12A4	0x44704000  MOVE.L	R7, R0
0x12A8	0x4480C000  MOVE.L	R8, R1
0x12AC	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x12B0	0x64100028  LDK.L	R1, #40
0x12B4	0x4403C000  MOVE.L	R0, R7
0x12B8	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x12BC	0x44304804  AND.L	R3, R0, #128
0x12C0	0x59E1C002  CMP.B	R3, #0
0x12C4	0x002804BB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x12C8	0x64100001  LDK.L	R1, #1
0x12CC	0x4403C000  MOVE.L	R0, R7
0x12D0	0x0034037D  CALL	__Lib_UART_UARTx_Read_ICR+0
0x12D4	0x4430500D  BEXTU.L	R3, R0, #256
0x12D8	0x44A1C039  LSHR.L	R10, R3, #3
0x12DC	0x44A5500D  BEXTU.L	R10, R10, #256
0x12E0	0x44A541F4  AND.L	R10, R10, #31
0x12E4	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x12E8	0x003004BC  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x12EC	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x12F0	0x64100002  LDK.L	R1, #2
0x12F4	0x4403C000  MOVE.L	R0, R7
0x12F8	0x0034037D  CALL	__Lib_UART_UARTx_Read_ICR+0
0x12FC	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x1300	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x1304	0x59E1C032  CMP.B	R3, #3
0x1308	0x01A804C5  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x130C	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x1310	0x003004C5  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x1314	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x1318	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x131C	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x1320	0xF4320038  MUL.L	R3, R4, R3
0x1324	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x1328	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x132C	0x4431C00D  BEXTU.L	R3, R3, #0
0x1330	0x4431C089  LSHR.L	R3, R3, #8
0x1334	0x4431C00D  BEXTU.L	R3, R3, #0
0x1338	0x4431CFF4  AND.L	R3, R3, #255
0x133C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1340	0x4403C000  MOVE.L	R0, R7
0x1344	0x00340144  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x1348	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x134C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1350	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1354	0x00340128  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x1358	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0580	0x44404000  MOVE.L	R4, R0
0x0584	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x0588	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x058C	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0590	0x0030028F  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x0594	0x44224560  ADD.L	R2, R4, #86
0x0598	0xA8210000  LDI.B	R2, R2, #0
0x059C	0x44214804  AND.L	R2, R2, #128
0x05A0	0x59E14802  CMP.B	R2, #128
0x05A4	0x00200179  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x05A8	0x44324560  ADD.L	R3, R4, #86
0x05AC	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x05B0	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x05B4	0x44224550  ADD.L	R2, R4, #85
0x05B8	0xA8210000  LDI.B	R2, R2, #0
0x05BC	0x442147F4  AND.L	R2, R2, #127
0x05C0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x05C4	0x44224560  ADD.L	R2, R4, #86
0x05C8	0xA8210000  LDI.B	R2, R2, #0
0x05CC	0x4411500D  BEXTU.L	R1, R2, #256
0x05D0	0x64200027  LDK.L	R2, #39
0x05D4	0x44024000  MOVE.L	R0, R4
0x05D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x05DC	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x05E0	0x0030017A  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x05E4	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x05E8	0x64100020  LDK.L	R1, #32
0x05EC	0x44024000  MOVE.L	R0, R4
0x05F0	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x05F4	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x05F8	0x4421C804  AND.L	R2, R3, #128
0x05FC	0x59E14802  CMP.B	R2, #128
0x0600	0x00200189  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x0604	0x44224560  ADD.L	R2, R4, #86
0x0608	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x060C	0x44224560  ADD.L	R2, R4, #86
0x0610	0xA8210000  LDI.B	R2, R2, #0
0x0614	0x4411500D  BEXTU.L	R1, R2, #256
0x0618	0x64200027  LDK.L	R2, #39
0x061C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0620	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x0624	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0628	0x003002A0  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x062C	0x44224560  ADD.L	R2, R4, #86
0x0630	0xA8210000  LDI.B	R2, R2, #0
0x0634	0x44214804  AND.L	R2, R2, #128
0x0638	0x59E14802  CMP.B	R2, #128
0x063C	0x0020019D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x0640	0x44324560  ADD.L	R3, R4, #86
0x0644	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x0648	0x44224550  ADD.L	R2, R4, #85
0x064C	0xA8210000  LDI.B	R2, R2, #0
0x0650	0x442147F4  AND.L	R2, R2, #127
0x0654	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x0658	0x44224560  ADD.L	R2, R4, #86
0x065C	0xA8210000  LDI.B	R2, R2, #0
0x0660	0x4411500D  BEXTU.L	R1, R2, #256
0x0664	0x64200027  LDK.L	R2, #39
0x0668	0x44024000  MOVE.L	R0, R4
0x066C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x0670	0x0030019E  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x0674	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x0678	0x44224540  ADD.L	R2, R4, #84
0x067C	0xA8210000  LDI.B	R2, R2, #0
0x0680	0x44214804  AND.L	R2, R2, #128
0x0684	0x59E14802  CMP.B	R2, #128
0x0688	0x002001AE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x068C	0x6420002B  LDK.L	R2, #43
0x0690	0x64100000  LDK.L	R1, #0
0x0694	0x44024000  MOVE.L	R0, R4
0x0698	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x069C	0x44224540  ADD.L	R2, R4, #84
0x06A0	0xA8210000  LDI.B	R2, R2, #0
0x06A4	0x442147F4  AND.L	R2, R2, #127
0x06A8	0x4411500D  BEXTU.L	R1, R2, #256
0x06AC	0x64200035  LDK.L	R2, #53
0x06B0	0x44024000  MOVE.L	R0, R4
0x06B4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x06B8	0x64100024  LDK.L	R1, #36
0x06BC	0x44024000  MOVE.L	R0, R4
0x06C0	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x06C4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x06C8	0x44224540  ADD.L	R2, R4, #84
0x06CC	0xA8210000  LDI.B	R2, R2, #0
0x06D0	0x44214804  AND.L	R2, R2, #128
0x06D4	0x59E14802  CMP.B	R2, #128
0x06D8	0x002001C2  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x06DC	0x6420002B  LDK.L	R2, #43
0x06E0	0x64100000  LDK.L	R1, #0
0x06E4	0x44024000  MOVE.L	R0, R4
0x06E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x06EC	0x44224540  ADD.L	R2, R4, #84
0x06F0	0xA8210000  LDI.B	R2, R2, #0
0x06F4	0x44214805  OR.L	R2, R2, #128
0x06F8	0x4411500D  BEXTU.L	R1, R2, #256
0x06FC	0x64200035  LDK.L	R2, #53
0x0700	0x44024000  MOVE.L	R0, R4
0x0704	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0708	0x4422C804  AND.L	R2, R5, #128
0x070C	0x59E14802  CMP.B	R2, #128
0x0710	0x002001CD  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x0714	0x44224560  ADD.L	R2, R4, #86
0x0718	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x071C	0x44224560  ADD.L	R2, R4, #86
0x0720	0xA8210000  LDI.B	R2, R2, #0
0x0724	0x4411500D  BEXTU.L	R1, R2, #256
0x0728	0x64200027  LDK.L	R2, #39
0x072C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0730	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x0734	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x0738	0x003002A0  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x073C	0x44224560  ADD.L	R2, R4, #86
0x0740	0xA8210000  LDI.B	R2, R2, #0
0x0744	0x59E14BF2  CMP.B	R2, #191
0x0748	0x002001E2  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x074C	0x44324560  ADD.L	R3, R4, #86
0x0750	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0754	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x0758	0x44224550  ADD.L	R2, R4, #85
0x075C	0xA8210000  LDI.B	R2, R2, #0
0x0760	0x442147F4  AND.L	R2, R2, #127
0x0764	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x0768	0x44224560  ADD.L	R2, R4, #86
0x076C	0xA8210000  LDI.B	R2, R2, #0
0x0770	0x4411500D  BEXTU.L	R1, R2, #256
0x0774	0x64200027  LDK.L	R2, #39
0x0778	0x44024000  MOVE.L	R0, R4
0x077C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x0780	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x0784	0x003001E3  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x0788	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x078C	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0790	0x4411500D  BEXTU.L	R1, R2, #256
0x0794	0x44024000  MOVE.L	R0, R4
0x0798	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x079C	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x07A0	0x59E1CBF2  CMP.B	R3, #191
0x07A4	0x002001F2  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x07A8	0x44224560  ADD.L	R2, R4, #86
0x07AC	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x07B0	0x44224560  ADD.L	R2, R4, #86
0x07B4	0xA8210000  LDI.B	R2, R2, #0
0x07B8	0x4411500D  BEXTU.L	R1, R2, #256
0x07BC	0x64200027  LDK.L	R2, #39
0x07C0	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x07C4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x07C8	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x07CC	0x003002A0  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x07D0	0x44224560  ADD.L	R2, R4, #86
0x07D4	0xA8210000  LDI.B	R2, R2, #0
0x07D8	0x4411500D  BEXTU.L	R1, R2, #256
0x07DC	0x64200027  LDK.L	R2, #39
0x07E0	0x44024000  MOVE.L	R0, R4
0x07E4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x07E8	0x44224560  ADD.L	R2, R4, #86
0x07EC	0xA8210000  LDI.B	R2, R2, #0
0x07F0	0x59E14BF2  CMP.B	R2, #191
0x07F4	0x00200203  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x07F8	0x44324550  ADD.L	R3, R4, #85
0x07FC	0xA8218000  LDI.B	R2, R3, #0
0x0800	0x44214805  OR.L	R2, R2, #128
0x0804	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x0808	0x00300207  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x080C	0x44324550  ADD.L	R3, R4, #85
0x0810	0x44224560  ADD.L	R2, R4, #86
0x0814	0xA8210000  LDI.B	R2, R2, #0
0x0818	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x081C	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x0820	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x0824	0x003002A0  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0828	0x44224560  ADD.L	R2, R4, #86
0x082C	0xA8210000  LDI.B	R2, R2, #0
0x0830	0x59E14BF2  CMP.B	R2, #191
0x0834	0x0020021B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x0838	0x44324560  ADD.L	R3, R4, #86
0x083C	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x0840	0x44224550  ADD.L	R2, R4, #85
0x0844	0xA8210000  LDI.B	R2, R2, #0
0x0848	0x442147F4  AND.L	R2, R2, #127
0x084C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x0850	0x44224560  ADD.L	R2, R4, #86
0x0854	0xA8210000  LDI.B	R2, R2, #0
0x0858	0x4411500D  BEXTU.L	R1, R2, #256
0x085C	0x64200027  LDK.L	R2, #39
0x0860	0x44024000  MOVE.L	R0, R4
0x0864	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x0868	0x0030021B  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x086C	0x44224540  ADD.L	R2, R4, #84
0x0870	0xA8210000  LDI.B	R2, R2, #0
0x0874	0x44214804  AND.L	R2, R2, #128
0x0878	0x59E14802  CMP.B	R2, #128
0x087C	0x0020022B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x0880	0x6420002B  LDK.L	R2, #43
0x0884	0x64100000  LDK.L	R1, #0
0x0888	0x44024000  MOVE.L	R0, R4
0x088C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x0890	0x44224540  ADD.L	R2, R4, #84
0x0894	0xA8210000  LDI.B	R2, R2, #0
0x0898	0x442147F4  AND.L	R2, R2, #127
0x089C	0x4411500D  BEXTU.L	R1, R2, #256
0x08A0	0x64200035  LDK.L	R2, #53
0x08A4	0x44024000  MOVE.L	R0, R4
0x08A8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x08AC	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x08B0	0x4411500D  BEXTU.L	R1, R2, #256
0x08B4	0x44024000  MOVE.L	R0, R4
0x08B8	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x08BC	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x08C0	0x44224540  ADD.L	R2, R4, #84
0x08C4	0xA8210000  LDI.B	R2, R2, #0
0x08C8	0x44214804  AND.L	R2, R2, #128
0x08CC	0x59E14802  CMP.B	R2, #128
0x08D0	0x00200240  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x08D4	0x6420002B  LDK.L	R2, #43
0x08D8	0x64100000  LDK.L	R1, #0
0x08DC	0x44024000  MOVE.L	R0, R4
0x08E0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x08E4	0x44224540  ADD.L	R2, R4, #84
0x08E8	0xA8210000  LDI.B	R2, R2, #0
0x08EC	0x44214805  OR.L	R2, R2, #128
0x08F0	0x4411500D  BEXTU.L	R1, R2, #256
0x08F4	0x64200035  LDK.L	R2, #53
0x08F8	0x44024000  MOVE.L	R0, R4
0x08FC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x0900	0x59E34BF2  CMP.B	R6, #191
0x0904	0x0020024A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x0908	0x44224560  ADD.L	R2, R4, #86
0x090C	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x0910	0x44224560  ADD.L	R2, R4, #86
0x0914	0xA8210000  LDI.B	R2, R2, #0
0x0918	0x4411500D  BEXTU.L	R1, R2, #256
0x091C	0x64200027  LDK.L	R2, #39
0x0920	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0924	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x0928	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x092C	0x003002A0  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x0930	0x44224560  ADD.L	R2, R4, #86
0x0934	0xA8210000  LDI.B	R2, R2, #0
0x0938	0x59E14BF2  CMP.B	R2, #191
0x093C	0x0020025D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x0940	0x44324560  ADD.L	R3, R4, #86
0x0944	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x0948	0x44224550  ADD.L	R2, R4, #85
0x094C	0xA8210000  LDI.B	R2, R2, #0
0x0950	0x442147F4  AND.L	R2, R2, #127
0x0954	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x0958	0x44224560  ADD.L	R2, R4, #86
0x095C	0xA8210000  LDI.B	R2, R2, #0
0x0960	0x4411500D  BEXTU.L	R1, R2, #256
0x0964	0x64200027  LDK.L	R2, #39
0x0968	0x44024000  MOVE.L	R0, R4
0x096C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x0970	0x0030025E  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x0974	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x0978	0x44224540  ADD.L	R2, R4, #84
0x097C	0xA8210000  LDI.B	R2, R2, #0
0x0980	0x44214404  AND.L	R2, R2, #64
0x0984	0x59E14402  CMP.B	R2, #64
0x0988	0x0020026E  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x098C	0x6420002B  LDK.L	R2, #43
0x0990	0x64100000  LDK.L	R1, #0
0x0994	0x44024000  MOVE.L	R0, R4
0x0998	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x099C	0x44224540  ADD.L	R2, R4, #84
0x09A0	0xA8210000  LDI.B	R2, R2, #0
0x09A4	0x44217BF4  AND.L	R2, R2, #-65
0x09A8	0x4411500D  BEXTU.L	R1, R2, #256
0x09AC	0x64200035  LDK.L	R2, #53
0x09B0	0x44024000  MOVE.L	R0, R4
0x09B4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x09B8	0x64100029  LDK.L	R1, #41
0x09BC	0x44024000  MOVE.L	R0, R4
0x09C0	0x00340082  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x09C4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x09C8	0x44224540  ADD.L	R2, R4, #84
0x09CC	0xA8210000  LDI.B	R2, R2, #0
0x09D0	0x44214404  AND.L	R2, R2, #64
0x09D4	0x59E14402  CMP.B	R2, #64
0x09D8	0x00200282  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x09DC	0x6420002B  LDK.L	R2, #43
0x09E0	0x64100000  LDK.L	R1, #0
0x09E4	0x44024000  MOVE.L	R0, R4
0x09E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x09EC	0x44224540  ADD.L	R2, R4, #84
0x09F0	0xA8210000  LDI.B	R2, R2, #0
0x09F4	0x44214405  OR.L	R2, R2, #64
0x09F8	0x4411500D  BEXTU.L	R1, R2, #256
0x09FC	0x64200035  LDK.L	R2, #53
0x0A00	0x44024000  MOVE.L	R0, R4
0x0A04	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x0A08	0x59E2CBF2  CMP.B	R5, #191
0x0A0C	0x0020028C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0A10	0x44224560  ADD.L	R2, R4, #86
0x0A14	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x0A18	0x44224560  ADD.L	R2, R4, #86
0x0A1C	0xA8210000  LDI.B	R2, R2, #0
0x0A20	0x4411500D  BEXTU.L	R1, R2, #256
0x0A24	0x64200027  LDK.L	R2, #39
0x0A28	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0A2C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x0A30	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x0A34	0x003002A0  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x0A38	0x003002A0  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0A3C	0x59E2C202  CMP.B	R5, #32
0x0A40	0x00280165  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x0A44	0x59E2C242  CMP.B	R5, #36
0x0A48	0x0028018B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x0A4C	0x59E2C252  CMP.B	R5, #37
0x0A50	0x002801CF  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x0A54	0x59E2C2A2  CMP.B	R5, #42
0x0A58	0x002801CF  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x0A5C	0x59E2C2B2  CMP.B	R5, #43
0x0A60	0x002801CF  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x0A64	0x59E2C272  CMP.B	R5, #39
0x0A68	0x002801F4  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x0A6C	0x59E2C282  CMP.B	R5, #40
0x0A70	0x0028020A  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x0A74	0x59E2C292  CMP.B	R5, #41
0x0A78	0x0028024C  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x0A7C	0x0030028E  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x0A80	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0510	0x44404000  MOVE.L	R4, R0
0x0514	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0518	0x44324560  ADD.L	R3, R4, #86
0x051C	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0520	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x0524	0x44224550  ADD.L	R2, R4, #85
0x0528	0xA8210000  LDI.B	R2, R2, #0
0x052C	0x44214805  OR.L	R2, R2, #128
0x0530	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x0534	0x44224560  ADD.L	R2, R4, #86
0x0538	0xA8210000  LDI.B	R2, R2, #0
0x053C	0x4411500D  BEXTU.L	R1, R2, #256
0x0540	0x64200027  LDK.L	R2, #39
0x0544	0x44024000  MOVE.L	R0, R4
0x0548	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x054C	0x64200022  LDK.L	R2, #34
0x0550	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0554	0x44024000  MOVE.L	R0, R4
0x0558	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x055C	0x44224560  ADD.L	R2, R4, #86
0x0560	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x0564	0x44224560  ADD.L	R2, R4, #86
0x0568	0xA8210000  LDI.B	R2, R2, #0
0x056C	0x4411500D  BEXTU.L	R1, R2, #256
0x0570	0x64200027  LDK.L	R2, #39
0x0574	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0578	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x057C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x04A0	0x44404000  MOVE.L	R4, R0
0x04A4	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x04A8	0x44324560  ADD.L	R3, R4, #86
0x04AC	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x04B0	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x04B4	0x44224550  ADD.L	R2, R4, #85
0x04B8	0xA8210000  LDI.B	R2, R2, #0
0x04BC	0x44214805  OR.L	R2, R2, #128
0x04C0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x04C4	0x44224560  ADD.L	R2, R4, #86
0x04C8	0xA8210000  LDI.B	R2, R2, #0
0x04CC	0x4411500D  BEXTU.L	R1, R2, #256
0x04D0	0x64200027  LDK.L	R2, #39
0x04D4	0x44024000  MOVE.L	R0, R4
0x04D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x04DC	0x64200023  LDK.L	R2, #35
0x04E0	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x04E4	0x44024000  MOVE.L	R0, R4
0x04E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x04EC	0x44224560  ADD.L	R2, R4, #86
0x04F0	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x04F4	0x44224560  ADD.L	R2, R4, #86
0x04F8	0xA8210000  LDI.B	R2, R2, #0
0x04FC	0x4411500D  BEXTU.L	R1, R2, #256
0x0500	0x64200027  LDK.L	R2, #39
0x0504	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0508	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x050C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x135C	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x1360	0x00300504  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x1364	0x64100027  LDK.L	R1, #39
0x1368	0x4403C000  MOVE.L	R0, R7
0x136C	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1370	0x44207FC4  AND.L	R2, R0, #-4
0x1374	0x4411500D  BEXTU.L	R1, R2, #256
0x1378	0x64200027  LDK.L	R2, #39
0x137C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1380	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x1384	0x0030050D  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x1388	0x64100027  LDK.L	R1, #39
0x138C	0x4403C000  MOVE.L	R0, R7
0x1390	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1394	0x44207FD4  AND.L	R2, R0, #-3
0x1398	0x4421400C  BEXTS.L	R2, R2, #0
0x139C	0x44214015  OR.L	R2, R2, #1
0x13A0	0x4411500D  BEXTU.L	R1, R2, #256
0x13A4	0x64200027  LDK.L	R2, #39
0x13A8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x13AC	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x13B0	0x0030050D  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x13B4	0x64100027  LDK.L	R1, #39
0x13B8	0x4403C000  MOVE.L	R0, R7
0x13BC	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x13C0	0x44207FE4  AND.L	R2, R0, #-2
0x13C4	0x4421400C  BEXTS.L	R2, R2, #0
0x13C8	0x44214025  OR.L	R2, R2, #2
0x13CC	0x4411500D  BEXTU.L	R1, R2, #256
0x13D0	0x64200027  LDK.L	R2, #39
0x13D4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x13D8	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x13DC	0x0030050D  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x13E0	0x64100027  LDK.L	R1, #39
0x13E4	0x4403C000  MOVE.L	R0, R7
0x13E8	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x13EC	0x44204025  OR.L	R2, R0, #2
0x13F0	0x4421500D  BEXTU.L	R2, R2, #256
0x13F4	0x44214015  OR.L	R2, R2, #1
0x13F8	0x4411500D  BEXTU.L	R1, R2, #256
0x13FC	0x64200027  LDK.L	R2, #39
0x1400	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1404	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x1408	0x0030050D  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x140C	0x0030050D  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x1410	0x59E0C002  CMP.B	R1, #0
0x1414	0x002804D9  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x1418	0x59E0C012  CMP.B	R1, #1
0x141C	0x002804E2  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x1420	0x59E0C022  CMP.B	R1, #2
0x1424	0x002804ED  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x1428	0x59E0C032  CMP.B	R1, #3
0x142C	0x002804F8  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x1430	0x00300503  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x1434	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1250	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x1254	0x59E0C002  CMP.B	R1, #0
0x1258	0x002004A0  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x125C	0x64100027  LDK.L	R1, #39
0x1260	0x4403C000  MOVE.L	R0, R7
0x1264	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1268	0x44207FB4  AND.L	R2, R0, #-5
0x126C	0x4411500D  BEXTU.L	R1, R2, #256
0x1270	0x64200027  LDK.L	R2, #39
0x1274	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1278	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x127C	0x003004A8  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x1280	0x64100027  LDK.L	R1, #39
0x1284	0x4403C000  MOVE.L	R0, R7
0x1288	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x128C	0x44204045  OR.L	R2, R0, #4
0x1290	0x4411500D  BEXTU.L	R1, R2, #256
0x1294	0x64200027  LDK.L	R2, #39
0x1298	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x129C	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x12A0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1114	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x1118	0x00300480  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x111C	0x64100027  LDK.L	R1, #39
0x1120	0x4403C000  MOVE.L	R0, R7
0x1124	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1128	0x44207F74  AND.L	R2, R0, #-9
0x112C	0x4411500D  BEXTU.L	R1, R2, #256
0x1130	0x64200027  LDK.L	R2, #39
0x1134	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1138	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x113C	0x0030048A  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x1140	0x64100027  LDK.L	R1, #39
0x1144	0x4403C000  MOVE.L	R0, R7
0x1148	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x114C	0x44204085  OR.L	R2, R0, #8
0x1150	0x4421500D  BEXTU.L	R2, R2, #256
0x1154	0x44217EF4  AND.L	R2, R2, #-17
0x1158	0x4411500D  BEXTU.L	R1, R2, #256
0x115C	0x64200027  LDK.L	R2, #39
0x1160	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1164	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x1168	0x0030048A  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x116C	0x64100027  LDK.L	R1, #39
0x1170	0x4403C000  MOVE.L	R0, R7
0x1174	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1178	0x44204085  OR.L	R2, R0, #8
0x117C	0x4421500D  BEXTU.L	R2, R2, #256
0x1180	0x44214105  OR.L	R2, R2, #16
0x1184	0x4411500D  BEXTU.L	R1, R2, #256
0x1188	0x64200027  LDK.L	R2, #39
0x118C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1190	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x1194	0x0030048A  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x1198	0x64100027  LDK.L	R1, #39
0x119C	0x4403C000  MOVE.L	R0, R7
0x11A0	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x11A4	0x44204085  OR.L	R2, R0, #8
0x11A8	0x4421500D  BEXTU.L	R2, R2, #256
0x11AC	0x44214205  OR.L	R2, R2, #32
0x11B0	0x4421500D  BEXTU.L	R2, R2, #256
0x11B4	0x44217EF4  AND.L	R2, R2, #-17
0x11B8	0x4411500D  BEXTU.L	R1, R2, #256
0x11BC	0x64200027  LDK.L	R2, #39
0x11C0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x11C4	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x11C8	0x0030048A  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x11CC	0x64100027  LDK.L	R1, #39
0x11D0	0x4403C000  MOVE.L	R0, R7
0x11D4	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x11D8	0x44204085  OR.L	R2, R0, #8
0x11DC	0x4421500D  BEXTU.L	R2, R2, #256
0x11E0	0x44214205  OR.L	R2, R2, #32
0x11E4	0x4421500D  BEXTU.L	R2, R2, #256
0x11E8	0x44214105  OR.L	R2, R2, #16
0x11EC	0x4411500D  BEXTU.L	R1, R2, #256
0x11F0	0x64200027  LDK.L	R2, #39
0x11F4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x11F8	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x11FC	0x0030048A  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x1200	0x59E0C002  CMP.B	R1, #0
0x1204	0x00280447  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x1208	0x59E0C012  CMP.B	R1, #1
0x120C	0x00280450  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x1210	0x59E0C022  CMP.B	R1, #2
0x1214	0x0028045B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x1218	0x59E0C032  CMP.B	R1, #3
0x121C	0x00280466  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x1220	0x59E0C042  CMP.B	R1, #4
0x1224	0x00280473  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x1228	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x122C	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x1230	0x64100028  LDK.L	R1, #40
0x1234	0x4403C000  MOVE.L	R0, R7
0x1238	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x123C	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x1240	0x64200028  LDK.L	R2, #40
0x1244	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1248	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x124C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x33FC	0x0034093D  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x3400	0x641024B4  LDK.L	R1, #_UART2_Write+0
0x3404	0xBC100144  STA.L	_logger+0, R1
;__ef_ft900_log.c, 34 :: 		return 0;
0x3408	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x340C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x3410	0x0034094D  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x3414	0x641024D4  LDK.L	R1, #_UART1_Write+0
0x3418	0xBC100144  STA.L	_logger+0, R1
;__ef_ft900_log.c, 41 :: 		return 0;
0x341C	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x3420	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x2534	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x2538	0xC4100138  LDA.L	R1, __Lib_UART_UART1+0
0x253C	0xB5F08000  STI.L	SP, #0, R1
0x2540	0x64400000  LDK.L	R4, #0
0x2544	0x64300000  LDK.L	R3, #0
0x2548	0x64200003  LDK.L	R2, #3
0x254C	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x2550	0xAC0F8000  LDI.L	R0, SP, #0
0x2554	0x003407A6  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x2558	0x99D00000  UNLINK	LR
0x255C	0xA0000000  RETURN	
; end of _UART1_Init
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x3708	0x95D00008  LINK	LR, #8
0x370C	0x44204000  MOVE.L	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x3710	0x44014000  MOVE.L	R0, R2
; data_ end address is: 8 (R2)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x3714	0x6420000D  LDK.L	R2, #13
0x3718	0xB1F10004  STI.B	SP, #4, R2
0x371C	0x6420000A  LDK.L	R2, #10
0x3720	0xB1F10005  STI.B	SP, #5, R2
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x3724	0x00300DE6  JMP	L_mikrobus_logWrite99
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite101:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x3728	0x00340D4D  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x372C	0x00300DED  JMP	L_mikrobus_logWrite100
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite102:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite103:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x3730	0xA8200000  LDI.B	R2, R0, #0
0x3734	0x59E14002  CMP.B	R2, #0
0x3738	0x00280DD4  JMPC	R30, Z, #1, L_mikrobus_logWrite104
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x373C	0xB5F00000  STI.L	SP, #0, R0
0x3740	0x00340D4D  CALL	easyft90x_v7_FT900__log_write+0
0x3744	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x3748	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x374C	0x00300DCC  JMP	L_mikrobus_logWrite103
L_mikrobus_logWrite104:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x3750	0x00300DED  JMP	L_mikrobus_logWrite100
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite105:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite106:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x3754	0xA8200000  LDI.B	R2, R0, #0
0x3758	0x59E14002  CMP.B	R2, #0
0x375C	0x00280DDD  JMPC	R30, Z, #1, L_mikrobus_logWrite107
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x3760	0xB5F00000  STI.L	SP, #0, R0
0x3764	0x00340D4D  CALL	easyft90x_v7_FT900__log_write+0
0x3768	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x376C	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x3770	0x00300DD5  JMP	L_mikrobus_logWrite106
L_mikrobus_logWrite107:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x3774	0x442FC040  ADD.L	R2, SP, #4
0x3778	0x44014000  MOVE.L	R0, R2
0x377C	0x00340D4D  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x3780	0x442FC050  ADD.L	R2, SP, #5
0x3784	0x44014000  MOVE.L	R0, R2
0x3788	0x00340D4D  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x378C	0x00300DED  JMP	L_mikrobus_logWrite100
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite108:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x3790	0x64000006  LDK.L	R0, #6
0x3794	0x00300DEE  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite99:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x3798	0x59E0C002  CMP.B	R1, #0
0x379C	0x00280DCA  JMPC	R30, Z, #1, L_mikrobus_logWrite101
0x37A0	0x59E0C012  CMP.B	R1, #1
0x37A4	0x00280DCC  JMPC	R30, Z, #1, L_mikrobus_logWrite102
0x37A8	0x59E0C022  CMP.B	R1, #2
0x37AC	0x00280DD5  JMPC	R30, Z, #1, L_mikrobus_logWrite105
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x37B0	0x00300DE4  JMP	L_mikrobus_logWrite108
L_mikrobus_logWrite100:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x37B4	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x37B8	0x99D00000  UNLINK	LR
0x37BC	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x3534	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x3538	0x4460D00D  BEXTU.L	R6, R1, #256
0x353C	0x4403500D  BEXTU.L	R0, R6, #256
0x3540	0xC4600144  LDA.L	R6, _logger+0
0x3544	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x3548	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x354C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_I2CM1_Set_Slave_Address:
;__Lib_I2C.c, 361 :: 		
; slaveAddress start address is: 0 (R0)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
;__Lib_I2C.c, 363 :: 		
0x22EC	0x4410500D  BEXTU.L	R1, R0, #256
; slaveAddress end address is: 0 (R0)
0x22F0	0x4420C018  ASHL.L	R2, R1, #1
0x22F4	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x22F8	0xB0110000  STI.B	R1, #0, R2
;__Lib_I2C.c, 364 :: 		
L_end_I2CM1_Set_Slave_Address:
0x22FC	0xA0000000  RETURN	
; end of _I2CM1_Set_Slave_Address
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x24D4	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x24D8	0xC4100138  LDA.L	R1, __Lib_UART_UART1+0
0x24DC	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x24E0	0x4410500D  BEXTU.L	R1, R0, #256
0x24E4	0xAC0F8000  LDI.L	R0, SP, #0
0x24E8	0x003406A2  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x24EC	0x99D00000  UNLINK	LR
0x24F0	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x1A88	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x1A8C	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x1A90	0x64100029  LDK.L	R1, #41
0x1A94	0x44044000  MOVE.L	R0, R8
0x1A98	0x00340160  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1A9C	0x44204604  AND.L	R2, R0, #96
0x1AA0	0x59E14602  CMP.B	R2, #96
0x1AA4	0x002806AB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x1AA8	0x003006A4  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x1AAC	0x64200021  LDK.L	R2, #33
0x1AB0	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x1AB4	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x1AB8	0x003402A1  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x1ABC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x24B4	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 698 :: 		
0x24B8	0xC4100134  LDA.L	R1, __Lib_UART_UART2+0
0x24BC	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x24C0	0x4410500D  BEXTU.L	R1, R0, #256
0x24C4	0xAC0F8000  LDI.L	R0, SP, #0
0x24C8	0x003406A2  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x24CC	0x99D00000  UNLINK	LR
0x24D0	0xA0000000  RETURN	
; end of _UART2_Write
_SPIM1_Write:
;__Lib_SPI.c, 395 :: 		
0x25E4	0x95D00004  LINK	LR, #4
0x25E8	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 397 :: 		
0x25EC	0x441FC000  ADD.L	R1, SP, #0
0x25F0	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x25F4	0x00340689  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 398 :: 		
L_end_SPIM1_Write:
0x25F8	0x99D00000  UNLINK	LR
0x25FC	0xA0000000  RETURN	
; end of _SPIM1_Write
__Lib_SPI_SPIx_Read:
;__Lib_SPI.c, 807 :: 		
; bufferIn start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; bufferIn end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; bufferIn start address is: 4 (R1)
;__Lib_SPI.c, 810 :: 		
0x1A24	0x44304080  ADD.L	R3, R0, #8
0x1A28	0xA8208000  LDI.B	R2, R1, #0
; bufferIn end address is: 4 (R1)
0x1A2C	0xB4310000  STI.L	R3, #0, R2
; spiBase end address is: 0 (R0)
;__Lib_SPI.c, 813 :: 		
L___Lib_SPI_SPIx_Read36:
; spiBase start address is: 0 (R0)
0x1A30	0x44204040  ADD.L	R2, R0, #4
0x1A34	0xAC210000  LDI.L	R2, R2, #0
0x1A38	0x44214044  AND.L	R2, R2, #4
0x1A3C	0x5DE14002  CMP.L	R2, #0
0x1A40	0x00200692  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read37
0x1A44	0x0030068C  JMP	L___Lib_SPI_SPIx_Read36
L___Lib_SPI_SPIx_Read37:
;__Lib_SPI.c, 816 :: 		
L___Lib_SPI_SPIx_Read38:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x1A48	0x44204040  ADD.L	R2, R0, #4
0x1A4C	0xAC210000  LDI.L	R2, R2, #0
0x1A50	0x44214084  AND.L	R2, R2, #8
0x1A54	0x5DE14002  CMP.L	R2, #0
0x1A58	0x00200698  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read39
0x1A5C	0x00300692  JMP	L___Lib_SPI_SPIx_Read38
L___Lib_SPI_SPIx_Read39:
;__Lib_SPI.c, 819 :: 		
L___Lib_SPI_SPIx_Read40:
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
0x1A60	0x44204040  ADD.L	R2, R0, #4
0x1A64	0xAC210000  LDI.L	R2, R2, #0
0x1A68	0x44214804  AND.L	R2, R2, #128
0x1A6C	0x5DE14002  CMP.L	R2, #0
0x1A70	0x0020069E  JMPC	R30, Z, #0, L___Lib_SPI_SPIx_Read41
0x1A74	0x00300698  JMP	L___Lib_SPI_SPIx_Read40
L___Lib_SPI_SPIx_Read41:
;__Lib_SPI.c, 822 :: 		
0x1A78	0x44204080  ADD.L	R2, R0, #8
; spiBase end address is: 0 (R0)
0x1A7C	0xAC210000  LDI.L	R2, R2, #0
0x1A80	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_SPI.c, 823 :: 		
L_end_SPIx_Read:
0x1A84	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Read
_SPIM1_Enable_SS:
;__Lib_SPI.c, 422 :: 		
; ssLine start address is: 0 (R0)
; ssLine end address is: 0 (R0)
; ssLine start address is: 0 (R0)
;__Lib_SPI.c, 424 :: 		
0x25D4	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
0x25D8	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x25DC	0x003405F0  CALL	__Lib_SPI_SPIx_Enable_SS+0
;__Lib_SPI.c, 425 :: 		
L_end_SPIM1_Enable_SS:
0x25E0	0xA0000000  RETURN	
; end of _SPIM1_Enable_SS
__Lib_SPI_SPIx_Enable_SS:
;__Lib_SPI.c, 1085 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1087 :: 		
0x17C0	0x444040C0  ADD.L	R4, R0, #12
; spiBase end address is: 0 (R0)
0x17C4	0x4420D00D  BEXTU.L	R2, R1, #256
; ssLine end address is: 4 (R1)
0x17C8	0x44317FF6  XOR.L	R3, R2, #-1
0x17CC	0xAC220000  LDI.L	R2, R4, #0
0x17D0	0x44210034  AND.L	R2, R2, R3
0x17D4	0xB4410000  STI.L	R4, #0, R2
;__Lib_SPI.c, 1088 :: 		
L_end_SPIx_Enable_SS:
0x17D8	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Enable_SS
_SPIM1_Disable_SS:
;__Lib_SPI.c, 431 :: 		
; ssLine start address is: 0 (R0)
; ssLine end address is: 0 (R0)
; ssLine start address is: 0 (R0)
;__Lib_SPI.c, 433 :: 		
0x25C4	0x4410500D  BEXTU.L	R1, R0, #256
; ssLine end address is: 0 (R0)
0x25C8	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x25CC	0x003405EB  CALL	__Lib_SPI_SPIx_Disable_SS+0
;__Lib_SPI.c, 434 :: 		
L_end_SPIM1_Disable_SS:
0x25D0	0xA0000000  RETURN	
; end of _SPIM1_Disable_SS
__Lib_SPI_SPIx_Disable_SS:
;__Lib_SPI.c, 1101 :: 		
; ssLine start address is: 4 (R1)
; spiBase start address is: 0 (R0)
; ssLine end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; ssLine start address is: 4 (R1)
;__Lib_SPI.c, 1103 :: 		
0x17AC	0x443040C0  ADD.L	R3, R0, #12
; spiBase end address is: 0 (R0)
0x17B0	0xAC218000  LDI.L	R2, R3, #0
0x17B4	0x44210015  OR.L	R2, R2, R1
; ssLine end address is: 4 (R1)
0x17B8	0xB4310000  STI.L	R3, #0, R2
;__Lib_SPI.c, 1104 :: 		
L_end_SPIx_Disable_SS:
0x17BC	0xA0000000  RETURN	
; end of __Lib_SPI_SPIx_Disable_SS
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2600	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x2604	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x2608	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x260C	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x2610	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2588	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x258C	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x2590	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2594	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x2598	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2574	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x2578	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x257C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2580	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x2584	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x25B0	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x25B4	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x25B8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x25BC	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x25C0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x259C	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x25A0	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x25A4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x25A8	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x25AC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2008	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x200C	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x2010	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2014	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x2018	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x206C	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x2070	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x2074	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2078	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x207C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2080	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x2084	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x2088	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x208C	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x2090	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2058	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x205C	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x2060	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2064	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x2068	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2044	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x2048	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x204C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2050	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x2054	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2030	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x2034	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x2038	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x203C	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x2040	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x201C	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x2020	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x2024	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2028	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x202C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1FCC	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x1FD0	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x1FD4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1FD8	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x1FDC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1FF4	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x1FF8	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x1FFC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2000	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x2004	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1FE0	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x1FE4	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x1FE8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1FEC	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x1FF0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x224C	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x2250	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x2254	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2258	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x225C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2238	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x223C	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x2240	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2244	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x2248	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2224	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x2228	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x222C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2230	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x2234	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2260	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x2264	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x2268	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x226C	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x2270	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22D8	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x22DC	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x22E0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22E4	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x22E8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22C4	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x22C8	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x22CC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x22D0	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x22D4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x21E8	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x21EC	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x21F0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x21F4	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x21F8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x21FC	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x2200	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x2204	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2208	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x220C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2210	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x2214	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x2218	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x221C	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x2220	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_applicationInit:
;Click_3DHALL5_FT90x.c, 46 :: 		void applicationInit()
;Click_3DHALL5_FT90x.c, 48 :: 		c3dhall5_i2cDriverInit( (T_C3DHALL5_P)&_MIKROBUS1_GPIO, (T_C3DHALL5_P)&_MIKROBUS1_I2C, 0x1E );
0x3AF4	0x6420001E  LDK.L	R2, #30
0x3AF8	0x64103CE0  LDK.L	R1, #__MIKROBUS1_I2C+0
0x3AFC	0x64003C80  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x3B00	0x00340DFD  CALL	_c3dhall5_i2cDriverInit+0
;Click_3DHALL5_FT90x.c, 49 :: 		c3dhall5_init();
0x3B04	0x00340E2D  CALL	_c3dhall5_init+0
;Click_3DHALL5_FT90x.c, 50 :: 		}
L_end_applicationInit:
0x3B08	0xA0000000  RETURN	
; end of _applicationInit
_c3dhall5_i2cDriverInit:
;__c3dhall5_Driver.c, 174 :: 		void c3dhall5_i2cDriverInit(T_C3DHALL5_P gpioObj, T_C3DHALL5_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x37F4	0x95D00004  LINK	LR, #4
0x37F8	0xB1F10000  STI.B	SP, #0, R2
0x37FC	0x44204000  MOVE.L	R2, R0
0x3800	0xA80F8000  LDI.B	R0, SP, #0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; slave start address is: 0 (R0)
;__c3dhall5_Driver.c, 176 :: 		_slaveAddress = slave;
0x3804	0xB8000158  STA.B	__c3dhall5_Driver__slaveAddress+0, R0
; slave end address is: 0 (R0)
;__c3dhall5_Driver.c, 177 :: 		_comunication = _I2C_COMUNICATION;
0x3808	0x64300002  LDK.L	R3, #2
0x380C	0xB830007D  STA.B	__c3dhall5_Driver__comunication+0, R3
;__c3dhall5_Driver.c, 178 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x3810	0x4400C000  MOVE.L	R0, R1
; i2cObj end address is: 4 (R1)
0x3814	0x00340CF6  CALL	__c3dhall5_Driver_hal_i2cMap+0
;__c3dhall5_Driver.c, 179 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x3818	0x44014000  MOVE.L	R0, R2
; gpioObj end address is: 8 (R2)
0x381C	0x00340D09  CALL	__c3dhall5_Driver_hal_gpioMap+0
;__c3dhall5_Driver.c, 181 :: 		hal_gpio_csSet( 1 );
0x3820	0x64000001  LDK.L	R0, #1
0x3824	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x3828	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 182 :: 		}
L_end_c3dhall5_i2cDriverInit:
0x382C	0x99D00000  UNLINK	LR
0x3830	0xA0000000  RETURN	
; end of _c3dhall5_i2cDriverInit
__c3dhall5_Driver_hal_i2cMap:
;__hal_ft90x.c, 87 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_ft90x.c, 91 :: 		fp_i2cStart    = tmp->i2cStart;
0x33D8	0xCC100000  LPMI.L	R1, R0, #0
0x33DC	0xBC100150  STA.L	__c3dhall5_Driver_fp_i2cStart+0, R1
;__hal_ft90x.c, 92 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x33E0	0x44104040  ADD.L	R1, R0, #4
0x33E4	0xCC108000  LPMI.L	R1, R1, #0
0x33E8	0xBC100164  STA.L	__c3dhall5_Driver_fp_i2cWrite+0, R1
;__hal_ft90x.c, 93 :: 		fp_i2cRead     = tmp->i2cRead;
0x33EC	0x44104080  ADD.L	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x33F0	0xCC108000  LPMI.L	R1, R1, #0
0x33F4	0xBC100154  STA.L	__c3dhall5_Driver_fp_i2cRead+0, R1
;__hal_ft90x.c, 94 :: 		}
L_end_hal_i2cMap:
0x33F8	0xA0000000  RETURN	
; end of __c3dhall5_Driver_hal_i2cMap
__c3dhall5_Driver_hal_gpioMap:
;__c3dhall5_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall5_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x3424	0x44104300  ADD.L	R1, R0, #48
0x3428	0x4410C1C0  ADD.L	R1, R1, #28
0x342C	0xCC108000  LPMI.L	R1, R1, #0
0x3430	0xBC100168  STA.L	__c3dhall5_Driver_hal_gpio_intGet+0, R1
;__c3dhall5_hal.c, 362 :: 		hal_gpio_anSet = tmp->gpioSet[ __AN_PIN_OUTPUT__ ];
0x3434	0xCC100000  LPMI.L	R1, R0, #0
0x3438	0xBC10015C  STA.L	__c3dhall5_Driver_hal_gpio_anSet+0, R1
;__c3dhall5_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x343C	0x44104080  ADD.L	R1, R0, #8
; gpioObj end address is: 0 (R0)
0x3440	0xCC108000  LPMI.L	R1, R1, #0
0x3444	0xBC100160  STA.L	__c3dhall5_Driver_hal_gpio_csSet+0, R1
;__c3dhall5_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x3448	0xA0000000  RETURN	
; end of __c3dhall5_Driver_hal_gpioMap
_c3dhall5_init:
;__c3dhall5_Driver.c, 285 :: 		uint8_t c3dhall5_init()
;__c3dhall5_Driver.c, 289 :: 		deviceID =  c3dhall5_readByte(_C3DHALL5_REG_WHO_AM_I);
0x38B4	0x6400004F  LDK.L	R0, #79
0x38B8	0x00340D13  CALL	_c3dhall5_readByte+0
;__c3dhall5_Driver.c, 290 :: 		if (deviceID != _C3DHALL5_I_AM)
0x38BC	0x59E04402  CMP.B	R0, #64
0x38C0	0x00280E33  JMPC	R30, Z, #1, L_c3dhall5_init20
;__c3dhall5_Driver.c, 292 :: 		return DEVICE_ERROR;
0x38C4	0xC000007A  LDA.B	R0, __c3dhall5_Driver_DEVICE_ERROR+0
0x38C8	0x00300E3A  JMP	L_end_c3dhall5_init
;__c3dhall5_Driver.c, 293 :: 		}
L_c3dhall5_init20:
;__c3dhall5_Driver.c, 295 :: 		c3dhall5_writeByte(_C3DHALL5_REG_CONFIG_A, _C3DHALL5_CFG_A_COMP_TEMP_ENABLE);
0x38CC	0x64100080  LDK.L	R1, #128
0x38D0	0x64000060  LDK.L	R0, #96
0x38D4	0x00340AB9  CALL	_c3dhall5_writeByte+0
;__c3dhall5_Driver.c, 296 :: 		c3dhall5_writeByte(_C3DHALL5_REG_CONFIG_C, _C3DHALL5_CFG_C_DRDY_ON_PIN);
0x38D8	0x64100001  LDK.L	R1, #1
0x38DC	0x64000062  LDK.L	R0, #98
0x38E0	0x00340AB9  CALL	_c3dhall5_writeByte+0
;__c3dhall5_Driver.c, 298 :: 		return DEVICE_OK;
0x38E4	0xC000007B  LDA.B	R0, __c3dhall5_Driver_DEVICE_OK+0
;__c3dhall5_Driver.c, 299 :: 		}
L_end_c3dhall5_init:
0x38E8	0xA0000000  RETURN	
; end of _c3dhall5_init
_c3dhall5_readByte:
;__c3dhall5_Driver.c, 218 :: 		uint8_t c3dhall5_readByte(uint8_t reg)
; reg start address is: 0 (R0)
0x344C	0x95D00004  LINK	LR, #4
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;__c3dhall5_Driver.c, 223 :: 		writeReg[ 0 ] = reg;
0x3450	0x441FC000  ADD.L	R1, SP, #0
0x3454	0xB0100000  STI.B	R1, #0, R0
;__c3dhall5_Driver.c, 225 :: 		if (_comunication == _I2C_COMUNICATION)
0x3458	0xC010007D  LDA.B	R1, __c3dhall5_Driver__comunication+0
0x345C	0x59E0C022  CMP.B	R1, #2
0x3460	0x00200D29  JMPC	R30, Z, #0, L_c3dhall5_readByte16
; reg end address is: 0 (R0)
;__c3dhall5_Driver.c, 227 :: 		hal_i2cStart();
0x3464	0x00340875  CALL	__c3dhall5_Driver_hal_i2cStart+0
;__c3dhall5_Driver.c, 228 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x3468	0x442FC000  ADD.L	R2, SP, #0
0x346C	0xC0100158  LDA.B	R1, __c3dhall5_Driver__slaveAddress+0
0x3470	0x64300001  LDK.L	R3, #1
0x3474	0x4400D00D  BEXTU.L	R0, R1, #256
0x3478	0x44114000  MOVE.L	R1, R2
0x347C	0x64200001  LDK.L	R2, #1
0x3480	0x00340842  CALL	__c3dhall5_Driver_hal_i2cWrite+0
;__c3dhall5_Driver.c, 229 :: 		hal_i2cRead(_slaveAddress, readReg, 1, END_MODE_STOP);
0x3484	0x442FC010  ADD.L	R2, SP, #1
0x3488	0xC0100158  LDA.B	R1, __c3dhall5_Driver__slaveAddress+0
0x348C	0x64300000  LDK.L	R3, #0
0x3490	0x4400D00D  BEXTU.L	R0, R1, #256
0x3494	0x44114000  MOVE.L	R1, R2
0x3498	0x64200001  LDK.L	R2, #1
0x349C	0x00340825  CALL	__c3dhall5_Driver_hal_i2cRead+0
;__c3dhall5_Driver.c, 230 :: 		}
0x34A0	0x00300D40  JMP	L_c3dhall5_readByte17
L_c3dhall5_readByte16:
;__c3dhall5_Driver.c, 233 :: 		writeReg[ 0 ] = reg | 0x80;
; reg start address is: 0 (R0)
0x34A4	0x442FC000  ADD.L	R2, SP, #0
0x34A8	0x44104805  OR.L	R1, R0, #128
; reg end address is: 0 (R0)
0x34AC	0xB0208000  STI.B	R2, #0, R1
;__c3dhall5_Driver.c, 234 :: 		hal_gpio_csSet(0);
0x34B0	0x64000000  LDK.L	R0, #0
0x34B4	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x34B8	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 235 :: 		hal_gpio_anSet(1);
0x34BC	0x64000001  LDK.L	R0, #1
0x34C0	0xC460015C  LDA.L	R6, __c3dhall5_Driver_hal_gpio_anSet+0
0x34C4	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 236 :: 		hal_spiWrite(writeReg, 1);
0x34C8	0x441FC000  ADD.L	R1, SP, #0
0x34CC	0x4400C000  MOVE.L	R0, R1
0x34D0	0x64100001  LDK.L	R1, #1
0x34D4	0x0034085F  CALL	__c3dhall5_Driver_hal_spiWrite+0
;__c3dhall5_Driver.c, 237 :: 		hal_gpio_anSet(0);
0x34D8	0x64000000  LDK.L	R0, #0
0x34DC	0xC460015C  LDA.L	R6, __c3dhall5_Driver_hal_gpio_anSet+0
0x34E0	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 238 :: 		hal_spiRead(readReg, 1);
0x34E4	0x441FC010  ADD.L	R1, SP, #1
0x34E8	0x4400C000  MOVE.L	R0, R1
0x34EC	0x64100001  LDK.L	R1, #1
0x34F0	0x0034089D  CALL	__c3dhall5_Driver_hal_spiRead+0
;__c3dhall5_Driver.c, 239 :: 		hal_gpio_csSet(1);
0x34F4	0x64000001  LDK.L	R0, #1
0x34F8	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x34FC	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 240 :: 		}
L_c3dhall5_readByte17:
;__c3dhall5_Driver.c, 242 :: 		return readReg[ 0 ];
0x3500	0x441FC010  ADD.L	R1, SP, #1
0x3504	0xA8108000  LDI.B	R1, R1, #0
0x3508	0x4400D00D  BEXTU.L	R0, R1, #256
;__c3dhall5_Driver.c, 243 :: 		}
L_end_c3dhall5_readByte:
0x350C	0x99D00000  UNLINK	LR
0x3510	0xA0000000  RETURN	
; end of _c3dhall5_readByte
__c3dhall5_Driver_hal_i2cStart:
;__hal_ft90x.c, 96 :: 		static int hal_i2cStart()
;__hal_ft90x.c, 98 :: 		int res = 0;
; res start address is: 4 (R1)
0x21D4	0x64100000  LDK.L	R1, #0
;__hal_ft90x.c, 99 :: 		startF = 1;
0x21D8	0x64000001  LDK.L	R0, #1
0x21DC	0xB8000079  STA.B	__c3dhall5_Driver_startF+0, R0
;__hal_ft90x.c, 100 :: 		return res;
0x21E0	0x4400C00C  BEXTS.L	R0, R1, #0
; res end address is: 4 (R1)
;__hal_ft90x.c, 101 :: 		}
L_end_hal_i2cStart:
0x21E4	0xA0000000  RETURN	
; end of __c3dhall5_Driver_hal_i2cStart
__c3dhall5_Driver_hal_i2cWrite:
;__hal_ft90x.c, 103 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x2108	0x95D00010  LINK	LR, #16
0x210C	0xB3F10008  STI.S	SP, #8, R2
0x2110	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 105 :: 		int res = 0;
0x2114	0x64400000  LDK.L	R4, #0
0x2118	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 106 :: 		uint8_t *ptr = pBuf;
0x211C	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 107 :: 		if( startF ) {
0x2120	0xC0400079  LDA.B	R4, __c3dhall5_Driver_startF+0
0x2124	0x59E24002  CMP.B	R4, #0
0x2128	0x0028084F  JMPC	R30, Z, #1, L___c3dhall5_Driver_hal_i2cWrite6
;__hal_ft90x.c, 108 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x212C	0xC4600150  LDA.L	R6, __c3dhall5_Driver_fp_i2cStart+0
0x2130	0x08340060  CALLI	R6
;__hal_ft90x.c, 109 :: 		startF = 0;
0x2134	0x64400000  LDK.L	R4, #0
0x2138	0xB8400079  STA.B	__c3dhall5_Driver_startF+0, R4
;__hal_ft90x.c, 110 :: 		}
L___c3dhall5_Driver_hal_i2cWrite6:
;__hal_ft90x.c, 111 :: 		res |= fp_i2cWrite(ptr, nBytes);
0x213C	0xAA1F8008  LDI.S	R1, SP, #8
0x2140	0xAC0F8000  LDI.L	R0, SP, #0
0x2144	0xC4600164  LDA.L	R6, __c3dhall5_Driver_fp_i2cWrite+0
0x2148	0x08340060  CALLI	R6
0x214C	0xAA4F8004  LDI.S	R4, SP, #4
0x2150	0x4442400C  BEXTS.L	R4, R4, #0
0x2154	0x44420005  OR.L	R4, R4, R0
0x2158	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 112 :: 		if( endMode == END_MODE_RESTART ) {
0x215C	0xA84F800C  LDI.B	R4, SP, #12
0x2160	0x59E24012  CMP.B	R4, #1
0x2164	0x0020085C  JMPC	R30, Z, #0, L___c3dhall5_Driver_hal_i2cWrite7
;__hal_ft90x.c, 113 :: 		startF = 1;
0x2168	0x64400001  LDK.L	R4, #1
0x216C	0xB8400079  STA.B	__c3dhall5_Driver_startF+0, R4
;__hal_ft90x.c, 114 :: 		}
L___c3dhall5_Driver_hal_i2cWrite7:
;__hal_ft90x.c, 115 :: 		return res;
0x2170	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 116 :: 		}
L_end_hal_i2cWrite:
0x2174	0x99D00000  UNLINK	LR
0x2178	0xA0000000  RETURN	
; end of __c3dhall5_Driver_hal_i2cWrite
_I2CM1_Write_Bytes:
;__Lib_I2C.c, 545 :: 		
; numBytesToSend start address is: 4 (R1)
0x155C	0x95D00008  LINK	LR, #8
0x1560	0xB5F00004  STI.L	SP, #4, R0
0x1564	0x4440C00D  BEXTU.L	R4, R1, #0
; numBytesToSend end address is: 4 (R1)
; numBytesToSend start address is: 16 (R4)
;__Lib_I2C.c, 551 :: 		
0x1568	0x64200000  LDK.L	R2, #0
0x156C	0xB3F10002  STI.S	SP, #2, R2
;__Lib_I2C.c, 552 :: 		
0x1570	0x64200000  LDK.L	R2, #0
0x1574	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 554 :: 		
0x1578	0x5BE24012  CMP.S	R4, #1
0x157C	0x00200566  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes34
; numBytesToSend end address is: 16 (R4)
;__Lib_I2C.c, 557 :: 		
0x1580	0xAC2F8004  LDI.L	R2, SP, #4
0x1584	0xA8210000  LDI.B	R2, R2, #0
0x1588	0x4401500D  BEXTU.L	R0, R2, #256
0x158C	0x0034050E  CALL	_I2CM1_Write+0
0x1590	0xB1F00000  STI.B	SP, #0, R0
;__Lib_I2C.c, 558 :: 		
0x1594	0x003005E8  JMP	L_I2CM1_Write_Bytes35
L_I2CM1_Write_Bytes34:
;__Lib_I2C.c, 559 :: 		
; numBytesToSend start address is: 16 (R4)
0x1598	0x5BE24012  CMP.S	R4, #1
0x159C	0x01A005E8  JMPC	R30, A, #0, L_I2CM1_Write_Bytes36
;__Lib_I2C.c, 561 :: 		
0x15A0	0xC020007C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x15A4	0x59E14012  CMP.B	R2, #1
0x15A8	0x00200580  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes107
;__Lib_I2C.c, 563 :: 		
0x15AC	0xC4300080  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x15B0	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 4 (R1)
0x15B4	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 567 :: 		
0x15B8	0x64200009  LDK.L	R2, #9
0x15BC	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 568 :: 		
0x15C0	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x15C4	0x44314010  ADD.L	R3, R2, #1
0x15C8	0x64200011  LDK.L	R2, #17
0x15CC	0xB0310000  STI.B	R3, #0, R2
; slaveAddress end address is: 4 (R1)
; numBytesToSend end address is: 16 (R4)
0x15D0	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 571 :: 		
L_I2CM1_Write_Bytes38:
; slaveAddress start address is: 4 (R1)
; numBytesToSend start address is: 0 (R0)
0x15D4	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x15D8	0x44214010  ADD.L	R2, R2, #1
0x15DC	0xA8210000  LDI.B	R2, R2, #0
0x15E0	0x44214014  AND.L	R2, R2, #1
0x15E4	0x59E14002  CMP.B	R2, #0
0x15E8	0x0028057C  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes39
0x15EC	0x00300575  JMP	L_I2CM1_Write_Bytes38
L_I2CM1_Write_Bytes39:
;__Lib_I2C.c, 574 :: 		
0x15F0	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x15F4	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 4 (R1)
; numBytesToSend end address is: 0 (R0)
0x15F8	0x4410400D  BEXTU.L	R1, R0, #0
;__Lib_I2C.c, 575 :: 		
0x15FC	0x00300581  JMP	L_I2CM1_Write_Bytes37
L__I2CM1_Write_Bytes107:
;__Lib_I2C.c, 561 :: 		
0x1600	0x4412400D  BEXTU.L	R1, R4, #0
;__Lib_I2C.c, 575 :: 		
L_I2CM1_Write_Bytes37:
;__Lib_I2C.c, 578 :: 		
; numBytesToSend start address is: 4 (R1)
0x1604	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1608	0x44314020  ADD.L	R3, R2, #2
0x160C	0xAC2F8004  LDI.L	R2, SP, #4
0x1610	0xA8210000  LDI.B	R2, R2, #0
0x1614	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 581 :: 		
0x1618	0xC4300080  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x161C	0xA8218000  LDI.B	R2, R3, #0
0x1620	0x44214FE4  AND.L	R2, R2, #254
0x1624	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 586 :: 		
0x1628	0xC020007C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x162C	0x59E14002  CMP.B	R2, #0
0x1630	0x00200597  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes108
; numBytesToSend end address is: 4 (R1)
0x1634	0x4440C00D  BEXTU.L	R4, R1, #0
;__Lib_I2C.c, 588 :: 		
L_I2CM1_Write_Bytes41:
; numBytesToSend start address is: 16 (R4)
0x1638	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x163C	0x44214010  ADD.L	R2, R2, #1
0x1640	0xA8210000  LDI.B	R2, R2, #0
0x1644	0x44214404  AND.L	R2, R2, #64
0x1648	0x59E14002  CMP.B	R2, #0
0x164C	0x00280595  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes42
0x1650	0x0030058E  JMP	L_I2CM1_Write_Bytes41
L_I2CM1_Write_Bytes42:
;__Lib_I2C.c, 589 :: 		
0x1654	0x4412400D  BEXTU.L	R1, R4, #0
0x1658	0x00300597  JMP	L_I2CM1_Write_Bytes40
; numBytesToSend end address is: 16 (R4)
L__I2CM1_Write_Bytes108:
;__Lib_I2C.c, 586 :: 		
;__Lib_I2C.c, 589 :: 		
L_I2CM1_Write_Bytes40:
;__Lib_I2C.c, 592 :: 		
; numBytesToSend start address is: 4 (R1)
0x165C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1660	0x44314010  ADD.L	R3, R2, #1
0x1664	0x64200003  LDK.L	R2, #3
0x1668	0xB0310000  STI.B	R3, #0, R2
; numBytesToSend end address is: 4 (R1)
0x166C	0x4400C00D  BEXTU.L	R0, R1, #0
;__Lib_I2C.c, 594 :: 		
L_I2CM1_Write_Bytes43:
;__Lib_I2C.c, 597 :: 		
; numBytesToSend start address is: 0 (R0)
0x1670	0x4410400D  BEXTU.L	R1, R0, #0
; numBytesToSend end address is: 0 (R0)
L_I2CM1_Write_Bytes45:
; numBytesToSend start address is: 4 (R1)
0x1674	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1678	0x44214010  ADD.L	R2, R2, #1
0x167C	0xA8210000  LDI.B	R2, R2, #0
0x1680	0x44214014  AND.L	R2, R2, #1
0x1684	0x59E14002  CMP.B	R2, #0
0x1688	0x002805A4  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes46
0x168C	0x0030059D  JMP	L_I2CM1_Write_Bytes45
L_I2CM1_Write_Bytes46:
;__Lib_I2C.c, 600 :: 		
0x1690	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1694	0x44214010  ADD.L	R2, R2, #1
0x1698	0xA8210000  LDI.B	R2, R2, #0
0x169C	0x44214024  AND.L	R2, R2, #2
0x16A0	0x59E14002  CMP.B	R2, #0
0x16A4	0x002805BA  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes47
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 602 :: 		
0x16A8	0x64200001  LDK.L	R2, #1
0x16AC	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 604 :: 		
0x16B0	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x16B4	0x44214010  ADD.L	R2, R2, #1
0x16B8	0xA8210000  LDI.B	R2, R2, #0
0x16BC	0x44214104  AND.L	R2, R2, #16
0x16C0	0x59E14002  CMP.B	R2, #0
0x16C4	0x002805B5  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes48
;__Lib_I2C.c, 606 :: 		
0x16C8	0x64200002  LDK.L	R2, #2
0x16CC	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 607 :: 		
0x16D0	0x003005B9  JMP	L_I2CM1_Write_Bytes49
L_I2CM1_Write_Bytes48:
;__Lib_I2C.c, 610 :: 		
0x16D4	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x16D8	0x44314010  ADD.L	R3, R2, #1
0x16DC	0x64200005  LDK.L	R2, #5
0x16E0	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 611 :: 		
L_I2CM1_Write_Bytes49:
;__Lib_I2C.c, 612 :: 		
0x16E4	0x003005E8  JMP	L_I2CM1_Write_Bytes44
;__Lib_I2C.c, 613 :: 		
L_I2CM1_Write_Bytes47:
;__Lib_I2C.c, 616 :: 		
; numBytesToSend start address is: 4 (R1)
0x16E8	0xAA2F8002  LDI.S	R2, SP, #2
0x16EC	0x44314010  ADD.L	R3, R2, #1
0x16F0	0xB3F18002  STI.S	SP, #2, R3
;__Lib_I2C.c, 617 :: 		
0x16F4	0x4420C012  SUB.L	R2, R1, #1
0x16F8	0x5BE18022  CMP.S	R3, R2
0x16FC	0x002005DB  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes50
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 620 :: 		
0x1700	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1704	0x44414020  ADD.L	R4, R2, #2
0x1708	0xAA3F8002  LDI.S	R3, SP, #2
0x170C	0xAC2F8004  LDI.L	R2, SP, #4
0x1710	0x44210030  ADD.L	R2, R2, R3
0x1714	0xA8210000  LDI.B	R2, R2, #0
0x1718	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 623 :: 		
0x171C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1720	0x44314010  ADD.L	R3, R2, #1
0x1724	0x64200005  LDK.L	R2, #5
0x1728	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 626 :: 		
L_I2CM1_Write_Bytes51:
0x172C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1730	0x44214010  ADD.L	R2, R2, #1
0x1734	0xA8210000  LDI.B	R2, R2, #0
0x1738	0x44214014  AND.L	R2, R2, #1
0x173C	0x59E14002  CMP.B	R2, #0
0x1740	0x002805D2  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes52
0x1744	0x003005CB  JMP	L_I2CM1_Write_Bytes51
L_I2CM1_Write_Bytes52:
;__Lib_I2C.c, 629 :: 		
0x1748	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x174C	0x44214010  ADD.L	R2, R2, #1
0x1750	0xA8210000  LDI.B	R2, R2, #0
0x1754	0x44214024  AND.L	R2, R2, #2
0x1758	0x59E14002  CMP.B	R2, #0
0x175C	0x002805DA  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes53
;__Lib_I2C.c, 631 :: 		
0x1760	0x64200001  LDK.L	R2, #1
0x1764	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 632 :: 		
L_I2CM1_Write_Bytes53:
;__Lib_I2C.c, 633 :: 		
0x1768	0x003005E8  JMP	L_I2CM1_Write_Bytes44
;__Lib_I2C.c, 634 :: 		
L_I2CM1_Write_Bytes50:
;__Lib_I2C.c, 638 :: 		
; numBytesToSend start address is: 4 (R1)
0x176C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1770	0x44414020  ADD.L	R4, R2, #2
0x1774	0xAA3F8002  LDI.S	R3, SP, #2
0x1778	0xAC2F8004  LDI.L	R2, SP, #4
0x177C	0x44210030  ADD.L	R2, R2, R3
0x1780	0xA8210000  LDI.B	R2, R2, #0
0x1784	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 640 :: 		
0x1788	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x178C	0x44314010  ADD.L	R3, R2, #1
0x1790	0x64200001  LDK.L	R2, #1
0x1794	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 642 :: 		
0x1798	0x4400C00D  BEXTU.L	R0, R1, #0
; numBytesToSend end address is: 4 (R1)
0x179C	0x0030059C  JMP	L_I2CM1_Write_Bytes43
L_I2CM1_Write_Bytes44:
;__Lib_I2C.c, 643 :: 		
L_I2CM1_Write_Bytes36:
L_I2CM1_Write_Bytes35:
;__Lib_I2C.c, 645 :: 		
0x17A0	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 646 :: 		
L_end_I2CM1_Write_Bytes:
0x17A4	0x99D00000  UNLINK	LR
0x17A8	0xA0000000  RETURN	
; end of _I2CM1_Write_Bytes
_I2CM1_Write:
;__Lib_I2C.c, 382 :: 		
; dataOut start address is: 0 (R0)
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_I2C.c, 387 :: 		
; retVal start address is: 12 (R3)
0x1438	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 390 :: 		
0x143C	0xC010007C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x1440	0x59E0C012  CMP.B	R1, #1
0x1444	0x00200528  JMPC	R30, Z, #0, L__I2CM1_Write103
;__Lib_I2C.c, 392 :: 		
0x1448	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x144C	0xA8110000  LDI.B	R1, R2, #0
; slaveAddress start address is: 16 (R4)
0x1450	0x4440D00D  BEXTU.L	R4, R1, #256
;__Lib_I2C.c, 396 :: 		
0x1454	0x64100009  LDK.L	R1, #9
0x1458	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 397 :: 		
0x145C	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1460	0x4420C010  ADD.L	R2, R1, #1
0x1464	0x64100011  LDK.L	R1, #17
0x1468	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 16 (R4)
; retVal end address is: 12 (R3)
; dataOut end address is: 0 (R0)
0x146C	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_I2C.c, 400 :: 		
L_I2CM1_Write15:
; slaveAddress start address is: 8 (R2)
; retVal start address is: 12 (R3)
; dataOut start address is: 0 (R0)
0x1470	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1474	0x4410C010  ADD.L	R1, R1, #1
0x1478	0xA8108000  LDI.B	R1, R1, #0
0x147C	0x4410C014  AND.L	R1, R1, #1
0x1480	0x59E0C002  CMP.B	R1, #0
0x1484	0x00280523  JMPC	R30, Z, #1, L_I2CM1_Write16
0x1488	0x0030051C  JMP	L_I2CM1_Write15
L_I2CM1_Write16:
;__Lib_I2C.c, 403 :: 		
0x148C	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1490	0xB0110000  STI.B	R1, #0, R2
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; dataOut end address is: 0 (R0)
0x1494	0x4420500D  BEXTU.L	R2, R0, #256
0x1498	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 404 :: 		
0x149C	0x0030052A  JMP	L_I2CM1_Write14
L__I2CM1_Write103:
;__Lib_I2C.c, 390 :: 		
0x14A0	0x4420500D  BEXTU.L	R2, R0, #256
0x14A4	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 404 :: 		
L_I2CM1_Write14:
;__Lib_I2C.c, 407 :: 		
; retVal start address is: 0 (R0)
; dataOut start address is: 8 (R2)
0x14A8	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x14AC	0x4410C020  ADD.L	R1, R1, #2
0x14B0	0xB0110000  STI.B	R1, #0, R2
; dataOut end address is: 8 (R2)
;__Lib_I2C.c, 410 :: 		
0x14B4	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x14B8	0xA8110000  LDI.B	R1, R2, #0
0x14BC	0x4410CFE4  AND.L	R1, R1, #254
0x14C0	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 415 :: 		
0x14C4	0xC010007C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x14C8	0x59E0C002  CMP.B	R1, #0
0x14CC	0x0020053C  JMPC	R30, Z, #0, L__I2CM1_Write104
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 417 :: 		
L_I2CM1_Write18:
; retVal start address is: 0 (R0)
0x14D0	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x14D4	0x4410C010  ADD.L	R1, R1, #1
0x14D8	0xA8108000  LDI.B	R1, R1, #0
0x14DC	0x4410C404  AND.L	R1, R1, #64
0x14E0	0x59E0C002  CMP.B	R1, #0
0x14E4	0x0028053B  JMPC	R30, Z, #1, L_I2CM1_Write19
0x14E8	0x00300534  JMP	L_I2CM1_Write18
L_I2CM1_Write19:
;__Lib_I2C.c, 418 :: 		
0x14EC	0x0030053C  JMP	L_I2CM1_Write17
; retVal end address is: 0 (R0)
L__I2CM1_Write104:
;__Lib_I2C.c, 415 :: 		
;__Lib_I2C.c, 418 :: 		
L_I2CM1_Write17:
;__Lib_I2C.c, 421 :: 		
; retVal start address is: 0 (R0)
0x14F0	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x14F4	0x4420C010  ADD.L	R2, R1, #1
0x14F8	0x64100007  LDK.L	R1, #7
0x14FC	0xB0208000  STI.B	R2, #0, R1
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 424 :: 		
L_I2CM1_Write20:
; retVal start address is: 0 (R0)
0x1500	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1504	0x4410C010  ADD.L	R1, R1, #1
0x1508	0xA8108000  LDI.B	R1, R1, #0
0x150C	0x4410C014  AND.L	R1, R1, #1
0x1510	0x59E0C002  CMP.B	R1, #0
0x1514	0x00280547  JMPC	R30, Z, #1, L_I2CM1_Write21
0x1518	0x00300540  JMP	L_I2CM1_Write20
L_I2CM1_Write21:
;__Lib_I2C.c, 427 :: 		
0x151C	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1520	0x4410C010  ADD.L	R1, R1, #1
0x1524	0xA8108000  LDI.B	R1, R1, #0
0x1528	0x4410C024  AND.L	R1, R1, #2
0x152C	0x59E0C002  CMP.B	R1, #0
0x1530	0x0028054F  JMPC	R30, Z, #1, L__I2CM1_Write105
;__Lib_I2C.c, 429 :: 		
0x1534	0x64000001  LDK.L	R0, #1
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 430 :: 		
0x1538	0x0030054F  JMP	L_I2CM1_Write22
L__I2CM1_Write105:
;__Lib_I2C.c, 427 :: 		
;__Lib_I2C.c, 430 :: 		
L_I2CM1_Write22:
;__Lib_I2C.c, 431 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 432 :: 		
L_end_I2CM1_Write:
0x153C	0xA0000000  RETURN	
; end of _I2CM1_Write
_I2CM1_Read_10Bit:
;__Lib_I2C.c, 729 :: 		
; address10Bit start address is: 4 (R1)
0x1AC0	0x95D00008  LINK	LR, #8
0x1AC4	0xB5F00004  STI.L	SP, #4, R0
0x1AC8	0x4440C00D  BEXTU.L	R4, R1, #0
; address10Bit end address is: 4 (R1)
; address10Bit start address is: 16 (R4)
;__Lib_I2C.c, 734 :: 		
0x1ACC	0x64200000  LDK.L	R2, #0
0x1AD0	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 736 :: 		
0x1AD4	0xC020007C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1AD8	0x59E14012  CMP.B	R2, #1
0x1ADC	0x002006CC  JMPC	R30, Z, #0, L__I2CM1_Read_10Bit109
;__Lib_I2C.c, 738 :: 		
0x1AE0	0xC4300080  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1AE4	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 4 (R1)
0x1AE8	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 742 :: 		
0x1AEC	0x64200009  LDK.L	R2, #9
0x1AF0	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 743 :: 		
0x1AF4	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1AF8	0x44314010  ADD.L	R3, R2, #1
0x1AFC	0x64200011  LDK.L	R2, #17
0x1B00	0xB0310000  STI.B	R3, #0, R2
; address10Bit end address is: 16 (R4)
; slaveAddress end address is: 4 (R1)
0x1B04	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 746 :: 		
L_I2CM1_Read_10Bit66:
; slaveAddress start address is: 4 (R1)
; address10Bit start address is: 0 (R0)
0x1B08	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1B0C	0x44214010  ADD.L	R2, R2, #1
0x1B10	0xA8210000  LDI.B	R2, R2, #0
0x1B14	0x44214014  AND.L	R2, R2, #1
0x1B18	0x59E14002  CMP.B	R2, #0
0x1B1C	0x002806C9  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit67
0x1B20	0x003006C2  JMP	L_I2CM1_Read_10Bit66
L_I2CM1_Read_10Bit67:
;__Lib_I2C.c, 749 :: 		
0x1B24	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1B28	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 4 (R1)
; address10Bit end address is: 0 (R0)
;__Lib_I2C.c, 750 :: 		
0x1B2C	0x003006CD  JMP	L_I2CM1_Read_10Bit65
L__I2CM1_Read_10Bit109:
;__Lib_I2C.c, 736 :: 		
0x1B30	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 750 :: 		
L_I2CM1_Read_10Bit65:
;__Lib_I2C.c, 753 :: 		
; address10Bit start address is: 0 (R0)
0x1B34	0x4420400D  BEXTU.L	R2, R0, #0
0x1B38	0x44214079  LSHR.L	R2, R2, #7
;__Lib_I2C.c, 754 :: 		
0x1B3C	0x4421500D  BEXTU.L	R2, R2, #256
0x1B40	0x44214F05  OR.L	R2, R2, #240
0x1B44	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_I2C.c, 755 :: 		
0x1B48	0x44314F64  AND.L	R3, R2, #246
;__Lib_I2C.c, 756 :: 		
0x1B4C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1B50	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 759 :: 		
0x1B54	0xC4300080  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1B58	0xA8218000  LDI.B	R2, R3, #0
0x1B5C	0x44214FE4  AND.L	R2, R2, #254
0x1B60	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 763 :: 		
0x1B64	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1B68	0x44314020  ADD.L	R3, R2, #2
0x1B6C	0x4420500D  BEXTU.L	R2, R0, #256
; address10Bit end address is: 0 (R0)
0x1B70	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 768 :: 		
0x1B74	0xC020007C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1B78	0x59E14002  CMP.B	R2, #0
0x1B7C	0x002006E7  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit68
;__Lib_I2C.c, 770 :: 		
L_I2CM1_Read_10Bit69:
0x1B80	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1B84	0x44214010  ADD.L	R2, R2, #1
0x1B88	0xA8210000  LDI.B	R2, R2, #0
0x1B8C	0x44214404  AND.L	R2, R2, #64
0x1B90	0x59E14002  CMP.B	R2, #0
0x1B94	0x002806E7  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit70
0x1B98	0x003006E0  JMP	L_I2CM1_Read_10Bit69
L_I2CM1_Read_10Bit70:
;__Lib_I2C.c, 771 :: 		
L_I2CM1_Read_10Bit68:
;__Lib_I2C.c, 774 :: 		
0x1B9C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1BA0	0x44314010  ADD.L	R3, R2, #1
0x1BA4	0x64200003  LDK.L	R2, #3
0x1BA8	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 777 :: 		
L_I2CM1_Read_10Bit71:
0x1BAC	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1BB0	0x44214010  ADD.L	R2, R2, #1
0x1BB4	0xA8210000  LDI.B	R2, R2, #0
0x1BB8	0x44214014  AND.L	R2, R2, #1
0x1BBC	0x59E14002  CMP.B	R2, #0
0x1BC0	0x002806F2  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit72
0x1BC4	0x003006EB  JMP	L_I2CM1_Read_10Bit71
L_I2CM1_Read_10Bit72:
;__Lib_I2C.c, 780 :: 		
0x1BC8	0xC4300080  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1BCC	0xA8218000  LDI.B	R2, R3, #0
0x1BD0	0x44214015  OR.L	R2, R2, #1
0x1BD4	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 791 :: 		
0x1BD8	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1BDC	0x44314010  ADD.L	R3, R2, #1
0x1BE0	0x64200007  LDK.L	R2, #7
0x1BE4	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 794 :: 		
L_I2CM1_Read_10Bit73:
0x1BE8	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1BEC	0x44214010  ADD.L	R2, R2, #1
0x1BF0	0xA8210000  LDI.B	R2, R2, #0
0x1BF4	0x44214014  AND.L	R2, R2, #1
0x1BF8	0x59E14002  CMP.B	R2, #0
0x1BFC	0x00280701  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit74
0x1C00	0x003006FA  JMP	L_I2CM1_Read_10Bit73
L_I2CM1_Read_10Bit74:
;__Lib_I2C.c, 797 :: 		
0x1C04	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1C08	0x44214010  ADD.L	R2, R2, #1
0x1C0C	0xA8210000  LDI.B	R2, R2, #0
0x1C10	0x44214024  AND.L	R2, R2, #2
0x1C14	0x59E14002  CMP.B	R2, #0
0x1C18	0x0028070A  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit75
;__Lib_I2C.c, 799 :: 		
0x1C1C	0x64200001  LDK.L	R2, #1
0x1C20	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 800 :: 		
0x1C24	0x0030070F  JMP	L_I2CM1_Read_10Bit76
L_I2CM1_Read_10Bit75:
;__Lib_I2C.c, 803 :: 		
0x1C28	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1C2C	0x44214020  ADD.L	R2, R2, #2
0x1C30	0xA8310000  LDI.B	R3, R2, #0
0x1C34	0xAC2F8004  LDI.L	R2, SP, #4
0x1C38	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 804 :: 		
L_I2CM1_Read_10Bit76:
;__Lib_I2C.c, 806 :: 		
0x1C3C	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 807 :: 		
L_end_I2CM1_Read_10Bit:
0x1C40	0x99D00000  UNLINK	LR
0x1C44	0xA0000000  RETURN	
; end of _I2CM1_Read_10Bit
_I2CM1_Read_Bytes:
;__Lib_I2C.c, 824 :: 		
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x17DC	0x95D00004  LINK	LR, #4
0x17E0	0x4440C00D  BEXTU.L	R4, R1, #0
; numBytesToReceive end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 16 (R4)
;__Lib_I2C.c, 830 :: 		
; retVal start address is: 4 (R1)
0x17E4	0x64100000  LDK.L	R1, #0
;__Lib_I2C.c, 831 :: 		
; numBytesReceived start address is: 20 (R5)
0x17E8	0x64500000  LDK.L	R5, #0
;__Lib_I2C.c, 833 :: 		
0x17EC	0x5BE24012  CMP.S	R4, #1
0x17F0	0x002005FF  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes77
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 835 :: 		
; bufferIn end address is: 0 (R0)
0x17F4	0x003403D0  CALL	_I2CM1_Read+0
; retVal start address is: 0 (R0)
;__Lib_I2C.c, 836 :: 		
; retVal end address is: 0 (R0)
0x17F8	0x00300687  JMP	L_I2CM1_Read_Bytes78
L_I2CM1_Read_Bytes77:
;__Lib_I2C.c, 837 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x17FC	0x5BE24012  CMP.S	R4, #1
0x1800	0x01A00686  JMPC	R30, A, #0, L__I2CM1_Read_Bytes112
;__Lib_I2C.c, 840 :: 		
0x1804	0xC020007C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1808	0x59E14012  CMP.B	R2, #1
0x180C	0x0020061B  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes110
;__Lib_I2C.c, 842 :: 		
0x1810	0xC4300080  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1814	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 24 (R6)
0x1818	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_I2C.c, 846 :: 		
0x181C	0x64200009  LDK.L	R2, #9
0x1820	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 847 :: 		
0x1824	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1828	0x44314010  ADD.L	R3, R2, #1
0x182C	0x64200011  LDK.L	R2, #17
0x1830	0xB0310000  STI.B	R3, #0, R2
; slaveAddress end address is: 24 (R6)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x1834	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_I2C.c, 850 :: 		
L_I2CM1_Read_Bytes81:
; slaveAddress start address is: 12 (R3)
; numBytesReceived start address is: 20 (R5)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
0x1838	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x183C	0x44214010  ADD.L	R2, R2, #1
0x1840	0xA8210000  LDI.B	R2, R2, #0
0x1844	0x44214014  AND.L	R2, R2, #1
0x1848	0x59E14002  CMP.B	R2, #0
0x184C	0x00280615  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes82
0x1850	0x0030060E  JMP	L_I2CM1_Read_Bytes81
L_I2CM1_Read_Bytes82:
;__Lib_I2C.c, 853 :: 		
0x1854	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1858	0xB0218000  STI.B	R2, #0, R3
; slaveAddress end address is: 12 (R3)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x185C	0xB3F28000  STI.S	SP, #0, R5
0x1860	0x44504000  MOVE.L	R5, R0
0x1864	0xAA0F8000  LDI.S	R0, SP, #0
;__Lib_I2C.c, 854 :: 		
0x1868	0x0030061E  JMP	L_I2CM1_Read_Bytes80
L__I2CM1_Read_Bytes110:
;__Lib_I2C.c, 840 :: 		
0x186C	0xB5F00000  STI.L	SP, #0, R0
0x1870	0x4402C00D  BEXTU.L	R0, R5, #0
0x1874	0xAC5F8000  LDI.L	R5, SP, #0
;__Lib_I2C.c, 854 :: 		
L_I2CM1_Read_Bytes80:
;__Lib_I2C.c, 857 :: 		
; numBytesReceived start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 20 (R5)
0x1878	0xC4300080  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x187C	0xA8218000  LDI.B	R2, R3, #0
0x1880	0x44214015  OR.L	R2, R2, #1
0x1884	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 862 :: 		
0x1888	0xC020007C  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x188C	0x59E14002  CMP.B	R2, #0
0x1890	0x00200633  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes111
; numBytesReceived end address is: 0 (R0)
; bufferIn end address is: 20 (R5)
; numBytesToReceive end address is: 16 (R4)
; retVal end address is: 4 (R1)
0x1894	0x4432C000  MOVE.L	R3, R5
0x1898	0x4450400D  BEXTU.L	R5, R0, #0
;__Lib_I2C.c, 864 :: 		
L_I2CM1_Read_Bytes84:
; bufferIn start address is: 12 (R3)
; numBytesToReceive start address is: 16 (R4)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
0x189C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x18A0	0x44214010  ADD.L	R2, R2, #1
0x18A4	0xA8210000  LDI.B	R2, R2, #0
0x18A8	0x44214404  AND.L	R2, R2, #64
0x18AC	0x59E14002  CMP.B	R2, #0
0x18B0	0x0028062E  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes85
0x18B4	0x00300627  JMP	L_I2CM1_Read_Bytes84
L_I2CM1_Read_Bytes85:
;__Lib_I2C.c, 865 :: 		
0x18B8	0xB3F20000  STI.S	SP, #0, R4
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
0x18BC	0x4440D00D  BEXTU.L	R4, R1, #256
0x18C0	0x4401C000  MOVE.L	R0, R3
0x18C4	0xAA1F8000  LDI.S	R1, SP, #0
0x18C8	0x00300639  JMP	L_I2CM1_Read_Bytes83
; bufferIn end address is: 12 (R3)
L__I2CM1_Read_Bytes111:
;__Lib_I2C.c, 862 :: 		
0x18CC	0xB1F08000  STI.B	SP, #0, R1
0x18D0	0xB3F00002  STI.S	SP, #2, R0
0x18D4	0x4402C000  MOVE.L	R0, R5
0x18D8	0x4412400D  BEXTU.L	R1, R4, #0
0x18DC	0xAA5F8002  LDI.S	R5, SP, #2
0x18E0	0xA84F8000  LDI.B	R4, SP, #0
;__Lib_I2C.c, 865 :: 		
L_I2CM1_Read_Bytes83:
;__Lib_I2C.c, 868 :: 		
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 16 (R4)
; numBytesReceived start address is: 20 (R5)
0x18E4	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x18E8	0x44314010  ADD.L	R3, R2, #1
0x18EC	0x6420000B  LDK.L	R2, #11
0x18F0	0xB0310000  STI.B	R3, #0, R2
; numBytesToReceive end address is: 4 (R1)
; retVal end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; bufferIn end address is: 0 (R0)
0x18F4	0xB1F20000  STI.B	SP, #0, R4
0x18F8	0x4440C00D  BEXTU.L	R4, R1, #0
0x18FC	0xA81F8000  LDI.B	R1, SP, #0
;__Lib_I2C.c, 869 :: 		
L_I2CM1_Read_Bytes86:
;__Lib_I2C.c, 872 :: 		
; numBytesReceived start address is: 20 (R5)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
L_I2CM1_Read_Bytes88:
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 16 (R4)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
0x1900	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1904	0x44214010  ADD.L	R2, R2, #1
0x1908	0xA8210000  LDI.B	R2, R2, #0
0x190C	0x44214014  AND.L	R2, R2, #1
0x1910	0x59E14002  CMP.B	R2, #0
0x1914	0x00280647  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes89
0x1918	0x00300640  JMP	L_I2CM1_Read_Bytes88
L_I2CM1_Read_Bytes89:
;__Lib_I2C.c, 875 :: 		
0x191C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1920	0x44214010  ADD.L	R2, R2, #1
0x1924	0xA8210000  LDI.B	R2, R2, #0
0x1928	0x44214024  AND.L	R2, R2, #2
0x192C	0x59E14002  CMP.B	R2, #0
0x1930	0x0028065B  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes90
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 877 :: 		
; retVal start address is: 0 (R0)
0x1934	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 878 :: 		
0x1938	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x193C	0x44214010  ADD.L	R2, R2, #1
0x1940	0xA8210000  LDI.B	R2, R2, #0
0x1944	0x44214104  AND.L	R2, R2, #16
0x1948	0x59E14002  CMP.B	R2, #0
0x194C	0x00280656  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes91
;__Lib_I2C.c, 880 :: 		
0x1950	0x64000002  LDK.L	R0, #2
;__Lib_I2C.c, 881 :: 		
0x1954	0x0030065A  JMP	L_I2CM1_Read_Bytes92
L_I2CM1_Read_Bytes91:
;__Lib_I2C.c, 885 :: 		
0x1958	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x195C	0x44314010  ADD.L	R3, R2, #1
0x1960	0x64200004  LDK.L	R2, #4
0x1964	0xB0310000  STI.B	R3, #0, R2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 886 :: 		
L_I2CM1_Read_Bytes92:
;__Lib_I2C.c, 887 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x1968	0x00300685  JMP	L_I2CM1_Read_Bytes87
;__Lib_I2C.c, 888 :: 		
L_I2CM1_Read_Bytes90:
;__Lib_I2C.c, 892 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x196C	0x44300050  ADD.L	R3, R0, R5
0x1970	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1974	0x44214020  ADD.L	R2, R2, #2
0x1978	0xA8210000  LDI.B	R2, R2, #0
0x197C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 893 :: 		
0x1980	0x4432C010  ADD.L	R3, R5, #1
0x1984	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_I2C.c, 895 :: 		
0x1988	0x44224012  SUB.L	R2, R4, #1
0x198C	0x5BE18022  CMP.S	R3, R2
0x1990	0x00200680  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes93
; numBytesToReceive end address is: 16 (R4)
;__Lib_I2C.c, 898 :: 		
0x1994	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1998	0x44314010  ADD.L	R3, R2, #1
0x199C	0x64200005  LDK.L	R2, #5
0x19A0	0xB0310000  STI.B	R3, #0, R2
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x19A4	0x4442C00D  BEXTU.L	R4, R5, #0
;__Lib_I2C.c, 901 :: 		
L_I2CM1_Read_Bytes94:
; numBytesReceived start address is: 16 (R4)
; retVal start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x19A8	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x19AC	0x44214010  ADD.L	R2, R2, #1
0x19B0	0xA8210000  LDI.B	R2, R2, #0
0x19B4	0x44214014  AND.L	R2, R2, #1
0x19B8	0x59E14002  CMP.B	R2, #0
0x19BC	0x00280671  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes95
0x19C0	0x0030066A  JMP	L_I2CM1_Read_Bytes94
L_I2CM1_Read_Bytes95:
;__Lib_I2C.c, 904 :: 		
0x19C4	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x19C8	0x44214010  ADD.L	R2, R2, #1
0x19CC	0xA8210000  LDI.B	R2, R2, #0
0x19D0	0x44214014  AND.L	R2, R2, #1
0x19D4	0x59E14002  CMP.B	R2, #0
0x19D8	0x00280679  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes96
; numBytesReceived end address is: 16 (R4)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 906 :: 		
; retVal start address is: 0 (R0)
0x19DC	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 907 :: 		
; retVal end address is: 0 (R0)
0x19E0	0x0030067F  JMP	L_I2CM1_Read_Bytes97
L_I2CM1_Read_Bytes96:
;__Lib_I2C.c, 908 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 16 (R4)
0x19E4	0x44300040  ADD.L	R3, R0, R4
; numBytesReceived end address is: 16 (R4)
; bufferIn end address is: 0 (R0)
0x19E8	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x19EC	0x44214020  ADD.L	R2, R2, #2
0x19F0	0xA8210000  LDI.B	R2, R2, #0
0x19F4	0xB0310000  STI.B	R3, #0, R2
; retVal end address is: 4 (R1)
0x19F8	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 909 :: 		
L_I2CM1_Read_Bytes97:
;__Lib_I2C.c, 911 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x19FC	0x00300685  JMP	L_I2CM1_Read_Bytes87
;__Lib_I2C.c, 912 :: 		
L_I2CM1_Read_Bytes93:
;__Lib_I2C.c, 916 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x1A00	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1A04	0x44314010  ADD.L	R3, R2, #1
0x1A08	0x64200009  LDK.L	R2, #9
0x1A0C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 918 :: 		
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x1A10	0x00300640  JMP	L_I2CM1_Read_Bytes86
L_I2CM1_Read_Bytes87:
;__Lib_I2C.c, 919 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x1A14	0x00300687  JMP	L_I2CM1_Read_Bytes79
L__I2CM1_Read_Bytes112:
;__Lib_I2C.c, 837 :: 		
0x1A18	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 919 :: 		
L_I2CM1_Read_Bytes79:
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
L_I2CM1_Read_Bytes78:
;__Lib_I2C.c, 920 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 921 :: 		
L_end_I2CM1_Read_Bytes:
0x1A1C	0x99D00000  UNLINK	LR
0x1A20	0xA0000000  RETURN	
; end of _I2CM1_Read_Bytes
_I2CM1_Read:
;__Lib_I2C.c, 662 :: 		
0x0F40	0x95D00008  LINK	LR, #8
0x0F44	0xB5F00004  STI.L	SP, #4, R0
;__Lib_I2C.c, 667 :: 		
0x0F48	0x64100000  LDK.L	R1, #0
0x0F4C	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 669 :: 		
0x0F50	0xC010007C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x0F54	0x59E0C012  CMP.B	R1, #1
0x0F58	0x002003EA  JMPC	R30, Z, #0, L_I2CM1_Read55
;__Lib_I2C.c, 671 :: 		
0x0F5C	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0F60	0xA8110000  LDI.B	R1, R2, #0
; slaveAddress start address is: 0 (R0)
0x0F64	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 675 :: 		
0x0F68	0x64100009  LDK.L	R1, #9
0x0F6C	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 676 :: 		
0x0F70	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0F74	0x4420C010  ADD.L	R2, R1, #1
0x0F78	0x64100011  LDK.L	R1, #17
0x0F7C	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 0 (R0)
0x0F80	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_I2C.c, 679 :: 		
L_I2CM1_Read56:
; slaveAddress start address is: 8 (R2)
0x0F84	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0F88	0x4410C010  ADD.L	R1, R1, #1
0x0F8C	0xA8108000  LDI.B	R1, R1, #0
0x0F90	0x4410C014  AND.L	R1, R1, #1
0x0F94	0x59E0C002  CMP.B	R1, #0
0x0F98	0x002803E8  JMPC	R30, Z, #1, L_I2CM1_Read57
0x0F9C	0x003003E1  JMP	L_I2CM1_Read56
L_I2CM1_Read57:
;__Lib_I2C.c, 682 :: 		
0x0FA0	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0FA4	0xB0110000  STI.B	R1, #0, R2
; slaveAddress end address is: 8 (R2)
;__Lib_I2C.c, 683 :: 		
L_I2CM1_Read55:
;__Lib_I2C.c, 686 :: 		
0x0FA8	0xC4200080  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0FAC	0xA8110000  LDI.B	R1, R2, #0
0x0FB0	0x4410C015  OR.L	R1, R1, #1
0x0FB4	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 691 :: 		
0x0FB8	0xC010007C  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x0FBC	0x59E0C002  CMP.B	R1, #0
0x0FC0	0x002003F8  JMPC	R30, Z, #0, L_I2CM1_Read58
;__Lib_I2C.c, 693 :: 		
L_I2CM1_Read59:
0x0FC4	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0FC8	0x4410C010  ADD.L	R1, R1, #1
0x0FCC	0xA8108000  LDI.B	R1, R1, #0
0x0FD0	0x4410C404  AND.L	R1, R1, #64
0x0FD4	0x59E0C002  CMP.B	R1, #0
0x0FD8	0x002803F8  JMPC	R30, Z, #1, L_I2CM1_Read60
0x0FDC	0x003003F1  JMP	L_I2CM1_Read59
L_I2CM1_Read60:
;__Lib_I2C.c, 694 :: 		
L_I2CM1_Read58:
;__Lib_I2C.c, 697 :: 		
0x0FE0	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0FE4	0x4420C010  ADD.L	R2, R1, #1
0x0FE8	0x64100007  LDK.L	R1, #7
0x0FEC	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 700 :: 		
L_I2CM1_Read61:
0x0FF0	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0FF4	0x4410C010  ADD.L	R1, R1, #1
0x0FF8	0xA8108000  LDI.B	R1, R1, #0
0x0FFC	0x4410C014  AND.L	R1, R1, #1
0x1000	0x59E0C002  CMP.B	R1, #0
0x1004	0x00280403  JMPC	R30, Z, #1, L_I2CM1_Read62
0x1008	0x003003FC  JMP	L_I2CM1_Read61
L_I2CM1_Read62:
;__Lib_I2C.c, 703 :: 		
0x100C	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1010	0x4410C010  ADD.L	R1, R1, #1
0x1014	0xA8108000  LDI.B	R1, R1, #0
0x1018	0x4410C024  AND.L	R1, R1, #2
0x101C	0x59E0C002  CMP.B	R1, #0
0x1020	0x0028040C  JMPC	R30, Z, #1, L_I2CM1_Read63
;__Lib_I2C.c, 705 :: 		
0x1024	0x64100001  LDK.L	R1, #1
0x1028	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 706 :: 		
0x102C	0x00300411  JMP	L_I2CM1_Read64
L_I2CM1_Read63:
;__Lib_I2C.c, 709 :: 		
0x1030	0xC4100080  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1034	0x4410C020  ADD.L	R1, R1, #2
0x1038	0xA8208000  LDI.B	R2, R1, #0
0x103C	0xAC1F8004  LDI.L	R1, SP, #4
0x1040	0xB0110000  STI.B	R1, #0, R2
;__Lib_I2C.c, 710 :: 		
L_I2CM1_Read64:
;__Lib_I2C.c, 711 :: 		
0x1044	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 712 :: 		
L_end_I2CM1_Read:
0x1048	0x99D00000  UNLINK	LR
0x104C	0xA0000000  RETURN	
; end of _I2CM1_Read
__c3dhall5_Driver_hal_i2cRead:
;__hal_ft90x.c, 118 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x2094	0x95D00010  LINK	LR, #16
0x2098	0xB3F10008  STI.S	SP, #8, R2
0x209C	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 120 :: 		int res = 0;
0x20A0	0x64400000  LDK.L	R4, #0
0x20A4	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 121 :: 		uint8_t *ptr = pBuf;
0x20A8	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 122 :: 		if( startF ) {
0x20AC	0xC0400079  LDA.B	R4, __c3dhall5_Driver_startF+0
0x20B0	0x59E24002  CMP.B	R4, #0
0x20B4	0x00280832  JMPC	R30, Z, #1, L___c3dhall5_Driver_hal_i2cRead8
;__hal_ft90x.c, 123 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x20B8	0xC4600150  LDA.L	R6, __c3dhall5_Driver_fp_i2cStart+0
0x20BC	0x08340060  CALLI	R6
;__hal_ft90x.c, 124 :: 		startF = 0;
0x20C0	0x64400000  LDK.L	R4, #0
0x20C4	0xB8400079  STA.B	__c3dhall5_Driver_startF+0, R4
;__hal_ft90x.c, 125 :: 		}
L___c3dhall5_Driver_hal_i2cRead8:
;__hal_ft90x.c, 126 :: 		res |= fp_i2cRead(ptr, nBytes);
0x20C8	0xAA1F8008  LDI.S	R1, SP, #8
0x20CC	0xAC0F8000  LDI.L	R0, SP, #0
0x20D0	0xC4600154  LDA.L	R6, __c3dhall5_Driver_fp_i2cRead+0
0x20D4	0x08340060  CALLI	R6
0x20D8	0xAA4F8004  LDI.S	R4, SP, #4
0x20DC	0x4442400C  BEXTS.L	R4, R4, #0
0x20E0	0x44420005  OR.L	R4, R4, R0
0x20E4	0xB3F20004  STI.S	SP, #4, R4
;__hal_ft90x.c, 127 :: 		if( endMode == END_MODE_RESTART ) {
0x20E8	0xA84F800C  LDI.B	R4, SP, #12
0x20EC	0x59E24012  CMP.B	R4, #1
0x20F0	0x0020083F  JMPC	R30, Z, #0, L___c3dhall5_Driver_hal_i2cRead9
;__hal_ft90x.c, 128 :: 		startF = 1;
0x20F4	0x64400001  LDK.L	R4, #1
0x20F8	0xB8400079  STA.B	__c3dhall5_Driver_startF+0, R4
;__hal_ft90x.c, 129 :: 		}
L___c3dhall5_Driver_hal_i2cRead9:
;__hal_ft90x.c, 130 :: 		return res;
0x20FC	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 131 :: 		}
L_end_hal_i2cRead:
0x2100	0x99D00000  UNLINK	LR
0x2104	0xA0000000  RETURN	
; end of __c3dhall5_Driver_hal_i2cRead
__c3dhall5_Driver_hal_spiWrite:
;__hal_ft90x.c, 40 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x217C	0x95D00008  LINK	LR, #8
0x2180	0x4420C00D  BEXTU.L	R2, R1, #0
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_ft90x.c, 42 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x2184	0x44104000  MOVE.L	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x2188	0x4401400D  BEXTU.L	R0, R2, #0
;__hal_ft90x.c, 43 :: 		while( nBytes-- )
L___c3dhall5_Driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x218C	0x4430400D  BEXTU.L	R3, R0, #0
0x2190	0x44204012  SUB.L	R2, R0, #1
0x2194	0x4401400D  BEXTU.L	R0, R2, #0
; nBytes end address is: 0 (R0)
0x2198	0x5BE1C002  CMP.S	R3, #0
0x219C	0x00280873  JMPC	R30, Z, #1, L___c3dhall5_Driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_ft90x.c, 44 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x21A0	0xA8208000  LDI.B	R2, R1, #0
0x21A4	0x4461500D  BEXTU.L	R6, R2, #256
0x21A8	0xB3F00000  STI.S	SP, #0, R0
0x21AC	0xB5F08004  STI.L	SP, #4, R1
0x21B0	0x4403500D  BEXTU.L	R0, R6, #256
0x21B4	0xC460014C  LDA.L	R6, __c3dhall5_Driver_fp_spiWrite+0
0x21B8	0x08340060  CALLI	R6
0x21BC	0xAC1F8004  LDI.L	R1, SP, #4
0x21C0	0xAA0F8000  LDI.S	R0, SP, #0
0x21C4	0x4410C010  ADD.L	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x21C8	0x00300863  JMP	L___c3dhall5_Driver_hal_spiWrite0
L___c3dhall5_Driver_hal_spiWrite1:
;__hal_ft90x.c, 45 :: 		}
L_end_hal_spiWrite:
0x21CC	0x99D00000  UNLINK	LR
0x21D0	0xA0000000  RETURN	
; end of __c3dhall5_Driver_hal_spiWrite
__c3dhall5_Driver_hal_spiRead:
;__hal_ft90x.c, 47 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0x2274	0x95D00008  LINK	LR, #8
0x2278	0xB3F08004  STI.S	SP, #4, R1
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_ft90x.c, 49 :: 		uint8_t *ptr = pBuf;
0x227C	0xB5F00000  STI.L	SP, #0, R0
; pBuf end address is: 0 (R0)
;__hal_ft90x.c, 50 :: 		while( nBytes-- )
L___c3dhall5_Driver_hal_spiRead2:
0x2280	0xAA3F8004  LDI.S	R3, SP, #4
0x2284	0xAA2F8004  LDI.S	R2, SP, #4
0x2288	0x44214012  SUB.L	R2, R2, #1
0x228C	0xB3F10004  STI.S	SP, #4, R2
0x2290	0x5BE1C002  CMP.S	R3, #0
0x2294	0x002808AF  JMPC	R30, Z, #1, L___c3dhall5_Driver_hal_spiRead3
;__hal_ft90x.c, 51 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x2298	0x64000000  LDK.L	R0, #0
0x229C	0xC4600148  LDA.L	R6, __c3dhall5_Driver_fp_spiRead+0
0x22A0	0x08340060  CALLI	R6
0x22A4	0xAC2F8000  LDI.L	R2, SP, #0
0x22A8	0xB0200000  STI.B	R2, #0, R0
0x22AC	0xAC2F8000  LDI.L	R2, SP, #0
0x22B0	0x44214010  ADD.L	R2, R2, #1
0x22B4	0xB5F10000  STI.L	SP, #0, R2
0x22B8	0x003008A0  JMP	L___c3dhall5_Driver_hal_spiRead2
L___c3dhall5_Driver_hal_spiRead3:
;__hal_ft90x.c, 52 :: 		}
L_end_hal_spiRead:
0x22BC	0x99D00000  UNLINK	LR
0x22C0	0xA0000000  RETURN	
; end of __c3dhall5_Driver_hal_spiRead
_SPIM1_Read:
;__Lib_SPI.c, 413 :: 		
0x1540	0x95D00004  LINK	LR, #4
0x1544	0xB1F00000  STI.B	SP, #0, R0
;__Lib_SPI.c, 415 :: 		
0x1548	0x441FC000  ADD.L	R1, SP, #0
0x154C	0x640102A0  LDK.L	R0, #SPIM_CNTL+0
0x1550	0x00340689  CALL	__Lib_SPI_SPIx_Read+0
;__Lib_SPI.c, 416 :: 		
L_end_SPIM1_Read:
0x1554	0x99D00000  UNLINK	LR
0x1558	0xA0000000  RETURN	
; end of _SPIM1_Read
_c3dhall5_writeByte:
;__c3dhall5_Driver.c, 197 :: 		void c3dhall5_writeByte(uint8_t reg, uint8_t _data)
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x2AE4	0x95D00004  LINK	LR, #4
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;__c3dhall5_Driver.c, 201 :: 		writeReg[ 0 ] = reg;
0x2AE8	0x442FC000  ADD.L	R2, SP, #0
0x2AEC	0xB0200000  STI.B	R2, #0, R0
; reg end address is: 0 (R0)
;__c3dhall5_Driver.c, 202 :: 		writeReg[ 1 ] = _data;
0x2AF0	0x44214010  ADD.L	R2, R2, #1
0x2AF4	0xB0208000  STI.B	R2, #0, R1
; _data end address is: 4 (R1)
;__c3dhall5_Driver.c, 204 :: 		if (_comunication == _I2C_COMUNICATION)
0x2AF8	0xC020007D  LDA.B	R2, __c3dhall5_Driver__comunication+0
0x2AFC	0x59E14022  CMP.B	R2, #2
0x2B00	0x00200ACA  JMPC	R30, Z, #0, L_c3dhall5_writeByte14
;__c3dhall5_Driver.c, 206 :: 		hal_i2cStart();
0x2B04	0x00340875  CALL	__c3dhall5_Driver_hal_i2cStart+0
;__c3dhall5_Driver.c, 207 :: 		hal_i2cWrite(_slaveAddress, writeReg, 2, END_MODE_STOP);
0x2B08	0x443FC000  ADD.L	R3, SP, #0
0x2B0C	0xC0200158  LDA.B	R2, __c3dhall5_Driver__slaveAddress+0
0x2B10	0x4411C000  MOVE.L	R1, R3
0x2B14	0x64300000  LDK.L	R3, #0
0x2B18	0x4401500D  BEXTU.L	R0, R2, #256
0x2B1C	0x64200002  LDK.L	R2, #2
0x2B20	0x00340842  CALL	__c3dhall5_Driver_hal_i2cWrite+0
;__c3dhall5_Driver.c, 208 :: 		}
0x2B24	0x00300AD7  JMP	L_c3dhall5_writeByte15
L_c3dhall5_writeByte14:
;__c3dhall5_Driver.c, 211 :: 		hal_gpio_anSet(1);
0x2B28	0x64000001  LDK.L	R0, #1
0x2B2C	0xC460015C  LDA.L	R6, __c3dhall5_Driver_hal_gpio_anSet+0
0x2B30	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 212 :: 		hal_gpio_csSet(0);
0x2B34	0x64000000  LDK.L	R0, #0
0x2B38	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x2B3C	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 213 :: 		hal_spiWrite(writeReg, 2);
0x2B40	0x442FC000  ADD.L	R2, SP, #0
0x2B44	0x64100002  LDK.L	R1, #2
0x2B48	0x44014000  MOVE.L	R0, R2
0x2B4C	0x0034085F  CALL	__c3dhall5_Driver_hal_spiWrite+0
;__c3dhall5_Driver.c, 214 :: 		hal_gpio_csSet(1);
0x2B50	0x64000001  LDK.L	R0, #1
0x2B54	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x2B58	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 215 :: 		}
L_c3dhall5_writeByte15:
;__c3dhall5_Driver.c, 216 :: 		}
L_end_c3dhall5_writeByte:
0x2B5C	0x99D00000  UNLINK	LR
0x2B60	0xA0000000  RETURN	
; end of _c3dhall5_writeByte
_applicationTask:
;Click_3DHALL5_FT90x.c, 52 :: 		void applicationTask()
;Click_3DHALL5_FT90x.c, 54 :: 		axis_X = c3dhall5_getAxis(_C3DHALL5_AXIS_X);
0x3968	0x64000068  LDK.L	R0, __C3DHALL5_AXIS_X
0x396C	0x00340E3B  CALL	_c3dhall5_getAxis+0
0x3970	0xBA00007E  STA.S	_axis_X+0, R0
;Click_3DHALL5_FT90x.c, 55 :: 		mikrobus_logWrite(" X axis : ", _LOG_TEXT);
0x3974	0x64000004  LDK.L	R0, #?lstr2_Click_3DHALL5_FT90x+0
0x3978	0x64100001  LDK.L	R1, #1
0x397C	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 56 :: 		IntToStr(axis_X, demoText);
0x3980	0xC200007E  LDA.S	R0, _axis_X+0
0x3984	0x4400400C  BEXTS.L	R0, R0, #0
0x3988	0x6410000F  LDK.L	R1, #_demoText+0
0x398C	0x00340D54  CALL	_IntToStr+0
;Click_3DHALL5_FT90x.c, 57 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x3990	0x64100002  LDK.L	R1, #2
0x3994	0x6400000F  LDK.L	R0, #_demoText+0
0x3998	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 59 :: 		axis_Y = c3dhall5_getAxis(_C3DHALL5_AXIS_Y);
0x399C	0x6400006A  LDK.L	R0, __C3DHALL5_AXIS_Y
0x39A0	0x00340E3B  CALL	_c3dhall5_getAxis+0
0x39A4	0xBA00013C  STA.S	_axis_Y+0, R0
;Click_3DHALL5_FT90x.c, 60 :: 		mikrobus_logWrite(" Y axis : ", _LOG_TEXT);
0x39A8	0x64000041  LDK.L	R0, #?lstr3_Click_3DHALL5_FT90x+0
0x39AC	0x64100001  LDK.L	R1, #1
0x39B0	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 61 :: 		IntToStr(axis_Y, demoText);
0x39B4	0xC200013C  LDA.S	R0, _axis_Y+0
0x39B8	0x4400400C  BEXTS.L	R0, R0, #0
0x39BC	0x6410000F  LDK.L	R1, #_demoText+0
0x39C0	0x00340D54  CALL	_IntToStr+0
;Click_3DHALL5_FT90x.c, 62 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x39C4	0x64100002  LDK.L	R1, #2
0x39C8	0x6400000F  LDK.L	R0, #_demoText+0
0x39CC	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 64 :: 		axis_Z = c3dhall5_getAxis(_C3DHALL5_AXIS_Z);
0x39D0	0x6400006C  LDK.L	R0, __C3DHALL5_AXIS_Z
0x39D4	0x00340E3B  CALL	_c3dhall5_getAxis+0
0x39D8	0xBA00013E  STA.S	_axis_Z+0, R0
;Click_3DHALL5_FT90x.c, 65 :: 		mikrobus_logWrite(" Z axis : ", _LOG_TEXT);
0x39DC	0x6400004C  LDK.L	R0, #?lstr4_Click_3DHALL5_FT90x+0
0x39E0	0x64100001  LDK.L	R1, #1
0x39E4	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 66 :: 		IntToStr(axis_Z, demoText);
0x39E8	0xC200013E  LDA.S	R0, _axis_Z+0
0x39EC	0x4400400C  BEXTS.L	R0, R0, #0
0x39F0	0x6410000F  LDK.L	R1, #_demoText+0
0x39F4	0x00340D54  CALL	_IntToStr+0
;Click_3DHALL5_FT90x.c, 67 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x39F8	0x64100002  LDK.L	R1, #2
0x39FC	0x6400000F  LDK.L	R0, #_demoText+0
0x3A00	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 69 :: 		temp = c3dhall5_temperature();
0x3A04	0x00340DF0  CALL	_c3dhall5_temperature+0
0x3A08	0xBC000140  STA.L	_temp+0, R0
;Click_3DHALL5_FT90x.c, 70 :: 		mikrobus_logWrite(" Temp : ", _LOG_TEXT);
0x3A0C	0x64000057  LDK.L	R0, #?lstr5_Click_3DHALL5_FT90x+0
0x3A10	0x64100001  LDK.L	R1, #1
0x3A14	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 71 :: 		IntToStr(temp, demoText);
0x3A18	0xC4400140  LDA.L	R4, _temp+0
0x3A1C	0x00340D99  CALL	__FloatToSignedIntegral+0
0x3A20	0x6410000F  LDK.L	R1, #_demoText+0
0x3A24	0x00340D54  CALL	_IntToStr+0
;Click_3DHALL5_FT90x.c, 72 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x3A28	0x64100002  LDK.L	R1, #2
0x3A2C	0x6400000F  LDK.L	R0, #_demoText+0
0x3A30	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 74 :: 		mikrobus_logWrite("  ", _LOG_LINE);
0x3A34	0x64000060  LDK.L	R0, #?lstr6_Click_3DHALL5_FT90x+0
0x3A38	0x64100002  LDK.L	R1, #2
0x3A3C	0x00340DC2  CALL	_mikrobus_logWrite+0
;Click_3DHALL5_FT90x.c, 75 :: 		Delay_ms( 1000 );
0x3A40	0x6DC00E96  LPM.L	R28, $+24
0x3A44	0x44004000  NOP	
L_applicationTask2:
0x3A48	0x45CE4012  SUB.L	R28, R28, #1
0x3A4C	0x5DEE4002  CMP.L	R28, #0
0x3A50	0x00200E92  JMPC	R30, Z, #0, L_applicationTask2
0x3A54	0x00300E97  JMP	$+8
0x3A58	0x01FCA053  	#33333331
0x3A5C	0x44004000  NOP	
0x3A60	0x44004000  NOP	
;Click_3DHALL5_FT90x.c, 76 :: 		}
L_end_applicationTask:
0x3A64	0xA0000000  RETURN	
; end of _applicationTask
_c3dhall5_getAxis:
;__c3dhall5_Driver.c, 330 :: 		int16_t c3dhall5_getAxis(uint8_t axis)
0x38EC	0x95D00008  LINK	LR, #8
0x38F0	0xB1F00004  STI.B	SP, #4, R0
;__c3dhall5_Driver.c, 335 :: 		if( axis == _C3DHALL5_AXIS_X)
0x38F4	0xA81F8004  LDI.B	R1, SP, #4
0x38F8	0x59E0C682  CMP.B	R1, #104
0x38FC	0x00200E44  JMPC	R30, Z, #0, L_c3dhall5_getAxis21
;__c3dhall5_Driver.c, 337 :: 		status = _waitStatus(_C3DHALL5_STATUS_X_NEW_DATA);
0x3900	0x64000001  LDK.L	R0, #1
0x3904	0x00340C64  CALL	__c3dhall5_Driver__waitStatus+0
0x3908	0xB1F00000  STI.B	SP, #0, R0
;__c3dhall5_Driver.c, 338 :: 		}
0x390C	0x00300E51  JMP	L_c3dhall5_getAxis22
L_c3dhall5_getAxis21:
;__c3dhall5_Driver.c, 339 :: 		else if ( axis == _C3DHALL5_AXIS_Y)
0x3910	0xA81F8004  LDI.B	R1, SP, #4
0x3914	0x59E0C6A2  CMP.B	R1, #106
0x3918	0x00200E4B  JMPC	R30, Z, #0, L_c3dhall5_getAxis23
;__c3dhall5_Driver.c, 341 :: 		status = _waitStatus(_C3DHALL5_STATUS_Y_NEW_DATA);
0x391C	0x64000002  LDK.L	R0, #2
0x3920	0x00340C64  CALL	__c3dhall5_Driver__waitStatus+0
0x3924	0xB1F00000  STI.B	SP, #0, R0
;__c3dhall5_Driver.c, 342 :: 		}
0x3928	0x00300E51  JMP	L_c3dhall5_getAxis24
L_c3dhall5_getAxis23:
;__c3dhall5_Driver.c, 343 :: 		else if ( axis == _C3DHALL5_AXIS_Z)
0x392C	0xA81F8004  LDI.B	R1, SP, #4
0x3930	0x59E0C6C2  CMP.B	R1, #108
0x3934	0x00200E51  JMPC	R30, Z, #0, L_c3dhall5_getAxis25
;__c3dhall5_Driver.c, 345 :: 		status = _waitStatus(_C3DHALL5_STATUS_Z_NEW_DATA);
0x3938	0x64000004  LDK.L	R0, #4
0x393C	0x00340C64  CALL	__c3dhall5_Driver__waitStatus+0
0x3940	0xB1F00000  STI.B	SP, #0, R0
;__c3dhall5_Driver.c, 346 :: 		}
L_c3dhall5_getAxis25:
L_c3dhall5_getAxis24:
L_c3dhall5_getAxis22:
;__c3dhall5_Driver.c, 348 :: 		if (status == 0)
0x3944	0xA81F8000  LDI.B	R1, SP, #0
0x3948	0x59E0C002  CMP.B	R1, #0
0x394C	0x00200E57  JMPC	R30, Z, #0, L_c3dhall5_getAxis26
;__c3dhall5_Driver.c, 350 :: 		axisData = c3dhall5_readData( axis );
0x3950	0xA80F8004  LDI.B	R0, SP, #4
0x3954	0x00340C7A  CALL	_c3dhall5_readData+0
;__c3dhall5_Driver.c, 352 :: 		return axisData;
0x3958	0x00300E58  JMP	L_end_c3dhall5_getAxis
;__c3dhall5_Driver.c, 353 :: 		}
L_c3dhall5_getAxis26:
;__c3dhall5_Driver.c, 356 :: 		return 1;
0x395C	0x64000001  LDK.L	R0, #1
;__c3dhall5_Driver.c, 358 :: 		}
L_end_c3dhall5_getAxis:
0x3960	0x99D00000  UNLINK	LR
0x3964	0xA0000000  RETURN	
; end of _c3dhall5_getAxis
__c3dhall5_Driver__waitStatus:
;__c3dhall5_Driver.c, 141 :: 		static uint8_t _waitStatus(uint8_t status)
0x3190	0x95D00008  LINK	LR, #8
0x3194	0xB1F00004  STI.B	SP, #4, R0
;__c3dhall5_Driver.c, 144 :: 		uint8_t cnt = 0;
;__c3dhall5_Driver.c, 146 :: 		for(cnt = 0; cnt < 10; cnt++ )
0x3198	0x64100000  LDK.L	R1, #0
0x319C	0xB1F08000  STI.B	SP, #0, R1
L___c3dhall5_Driver__waitStatus10:
0x31A0	0xA81F8000  LDI.B	R1, SP, #0
0x31A4	0x59E0C0A2  CMP.B	R1, #10
0x31A8	0x00600C77  JMPC	R30, C, #0, L___c3dhall5_Driver__waitStatus11
;__c3dhall5_Driver.c, 148 :: 		readData = c3dhall5_readByte( _C3DHALL5_REG_STATUS );
0x31AC	0x64000067  LDK.L	R0, #103
0x31B0	0x00340D13  CALL	_c3dhall5_readByte+0
;__c3dhall5_Driver.c, 150 :: 		if ((readData & status) != 0)
0x31B4	0xA81F8004  LDI.B	R1, SP, #4
0x31B8	0x44100014  AND.L	R1, R0, R1
0x31BC	0x59E0C002  CMP.B	R1, #0
0x31C0	0x00280C73  JMPC	R30, Z, #1, L___c3dhall5_Driver__waitStatus13
;__c3dhall5_Driver.c, 152 :: 		return 0;
0x31C4	0x64000000  LDK.L	R0, #0
0x31C8	0x00300C78  JMP	L_end__waitStatus
;__c3dhall5_Driver.c, 153 :: 		}
L___c3dhall5_Driver__waitStatus13:
;__c3dhall5_Driver.c, 146 :: 		for(cnt = 0; cnt < 10; cnt++ )
0x31CC	0xA81F8000  LDI.B	R1, SP, #0
0x31D0	0x4410C010  ADD.L	R1, R1, #1
0x31D4	0xB1F08000  STI.B	SP, #0, R1
;__c3dhall5_Driver.c, 154 :: 		}
0x31D8	0x00300C68  JMP	L___c3dhall5_Driver__waitStatus10
L___c3dhall5_Driver__waitStatus11:
;__c3dhall5_Driver.c, 155 :: 		return 1;
0x31DC	0x64000001  LDK.L	R0, #1
;__c3dhall5_Driver.c, 156 :: 		}
L_end__waitStatus:
0x31E0	0x99D00000  UNLINK	LR
0x31E4	0xA0000000  RETURN	
; end of __c3dhall5_Driver__waitStatus
_c3dhall5_readData:
;__c3dhall5_Driver.c, 245 :: 		int16_t c3dhall5_readData(uint8_t reg)
0x31E8	0x95D00008  LINK	LR, #8
0x31EC	0xB1F00004  STI.B	SP, #4, R0
;__c3dhall5_Driver.c, 251 :: 		writeReg[ 0 ] = reg;
0x31F0	0x442FC000  ADD.L	R2, SP, #0
0x31F4	0xA81F8004  LDI.B	R1, SP, #4
0x31F8	0xB0208000  STI.B	R2, #0, R1
;__c3dhall5_Driver.c, 253 :: 		if (_comunication == _I2C_COMUNICATION)
0x31FC	0xC010007D  LDA.B	R1, __c3dhall5_Driver__comunication+0
0x3200	0x59E0C022  CMP.B	R1, #2
0x3204	0x00200C92  JMPC	R30, Z, #0, L_c3dhall5_readData18
;__c3dhall5_Driver.c, 255 :: 		hal_i2cStart();
0x3208	0x00340875  CALL	__c3dhall5_Driver_hal_i2cStart+0
;__c3dhall5_Driver.c, 256 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x320C	0x442FC000  ADD.L	R2, SP, #0
0x3210	0xC0100158  LDA.B	R1, __c3dhall5_Driver__slaveAddress+0
0x3214	0x64300001  LDK.L	R3, #1
0x3218	0x4400D00D  BEXTU.L	R0, R1, #256
0x321C	0x44114000  MOVE.L	R1, R2
0x3220	0x64200001  LDK.L	R2, #1
0x3224	0x00340842  CALL	__c3dhall5_Driver_hal_i2cWrite+0
;__c3dhall5_Driver.c, 257 :: 		hal_i2cRead(_slaveAddress, readReg, 2, END_MODE_STOP);
0x3228	0x442FC010  ADD.L	R2, SP, #1
0x322C	0xC0100158  LDA.B	R1, __c3dhall5_Driver__slaveAddress+0
0x3230	0x64300000  LDK.L	R3, #0
0x3234	0x4400D00D  BEXTU.L	R0, R1, #256
0x3238	0x44114000  MOVE.L	R1, R2
0x323C	0x64200002  LDK.L	R2, #2
0x3240	0x00340825  CALL	__c3dhall5_Driver_hal_i2cRead+0
;__c3dhall5_Driver.c, 258 :: 		}
0x3244	0x00300CC5  JMP	L_c3dhall5_readData19
L_c3dhall5_readData18:
;__c3dhall5_Driver.c, 261 :: 		writeReg[ 0 ] = reg | 0x80;
0x3248	0x442FC000  ADD.L	R2, SP, #0
0x324C	0xA81F8004  LDI.B	R1, SP, #4
0x3250	0x4410C805  OR.L	R1, R1, #128
0x3254	0xB0208000  STI.B	R2, #0, R1
;__c3dhall5_Driver.c, 262 :: 		hal_gpio_csSet(0);
0x3258	0x64000000  LDK.L	R0, #0
0x325C	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x3260	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 263 :: 		hal_gpio_anSet(1);
0x3264	0x64000001  LDK.L	R0, #1
0x3268	0xC460015C  LDA.L	R6, __c3dhall5_Driver_hal_gpio_anSet+0
0x326C	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 264 :: 		hal_spiWrite(writeReg, 1);
0x3270	0x441FC000  ADD.L	R1, SP, #0
0x3274	0x4400C000  MOVE.L	R0, R1
0x3278	0x64100001  LDK.L	R1, #1
0x327C	0x0034085F  CALL	__c3dhall5_Driver_hal_spiWrite+0
;__c3dhall5_Driver.c, 265 :: 		hal_gpio_anSet(0);
0x3280	0x64000000  LDK.L	R0, #0
0x3284	0xC460015C  LDA.L	R6, __c3dhall5_Driver_hal_gpio_anSet+0
0x3288	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 266 :: 		hal_spiRead(&readReg[0], 1);
0x328C	0x441FC010  ADD.L	R1, SP, #1
0x3290	0x4400C000  MOVE.L	R0, R1
0x3294	0x64100001  LDK.L	R1, #1
0x3298	0x0034089D  CALL	__c3dhall5_Driver_hal_spiRead+0
;__c3dhall5_Driver.c, 267 :: 		hal_gpio_csSet(1);
0x329C	0x64000001  LDK.L	R0, #1
0x32A0	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x32A4	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 269 :: 		writeReg[ 0 ] = (reg + 1) | 0x80;
0x32A8	0x442FC000  ADD.L	R2, SP, #0
0x32AC	0xA81F8004  LDI.B	R1, SP, #4
0x32B0	0x4410C010  ADD.L	R1, R1, #1
0x32B4	0x4410C00C  BEXTS.L	R1, R1, #0
0x32B8	0x4410C805  OR.L	R1, R1, #128
0x32BC	0xB0208000  STI.B	R2, #0, R1
;__c3dhall5_Driver.c, 270 :: 		hal_gpio_csSet(0);
0x32C0	0x64000000  LDK.L	R0, #0
0x32C4	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x32C8	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 271 :: 		hal_gpio_anSet(1);
0x32CC	0x64000001  LDK.L	R0, #1
0x32D0	0xC460015C  LDA.L	R6, __c3dhall5_Driver_hal_gpio_anSet+0
0x32D4	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 272 :: 		hal_spiWrite(writeReg, 1);
0x32D8	0x441FC000  ADD.L	R1, SP, #0
0x32DC	0x4400C000  MOVE.L	R0, R1
0x32E0	0x64100001  LDK.L	R1, #1
0x32E4	0x0034085F  CALL	__c3dhall5_Driver_hal_spiWrite+0
;__c3dhall5_Driver.c, 273 :: 		hal_gpio_anSet(0);
0x32E8	0x64000000  LDK.L	R0, #0
0x32EC	0xC460015C  LDA.L	R6, __c3dhall5_Driver_hal_gpio_anSet+0
0x32F0	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 274 :: 		hal_spiRead(&readReg[1], 1);
0x32F4	0x441FC010  ADD.L	R1, SP, #1
0x32F8	0x4410C010  ADD.L	R1, R1, #1
0x32FC	0x4400C000  MOVE.L	R0, R1
0x3300	0x64100001  LDK.L	R1, #1
0x3304	0x0034089D  CALL	__c3dhall5_Driver_hal_spiRead+0
;__c3dhall5_Driver.c, 275 :: 		hal_gpio_csSet(1);
0x3308	0x64000001  LDK.L	R0, #1
0x330C	0xC4600160  LDA.L	R6, __c3dhall5_Driver_hal_gpio_csSet+0
0x3310	0x08340060  CALLI	R6
;__c3dhall5_Driver.c, 276 :: 		}
L_c3dhall5_readData19:
;__c3dhall5_Driver.c, 278 :: 		readData = readReg[ 1 ];
0x3314	0x443FC010  ADD.L	R3, SP, #1
0x3318	0x4411C010  ADD.L	R1, R3, #1
0x331C	0xA8108000  LDI.B	R1, R1, #0
; readData start address is: 0 (R0)
0x3320	0x4400D00D  BEXTU.L	R0, R1, #256
;__c3dhall5_Driver.c, 279 :: 		readData = readData << 8;
0x3324	0x4410400C  BEXTS.L	R1, R0, #0
; readData end address is: 0 (R0)
0x3328	0x4420C088  ASHL.L	R2, R1, #8
0x332C	0x4421400C  BEXTS.L	R2, R2, #0
;__c3dhall5_Driver.c, 280 :: 		readData = readData | readReg[ 0 ];
0x3330	0xA8118000  LDI.B	R1, R3, #0
0x3334	0x44110015  OR.L	R1, R2, R1
;__c3dhall5_Driver.c, 282 :: 		return readData;
0x3338	0x4400C00C  BEXTS.L	R0, R1, #0
;__c3dhall5_Driver.c, 283 :: 		}
L_end_c3dhall5_readData:
0x333C	0x99D00000  UNLINK	LR
0x3340	0xA0000000  RETURN	
; end of _c3dhall5_readData
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x3550	0x4450C000  MOVE.L	R5, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 20 (R5)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x3554	0x64100000  LDK.L	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 8 (R2)
0x3558	0x4420400D  BEXTU.L	R2, R0, #0
;__Lib_Conversions.c, 219 :: 		
0x355C	0x5BE04002  CMP.S	R0, #0
0x3560	0x01280D5F  JMPC	R30, GTE, #1, L__IntToStr113
; inword end address is: 8 (R2)
;__Lib_Conversions.c, 220 :: 		
0x3564	0x64100001  LDK.L	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x3568	0x64200000  LDK.L	R2, #0
0x356C	0x44010002  SUB.L	R0, R2, R0
0x3570	0x4400400D  BEXTU.L	R0, R0, #0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x3574	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_Conversions.c, 222 :: 		
0x3578	0x00300D61  JMP	L_IntToStr37
L__IntToStr113:
;__Lib_Conversions.c, 219 :: 		
0x357C	0x4401400D  BEXTU.L	R0, R2, #0
0x3580	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 24 (R6)
0x3584	0x4412C000  MOVE.L	R1, R5
; inword end address is: 0 (R0)
0x3588	0x00340CD1  CALL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x358C	0x64100006  LDK.L	R1, #6
; output end address is: 20 (R5)
; negative end address is: 24 (R6)
; i end address is: 4 (R1)
0x3590	0x4442C000  MOVE.L	R4, R5
0x3594	0x4403400D  BEXTU.L	R0, R6, #0
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x3598	0x5BE0C002  CMP.S	R1, #0
0x359C	0x01A00D71  JMPC	R30, A, #0, L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x35A0	0x44320010  ADD.L	R3, R4, R1
0x35A4	0x4420C012  SUB.L	R2, R1, #1
0x35A8	0x4421400D  BEXTU.L	R2, R2, #0
0x35AC	0x44220020  ADD.L	R2, R4, R2
0x35B0	0xA8210000  LDI.B	R2, R2, #0
0x35B4	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 228 :: 		
0x35B8	0x4410C012  SUB.L	R1, R1, #1
0x35BC	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x35C0	0x00300D66  JMP	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x35C4	0x64200020  LDK.L	R2, #32
0x35C8	0xB0410000  STI.B	R4, #0, R2
;__Lib_Conversions.c, 231 :: 		
0x35CC	0x5BE04002  CMP.S	R0, #0
0x35D0	0x00280D84  JMPC	R30, Z, #1, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x35D4	0x64000000  LDK.L	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x35D8	0x4410400D  BEXTU.L	R1, R0, #0
0x35DC	0x44024000  MOVE.L	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x35E0	0x44200010  ADD.L	R2, R0, R1
0x35E4	0xA8210000  LDI.B	R2, R2, #0
0x35E8	0x59E14202  CMP.B	R2, #32
0x35EC	0x00200D7F  JMPC	R30, Z, #0, L_IntToStr42
0x35F0	0x4410C010  ADD.L	R1, R1, #1
0x35F4	0x4410C00D  BEXTU.L	R1, R1, #0
0x35F8	0x00300D78  JMP	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x35FC	0x4420C012  SUB.L	R2, R1, #1
0x3600	0x4421400D  BEXTU.L	R2, R2, #0
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x3604	0x44300020  ADD.L	R3, R0, R2
; output end address is: 0 (R0)
0x3608	0x6420002D  LDK.L	R2, #45
0x360C	0xB0310000  STI.B	R3, #0, R2
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x3610	0xA0000000  RETURN	
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x3344	0x4420C000  MOVE.L	R2, R1
0x3348	0x4410400D  BEXTU.L	R1, R0, #0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x334C	0x64000000  LDK.L	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x3350	0x4440C00D  BEXTU.L	R4, R1, #0
0x3354	0x44114000  MOVE.L	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 16 (R4)
0x3358	0x59E04052  CMP.B	R0, #5
0x335C	0x00600CDE  JMPC	R30, C, #0, L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x3360	0x44308000  ADD.L	R3, R1, R0
0x3364	0x64200020  LDK.L	R2, #32
0x3368	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 119 :: 		
0x336C	0x44004010  ADD.L	R0, R0, #1
0x3370	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 120 :: 		
0x3374	0x00300CD6  JMP	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x3378	0x44308000  ADD.L	R3, R1, R0
0x337C	0x64200000  LDK.L	R2, #0
0x3380	0xB0310000  STI.B	R3, #0, R2
0x3384	0x44004012  SUB.L	R0, R0, #1
0x3388	0x4400500D  BEXTU.L	R0, R0, #256
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 16 (R4)
; output start address is: 4 (R1)
0x338C	0x44308000  ADD.L	R3, R1, R0
0x3390	0xF42240A1  UMOD.L	R2, R4, #10
0x3394	0x4421400D  BEXTU.L	R2, R2, #0
0x3398	0x44214300  ADD.L	R2, R2, #48
0x339C	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 125 :: 		
0x33A0	0xF42240A0  UDIV.L	R2, R4, #10
0x33A4	0x4441400D  BEXTU.L	R4, R2, #0
; input end address is: 16 (R4)
;__Lib_Conversions.c, 126 :: 		
0x33A8	0x5BE14002  CMP.S	R2, #0
0x33AC	0x00200CED  JMPC	R30, Z, #0, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 16 (R4)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x33B0	0x00300CF0  JMP	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 16 (R4)
; output start address is: 4 (R1)
0x33B4	0x44004012  SUB.L	R0, R0, #1
0x33B8	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 16 (R4)
; len end address is: 0 (R0)
0x33BC	0x00300CE3  JMP	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x33C0	0xA0000000  RETURN	
; end of _WordToStr
_c3dhall5_temperature:
;__c3dhall5_Driver.c, 301 :: 		float c3dhall5_temperature()
;__c3dhall5_Driver.c, 306 :: 		tempData = c3dhall5_readData( _C3DHALL5_REG_TEMP_LSB );
0x37C0	0x6400006E  LDK.L	R0, #110
0x37C4	0x00340C7A  CALL	_c3dhall5_readData+0
;__c3dhall5_Driver.c, 308 :: 		temperature = (tempData * 0.5) + 23.0;
0x37C8	0x4440400C  BEXTS.L	R4, R0, #0
0x37CC	0x00340AD9  CALL	__SignedIntegralToFLoat+0
0x37D0	0x44404000  MOVE.L	R4, R0
0x37D4	0x6C600DFB  LPM.L	R6, $+24
0x37D8	0x00340AFE  CALL	__Mul_FP+0
0x37DC	0x44404000  MOVE.L	R4, R0
0x37E0	0x6C600DFC  LPM.L	R6, $+16
0x37E4	0x00340B92  CALL	__Add_FP+0
;__c3dhall5_Driver.c, 310 :: 		return temperature;
;__c3dhall5_Driver.c, 311 :: 		}
L_end_c3dhall5_temperature:
0x37E8	0xA0000000  RETURN	
0x37EC	0x3F000000  	#1056964608
0x37F0	0x41B80000  	#1102577664
; end of _c3dhall5_temperature
__SignedIntegralToFLoat:
;__Lib_MathDouble.c, 166 :: 		
;__Lib_MathDouble.c, 169 :: 		
0x2B64	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 171 :: 		
0x2B68	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 172 :: 		
0x2B6C	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 174 :: 		
0x2B70	0x44620034  AND.L	R6, R4, R3
;__Lib_MathDouble.c, 176 :: 		
0x2B74	0x5DE20002  CMP.L	R4, R0
;__Lib_MathDouble.c, 177 :: 		
0x2B78	0x00280AFB  JMPC	R30, Z, #1, label_end
;__Lib_MathDouble.c, 179 :: 		
0x2B7C	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 180 :: 		
0x2B80	0x01280AE2  JMPC	R30, GTE, #1, label1
;__Lib_MathDouble.c, 182 :: 		
0x2B84	0x44400042  SUB.L	R4, R0, R4
;__Lib_MathDouble.c, 184 :: 		
label1:
;__Lib_MathDouble.c, 186 :: 		
0x2B88	0x445049E0  ADD.L	R5, R0, #158
;__Lib_MathDouble.c, 189 :: 		
0x2B8C	0x64700020  LDK.L	R7, #32
;__Lib_MathDouble.c, 190 :: 		
0x2B90	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 191 :: 		
0x2B94	0x00280AEC  JMPC	R30, Z, #1, label_2
;__Lib_MathDouble.c, 193 :: 		
0x2B98	0x647FFFFF  LDK.L	R7, #-1
;__Lib_MathDouble.c, 194 :: 		
0x2B9C	0x44824000  MOVE.L	R8, R4
;__Lib_MathDouble.c, 196 :: 		
label_1:
;__Lib_MathDouble.c, 197 :: 		
0x2BA0	0x4473C010  ADD.L	R7, R7, #1
;__Lib_MathDouble.c, 199 :: 		
0x2BA4	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 200 :: 		
0x2BA8	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 201 :: 		
0x2BAC	0x00E00AE8  JMPC	R30, S, #0, label_1
;__Lib_MathDouble.c, 202 :: 		
label_2:
;__Lib_MathDouble.c, 204 :: 		
0x2BB0	0x44528072  SUB.L	R5, R5, R7
;__Lib_MathDouble.c, 205 :: 		
0x2BB4	0x44420078  ASHL.L	R4, R4, R7
;__Lib_MathDouble.c, 206 :: 		
0x2BB8	0x44424800  ADD.L	R4, R4, #128
;__Lib_MathDouble.c, 208 :: 		
0x2BBC	0x5DE24802  CMP.L	R4, #128
;__Lib_MathDouble.c, 209 :: 		
0x2BC0	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 210 :: 		
0x2BC4	0x00600AF3  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 211 :: 		
0x2BC8	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 212 :: 		
label_3:
;__Lib_MathDouble.c, 214 :: 		
0x2BCC	0x44528080  ADD.L	R5, R5, R8
;__Lib_MathDouble.c, 215 :: 		
0x2BD0	0x4482408A  ASHR.L	R8, R4, #8
;__Lib_MathDouble.c, 216 :: 		
0x2BD4	0x44844014  AND.L	R8, R8, #1
;__Lib_MathDouble.c, 217 :: 		
0x2BD8	0x44420082  SUB.L	R4, R4, R8
;__Lib_MathDouble.c, 218 :: 		
0x2BDC	0x44424018  ASHL.L	R4, R4, #1
;__Lib_MathDouble.c, 219 :: 		
0x2BE0	0x44424099  LSHR.L	R4, R4, #9
;__Lib_MathDouble.c, 220 :: 		
0x2BE4	0x4482C178  ASHL.L	R8, R5, #23
;__Lib_MathDouble.c, 221 :: 		
0x2BE8	0x44420085  OR.L	R4, R4, R8
;__Lib_MathDouble.c, 223 :: 		
label_end:
;__Lib_MathDouble.c, 225 :: 		
0x2BEC	0x44220065  OR.L	R2, R4, R6
;__Lib_MathDouble.c, 227 :: 		
0x2BF0	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 230 :: 		
L_end__SignedIntegralToFLoat:
0x2BF4	0xA0000000  RETURN	
; end of __SignedIntegralToFLoat
__Mul_FP:
;__Lib_MathDouble.c, 1116 :: 		
;__Lib_MathDouble.c, 1119 :: 		
0x2BF8	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1121 :: 		
0x2BFC	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 1122 :: 		
0x2C00	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 1123 :: 		
0x2C04	0x44934179  LSHR.L	R9, R6, #23
;__Lib_MathDouble.c, 1124 :: 		
0x2C08	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 1126 :: 		
0x2C0C	0x64A08000  LDK.L	R10, #32768
;__Lib_MathDouble.c, 1127 :: 		
0x2C10	0x44A54108  ASHL.L	R10, R10, #16
;__Lib_MathDouble.c, 1129 :: 		
0x2C14	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 1130 :: 		
0x2C18	0x445280A5  OR.L	R5, R5, R10
;__Lib_MathDouble.c, 1131 :: 		
0x2C1C	0x44834088  ASHL.L	R8, R6, #8
;__Lib_MathDouble.c, 1132 :: 		
0x2C20	0x448400A5  OR.L	R8, R8, R10
;__Lib_MathDouble.c, 1133 :: 		
0x2C24	0x44C20066  XOR.L	R12, R4, R6
;__Lib_MathDouble.c, 1134 :: 		
0x2C28	0x44A500C4  AND.L	R10, R10, R12
;__Lib_MathDouble.c, 1135 :: 		
0x2C2C	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1137 :: 		
0x2C30	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1138 :: 		
0x2C34	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1139 :: 		
0x2C38	0x00600B10  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1140 :: 		
0x2C3C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1141 :: 		
label_1:
;__Lib_MathDouble.c, 1143 :: 		
0x2C40	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1144 :: 		
0x2C44	0x00280B3C  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 1146 :: 		
label8:
;__Lib_MathDouble.c, 1148 :: 		
0x2C48	0x44C4FFF0  ADD.L	R12, R9, #-1
;__Lib_MathDouble.c, 1150 :: 		
0x2C4C	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1151 :: 		
0x2C50	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1152 :: 		
0x2C54	0x00600B17  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1153 :: 		
0x2C58	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1154 :: 		
label_2:
;__Lib_MathDouble.c, 1156 :: 		
0x2C5C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1157 :: 		
0x2C60	0x00280B5C  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 1159 :: 		
label14:
;__Lib_MathDouble.c, 1164 :: 		
0x2C64	0xF5928088  MUL.L	R25, R5, R8
;__Lib_MathDouble.c, 1165 :: 		
0x2C68	0xF5C28089  MULUH.L	R28, R5, R8
;__Lib_MathDouble.c, 1166 :: 		
0x2C6C	0x44BCC000  MOVE.L	R11, R25
;__Lib_MathDouble.c, 1167 :: 		
0x2C70	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1169 :: 		
0x2C74	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1170 :: 		
0x2C78	0x00280B20  JMPC	R30, Z, #1, label3
;__Lib_MathDouble.c, 1172 :: 		
0x2C7C	0x4452C015  OR.L	R5, R5, #1
;__Lib_MathDouble.c, 1174 :: 		
label3:
;__Lib_MathDouble.c, 1176 :: 		
0x2C80	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1177 :: 		
0x2C84	0x00E80B24  JMPC	R30, S, #1, label4
;__Lib_MathDouble.c, 1179 :: 		
0x2C88	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1180 :: 		
0x2C8C	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1182 :: 		
label4:
;__Lib_MathDouble.c, 1184 :: 		
0x2C90	0x44C4F820  ADD.L	R12, R9, #-126
;__Lib_MathDouble.c, 1185 :: 		
0x2C94	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1186 :: 		
0x2C98	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1188 :: 		
0x2C9C	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1189 :: 		
0x2CA0	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1190 :: 		
0x2CA4	0x00600B2B  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1191 :: 		
0x2CA8	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1192 :: 		
label_3:
;__Lib_MathDouble.c, 1194 :: 		
0x2CAC	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1195 :: 		
0x2CB0	0x00280B79  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 1197 :: 		
label17:
;__Lib_MathDouble.c, 1199 :: 		
0x2CB4	0x4452C800  ADD.L	R5, R5, #128
;__Lib_MathDouble.c, 1201 :: 		
0x2CB8	0x5DE2C802  CMP.L	R5, #128
;__Lib_MathDouble.c, 1202 :: 		
0x2CBC	0x64C00000  LDK.L	R12, #0
;__Lib_MathDouble.c, 1203 :: 		
0x2CC0	0x00600B32  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1204 :: 		
0x2CC4	0x64C00001  LDK.L	R12, #1
;__Lib_MathDouble.c, 1205 :: 		
label_4:
;__Lib_MathDouble.c, 1207 :: 		
0x2CC8	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1208 :: 		
0x2CCC	0x44C2C089  LSHR.L	R12, R5, #8
;__Lib_MathDouble.c, 1209 :: 		
0x2CD0	0x44C64014  AND.L	R12, R12, #1
;__Lib_MathDouble.c, 1210 :: 		
0x2CD4	0x445280C2  SUB.L	R5, R5, R12
;__Lib_MathDouble.c, 1211 :: 		
0x2CD8	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1212 :: 		
0x2CDC	0x4452C099  LSHR.L	R5, R5, #9
;__Lib_MathDouble.c, 1213 :: 		
0x2CE0	0x44C3C178  ASHL.L	R12, R7, #23
;__Lib_MathDouble.c, 1214 :: 		
0x2CE4	0x445280C5  OR.L	R5, R5, R12
;__Lib_MathDouble.c, 1215 :: 		
0x2CE8	0x442280A5  OR.L	R2, R5, R10
;__Lib_MathDouble.c, 1217 :: 		
label15:
;__Lib_MathDouble.c, 1219 :: 		
0x2CEC	0x00300B90  JMP	label_end
;__Lib_MathDouble.c, 1221 :: 		
label1:
;__Lib_MathDouble.c, 1223 :: 		
0x2CF0	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1224 :: 		
0x2CF4	0x00200B51  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 1226 :: 		
0x2CF8	0x44528050  ADD.L	R5, R5, R5
;__Lib_MathDouble.c, 1228 :: 		
0x2CFC	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1229 :: 		
0x2D00	0x00280B4D  JMPC	R30, Z, #1, label7
;__Lib_MathDouble.c, 1232 :: 		
0x2D04	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1233 :: 		
0x2D08	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1234 :: 		
0x2D0C	0x00280B4A  JMPC	R30, Z, #1, label_6
;__Lib_MathDouble.c, 1236 :: 		
0x2D10	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1237 :: 		
0x2D14	0x4592C000  MOVE.L	R25, R5
;__Lib_MathDouble.c, 1239 :: 		
label_5:
;__Lib_MathDouble.c, 1240 :: 		
0x2D18	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1242 :: 		
0x2D1C	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1243 :: 		
0x2D20	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1244 :: 		
0x2D24	0x00E00B46  JMPC	R30, S, #0, label_5
;__Lib_MathDouble.c, 1245 :: 		
label_6:
;__Lib_MathDouble.c, 1247 :: 		
0x2D28	0x447380B2  SUB.L	R7, R7, R11
;__Lib_MathDouble.c, 1248 :: 		
0x2D2C	0x445280B8  ASHL.L	R5, R5, R11
;__Lib_MathDouble.c, 1249 :: 		
0x2D30	0x00300B12  JMP	label8
;__Lib_MathDouble.c, 1251 :: 		
label7:
;__Lib_MathDouble.c, 1253 :: 		
0x2D34	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1255 :: 		
0x2D38	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1256 :: 		
0x2D3C	0x00280B76  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1258 :: 		
0x2D40	0x00300B6D  JMP	label10
;__Lib_MathDouble.c, 1260 :: 		
label6:
;__Lib_MathDouble.c, 1262 :: 		
0x2D44	0x44C28050  ADD.L	R12, R5, R5
;__Lib_MathDouble.c, 1264 :: 		
0x2D48	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1265 :: 		
0x2D4C	0x00200B76  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1267 :: 		
0x2D50	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1268 :: 		
0x2D54	0x00200B59  JMPC	R30, Z, #0, label11
;__Lib_MathDouble.c, 1270 :: 		
0x2D58	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1272 :: 		
0x2D5C	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1273 :: 		
0x2D60	0x00280B76  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1275 :: 		
label11:
;__Lib_MathDouble.c, 1277 :: 		
0x2D64	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1279 :: 		
0x2D68	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1280 :: 		
0x2D6C	0x00200B72  JMPC	R30, Z, #0, label12
;__Lib_MathDouble.c, 1282 :: 		
label2:
;__Lib_MathDouble.c, 1284 :: 		
0x2D70	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1285 :: 		
0x2D74	0x00200B6F  JMPC	R30, Z, #0, label13
;__Lib_MathDouble.c, 1287 :: 		
0x2D78	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 1289 :: 		
0x2D7C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1290 :: 		
0x2D80	0x00280B6D  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1293 :: 		
0x2D84	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1294 :: 		
0x2D88	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1295 :: 		
0x2D8C	0x00280B6A  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 1297 :: 		
0x2D90	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1298 :: 		
0x2D94	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 1300 :: 		
label_7:
;__Lib_MathDouble.c, 1301 :: 		
0x2D98	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1303 :: 		
0x2D9C	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1304 :: 		
0x2DA0	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1305 :: 		
0x2DA4	0x00E00B66  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 1306 :: 		
label_8:
;__Lib_MathDouble.c, 1308 :: 		
0x2DA8	0x449480B2  SUB.L	R9, R9, R11
;__Lib_MathDouble.c, 1309 :: 		
0x2DAC	0x448400B8  ASHL.L	R8, R8, R11
;__Lib_MathDouble.c, 1310 :: 		
0x2DB0	0x00300B19  JMP	label14
;__Lib_MathDouble.c, 1312 :: 		
label10:
;__Lib_MathDouble.c, 1314 :: 		
0x2DB4	0x442000A5  OR.L	R2, R0, R10
;__Lib_MathDouble.c, 1315 :: 		
0x2DB8	0x00300B3B  JMP	label15
;__Lib_MathDouble.c, 1317 :: 		
label13:
;__Lib_MathDouble.c, 1319 :: 		
0x2DBC	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1321 :: 		
0x2DC0	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1322 :: 		
0x2DC4	0x00200B76  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1324 :: 		
label12:
;__Lib_MathDouble.c, 1326 :: 		
0x2DC8	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1327 :: 		
0x2DCC	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1329 :: 		
0x2DD0	0x442500F5  OR.L	R2, R10, R15
;__Lib_MathDouble.c, 1330 :: 		
0x2DD4	0x00300B3B  JMP	label15
;__Lib_MathDouble.c, 1332 :: 		
label9:
;__Lib_MathDouble.c, 1334 :: 		
0x2DD8	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1335 :: 		
0x2DDC	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1337 :: 		
0x2DE0	0x00300B3B  JMP	label15
;__Lib_MathDouble.c, 1339 :: 		
label5:
;__Lib_MathDouble.c, 1341 :: 		
0x2DE4	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1342 :: 		
0x2DE8	0x01680B72  JMPC	R30, GT, #1, label12
;__Lib_MathDouble.c, 1344 :: 		
0x2DEC	0x44B04010  ADD.L	R11, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x2DF0	0x44B58072  SUB.L	R11, R11, R7
;__Lib_MathDouble.c, 1347 :: 		
0x2DF4	0x5DE5C202  CMP.L	R11, #32
;__Lib_MathDouble.c, 1348 :: 		
0x2DF8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1349 :: 		
0x2DFC	0x00600B81  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1350 :: 		
0x2E00	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1351 :: 		
label_9:
;__Lib_MathDouble.c, 1353 :: 		
0x2E04	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1354 :: 		
0x2E08	0x00280B6D  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1356 :: 		
0x2E0C	0x44C04200  ADD.L	R12, R0, #32
;__Lib_MathDouble.c, 1357 :: 		
0x2E10	0x44C600B2  SUB.L	R12, R12, R11
;__Lib_MathDouble.c, 1358 :: 		
0x2E14	0x447280C8  ASHL.L	R7, R5, R12
;__Lib_MathDouble.c, 1359 :: 		
0x2E18	0x445280B9  LSHR.L	R5, R5, R11
;__Lib_MathDouble.c, 1361 :: 		
0x2E1C	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1362 :: 		
0x2E20	0x00280B8A  JMPC	R30, Z, #1, label16
;__Lib_MathDouble.c, 1364 :: 		
0x2E24	0x4452C025  OR.L	R5, R5, #2
;__Lib_MathDouble.c, 1366 :: 		
label16:
;__Lib_MathDouble.c, 1368 :: 		
0x2E28	0x44704000  ADD.L	R7, R0, #0
;__Lib_MathDouble.c, 1369 :: 		
0x2E2C	0x44C2C800  ADD.L	R12, R5, #128
;__Lib_MathDouble.c, 1371 :: 		
0x2E30	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 1372 :: 		
0x2E34	0x01280B2D  JMPC	R30, GTE, #1, label17
;__Lib_MathDouble.c, 1374 :: 		
0x2E38	0x44704010  ADD.L	R7, R0, #1
;__Lib_MathDouble.c, 1375 :: 		
0x2E3C	0x00300B2D  JMP	label17
;__Lib_MathDouble.c, 1377 :: 		
label_end:
;__Lib_MathDouble.c, 1379 :: 		
0x2E40	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1382 :: 		
L_end__Mul_FP:
0x2E44	0xA0000000  RETURN	
; end of __Mul_FP
__Add_FP:
;__Lib_MathDouble.c, 721 :: 		
;__Lib_MathDouble.c, 724 :: 		
0x2E48	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 726 :: 		
0x2E4C	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 727 :: 		
0x2E50	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 728 :: 		
0x2E54	0x44B34179  LSHR.L	R11, R6, #23
;__Lib_MathDouble.c, 729 :: 		
0x2E58	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 731 :: 		
0x2E5C	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 732 :: 		
0x2E60	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 734 :: 		
0x2E64	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 735 :: 		
0x2E68	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 736 :: 		
0x2E6C	0x44A34088  ASHL.L	R10, R6, #8
;__Lib_MathDouble.c, 737 :: 		
0x2E70	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 738 :: 		
0x2E74	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 740 :: 		
0x2E78	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 741 :: 		
0x2E7C	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 742 :: 		
0x2E80	0x00600BA2  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 743 :: 		
0x2E84	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 744 :: 		
label_1:
;__Lib_MathDouble.c, 746 :: 		
0x2E88	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 747 :: 		
0x2E8C	0x00280C23  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 749 :: 		
label18:
;__Lib_MathDouble.c, 751 :: 		
0x2E90	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 753 :: 		
0x2E94	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 754 :: 		
0x2E98	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 755 :: 		
0x2E9C	0x00600BA9  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 756 :: 		
0x2EA0	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 757 :: 		
label_2:
;__Lib_MathDouble.c, 759 :: 		
0x2EA4	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 760 :: 		
0x2EA8	0x00280C45  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 762 :: 		
label23:
;__Lib_MathDouble.c, 764 :: 		
0x2EAC	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 766 :: 		
0x2EB0	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 767 :: 		
0x2EB4	0x00E80BBD  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 769 :: 		
0x2EB8	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 770 :: 		
0x2EBC	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 771 :: 		
0x2EC0	0x01280BB2  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 772 :: 		
0x2EC4	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 773 :: 		
label_3:
;__Lib_MathDouble.c, 775 :: 		
0x2EC8	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 776 :: 		
0x2ECC	0x00200BB6  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 778 :: 		
0x2ED0	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 779 :: 		
0x2ED4	0x00300BCD  JMP	label5
;__Lib_MathDouble.c, 781 :: 		
label4:
;__Lib_MathDouble.c, 783 :: 		
0x2ED8	0x445000A5  OR.L	R5, R0, R10
;__Lib_MathDouble.c, 784 :: 		
0x2EDC	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 785 :: 		
0x2EE0	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 787 :: 		
0x2EE4	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 788 :: 		
0x2EE8	0x00280BCD  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 790 :: 		
0x2EEC	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 791 :: 		
0x2EF0	0x00300BCD  JMP	label5
;__Lib_MathDouble.c, 793 :: 		
label3:
;__Lib_MathDouble.c, 795 :: 		
0x2EF4	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 796 :: 		
0x2EF8	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 798 :: 		
0x2EFC	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 799 :: 		
0x2F00	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 800 :: 		
0x2F04	0x01280BC3  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 801 :: 		
0x2F08	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 802 :: 		
label_4:
;__Lib_MathDouble.c, 804 :: 		
0x2F0C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 805 :: 		
0x2F10	0x00200BC7  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 807 :: 		
0x2F14	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 808 :: 		
0x2F18	0x00300BCD  JMP	label5
;__Lib_MathDouble.c, 810 :: 		
label6:
;__Lib_MathDouble.c, 812 :: 		
0x2F1C	0x44500085  OR.L	R5, R0, R8
;__Lib_MathDouble.c, 813 :: 		
0x2F20	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 814 :: 		
0x2F24	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 816 :: 		
0x2F28	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 817 :: 		
0x2F2C	0x00280BCD  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 819 :: 		
0x2F30	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 821 :: 		
label5:
;__Lib_MathDouble.c, 823 :: 		
0x2F34	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 824 :: 		
0x2F38	0x44D60066  XOR.L	R13, R12, R6
;__Lib_MathDouble.c, 826 :: 		
0x2F3C	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 827 :: 		
0x2F40	0x00E80BE3  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 829 :: 		
0x2F44	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 831 :: 		
0x2F48	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 832 :: 		
0x2F4C	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 833 :: 		
0x2F50	0x00600BD6  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 834 :: 		
0x2F54	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 835 :: 		
label_5:
;__Lib_MathDouble.c, 837 :: 		
0x2F58	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 838 :: 		
0x2F5C	0x00280BFA  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 840 :: 		
0x2F60	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 842 :: 		
0x2F64	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 843 :: 		
0x2F68	0x00280BDC  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 845 :: 		
0x2F6C	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 847 :: 		
label9:
;__Lib_MathDouble.c, 849 :: 		
0x2F70	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 850 :: 		
0x2F74	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 851 :: 		
0x2F78	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 853 :: 		
0x2F7C	0x5DE480E2  CMP.L	R9, R14
;__Lib_MathDouble.c, 854 :: 		
0x2F80	0x00200BFA  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 856 :: 		
0x2F84	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 857 :: 		
0x2F88	0x00300BFA  JMP	label8
;__Lib_MathDouble.c, 859 :: 		
label7:
;__Lib_MathDouble.c, 861 :: 		
0x2F8C	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 862 :: 		
0x2F90	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 863 :: 		
0x2F94	0x00600BE7  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 864 :: 		
0x2F98	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 865 :: 		
label_6:
;__Lib_MathDouble.c, 867 :: 		
0x2F9C	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 869 :: 		
0x2FA0	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 870 :: 		
0x2FA4	0x00280BED  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 872 :: 		
0x2FA8	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 873 :: 		
0x2FAC	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 874 :: 		
0x2FB0	0x00300BEF  JMP	label11
;__Lib_MathDouble.c, 876 :: 		
label10:
;__Lib_MathDouble.c, 878 :: 		
0x2FB4	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 879 :: 		
0x2FB8	0x00280C5D  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 881 :: 		
label11:
;__Lib_MathDouble.c, 884 :: 		
0x2FBC	0x64500020  LDK.L	R5, #32
;__Lib_MathDouble.c, 885 :: 		
0x2FC0	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 886 :: 		
0x2FC4	0x00280BF8  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 888 :: 		
0x2FC8	0x645FFFFF  LDK.L	R5, #-1
;__Lib_MathDouble.c, 889 :: 		
0x2FCC	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 891 :: 		
label_7:
;__Lib_MathDouble.c, 892 :: 		
0x2FD0	0x4452C010  ADD.L	R5, R5, #1
;__Lib_MathDouble.c, 894 :: 		
0x2FD4	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 895 :: 		
0x2FD8	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 896 :: 		
0x2FDC	0x00E00BF4  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 897 :: 		
label_8:
;__Lib_MathDouble.c, 899 :: 		
0x2FE0	0x44948052  SUB.L	R9, R9, R5
;__Lib_MathDouble.c, 900 :: 		
0x2FE4	0x44840058  ASHL.L	R8, R8, R5
;__Lib_MathDouble.c, 902 :: 		
label8:
;__Lib_MathDouble.c, 904 :: 		
0x2FE8	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 905 :: 		
0x2FEC	0x01600C0B  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 907 :: 		
label15:
;__Lib_MathDouble.c, 909 :: 		
0x2FF0	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 911 :: 		
0x2FF4	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 912 :: 		
0x2FF8	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 913 :: 		
0x2FFC	0x00600C01  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 914 :: 		
0x3000	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 915 :: 		
label_9:
;__Lib_MathDouble.c, 917 :: 		
0x3004	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 918 :: 		
0x3008	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 919 :: 		
0x300C	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 920 :: 		
0x3010	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 921 :: 		
0x3014	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 922 :: 		
0x3018	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 923 :: 		
0x301C	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 924 :: 		
0x3020	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 925 :: 		
0x3024	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 927 :: 		
label24:
;__Lib_MathDouble.c, 929 :: 		
0x3028	0x00300C62  JMP	label_end
;__Lib_MathDouble.c, 931 :: 		
label13:
;__Lib_MathDouble.c, 933 :: 		
0x302C	0x44504010  ADD.L	R5, R0, #1
;__Lib_MathDouble.c, 934 :: 		
0x3030	0x44528092  SUB.L	R5, R5, R9
;__Lib_MathDouble.c, 936 :: 		
0x3034	0x5DE2C202  CMP.L	R5, #32
;__Lib_MathDouble.c, 937 :: 		
0x3038	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 938 :: 		
0x303C	0x00600C11  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 939 :: 		
0x3040	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 940 :: 		
label_10:
;__Lib_MathDouble.c, 942 :: 		
0x3044	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 943 :: 		
0x3048	0x00280C5D  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 945 :: 		
0x304C	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 946 :: 		
0x3050	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 948 :: 		
0x3054	0x448400E5  OR.L	R8, R8, R14
;__Lib_MathDouble.c, 949 :: 		
0x3058	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 950 :: 		
0x305C	0x44D68052  SUB.L	R13, R13, R5
;__Lib_MathDouble.c, 951 :: 		
0x3060	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 952 :: 		
0x3064	0x44840059  LSHR.L	R8, R8, R5
;__Lib_MathDouble.c, 954 :: 		
0x3068	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 955 :: 		
0x306C	0x00280C1D  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 957 :: 		
0x3070	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 959 :: 		
label14:
;__Lib_MathDouble.c, 961 :: 		
0x3074	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 962 :: 		
0x3078	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 964 :: 		
0x307C	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 965 :: 		
0x3080	0x01280BFC  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 967 :: 		
0x3084	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 968 :: 		
0x3088	0x00300BFC  JMP	label15
;__Lib_MathDouble.c, 970 :: 		
label1:
;__Lib_MathDouble.c, 972 :: 		
0x308C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 973 :: 		
0x3090	0x00200C3B  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 975 :: 		
0x3094	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 977 :: 		
0x3098	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 978 :: 		
0x309C	0x00280C34  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 981 :: 		
0x30A0	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 982 :: 		
0x30A4	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 983 :: 		
0x30A8	0x00280C31  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 985 :: 		
0x30AC	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 986 :: 		
0x30B0	0x44F44000  MOVE.L	R15, R8
;__Lib_MathDouble.c, 988 :: 		
label_11:
;__Lib_MathDouble.c, 989 :: 		
0x30B4	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 991 :: 		
0x30B8	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 992 :: 		
0x30BC	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 993 :: 		
0x30C0	0x00E00C2D  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 994 :: 		
label_12:
;__Lib_MathDouble.c, 996 :: 		
0x30C4	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 997 :: 		
0x30C8	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 998 :: 		
0x30CC	0x00300BA4  JMP	label18
;__Lib_MathDouble.c, 1000 :: 		
label17:
;__Lib_MathDouble.c, 1002 :: 		
0x30D0	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1004 :: 		
0x30D4	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1005 :: 		
0x30D8	0x00280C5D  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 1007 :: 		
0x30DC	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 1008 :: 		
0x30E0	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 1010 :: 		
0x30E4	0x5DE300E2  CMP.L	R6, R14
;__Lib_MathDouble.c, 1011 :: 		
0x30E8	0x00200C59  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 1013 :: 		
label16:
;__Lib_MathDouble.c, 1015 :: 		
0x30EC	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 1017 :: 		
0x30F0	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1018 :: 		
0x30F4	0x00200C5F  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1020 :: 		
0x30F8	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1022 :: 		
0x30FC	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1023 :: 		
0x3100	0x00200C5B  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 1025 :: 		
0x3104	0x44D20066  XOR.L	R13, R4, R6
;__Lib_MathDouble.c, 1027 :: 		
0x3108	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 1028 :: 		
0x310C	0x00E80C5F  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 1030 :: 		
0x3110	0x00300C59  JMP	label19
;__Lib_MathDouble.c, 1032 :: 		
label2:
;__Lib_MathDouble.c, 1034 :: 		
0x3114	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1035 :: 		
0x3118	0x00200C56  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 1037 :: 		
0x311C	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 1039 :: 		
0x3120	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1040 :: 		
0x3124	0x00280C5B  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1043 :: 		
0x3128	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1044 :: 		
0x312C	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 1045 :: 		
0x3130	0x00280C53  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 1047 :: 		
0x3134	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1048 :: 		
0x3138	0x44F54000  MOVE.L	R15, R10
;__Lib_MathDouble.c, 1050 :: 		
label_13:
;__Lib_MathDouble.c, 1051 :: 		
0x313C	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1053 :: 		
0x3140	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 1054 :: 		
0x3144	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 1055 :: 		
0x3148	0x00E00C4F  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 1056 :: 		
label_14:
;__Lib_MathDouble.c, 1058 :: 		
0x314C	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 1059 :: 		
0x3150	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 1060 :: 		
0x3154	0x00300BAB  JMP	label23
;__Lib_MathDouble.c, 1062 :: 		
label22:
;__Lib_MathDouble.c, 1064 :: 		
0x3158	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 1066 :: 		
0x315C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1067 :: 		
0x3160	0x00200C5F  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1069 :: 		
label19:
;__Lib_MathDouble.c, 1071 :: 		
0x3164	0x44200065  OR.L	R2, R0, R6
;__Lib_MathDouble.c, 1072 :: 		
0x3168	0x00300C0A  JMP	label24
;__Lib_MathDouble.c, 1074 :: 		
label21:
;__Lib_MathDouble.c, 1076 :: 		
0x316C	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 1077 :: 		
0x3170	0x00300C0A  JMP	label24
;__Lib_MathDouble.c, 1079 :: 		
label12:
;__Lib_MathDouble.c, 1081 :: 		
0x3174	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1082 :: 		
0x3178	0x00300C0A  JMP	label24
;__Lib_MathDouble.c, 1084 :: 		
label20:
;__Lib_MathDouble.c, 1086 :: 		
0x317C	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1087 :: 		
0x3180	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1088 :: 		
0x3184	0x00300C0A  JMP	label24
;__Lib_MathDouble.c, 1090 :: 		
label_end:
;__Lib_MathDouble.c, 1092 :: 		
0x3188	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1095 :: 		
L_end__Add_FP:
0x318C	0xA0000000  RETURN	
; end of __Add_FP
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 14 :: 		
;__Lib_MathDouble.c, 17 :: 		
0x3664	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 19 :: 		
0x3668	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 21 :: 		
0x366C	0x64808000  LDK.L	R8, #32768
;__Lib_MathDouble.c, 22 :: 		
0x3670	0x44844108  ASHL.L	R8, R8, #16
;__Lib_MathDouble.c, 24 :: 		
0x3674	0x44528085  OR.L	R5, R5, R8
;__Lib_MathDouble.c, 25 :: 		
0x3678	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 26 :: 		
0x367C	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 27 :: 		
0x3680	0x446049E0  ADD.L	R6, R0, #158
;__Lib_MathDouble.c, 28 :: 		
0x3684	0x44630072  SUB.L	R6, R6, R7
;__Lib_MathDouble.c, 30 :: 		
0x3688	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 31 :: 		
0x368C	0x01600DB2  JMPC	R30, GT, #0, label1
;__Lib_MathDouble.c, 33 :: 		
0x3690	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 34 :: 		
0x3694	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 35 :: 		
0x3698	0x01280DA8  JMPC	R30, GTE, #1, label6
;__Lib_MathDouble.c, 36 :: 		
0x369C	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 37 :: 		
label6:
;__Lib_MathDouble.c, 39 :: 		
0x36A0	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 40 :: 		
0x36A4	0x00200DAC  JMPC	R30, Z, #0, label2
;__Lib_MathDouble.c, 42 :: 		
0x36A8	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 43 :: 		
0x36AC	0x00300DBD  JMP	label_end
;__Lib_MathDouble.c, 45 :: 		
label2:
;__Lib_MathDouble.c, 47 :: 		
0x36B0	0x44528069  LSHR.L	R5, R5, R6
;__Lib_MathDouble.c, 49 :: 		
0x36B4	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 50 :: 		
0x36B8	0x01280DB0  JMPC	R30, GTE, #1, label3
;__Lib_MathDouble.c, 52 :: 		
0x36BC	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 53 :: 		
label3:
;__Lib_MathDouble.c, 54 :: 		
0x36C0	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 55 :: 		
0x36C4	0x00300DBD  JMP	label_end
;__Lib_MathDouble.c, 57 :: 		
label1:
;__Lib_MathDouble.c, 58 :: 		
0x36C8	0x6C800DBF  LPM.L	R8, $+52
;__Lib_MathDouble.c, 61 :: 		
0x36CC	0x5DE20082  CMP.L	R4, R8
;__Lib_MathDouble.c, 62 :: 		
0x36D0	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 63 :: 		
0x36D4	0x00600DB7  JMPC	R30, C, #0, label5
;__Lib_MathDouble.c, 64 :: 		
0x36D8	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 65 :: 		
label5:
;__Lib_MathDouble.c, 67 :: 		
0x36DC	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 68 :: 		
0x36E0	0x00200DBC  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 70 :: 		
0x36E4	0x64208000  LDK.L	R2, #32768
;__Lib_MathDouble.c, 71 :: 		
0x36E8	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 73 :: 		
0x36EC	0x00300DBD  JMP	label_end
;__Lib_MathDouble.c, 75 :: 		
label4:
;__Lib_MathDouble.c, 77 :: 		
0x36F0	0x6C200DBF  LPM.L	R2, $+12
;__Lib_MathDouble.c, 79 :: 		
label_end:
;__Lib_MathDouble.c, 81 :: 		
0x36F4	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 82 :: 		
0x36F8	0x00300DC1  JMP	$+12
0x36FC	0x7F800001  	#2139095041
0x3700	0x7F800001  	#2139095041
;__Lib_MathDouble.c, 83 :: 		
L_end__FloatToSignedIntegral:
0x3704	0xA0000000  RETURN	
; end of __FloatToSignedIntegral
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x3A68	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x3A6C	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x3A70	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x3A74	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x3A78	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x3A7C	0x00200E9A  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x3A80	0xA0000000  RETURN	
; end of ___CC2DB
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x3B14	0x6C000EC8  LPM.L	R0, $+12
0x3B18	0xBC00018C  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x3B1C	0xA0000000  RETURN	
0x3B20	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x3B0C	0x00300EC3  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x3B10	0xA0000000  RETURN	
; end of ___GenExcept
0x3CF4	0x65B00004  LDK.L	R27, #4
0x3CF8	0x65A0007D  LDK.L	R26, #125
0x3CFC	0x65C03C04  LDK.L	R28, #15364
0x3D00	0x00340E9A  CALL	___CC2DB
0x3D04	0x65B00080  LDK.L	R27, #128
0x3D08	0x65A0013C  LDK.L	R26, #316
0x3D0C	0x65C03B48  LDK.L	R28, #15176
0x3D10	0x00340E9A  CALL	___CC2DB
0x3D14	0xA0000000  RETURN	
0x3D18	0x64000004  LDK.L	R0, #4
0x3D1C	0x64100000  LDK.L	R1, #0
0x3D20	0xF000D9C7  MEMSET.B	R0, R1, #412
0x3D24	0xA0000000  RETURN	
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_i2cm_base [4]
0x3B48	0x00010300 ;?ICS__Lib_I2C_i2cm_base+0
; end of ?ICS__Lib_I2C_i2cm_base
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x3B4C	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x3B50	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x3B54	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x3B58	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x3B5C	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x3B60	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x3B64	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x3B68	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x3B6C	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x3B70	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x3B74	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x3B78	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x3B7C	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x3B80	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x3B84	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x3B88	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x3B8C	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x3B90	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x3B94	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x3B98	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x3B9C	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x3BA0	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x3BA4	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x3BA8	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x3BAC	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x3BB0	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x3BB4	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x3BB8	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x3BBC	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x3BC0	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x3BC4	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x3BC8	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x3BCC	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x3BD0	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x3BD4	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x3BD8	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x3BDC	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x3BE0	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x3BE4	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x3BE8	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x3BEC	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x3BF0	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x3BF4	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x3BF8	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x3BFC	0x000000DC ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x3C00	0x00000084 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;,0 :: _initBlock_5 [72]
; Containing: ?ICS?lstr2_Click_3DHALL5_FT90x [11]
;             ?ICS_demoText [50]
;             ?ICS?lstr3_Click_3DHALL5_FT90x [11]
0x3C04	0x61205820 ;_initBlock_5+0 : ?ICS?lstr2_Click_3DHALL5_FT90x at 0x3C04
0x3C08	0x20736978 ;_initBlock_5+4
0x3C0C	0x0000203A ;_initBlock_5+8 : ?ICS_demoText at 0x3C0F
0x3C10	0x00000000 ;_initBlock_5+12
0x3C14	0x00000000 ;_initBlock_5+16
0x3C18	0x00000000 ;_initBlock_5+20
0x3C1C	0x00000000 ;_initBlock_5+24
0x3C20	0x00000000 ;_initBlock_5+28
0x3C24	0x00000000 ;_initBlock_5+32
0x3C28	0x00000000 ;_initBlock_5+36
0x3C2C	0x00000000 ;_initBlock_5+40
0x3C30	0x00000000 ;_initBlock_5+44
0x3C34	0x00000000 ;_initBlock_5+48
0x3C38	0x00000000 ;_initBlock_5+52
0x3C3C	0x00000000 ;_initBlock_5+56
0x3C40	0x20592000 ;_initBlock_5+60 : ?ICS?lstr3_Click_3DHALL5_FT90x at 0x3C41
0x3C44	0x73697861 ;_initBlock_5+64
0x3C48	0x00203A20 ;_initBlock_5+68
; end of _initBlock_5
;,0 :: _initBlock_6 [20]
; Containing: ?ICS?lstr4_Click_3DHALL5_FT90x [11]
;             ?ICS?lstr5_Click_3DHALL5_FT90x [9]
0x3C4C	0x61205A20 ;_initBlock_6+0 : ?ICS?lstr4_Click_3DHALL5_FT90x at 0x3C4C
0x3C50	0x20736978 ;_initBlock_6+4
0x3C54	0x2000203A ;_initBlock_6+8 : ?ICS?lstr5_Click_3DHALL5_FT90x at 0x3C57
0x3C58	0x706D6554 ;_initBlock_6+12
0x3C5C	0x00203A20 ;_initBlock_6+16
; end of _initBlock_6
;,0 :: _initBlock_7 [26]
; Containing: ?ICS?lstr6_Click_3DHALL5_FT90x [3]
;             ?ICS?lstr1_Click_3DHALL5_FT90x [22]
;             ?ICS__c3dhall5_Driver_startF [1]
0x3C60	0x20002020 ;_initBlock_7+0 : ?ICS?lstr6_Click_3DHALL5_FT90x at 0x3C60 : ?ICS?lstr1_Click_3DHALL5_FT90x at 0x3C63
0x3C64	0x202D2D2D ;_initBlock_7+4
0x3C68	0x74737953 ;_initBlock_7+8
0x3C6C	0x69206D65 ;_initBlock_7+12
0x3C70	0x2074696E ;_initBlock_7+16
0x3C74	0x202D2D2D ;_initBlock_7+20
0x3C78	0x0000 ;_initBlock_7+24 : ?ICS__c3dhall5_Driver_startF at 0x3C79
; end of _initBlock_7
;,0 :: _initBlock_8 [2]
; Containing: ?ICS__c3dhall5_Driver_DEVICE_ERROR [1]
;             ?ICS__c3dhall5_Driver_DEVICE_OK [1]
0x3C7A	0x0002 ;_initBlock_8+0 : ?ICS__c3dhall5_Driver_DEVICE_ERROR at 0x3C7A : ?ICS__c3dhall5_Driver_DEVICE_OK at 0x3C7B
; end of _initBlock_8
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_I2CM_highSpeedStatus [1]
0x3C7C	0x00 ;?ICS__Lib_I2C_I2CM_highSpeedStatus+0
; end of ?ICS__Lib_I2C_I2CM_highSpeedStatus
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x3C80	0x00002600 ;__MIKROBUS1_GPIO+0
0x3C84	0x00002588 ;__MIKROBUS1_GPIO+4
0x3C88	0x00002574 ;__MIKROBUS1_GPIO+8
0x3C8C	0x000025B0 ;__MIKROBUS1_GPIO+12
0x3C90	0x0000259C ;__MIKROBUS1_GPIO+16
0x3C94	0x00002008 ;__MIKROBUS1_GPIO+20
0x3C98	0x0000206C ;__MIKROBUS1_GPIO+24
0x3C9C	0x00002080 ;__MIKROBUS1_GPIO+28
0x3CA0	0x00002058 ;__MIKROBUS1_GPIO+32
0x3CA4	0x00002044 ;__MIKROBUS1_GPIO+36
0x3CA8	0x00002030 ;__MIKROBUS1_GPIO+40
0x3CAC	0x0000201C ;__MIKROBUS1_GPIO+44
0x3CB0	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x3CB4	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x3CB8	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x3CBC	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x3CC0	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x3CC4	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x3CC8	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x3CCC	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x3CD0	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x3CD4	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x3CD8	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x3CDC	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;easyft90x_v7_FT900.c,15 :: __MIKROBUS1_I2C [12]
0x3CE0	0x000022EC ;__MIKROBUS1_I2C+0
0x3CE4	0x0000155C ;__MIKROBUS1_I2C+4
0x3CE8	0x000017DC ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_3DHALL5_FT90x.c,16 :: __C3DHALL5_I2C_CFG [8]
0x3CEC	0x00000000 ;__C3DHALL5_I2C_CFG+0
0x3CF0	0x00000000 ;__C3DHALL5_I2C_CFG+4
; end of __C3DHALL5_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208     [476]    __Lib_UART_UARTx_Read_Reg
0x03E4     [188]    __Lib_UART_UARTx_Write_ICR
0x04A0     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0510     [112]    __Lib_UART_UARTx_Write_RegDLM
0x0580    [1284]    __Lib_UART_UARTX_Read_Reg550
0x0A84     [880]    __Lib_UART_UARTX_Write_Reg550
0x0DF4     [332]    __Lib_UART_UARTx_Read_ICR
0x0F40     [272]    _I2CM1_Read
0x1050     [180]    __Lib_UART_UARTx_Sys_Init
0x1104      [16]    __Lib_UART_UARTx_Soft_Reset
0x1114     [280]    __Lib_UART_UARTx_Set_Polarity
0x122C      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x1250      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x12A4     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x135C     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x1438     [264]    _I2CM1_Write
0x1540      [28]    _SPIM1_Read
0x155C     [592]    _I2CM1_Write_Bytes
0x17AC      [20]    __Lib_SPI_SPIx_Disable_SS
0x17C0      [28]    __Lib_SPI_SPIx_Enable_SS
0x17DC     [584]    _I2CM1_Read_Bytes
0x1A24     [100]    __Lib_SPI_SPIx_Read
0x1A88      [56]    __Lib_UART_UARTx_Write
0x1AC0     [392]    _I2CM1_Read_10Bit
0x1C48      [96]    __Lib_I2C_I2CM1_Pad_Init
0x1CA8     [496]    _GPIO_Config
0x1E98     [248]    __Lib_UART_UARTx_Init_Advanced
0x1F90      [60]    _Get_Peripheral_Clock_kHz
0x1FCC      [20]    easyft90x_v7_FT900__setAN_2
0x1FE0      [20]    easyft90x_v7_FT900__setCS_2
0x1FF4      [20]    easyft90x_v7_FT900__setRST_2
0x2008      [20]    easyft90x_v7_FT900__setMOSI_1
0x201C      [20]    easyft90x_v7_FT900__setSDA_1
0x2030      [20]    easyft90x_v7_FT900__setSCL_1
0x2044      [20]    easyft90x_v7_FT900__setTX_1
0x2058      [20]    easyft90x_v7_FT900__setRX_1
0x206C      [20]    easyft90x_v7_FT900__setPWM_1
0x2080      [20]    easyft90x_v7_FT900__setINT_1
0x2094     [116]    __c3dhall5_Driver_hal_i2cRead
0x2108     [116]    __c3dhall5_Driver_hal_i2cWrite
0x217C      [88]    __c3dhall5_Driver_hal_spiWrite
0x21D4      [20]    __c3dhall5_Driver_hal_i2cStart
0x21E8      [20]    easyft90x_v7_FT900__setTX_2
0x21FC      [20]    easyft90x_v7_FT900__setSCL_2
0x2210      [20]    easyft90x_v7_FT900__setSDA_2
0x2224      [20]    easyft90x_v7_FT900__setMOSI_2
0x2238      [20]    easyft90x_v7_FT900__setMISO_2
0x224C      [20]    easyft90x_v7_FT900__setSCK_2
0x2260      [20]    easyft90x_v7_FT900__setPWM_2
0x2274      [80]    __c3dhall5_Driver_hal_spiRead
0x22C4      [20]    easyft90x_v7_FT900__setRX_2
0x22D8      [20]    easyft90x_v7_FT900__setINT_2
0x22EC      [20]    _I2CM1_Set_Slave_Address
0x2300     [436]    _I2CM1_Init
0x24B4      [32]    _UART2_Write
0x24D4      [32]    _UART1_Write
0x24F4      [44]    _UART2_Init
0x2520      [20]    _GPIO_Digital_Input
0x2534      [44]    _UART1_Init
0x2560      [20]    _GPIO_Digital_Output
0x2574      [20]    easyft90x_v7_FT900__setCS_1
0x2588      [20]    easyft90x_v7_FT900__setRST_1
0x259C      [20]    easyft90x_v7_FT900__setMISO_1
0x25B0      [20]    easyft90x_v7_FT900__setSCK_1
0x25C4      [16]    _SPIM1_Disable_SS
0x25D4      [16]    _SPIM1_Enable_SS
0x25E4      [28]    _SPIM1_Write
0x2600      [20]    easyft90x_v7_FT900__setAN_1
0x2614     [600]    easyft90x_v7_FT900__gpioInit_1
0x286C      [32]    easyft90x_v7_FT900__i2cInit_1
0x288C     [600]    easyft90x_v7_FT900__gpioInit_2
0x2AE4     [128]    _c3dhall5_writeByte
0x2B64     [148]    __SignedIntegralToFLoat
0x2BF8     [592]    __Mul_FP
0x2E48     [840]    __Add_FP
0x3190      [88]    __c3dhall5_Driver__waitStatus
0x31E8     [348]    _c3dhall5_readData
0x3344     [128]    _WordToStr
0x33C4      [20]    easyft90x_v7_FT900__log_init1
0x33D8      [36]    __c3dhall5_Driver_hal_i2cMap
0x33FC      [20]    easyft90x_v7_FT900__log_init2
0x3410      [20]    easyft90x_v7_FT900__log_initUart
0x3424      [40]    __c3dhall5_Driver_hal_gpioMap
0x344C     [200]    _c3dhall5_readByte
0x3514      [32]    easyft90x_v7_FT900__i2cInit_2
0x3534      [28]    easyft90x_v7_FT900__log_write
0x3550     [196]    _IntToStr
0x3614      [80]    _mikrobus_logInit
0x3664     [164]    __FloatToSignedIntegral
0x3708     [184]    _mikrobus_logWrite
0x37C0      [52]    _c3dhall5_temperature
0x37F4      [64]    _c3dhall5_i2cDriverInit
0x3834      [68]    _mikrobus_gpioInit
0x3878      [60]    _mikrobus_i2cInit
0x38B4      [56]    _c3dhall5_init
0x38EC     [124]    _c3dhall5_getAxis
0x3968     [256]    _applicationTask
0x3A68      [28]    ___CC2DB
0x3A84     [112]    _systemInit
0x3AF4      [24]    _applicationInit
0x3B0C       [8]    ___GenExcept
0x3B14      [16]    __Lib_System_InitialSetUpCLKPMC
0x3B24      [36]    _main
0x3CF4      [36]    _InitStaticLink
0x3D18      [16]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [11]    ?lstr2_Click_3DHALL5_FT90x
0x000F      [50]    _demoText
0x0041      [11]    ?lstr3_Click_3DHALL5_FT90x
0x004C      [11]    ?lstr4_Click_3DHALL5_FT90x
0x0057       [9]    ?lstr5_Click_3DHALL5_FT90x
0x0060       [3]    ?lstr6_Click_3DHALL5_FT90x
0x0063      [22]    ?lstr1_Click_3DHALL5_FT90x
0x0079       [1]    __c3dhall5_Driver_startF
0x007A       [1]    __c3dhall5_Driver_DEVICE_ERROR
0x007B       [1]    __c3dhall5_Driver_DEVICE_OK
0x007C       [1]    __Lib_I2C_I2CM_highSpeedStatus
0x007D       [1]    __c3dhall5_Driver__comunication
0x007E       [2]    _axis_X
0x0080       [4]    __Lib_I2C_i2cm_base
0x0084      [88]    __Lib_UART_UART1Struct
0x00DC      [88]    __Lib_UART_UART2Struct
0x0134       [4]    __Lib_UART_UART2
0x0138       [4]    __Lib_UART_UART1
0x013C       [2]    _axis_Y
0x013E       [2]    _axis_Z
0x0140       [4]    _temp
0x0144       [4]    _logger
0x0148       [4]    __c3dhall5_Driver_fp_spiRead
0x014C       [4]    __c3dhall5_Driver_fp_spiWrite
0x0150       [4]    __c3dhall5_Driver_fp_i2cStart
0x0154       [4]    __c3dhall5_Driver_fp_i2cRead
0x0158       [1]    __c3dhall5_Driver__slaveAddress
0x015C       [4]    __c3dhall5_Driver_hal_gpio_anSet
0x0160       [4]    __c3dhall5_Driver_hal_gpio_csSet
0x0164       [4]    __c3dhall5_Driver_fp_i2cWrite
0x0168       [4]    __c3dhall5_Driver_hal_gpio_intGet
0x016C       [4]    _I2CM_Soft_Reset_Ptr
0x0170       [4]    _I2CM_Set_Slave_Address_Ptr
0x0174       [4]    _I2CM_Write_Ptr
0x0178       [4]    _I2CM_Write_10Bit_Ptr
0x017C       [4]    _I2CM_Write_Bytes_Ptr
0x0180       [4]    _I2CM_Read_Ptr
0x0184       [4]    _I2CM_Read_10Bit_Ptr
0x0188       [4]    _I2CM_Read_Bytes_Ptr
0x018C       [4]    ___System_CLOCK_IN_KHZ
0x0190       [4]    _UART_Rd_Ptr
0x0194       [4]    _UART_Wr_Ptr
0x0198       [4]    _UART_Rdy_Ptr
0x019C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x3B48       [4]    ?ICS__Lib_I2C_i2cm_base
0x3B4C      [88]    ?ICS__Lib_UART_UART1Struct
0x3BA4      [88]    ?ICS__Lib_UART_UART2Struct
0x3BFC       [4]    ?ICS__Lib_UART_UART2
0x3C00       [4]    ?ICS__Lib_UART_UART1
0x3C04      [11]    ?ICS?lstr2_Click_3DHALL5_FT90x
0x3C0F      [50]    ?ICS_demoText
0x3C41      [11]    ?ICS?lstr3_Click_3DHALL5_FT90x
0x3C4C      [11]    ?ICS?lstr4_Click_3DHALL5_FT90x
0x3C57       [9]    ?ICS?lstr5_Click_3DHALL5_FT90x
0x3C60       [3]    ?ICS?lstr6_Click_3DHALL5_FT90x
0x3C63      [22]    ?ICS?lstr1_Click_3DHALL5_FT90x
0x3C79       [1]    ?ICS__c3dhall5_Driver_startF
0x3C7A       [1]    ?ICS__c3dhall5_Driver_DEVICE_ERROR
0x3C7B       [1]    ?ICS__c3dhall5_Driver_DEVICE_OK
0x3C7C       [1]    ?ICS__Lib_I2C_I2CM_highSpeedStatus
0x3C80      [96]    __MIKROBUS1_GPIO
0x3CE0      [12]    __MIKROBUS1_I2C
0x3CEC       [8]    __C3DHALL5_I2C_CFG
