# Welcome to my GitHub repository!

This contains the verilog implementation of the Roy Autosynthesys archetecture of 4 bit.

## File descriptions 

### LAYER1.v
* It contains the implementation of the Grey Square box.

### Layer2.v
* It contains the implementation of the White Square box.
  
### LAYER3.v
* It contains the implementation of the White Circle.

### Layer4.v
* It contains the implementation of the Grey Circle.

### Roy_Autosynthesys.v
* It is the top module.

### Roy_autosynthesys_tb
* It is the simple test bench for the top module.

### Roy_autosynthesys_tb.vcd
* It is the vcd file of the test bench.
* You can use it and see the simulation results using GTKWAVE.
  
## Contributing

If you'd like to contribute to this project, please follow these guidelines:

1. **Fork the repository**
2. **Create a branch**
3. **Make your changes**
4. **Submit a pull request**
