import{b as r,o as s,w as u,g as e,ac as t,v as c,x as i,C as a}from"./modules/vue-DxICp5ZB.js";import{I as h}from"./slidev/default-uFLlRV26.js";import{u as m,f as d}from"./slidev/context-B6_UQuX8.js";import"./index-BcmwoiMm.js";import"./modules/shiki-BkEcIHu8.js";const v={__name:"slides.md__slidev_34",setup(p){const{$clicksContext:o,$frontmatter:n}=m();return o.setup(),(f,l)=>(s(),r(h,c(i(a(d)(a(n),33))),{default:u(()=>l[0]||(l[0]=[e("h1",null,"No Cache or Flush Cache",-1),e("ul",null,[e("li",null,[t("Cache types: "),e("ul",null,[e("li",null,[e("em",null,"write-through"),t(" - data is written to the cache and to the main memory (bus)")]),e("li",null,[e("em",null,"write-back"),t(" - data is written to the cache and later to the main memory (bus)")])])]),e("li",null,"few Cortex-M MCUs have cache"),e("li",null,[t("the Memory Mapped I/O region is set as "),e("em",null,"nocache")]),e("li",null,[t("for chips that use cache "),e("ul",null,[e("li",null,[e("em",null,"nocache"),t(" regions have to be set manually (if MCU knows)")]),e("li",null,[t("or, the cache has to be flushed before a "),e("code",null,"volatile_read"),t(" and after a "),e("code",null,"volatile_write")]),e("li",null,"beware DMA controllers that canâ€™t see the cache contents")])])],-1)])),_:1},16))}};export{v as default};
