# five_stage_pipeling

利用verilog 實作出 five_stage_pipeling for RISC
![image](https://github.com/CCstar0918/five_stage_pipeling/assets/55120316/76f475d9-7d92-42e9-bc9d-e8d864a1c36c)
