#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561bbb0c3550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561bbb19b4a0 .scope module, "int_csr_ce_fsm_dma_tb" "int_csr_ce_fsm_dma_tb" 3 5;
 .timescale -9 -12;
P_0x561bbb23edd0 .param/l "CLKDIV" 1 3 140, C4<000000010100>;
P_0x561bbb23ee10 .param/l "CMD_ADDR" 1 3 140, C4<000000101100>;
P_0x561bbb23ee50 .param/l "CMD_CFG" 1 3 140, C4<000000100100>;
P_0x561bbb23ee90 .param/l "CMD_LEN" 1 3 140, C4<000000110000>;
P_0x561bbb23eed0 .param/l "CMD_OP" 1 3 140, C4<000000101000>;
P_0x561bbb23ef10 .param/l "CS_CTRL" 1 3 140, C4<000000011000>;
P_0x561bbb23ef50 .param/l "CTRL" 1 3 140, C4<000000000100>;
P_0x561bbb23ef90 .param/l "DMA_ADDR" 1 3 141, C4<000000111100>;
P_0x561bbb23efd0 .param/l "DMA_CFG" 1 3 141, C4<000000111000>;
P_0x561bbb23f010 .param/l "DMA_LEN" 1 3 141, C4<000001000000>;
L_0x561bbb275450 .functor OR 1, L_0x561bbb26dd90, L_0x561bbb280840, C4<0>, C4<0>;
L_0x7f0f033492f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb2572f0_0 .net/2u *"_ivl_36", 28 0, L_0x7f0f033492f0;  1 drivers
v0x561bbb259350_0 .net "addr_bytes_w", 1 0, L_0x561bbb271eb0;  1 drivers
v0x561bbb259410_0 .net "addr_lanes_w", 1 0, L_0x561bbb271b00;  1 drivers
v0x561bbb2594e0_0 .net "burst_size_w", 3 0, L_0x561bbb272ca0;  1 drivers
v0x561bbb2595f0_0 .var "clk", 0 0;
v0x561bbb2596e0_0 .net "clk_div_w", 2 0, L_0x561bbb270ad0;  1 drivers
v0x561bbb2597f0_0 .net "cmd_addr_w", 31 0, L_0x561bbb272900;  1 drivers
v0x561bbb2598b0_0 .net "cmd_lanes_w", 1 0, L_0x561bbb271920;  1 drivers
v0x561bbb259970_0 .net "cmd_len_w", 31 0, v0x561bbaf823d0_0;  1 drivers
v0x561bbb259a30_0 .net "cmd_start_w", 0 0, L_0x561bbb26ff60;  1 drivers
v0x561bbb259ad0_0 .net "cmd_trigger_clr_w", 0 0, v0x561bbb1a1810_0;  1 drivers
v0x561bbb259bc0_0 .net "cpha_w", 0 0, L_0x561bbb270330;  1 drivers
v0x561bbb259c60_0 .net "cpol_w", 0 0, L_0x561bbb270470;  1 drivers
v0x561bbb259d00_0 .net "cs_auto_w", 0 0, L_0x561bbb270b70;  1 drivers
v0x561bbb259df0_0 .net "cs_n", 0 0, v0x561bbb252bf0_0;  1 drivers
v0x561bbb259ee0_0 .net "data_lanes_w", 1 0, L_0x561bbb271c30;  1 drivers
v0x561bbb259fa0_0 .net "dma_addr_w", 31 0, L_0x561bbb2731b0;  1 drivers
v0x561bbb25a1c0_0 .net "dma_axi_err_w", 0 0, v0x561bbb244f30_0;  1 drivers
v0x561bbb25a260_0 .net "dma_busy_w", 0 0, L_0x561bbb27e600;  1 drivers
v0x561bbb25a350_0 .net "dma_dir_w", 0 0, L_0x561bbb272ed0;  1 drivers
v0x561bbb25a440_0 .net "dma_done_set_w", 0 0, v0x561bbb245c80_0;  1 drivers
v0x561bbb25a530_0 .net "dma_en_w", 0 0, L_0x561bbb2707b0;  1 drivers
v0x561bbb25a620_0 .net "dma_len_w", 31 0, L_0x561bbb273220;  1 drivers
v0x561bbb25a730_0 .net "dummy_cycles_w", 3 0, L_0x561bbb272270;  1 drivers
v0x561bbb25a7f0_0 .net "enable_w", 0 0, L_0x561bbb2700c0;  1 drivers
v0x561bbb25a890_0 .net "extra_dummy_w", 7 0, L_0x561bbb272c00;  1 drivers
v0x561bbb25a980_0 .net "fifo_rx_empty_w", 0 0, L_0x561bbb2751a0;  1 drivers
v0x561bbb25aa20_0 .net "fifo_rx_full_w", 0 0, L_0x561bbb275040;  1 drivers
v0x561bbb25aac0_0 .net "fifo_rx_level_w", 4 0, L_0x561bbb275350;  1 drivers
v0x561bbb25abb0_0 .net "fifo_rx_rd_data_w", 31 0, L_0x561bbb2752e0;  1 drivers
v0x561bbb25ac70_0 .net "fifo_rx_re_csr_w", 0 0, L_0x561bbb26dd90;  1 drivers
v0x561bbb25ad10_0 .net "fifo_rx_re_dma_w", 0 0, L_0x561bbb280840;  1 drivers
v0x561bbb25adb0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x561bbb26dcd0;  1 drivers
v0x561bbb25ae50_0 .net "fifo_tx_empty_w", 0 0, L_0x561bbb274da0;  1 drivers
v0x561bbb25aef0_0 .net "fifo_tx_full_w", 0 0, L_0x561bbb274d00;  1 drivers
v0x561bbb25af90_0 .net "fifo_tx_level_w", 4 0, L_0x561bbb274f40;  1 drivers
v0x561bbb25b080_0 .net "fifo_tx_rd_data_w", 31 0, L_0x561bbb274ed0;  1 drivers
v0x561bbb25b170_0 .net "fifo_tx_we_csr_w", 0 0, L_0x561bbb26dbc0;  1 drivers
v0x561bbb25b260_0 .net "fsm_done_w", 0 0, L_0x561bbb2779e0;  1 drivers
v0x561bbb25b300_0 .net "fsm_rx_data_w", 31 0, v0x561bbb2547d0_0;  1 drivers
v0x561bbb25b410_0 .net "fsm_rx_wen_w", 0 0, v0x561bbb254930_0;  1 drivers
v0x561bbb25b500_0 .net "fsm_start_w", 0 0, v0x561bbb1ea720_0;  1 drivers
v0x561bbb25b5f0_0 .net "fsm_tx_ren_w", 0 0, L_0x561bbb27d850;  1 drivers
v0x561bbb25b6e0_0 .var/i "i", 31 0;
v0x561bbb25b7c0_0 .net "incr_addr_w", 0 0, L_0x561bbb272f70;  1 drivers
o0x7f0f0339a978 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x561bbb0efdb0 .island tran;
p0x7f0f0339a978 .port I0x561bbb0efdb0, o0x7f0f0339a978;
v0x561bbb25b8b0_0 .net8 "io", 3 0, p0x7f0f0339a978;  0 drivers, strength-aware
v0x561bbb25b990_0 .net "is_write_w", 0 0, L_0x561bbb2723a0;  1 drivers
v0x561bbb25ba80_0 .net "m_araddr", 31 0, L_0x561bbb27fe50;  1 drivers
v0x561bbb25bb90_0 .net "m_arready", 0 0, v0x561bbb257c00_0;  1 drivers
v0x561bbb25bc30_0 .net "m_arvalid", 0 0, L_0x561bbb27ff50;  1 drivers
v0x561bbb25bd20_0 .net "m_awaddr", 31 0, L_0x561bbb280300;  1 drivers
v0x561bbb25be30_0 .net "m_awready", 0 0, v0x561bbb257f80_0;  1 drivers
v0x561bbb25bed0_0 .net "m_awvalid", 0 0, L_0x561bbb280370;  1 drivers
v0x561bbb25bfc0_0 .net "m_bready", 0 0, L_0x561bbb2806f0;  1 drivers
v0x561bbb25c0b0_0 .net "m_bresp", 1 0, v0x561bbb2581b0_0;  1 drivers
v0x561bbb25c1c0_0 .net "m_bvalid", 0 0, v0x561bbb258280_0;  1 drivers
v0x561bbb25c260_0 .net "m_rdata", 31 0, v0x561bbb258680_0;  1 drivers
v0x561bbb25c320_0 .net "m_rready", 0 0, L_0x561bbb280010;  1 drivers
v0x561bbb25c410_0 .net "m_rresp", 1 0, v0x561bbb2589e0_0;  1 drivers
v0x561bbb25c520_0 .net "m_rvalid", 0 0, v0x561bbb258a80_0;  1 drivers
v0x561bbb25c5c0_0 .net "m_wdata", 31 0, L_0x561bbb2804a0;  1 drivers
v0x561bbb25c6d0_0 .net "m_wready", 0 0, v0x561bbb258cd0_0;  1 drivers
v0x561bbb25c770_0 .net "m_wstrb", 3 0, L_0x561bbb280430;  1 drivers
v0x561bbb25c880_0 .net "m_wvalid", 0 0, L_0x561bbb280560;  1 drivers
v0x561bbb25c970_0 .net "mode_bits_w", 7 0, L_0x561bbb2726e0;  1 drivers
v0x561bbb25ca80_0 .net "mode_en_w", 0 0, L_0x561bbb272070;  1 drivers
v0x561bbb25cb70_0 .net "opcode_w", 7 0, L_0x561bbb2725b0;  1 drivers
v0x561bbb25cc30_0 .var "paddr", 11 0;
v0x561bbb25ccf0_0 .var "penable", 0 0;
v0x561bbb25cd90_0 .net "prdata", 31 0, v0x561bbb162290_0;  1 drivers
L_0x7f0f03348018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561bbb25ce30_0 .net "pready", 0 0, L_0x7f0f03348018;  1 drivers
v0x561bbb25ced0_0 .var "psel", 0 0;
v0x561bbb25cf70_0 .net "pslverr", 0 0, v0x561bbb179180_0;  1 drivers
v0x561bbb25d010_0 .var "pstrb", 3 0;
v0x561bbb25d0b0_0 .var "pwdata", 31 0;
v0x561bbb25d150_0 .var "pwrite", 0 0;
v0x561bbb25d1f0_0 .net "quad_en_w", 0 0, L_0x561bbb2703d0;  1 drivers
v0x561bbb25d2e0_0 .var "resetn", 0 0;
v0x561bbb25d380_0 .net "sclk", 0 0, L_0x561bbb275ab0;  1 drivers
v0x561bbb25d470_0 .net "xip_en_w", 0 0, L_0x561bbb2701b0;  1 drivers
L_0x561bbb273af0 .part L_0x561bbb274f40, 0, 4;
L_0x561bbb273bc0 .part L_0x561bbb275350, 0, 4;
L_0x561bbb27e1c0 .concat [ 3 29 0 0], L_0x561bbb270ad0, L_0x7f0f033492f0;
p0x7f0f03399358 .port I0x561bbb0efdb0, L_0x561bbb276570;
 .tranvp 4 1 0, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f03399358;
p0x7f0f03399388 .port I0x561bbb0efdb0, L_0x561bbb276900;
 .tranvp 4 1 1, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f03399388;
p0x7f0f033993b8 .port I0x561bbb0efdb0, L_0x561bbb276ce0;
 .tranvp 4 1 2, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f033993b8;
p0x7f0f033993e8 .port I0x561bbb0efdb0, L_0x561bbb2770e0;
 .tranvp 4 1 3, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f033993e8;
p0x7f0f03391768 .port I0x561bbb0efdb0, L_0x561bbb280ae0;
 .tranvp 4 1 0, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f03391768;
p0x7f0f03391798 .port I0x561bbb0efdb0, L_0x561bbb280e80;
 .tranvp 4 1 1, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f03391798;
p0x7f0f033917c8 .port I0x561bbb0efdb0, L_0x561bbb2811a0;
 .tranvp 4 1 2, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f033917c8;
p0x7f0f033917f8 .port I0x561bbb0efdb0, L_0x561bbb281490;
 .tranvp 4 1 3, I0x561bbb0efdb0, p0x7f0f0339a978 p0x7f0f033917f8;
S_0x561bbb1f8240 .scope task, "apb_write" "apb_write" 3 135, 3 135 0, S_0x561bbb19b4a0;
 .timescale -9 -12;
v0x561bbb2053d0_0 .var "addr", 11 0;
v0x561bbb1acd20_0 .var "data", 31 0;
E_0x561bbb0ee960 .event posedge, v0x561bbb181650_0;
TD_int_csr_ce_fsm_dma_tb.apb_write ;
    %wait E_0x561bbb0ee960;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb25ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb25ccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb25d150_0, 0;
    %load/vec4 v0x561bbb2053d0_0;
    %assign/vec4 v0x561bbb25cc30_0, 0;
    %load/vec4 v0x561bbb1acd20_0;
    %assign/vec4 v0x561bbb25d0b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561bbb25d010_0, 0;
    %wait E_0x561bbb0ee960;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb25ccf0_0, 0;
    %wait E_0x561bbb0ee960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb25ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb25ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb25d150_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561bbb25cc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb25d0b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb25d010_0, 0;
    %end;
S_0x561bbb1f85c0 .scope module, "dev" "qspi_device" 3 126, 4 10 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x561bbb0a7f20 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x561bbb0a7f60 .param/l "CS_HIGH_MIN_NS" 0 4 55, +C4<00000000000000000000000000000000>;
P_0x561bbb0a7fa0 .param/l "ERASE_TIME" 0 4 23, +C4<00000000000000000000000001100100>;
P_0x561bbb0a7fe0 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x561bbb0a8020 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x561bbb0a8060 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x561bbb0a80a0 .param/l "ST_ADDR" 1 4 65, C4<0010>;
P_0x561bbb0a80e0 .param/l "ST_CMD" 1 4 64, C4<0001>;
P_0x561bbb0a8120 .param/l "ST_DATA_READ" 1 4 68, C4<0101>;
P_0x561bbb0a8160 .param/l "ST_DATA_WRITE" 1 4 69, C4<0110>;
P_0x561bbb0a81a0 .param/l "ST_DUMMY" 1 4 67, C4<0100>;
P_0x561bbb0a81e0 .param/l "ST_ERASE" 1 4 70, C4<0111>;
P_0x561bbb0a8220 .param/l "ST_IDLE" 1 4 63, C4<0000>;
P_0x561bbb0a8260 .param/l "ST_ID_READ" 1 4 72, C4<1001>;
P_0x561bbb0a82a0 .param/l "ST_MODE" 1 4 66, C4<0011>;
P_0x561bbb0a82e0 .param/l "ST_STATUS" 1 4 71, C4<1000>;
v0x561bbb0acc20_0 .net *"_ivl_11", 0 0, L_0x561bbb280ca0;  1 drivers
v0x561bbb1f59a0_0 .net *"_ivl_13", 0 0, L_0x561bbb280d90;  1 drivers
o0x7f0f03391168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb001b40_0 name=_ivl_14
v0x561bbb175db0_0 .net *"_ivl_19", 0 0, L_0x561bbb281010;  1 drivers
v0x561bbb23bf10_0 .net *"_ivl_21", 0 0, L_0x561bbb281100;  1 drivers
o0x7f0f033911f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb23e630_0 name=_ivl_22
v0x561bbb23f6a0_0 .net *"_ivl_27", 0 0, L_0x561bbb2812e0;  1 drivers
v0x561bbb1f0440_0 .net *"_ivl_29", 0 0, L_0x561bbb281380;  1 drivers
v0x561bbb1fedb0_0 .net *"_ivl_3", 0 0, L_0x561bbb2809a0;  1 drivers
o0x7f0f033912b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb010930_0 name=_ivl_30
v0x561bbb064d60_0 .net *"_ivl_5", 0 0, L_0x561bbb280a40;  1 drivers
o0x7f0f03391318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb064990_0 name=_ivl_6
v0x561bbb064220_0 .var "addr_reg", 23 0;
v0x561bbb065120_0 .var "bit_cnt", 31 0;
v0x561bbb064600_0 .var "byte_cnt", 31 0;
v0x561bbafc4f40_0 .var "cmd_reg", 7 0;
v0x561bbafbc4a0_0 .var "continuous_read", 0 0;
v0x561bbb0b8360_0 .var "cs_high_accum_t", 63 0;
v0x561bbaf999a0_0 .var "cs_high_last_t", 63 0;
v0x561bbaf99d50_0 .var "cs_high_start_t", 63 0;
v0x561bbb10cfe0_0 .var "dummy_cycles", 4 0;
v0x561bbb0d2520_0 .var "erase_counter", 31 0;
v0x561bbb0b95d0_0 .var "id_idx", 1 0;
v0x561bbb0b8ac0_0 .var "id_reg", 23 0;
v0x561bbb0b8710_0 .net "io_di", 3 0, L_0x561bbb280900;  1 drivers
v0x561bbafa3ef0_0 .var "io_do", 3 0;
v0x561bbaf827c0_0 .var "io_oe", 3 0;
v0x561bbaf64020_0 .var "lanes", 3 0;
v0x561bbaefa540_0 .var "last_cmd_wren", 0 0;
v0x561bbb02d240 .array "memory", 1048575 0, 7 0;
v0x561bbb023910_0 .var "mode_bits", 7 0;
v0x561bbb023560_0 .var "nxt_addr_reg", 31 0;
v0x561bbafa3b40_0 .var "nxt_bit_cnt", 31 0;
v0x561bbb0a8700_0 .var "nxt_cmd_reg", 7 0;
v0x561bbb0a8ab0_0 .net "qspi_cs_n", 0 0, v0x561bbb252bf0_0;  alias, 1 drivers
v0x561bbb1acdc0_0 .net8 "qspi_io0", 0 0, p0x7f0f03391768;  1 drivers, strength-aware
v0x561bbb19a0b0_0 .net8 "qspi_io1", 0 0, p0x7f0f03391798;  1 drivers, strength-aware
v0x561bbb19db90_0 .net8 "qspi_io2", 0 0, p0x7f0f033917c8;  1 drivers, strength-aware
v0x561bbb0a8330_0 .net8 "qspi_io3", 0 0, p0x7f0f033917f8;  1 drivers, strength-aware
v0x561bbb1e0360_0 .net "qspi_sclk", 0 0, L_0x561bbb275ab0;  alias, 1 drivers
v0x561bbb1a6d10_0 .var "shift_in", 7 0;
v0x561bbb014320_0 .var "shift_out", 7 0;
v0x561bbb063d70_0 .var "state", 3 0;
v0x561bbb15cdf0_0 .var "status_reg", 7 0;
v0x561bbb15d6a0_0 .var "wip", 0 0;
E_0x561bbaf1e390/0 .event edge, v0x561bbb15d6a0_0, v0x561bbb1a6d10_0, v0x561bbb0b8710_0, v0x561bbb065120_0;
E_0x561bbaf1e390/1 .event edge, v0x561bbb064220_0, v0x561bbaf64020_0;
E_0x561bbaf1e390 .event/or E_0x561bbaf1e390/0, E_0x561bbaf1e390/1;
E_0x561bbb2403c0 .event posedge, v0x561bbb0a8ab0_0, v0x561bbb1e0360_0;
E_0x561bbb240400 .event negedge, v0x561bbb0a8ab0_0;
E_0x561bbb0aa340 .event posedge, v0x561bbb0a8ab0_0;
E_0x561bbb0adca0 .event posedge, v0x561bbb1e0360_0;
L_0x561bbb280900 .concat [ 1 1 1 1], p0x7f0f03391768, p0x7f0f03391798, p0x7f0f033917c8, p0x7f0f033917f8;
L_0x561bbb2809a0 .part v0x561bbaf827c0_0, 0, 1;
L_0x561bbb280a40 .part v0x561bbafa3ef0_0, 0, 1;
L_0x561bbb280ae0 .functor MUXZ 1, o0x7f0f03391318, L_0x561bbb280a40, L_0x561bbb2809a0, C4<>;
L_0x561bbb280ca0 .part v0x561bbaf827c0_0, 1, 1;
L_0x561bbb280d90 .part v0x561bbafa3ef0_0, 1, 1;
L_0x561bbb280e80 .functor MUXZ 1, o0x7f0f03391168, L_0x561bbb280d90, L_0x561bbb280ca0, C4<>;
L_0x561bbb281010 .part v0x561bbaf827c0_0, 2, 1;
L_0x561bbb281100 .part v0x561bbafa3ef0_0, 2, 1;
L_0x561bbb2811a0 .functor MUXZ 1, o0x7f0f033911f8, L_0x561bbb281100, L_0x561bbb281010, C4<>;
L_0x561bbb2812e0 .part v0x561bbaf827c0_0, 3, 1;
L_0x561bbb281380 .part v0x561bbafa3ef0_0, 3, 1;
L_0x561bbb281490 .functor MUXZ 1, o0x7f0f033912b8, L_0x561bbb281380, L_0x561bbb2812e0, C4<>;
S_0x561bbb1f8940 .scope begin, "$unm_blk_214" "$unm_blk_214" 4 84, 4 84 0, S_0x561bbb1f85c0;
 .timescale 0 0;
v0x561bbb1ab120_0 .var/i "i", 31 0;
S_0x561bbb1f8cc0 .scope begin, "$unm_blk_240" "$unm_blk_240" 4 210, 4 210 0, S_0x561bbb1f85c0;
 .timescale 0 0;
v0x561bbb1a9fc0_0 .var/i "j", 31 0;
S_0x561bbb19f0a0 .scope begin, "$unm_blk_251" "$unm_blk_251" 4 255, 4 255 0, S_0x561bbb1f85c0;
 .timescale 0 0;
v0x561bbb1a8e60_0 .var/i "j", 31 0;
S_0x561bbb19edb0 .scope module, "u_ce" "cmd_engine" 3 65, 5 6 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x561bbb2074e0 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x561bbb207520 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x561bbb207560 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x561bbb273d20 .functor BUFZ 2, v0x561bbb18fb50_0, C4<00>, C4<00>, C4<00>;
L_0x561bbb273df0 .functor BUFZ 2, v0x561bbb1e3720_0, C4<00>, C4<00>, C4<00>;
L_0x561bbb273ec0 .functor BUFZ 2, v0x561bbb1e4080_0, C4<00>, C4<00>, C4<00>;
L_0x561bbb273f90 .functor BUFZ 2, v0x561bbb1e31e0_0, C4<00>, C4<00>, C4<00>;
L_0x561bbb274090 .functor BUFZ 1, v0x561bbb1a5910_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb274160 .functor BUFZ 4, v0x561bbb199d30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x561bbb274270 .functor NOT 1, v0x561bbb190a50_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb274310 .functor BUFZ 1, v0x561bbb1ef840_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb2743e0 .functor BUFZ 1, v0x561bbb1914c0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb2744b0 .functor BUFZ 1, v0x561bbb1e6020_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb2745e0 .functor BUFZ 8, v0x561bbb1f6210_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561bbb2746b0 .functor BUFZ 8, v0x561bbb1a7450_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561bbb2747f0 .functor BUFZ 32, v0x561bbb18f930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb2748c0 .functor BUFZ 32, v0x561bbb190540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb274780 .functor BUFZ 3, v0x561bbb1a1480_0, C4<000>, C4<000>, C4<000>;
L_0x561bbb274a70 .functor BUFZ 1, v0x561bbb1715f0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb274bd0 .functor BUFZ 1, v0x561bbb1eb5d0_0, C4<0>, C4<0>, C4<0>;
v0x561bbb161900_0 .net "addr_bytes_i", 1 0, L_0x561bbb271eb0;  alias, 1 drivers
v0x561bbb18e130_0 .net "addr_bytes_o", 1 0, L_0x561bbb273f90;  1 drivers
v0x561bbb1e31e0_0 .var "addr_bytes_r", 1 0;
v0x561bbb1e33a0_0 .net "addr_lanes_i", 1 0, L_0x561bbb271b00;  alias, 1 drivers
v0x561bbb1e3560_0 .net "addr_lanes_o", 1 0, L_0x561bbb273df0;  1 drivers
v0x561bbb1e3720_0 .var "addr_lanes_r", 1 0;
v0x561bbb1e3c60_0 .net "addr_o", 31 0, L_0x561bbb2747f0;  1 drivers
v0x561bbb18f930_0 .var "addr_r", 31 0;
v0x561bbb18b0d0_0 .var "busy_o", 0 0;
v0x561bbb181650_0 .net "clk", 0 0, v0x561bbb2595f0_0;  1 drivers
v0x561bbb180ca0_0 .net "clk_div_i", 2 0, L_0x561bbb270ad0;  alias, 1 drivers
v0x561bbb180400_0 .net "clk_div_o", 2 0, L_0x561bbb274780;  1 drivers
v0x561bbb1a1480_0 .var "clk_div_r", 2 0;
v0x561bbb1cc190_0 .net "cmd_addr_i", 31 0, L_0x561bbb272900;  alias, 1 drivers
v0x561bbb1c85c0_0 .var "cmd_done_set_o", 0 0;
v0x561bbb19d880_0 .net "cmd_lanes_i", 1 0, L_0x561bbb271920;  alias, 1 drivers
v0x561bbb204260_0 .net "cmd_lanes_o", 1 0, L_0x561bbb273d20;  1 drivers
v0x561bbb18fb50_0 .var "cmd_lanes_r", 1 0;
v0x561bbb18fe30_0 .net "cmd_len_i", 31 0, v0x561bbaf823d0_0;  alias, 1 drivers
v0x561bbb1e1460_0 .net "cmd_start_i", 0 0, L_0x561bbb26ff60;  alias, 1 drivers
v0x561bbb1a1810_0 .var "cmd_trigger_clr_o", 0 0;
v0x561bbb19a600_0 .net "cpha_i", 0 0, L_0x561bbb270330;  alias, 1 drivers
v0x561bbb19dfe0_0 .net "cpha_o", 0 0, L_0x561bbb274bd0;  1 drivers
v0x561bbb1eb5d0_0 .var "cpha_r", 0 0;
v0x561bbb1e4b00_0 .net "cpol_i", 0 0, L_0x561bbb270470;  alias, 1 drivers
v0x561bbb1610f0_0 .net "cpol_o", 0 0, L_0x561bbb274a70;  1 drivers
v0x561bbb1715f0_0 .var "cpol_r", 0 0;
v0x561bbb1f6a90_0 .net "cs_auto_i", 0 0, L_0x561bbb270b70;  alias, 1 drivers
v0x561bbb1f6850_0 .net "cs_auto_o", 0 0, L_0x561bbb2743e0;  1 drivers
v0x561bbb1914c0_0 .var "cs_auto_r", 0 0;
v0x561bbb1e4560_0 .net "data_lanes_i", 1 0, L_0x561bbb271c30;  alias, 1 drivers
v0x561bbb23a630_0 .net "data_lanes_o", 1 0, L_0x561bbb273ec0;  1 drivers
v0x561bbb1e4080_0 .var "data_lanes_r", 1 0;
v0x561bbb1e4120_0 .net "dir_o", 0 0, L_0x561bbb274270;  1 drivers
v0x561bbb1e42f0_0 .net "done_i", 0 0, L_0x561bbb2779e0;  alias, 1 drivers
v0x561bbb1e4390_0 .net "dummy_cycles_i", 3 0, L_0x561bbb272270;  alias, 1 drivers
v0x561bbb199c70_0 .net "dummy_cycles_o", 3 0, L_0x561bbb274160;  1 drivers
v0x561bbb199d30_0 .var "dummy_cycles_r", 3 0;
v0x561bbb18e830_0 .net "extra_dummy_i", 7 0, L_0x561bbb272c00;  alias, 1 drivers
v0x561bbb190c90_0 .var "extra_dummy_r", 7 0;
v0x561bbb190990_0 .net "is_write_i", 0 0, L_0x561bbb2723a0;  alias, 1 drivers
v0x561bbb190a50_0 .var "is_write_r", 0 0;
v0x561bbb190480_0 .net "len_o", 31 0, L_0x561bbb2748c0;  1 drivers
v0x561bbb190540_0 .var "len_r", 31 0;
v0x561bbb1acbc0_0 .net "mode_bits_i", 7 0, L_0x561bbb2726e0;  alias, 1 drivers
v0x561bbb1a7d40_0 .net "mode_bits_o", 7 0, L_0x561bbb2746b0;  1 drivers
v0x561bbb1a7450_0 .var "mode_bits_r", 7 0;
v0x561bbb1a6f60_0 .net "mode_en_i", 0 0, L_0x561bbb272070;  alias, 1 drivers
v0x561bbb1a7020_0 .net "mode_en_o", 0 0, L_0x561bbb274090;  1 drivers
v0x561bbb1a5910_0 .var "mode_en_r", 0 0;
v0x561bbb1a59b0_0 .net "opcode_i", 7 0, L_0x561bbb2725b0;  alias, 1 drivers
v0x561bbb1e5390_0 .net "opcode_o", 7 0, L_0x561bbb2745e0;  1 drivers
v0x561bbb1f6210_0 .var "opcode_r", 7 0;
v0x561bbb1effd0_0 .net "quad_en_i", 0 0, L_0x561bbb2703d0;  alias, 1 drivers
v0x561bbb1f0090_0 .net "quad_en_o", 0 0, L_0x561bbb274310;  1 drivers
v0x561bbb1ef840_0 .var "quad_en_r", 0 0;
v0x561bbb1ef8e0_0 .net "resetn", 0 0, v0x561bbb25d2e0_0;  1 drivers
v0x561bbb1ea720_0 .var "start_o", 0 0;
v0x561bbb1ea7e0_0 .var "state", 0 0;
L_0x7f0f03348720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb1e89d0_0 .net "xip_cont_read_i", 0 0, L_0x7f0f03348720;  1 drivers
v0x561bbb1e8a90_0 .net "xip_cont_read_o", 0 0, L_0x561bbb2744b0;  1 drivers
v0x561bbb1e6020_0 .var "xip_cont_read_r", 0 0;
E_0x561bbb0f0b10/0 .event negedge, v0x561bbb1ef8e0_0;
E_0x561bbb0f0b10/1 .event posedge, v0x561bbb181650_0;
E_0x561bbb0f0b10 .event/or E_0x561bbb0f0b10/0, E_0x561bbb0f0b10/1;
S_0x561bbb1a7900 .scope module, "u_csr" "csr" 3 42, 6 10 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x561bbb2411b0 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x561bbb2411f0 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x561bbb241230 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x561bbb241270 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x561bbb2412b0 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x561bbb2412f0 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x561bbb241330 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x561bbb241370 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x561bbb2413b0 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x561bbb2413f0 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x561bbb241430 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x561bbb241470 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x561bbb2414b0 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x561bbb2414f0 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x561bbb241530 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x561bbb241570 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x561bbb2415b0 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x561bbb2415f0 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x561bbb241630 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x561bbb241670 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x561bbb2416b0 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x561bbb2416f0 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x561bbb241730 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x561bbb241770 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x561bbb2417b0 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x561bbb2417f0 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x561bbb241830 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x561bbb181530 .functor NOT 1, v0x561bbb25ccf0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb18af70 .functor AND 1, v0x561bbb25ced0_0, L_0x561bbb181530, C4<1>, C4<1>;
L_0x561bbb138090 .functor AND 1, v0x561bbb25ced0_0, v0x561bbb25ccf0_0, C4<1>, C4<1>;
L_0x561bbb15d540 .functor AND 1, L_0x561bbb138090, v0x561bbb25d150_0, C4<1>, C4<1>;
L_0x561bbb1ad060 .functor NOT 1, v0x561bbb25d150_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb240a10 .functor AND 1, L_0x561bbb138090, L_0x561bbb1ad060, C4<1>, C4<1>;
L_0x561bbb240a80 .functor BUFZ 12, v0x561bbb25cc30_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x561bbb25d7d0 .functor AND 1, L_0x561bbb15d540, v0x561bbb170780_0, C4<1>, C4<1>;
L_0x561bbb25d8e0 .functor NOT 1, v0x561bbb173f70_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb25d950 .functor AND 1, L_0x561bbb25d7d0, L_0x561bbb25d8e0, C4<1>, C4<1>;
L_0x561bbb26dbc0 .functor AND 1, L_0x561bbb25d950, L_0x561bbb26dad0, C4<1>, C4<1>;
L_0x561bbb26dcd0 .functor BUFZ 32, v0x561bbb25d0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb26de00 .functor AND 1, L_0x561bbb240a10, v0x561bbb170780_0, C4<1>, C4<1>;
L_0x561bbb26e000 .functor AND 1, L_0x561bbb26de00, L_0x561bbb26df10, C4<1>, C4<1>;
L_0x561bbb26dd90 .functor AND 1, L_0x561bbb26e000, L_0x561bbb26e190, C4<1>, C4<1>;
L_0x561bbb26e4a0 .functor AND 1, L_0x561bbb25d950, L_0x561bbb26e370, C4<1>, C4<1>;
L_0x561bbb26e690 .functor AND 1, L_0x561bbb26e4a0, L_0x561bbb26e5a0, C4<1>, C4<1>;
L_0x561bbb26e880 .functor AND 1, L_0x561bbb26e690, L_0x561bbb26e7a0, C4<1>, C4<1>;
L_0x561bbb26eb20 .functor AND 1, L_0x561bbb25d950, L_0x561bbb26ea30, C4<1>, C4<1>;
L_0x561bbb26ec80 .functor AND 1, L_0x561bbb26eb20, L_0x561bbb26eb90, C4<1>, C4<1>;
L_0x561bbb26f220 .functor AND 1, L_0x561bbb25d950, L_0x561bbb26f0c0, C4<1>, C4<1>;
L_0x561bbb26f410 .functor AND 1, L_0x561bbb26f220, L_0x561bbb26f2e0, C4<1>, C4<1>;
L_0x561bbb26f1b0 .functor AND 1, L_0x561bbb26e880, L_0x561bbb26efd0, C4<1>, C4<1>;
L_0x561bbb26fa60 .functor NOT 1, L_0x561bbb26f7a0, C4<0>, C4<0>, C4<0>;
L_0x561bbb26fbf0 .functor AND 1, L_0x561bbb26f1b0, L_0x561bbb26fa60, C4<1>, C4<1>;
L_0x561bbb26fd00 .functor NOT 1, L_0x561bbb27e600, C4<0>, C4<0>, C4<0>;
L_0x561bbb26fe50 .functor AND 1, L_0x561bbb26fbf0, L_0x561bbb26fd00, C4<1>, C4<1>;
L_0x561bbb26ff60 .functor BUFZ 1, v0x561bbb191870_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb272900 .functor BUFZ 32, v0x561bbb1922e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb2731b0 .functor BUFZ 32, v0x561bbb193350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb273220 .functor BUFZ 32, v0x561bbb190880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb273760 .functor AND 5, L_0x561bbb273440, L_0x561bbb273690, C4<11111>, C4<11111>;
L_0x7f0f03348180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x561bbb164e50_0 .net "CLKDIV_WMASK", 31 0, L_0x7f0f03348180;  1 drivers
L_0x7f0f033482a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x561bbb164a60_0 .net "CMDCFG_WMASK", 31 0, L_0x7f0f033482a0;  1 drivers
L_0x7f0f03348330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x561bbb15fcd0_0 .net "CMDDMY_WMASK", 31 0, L_0x7f0f03348330;  1 drivers
L_0x7f0f033482e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x561bbb17a2c0_0 .net "CMDOP_WMASK", 31 0, L_0x7f0f033482e8;  1 drivers
L_0x7f0f033481c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x561bbb178c40_0 .net "CSCTRL_WMASK", 31 0, L_0x7f0f033481c8;  1 drivers
L_0x7f0f03348138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x561bbb1787a0_0 .net "CTRL_WMASK", 31 0, L_0x7f0f03348138;  1 drivers
L_0x7f0f03348378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x561bbb177700_0 .net "DMACFG_WMASK", 31 0, L_0x7f0f03348378;  1 drivers
L_0x7f0f03348210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x561bbb176db0_0 .net "XIPCFG_WMASK", 31 0, L_0x7f0f03348210;  1 drivers
L_0x7f0f03348258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x561bbb176460_0 .net "XIPCMD_WMASK", 31 0, L_0x7f0f03348258;  1 drivers
v0x561bbb176020_0 .net *"_ivl_0", 0 0, L_0x561bbb181530;  1 drivers
v0x561bbb175be0_0 .net *"_ivl_101", 0 0, L_0x561bbb26f410;  1 drivers
v0x561bbb175ca0_0 .net *"_ivl_103", 0 0, L_0x561bbb26f590;  1 drivers
v0x561bbb175740_0 .net *"_ivl_105", 0 0, L_0x561bbb26f6b0;  1 drivers
v0x561bbb175800_0 .net *"_ivl_108", 0 0, L_0x561bbb26f1b0;  1 drivers
v0x561bbb175300_0 .net *"_ivl_110", 0 0, L_0x561bbb26fa60;  1 drivers
v0x561bbb1753c0_0 .net *"_ivl_112", 0 0, L_0x561bbb26fbf0;  1 drivers
v0x561bbb174ec0_0 .net *"_ivl_114", 0 0, L_0x561bbb26fd00;  1 drivers
v0x561bbb174a20_0 .net *"_ivl_18", 0 0, L_0x561bbb25d7d0;  1 drivers
v0x561bbb1736b0_0 .net *"_ivl_20", 0 0, L_0x561bbb25d8e0;  1 drivers
v0x561bbb173270_0 .net *"_ivl_201", 4 0, L_0x561bbb273440;  1 drivers
v0x561bbb172dd0_0 .net *"_ivl_203", 4 0, L_0x561bbb273690;  1 drivers
v0x561bbb172990_0 .net *"_ivl_204", 4 0, L_0x561bbb273760;  1 drivers
L_0x7f0f033480a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x561bbb172550_0 .net/2u *"_ivl_24", 11 0, L_0x7f0f033480a8;  1 drivers
v0x561bbb171fe0_0 .net *"_ivl_26", 0 0, L_0x561bbb26dad0;  1 drivers
v0x561bbb1720a0_0 .net *"_ivl_33", 0 0, L_0x561bbb26de00;  1 drivers
L_0x7f0f033480f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x561bbb171b40_0 .net/2u *"_ivl_34", 11 0, L_0x7f0f033480f0;  1 drivers
v0x561bbb160c80_0 .net *"_ivl_36", 0 0, L_0x561bbb26df10;  1 drivers
v0x561bbb160d40_0 .net *"_ivl_39", 0 0, L_0x561bbb26e000;  1 drivers
v0x561bbb192960_0 .net *"_ivl_41", 0 0, L_0x561bbb26e190;  1 drivers
L_0x7f0f033483c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x561bbb192a20_0 .net/2u *"_ivl_62", 11 0, L_0x7f0f033483c0;  1 drivers
v0x561bbb11bbe0_0 .net *"_ivl_64", 0 0, L_0x561bbb26e370;  1 drivers
v0x561bbb11bca0_0 .net *"_ivl_66", 0 0, L_0x561bbb26e4a0;  1 drivers
v0x561bbb23a390_0 .net *"_ivl_69", 0 0, L_0x561bbb26e5a0;  1 drivers
v0x561bbb051980_0 .net *"_ivl_70", 0 0, L_0x561bbb26e690;  1 drivers
v0x561bbb051a60_0 .net *"_ivl_73", 0 0, L_0x561bbb26e7a0;  1 drivers
L_0x7f0f03348408 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x561bbb051b40_0 .net/2u *"_ivl_76", 11 0, L_0x7f0f03348408;  1 drivers
v0x561bbb23a430_0 .net *"_ivl_78", 0 0, L_0x561bbb26ea30;  1 drivers
v0x561bbb1f5b20_0 .net *"_ivl_8", 0 0, L_0x561bbb1ad060;  1 drivers
v0x561bbb1f5c00_0 .net *"_ivl_81", 0 0, L_0x561bbb26eb20;  1 drivers
v0x561bbb1e3e30_0 .net *"_ivl_83", 0 0, L_0x561bbb26eb90;  1 drivers
v0x561bbb1e3f10_0 .net *"_ivl_85", 0 0, L_0x561bbb26ec80;  1 drivers
v0x561bbb19e900_0 .net *"_ivl_87", 0 0, L_0x561bbb26e990;  1 drivers
v0x561bbb19e9e0_0 .net *"_ivl_89", 0 0, L_0x561bbb26eed0;  1 drivers
L_0x7f0f03348450 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x561bbb1e50e0_0 .net/2u *"_ivl_92", 11 0, L_0x7f0f03348450;  1 drivers
v0x561bbb1e51c0_0 .net *"_ivl_94", 0 0, L_0x561bbb26f0c0;  1 drivers
v0x561bbb1eb150_0 .net *"_ivl_97", 0 0, L_0x561bbb26f220;  1 drivers
v0x561bbb1eb210_0 .net *"_ivl_99", 0 0, L_0x561bbb26f2e0;  1 drivers
v0x561bbb1e7ea0_0 .net "a", 11 0, L_0x561bbb240a80;  1 drivers
v0x561bbb1e7f80_0 .net "access_phase", 0 0, L_0x561bbb138090;  1 drivers
v0x561bbb179880_0 .net "addr_bytes_o", 1 0, L_0x561bbb271eb0;  alias, 1 drivers
v0x561bbb179920_0 .net "addr_lanes_o", 1 0, L_0x561bbb271b00;  alias, 1 drivers
v0x561bbb1781d0_0 .net "axi_err_i", 0 0, v0x561bbb244f30_0;  alias, 1 drivers
v0x561bbb178270_0 .net "burst_size_o", 3 0, L_0x561bbb272ca0;  alias, 1 drivers
v0x561bbb177e80_0 .net "busy_i", 0 0, L_0x561bbb27e600;  alias, 1 drivers
v0x561bbb177f40_0 .net "clk_div_o", 2 0, L_0x561bbb270ad0;  alias, 1 drivers
v0x561bbb16e860_0 .var "clk_div_reg", 31 0;
v0x561bbb16e920_0 .net "cmd_addr_o", 31 0, L_0x561bbb272900;  alias, 1 drivers
v0x561bbb1922e0_0 .var "cmd_addr_reg", 31 0;
v0x561bbb1923a0_0 .var "cmd_cfg_reg", 31 0;
L_0x7f0f033485b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb191f00_0 .net "cmd_done_i", 0 0, L_0x7f0f033485b8;  1 drivers
v0x561bbb191fc0_0 .var "cmd_done_latched", 0 0;
v0x561bbb191b20_0 .net "cmd_done_set_i", 0 0, L_0x561bbb2779e0;  alias, 1 drivers
v0x561bbb191bc0_0 .var "cmd_dummy_reg", 31 0;
v0x561bbb1951b0_0 .net "cmd_lanes_o", 1 0, L_0x561bbb271920;  alias, 1 drivers
v0x561bbb195270_0 .net "cmd_len_o", 31 0, v0x561bbaf823d0_0;  alias, 1 drivers
v0x561bbaf823d0_0 .var "cmd_len_reg", 31 0;
v0x561bbb194dd0_0 .var "cmd_op_reg", 31 0;
v0x561bbb194eb0_0 .net "cmd_start_o", 0 0, L_0x561bbb26ff60;  alias, 1 drivers
v0x561bbb1917d0_0 .net "cmd_trig_ok", 0 0, L_0x561bbb26fe50;  1 drivers
v0x561bbb191870_0 .var "cmd_trig_q", 0 0;
v0x561bbb1949f0_0 .net "cmd_trig_wr", 0 0, L_0x561bbb26e880;  1 drivers
v0x561bbb194ab0_0 .net "cmd_trigger_clr_i", 0 0, v0x561bbb1a1810_0;  alias, 1 drivers
v0x561bbb194610_0 .net "cpha_o", 0 0, L_0x561bbb270330;  alias, 1 drivers
v0x561bbb1946b0_0 .net "cpol_o", 0 0, L_0x561bbb270470;  alias, 1 drivers
v0x561bbb194230_0 .net "cs_auto_o", 0 0, L_0x561bbb270b70;  alias, 1 drivers
v0x561bbb194300_0 .var "cs_ctrl_reg", 31 0;
v0x561bbb193e50_0 .net "cs_delay_o", 1 0, L_0x561bbb270d90;  1 drivers
v0x561bbb193ef0_0 .net "cs_level_o", 1 0, L_0x561bbb270cf0;  1 drivers
v0x561bbb193a70_0 .net "ctrl_enable_n", 0 0, L_0x561bbb26efd0;  1 drivers
v0x561bbb193b30_0 .var "ctrl_reg", 31 0;
v0x561bbb193690_0 .net "ctrl_xip_n", 0 0, L_0x561bbb26f7a0;  1 drivers
v0x561bbb193750_0 .net "data_lanes_o", 1 0, L_0x561bbb271c30;  alias, 1 drivers
v0x561bbb1932b0_0 .net "dma_addr_o", 31 0, L_0x561bbb2731b0;  alias, 1 drivers
v0x561bbb193350_0 .var "dma_addr_reg", 31 0;
v0x561bbb192ed0_0 .var "dma_cfg_reg", 31 0;
v0x561bbb192fb0_0 .net "dma_dir_o", 0 0, L_0x561bbb272ed0;  alias, 1 drivers
L_0x7f0f03348600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb1926c0_0 .net "dma_done_i", 0 0, L_0x7f0f03348600;  1 drivers
v0x561bbb192780_0 .var "dma_done_latched", 0 0;
v0x561bbb190f90_0 .net "dma_done_set_i", 0 0, v0x561bbb245c80_0;  alias, 1 drivers
v0x561bbb191050_0 .net "dma_en_o", 0 0, L_0x561bbb2707b0;  alias, 1 drivers
v0x561bbb1907c0_0 .net "dma_len_o", 31 0, L_0x561bbb273220;  alias, 1 drivers
v0x561bbb190880_0 .var "dma_len_reg", 31 0;
v0x561bbb1ad190_0 .net "dummy_cycles_o", 3 0, L_0x561bbb272270;  alias, 1 drivers
v0x561bbb1ad280_0 .net "enable_o", 0 0, L_0x561bbb2700c0;  alias, 1 drivers
v0x561bbb1ac420_0 .net "err_set_i", 0 0, v0x561bbb244f30_0;  alias, 1 drivers
v0x561bbb1ac4f0_0 .var "err_stat_reg", 31 0;
v0x561bbb1ab2c0_0 .net "extra_dummy_o", 7 0, L_0x561bbb272c00;  alias, 1 drivers
v0x561bbb1ab3b0_0 .net "fifo_rx_data_i", 31 0, L_0x561bbb2752e0;  alias, 1 drivers
v0x561bbb1aa160_0 .var "fifo_rx_data_q", 31 0;
L_0x7f0f03348528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb1aa240_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f0f03348528;  1 drivers
v0x561bbb1a9000_0 .var "fifo_rx_pop_seen", 0 0;
v0x561bbb1a90c0_0 .net "fifo_rx_re_o", 0 0, L_0x561bbb26dd90;  alias, 1 drivers
v0x561bbb1a6a00_0 .var "fifo_rx_re_q", 0 0;
v0x561bbb1a6aa0_0 .net "fifo_tx_data_o", 31 0, L_0x561bbb26dcd0;  alias, 1 drivers
L_0x7f0f033484e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb1a61b0_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f0f033484e0;  1 drivers
v0x561bbb1a6250_0 .net "fifo_tx_we_o", 0 0, L_0x561bbb26dbc0;  alias, 1 drivers
v0x561bbb1a5390_0 .net "hold_en_o", 0 0, L_0x561bbb270850;  1 drivers
v0x561bbb1a5450_0 .net "incr_addr_o", 0 0, L_0x561bbb272f70;  alias, 1 drivers
v0x561bbb1e9590_0 .net "int_en_o", 4 0, L_0x561bbb2733a0;  1 drivers
v0x561bbb1e9650_0 .var "int_en_reg", 31 0;
v0x561bbb1e73b0_0 .var "int_stat_reg", 31 0;
v0x561bbb1e7490_0 .net "irq", 0 0, L_0x561bbb273800;  1 drivers
v0x561bbb1e59b0_0 .net "is_write_o", 0 0, L_0x561bbb2723a0;  alias, 1 drivers
v0x561bbb1e5a80_0 .net "lsb_first_o", 0 0, L_0x561bbb270650;  1 drivers
v0x561bbb16ad00_0 .net "mode_bits_o", 7 0, L_0x561bbb2726e0;  alias, 1 drivers
v0x561bbb16adc0_0 .net "mode_en_cfg_o", 0 0, L_0x561bbb272070;  alias, 1 drivers
v0x561bbb168a80_0 .net "opcode_o", 7 0, L_0x561bbb2725b0;  alias, 1 drivers
L_0x7f0f03348690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb168b50_0 .net "overrun_i", 0 0, L_0x7f0f03348690;  1 drivers
v0x561bbb162c70_0 .net "paddr", 11 0, v0x561bbb25cc30_0;  1 drivers
v0x561bbb162d30_0 .net "pclk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbb1621f0_0 .net "penable", 0 0, v0x561bbb25ccf0_0;  1 drivers
v0x561bbb162290_0 .var "prdata", 31 0;
v0x561bbb15f7e0_0 .net "pready", 0 0, L_0x7f0f03348018;  alias, 1 drivers
v0x561bbb15f880_0 .net "presetn", 0 0, v0x561bbb25d2e0_0;  alias, 1 drivers
v0x561bbb1790e0_0 .net "psel", 0 0, v0x561bbb25ced0_0;  1 drivers
v0x561bbb179180_0 .var "pslverr", 0 0;
v0x561bbb1771f0_0 .net "pstrb", 3 0, v0x561bbb25d010_0;  1 drivers
L_0x7f0f03348060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x561bbb1772d0_0 .net "pstrb_eff", 3 0, L_0x7f0f03348060;  1 drivers
v0x561bbb1768a0_0 .net "pwdata", 31 0, v0x561bbb25d0b0_0;  1 drivers
v0x561bbb176940_0 .net "pwrite", 0 0, v0x561bbb25d150_0;  1 drivers
v0x561bbb174480_0 .net "quad_en_o", 0 0, L_0x561bbb2703d0;  alias, 1 drivers
v0x561bbb174550_0 .net "read_phase", 0 0, L_0x561bbb240a10;  1 drivers
v0x561bbb173f70_0 .var "ro_addr", 0 0;
v0x561bbb174030_0 .net "rx_full_i", 0 0, L_0x561bbb275040;  alias, 1 drivers
v0x561bbb173af0_0 .net "rx_level_i", 3 0, L_0x561bbb273bc0;  1 drivers
v0x561bbb173bd0_0 .net "setup_phase", 0 0, L_0x561bbb18af70;  1 drivers
L_0x7f0f03348648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb1711a0_0 .net "timeout_i", 0 0, L_0x7f0f03348648;  1 drivers
v0x561bbb171260_0 .net "tx_empty_i", 0 0, L_0x561bbb274da0;  alias, 1 drivers
v0x561bbb170c90_0 .net "tx_level_i", 3 0, L_0x561bbb273af0;  1 drivers
L_0x7f0f033486d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb170d50_0 .net "underrun_i", 0 0, L_0x7f0f033486d8;  1 drivers
v0x561bbb170780_0 .var "valid_addr", 0 0;
L_0x7f0f03348498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb170820_0 .net "wp_en_o", 0 0, L_0x7f0f03348498;  1 drivers
v0x561bbb170270_0 .net "wr_ok", 0 0, L_0x561bbb25d950;  1 drivers
v0x561bbb170330_0 .net "write_phase", 0 0, L_0x561bbb15d540;  1 drivers
L_0x7f0f03348570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb16fd60_0 .net "xip_active_i", 0 0, L_0x7f0f03348570;  1 drivers
v0x561bbb16fe00_0 .net "xip_addr_bytes_o", 1 0, L_0x561bbb270f20;  1 drivers
v0x561bbb16f850_0 .var "xip_cfg_reg", 31 0;
v0x561bbb16f910_0 .var "xip_cmd_reg", 31 0;
v0x561bbb16f340_0 .net "xip_cont_read_o", 0 0, L_0x561bbb271200;  1 drivers
v0x561bbb16f400_0 .net "xip_data_lanes_o", 1 0, L_0x561bbb270fc0;  1 drivers
v0x561bbb16ee30_0 .net "xip_dummy_cycles_o", 3 0, L_0x561bbb271160;  1 drivers
v0x561bbb16ef10_0 .net "xip_en_o", 0 0, L_0x561bbb2701b0;  alias, 1 drivers
v0x561bbb16e2b0_0 .net "xip_mode_bits_o", 7 0, L_0x561bbb271880;  1 drivers
v0x561bbb16e390_0 .net "xip_mode_en_o", 0 0, L_0x561bbb2713b0;  1 drivers
v0x561bbb16cf40_0 .net "xip_read_op_o", 7 0, L_0x561bbb271610;  1 drivers
v0x561bbb16d020_0 .net "xip_write_en_o", 0 0, L_0x561bbb271450;  1 drivers
v0x561bbb160880_0 .net "xip_write_op_o", 7 0, L_0x561bbb2716b0;  1 drivers
E_0x561bbb241880/0 .event edge, v0x561bbb174550_0, v0x561bbb170780_0, v0x561bbb1e7ea0_0, v0x561bbb193b30_0;
E_0x561bbb241880/1 .event edge, v0x561bbb173af0_0, v0x561bbb170c90_0, v0x561bbb177e80_0, v0x561bbb16fd60_0;
E_0x561bbb241880/2 .event edge, v0x561bbb191fc0_0, v0x561bbb192780_0, v0x561bbb1e9650_0, v0x561bbb1e73b0_0;
E_0x561bbb241880/3 .event edge, v0x561bbb16e860_0, v0x561bbb194300_0, v0x561bbb16f850_0, v0x561bbb16f910_0;
E_0x561bbb241880/4 .event edge, v0x561bbb1923a0_0, v0x561bbb194dd0_0, v0x561bbb1922e0_0, v0x561bbaf823d0_0;
E_0x561bbb241880/5 .event edge, v0x561bbb191bc0_0, v0x561bbb192ed0_0, v0x561bbb193350_0, v0x561bbb190880_0;
E_0x561bbb241880/6 .event edge, v0x561bbb1aa160_0, v0x561bbb174030_0, v0x561bbb171260_0, v0x561bbb1ac4f0_0;
E_0x561bbb241880 .event/or E_0x561bbb241880/0, E_0x561bbb241880/1, E_0x561bbb241880/2, E_0x561bbb241880/3, E_0x561bbb241880/4, E_0x561bbb241880/5, E_0x561bbb241880/6;
E_0x561bbb1664d0/0 .event edge, v0x561bbb170330_0, v0x561bbb170780_0, v0x561bbb173f70_0, v0x561bbb1e7ea0_0;
E_0x561bbb1664d0/1 .event edge, v0x561bbb1772d0_0, v0x561bbb1768a0_0, v0x561bbb177e80_0;
E_0x561bbb1664d0 .event/or E_0x561bbb1664d0/0, E_0x561bbb1664d0/1;
E_0x561bbb166550 .event edge, v0x561bbb1e7ea0_0;
L_0x561bbb26dad0 .cmp/eq 12, L_0x561bbb240a80, L_0x7f0f033480a8;
L_0x561bbb26df10 .cmp/eq 12, L_0x561bbb240a80, L_0x7f0f033480f0;
L_0x561bbb26e190 .reduce/nor v0x561bbb1a9000_0;
L_0x561bbb26e370 .cmp/eq 12, L_0x561bbb240a80, L_0x7f0f033483c0;
L_0x561bbb26e5a0 .part L_0x7f0f03348060, 1, 1;
L_0x561bbb26e7a0 .part v0x561bbb25d0b0_0, 8, 1;
L_0x561bbb26ea30 .cmp/eq 12, L_0x561bbb240a80, L_0x7f0f03348408;
L_0x561bbb26eb90 .part L_0x7f0f03348060, 0, 1;
L_0x561bbb26e990 .part v0x561bbb25d0b0_0, 0, 1;
L_0x561bbb26eed0 .part v0x561bbb193b30_0, 0, 1;
L_0x561bbb26efd0 .functor MUXZ 1, L_0x561bbb26eed0, L_0x561bbb26e990, L_0x561bbb26ec80, C4<>;
L_0x561bbb26f0c0 .cmp/eq 12, L_0x561bbb240a80, L_0x7f0f03348450;
L_0x561bbb26f2e0 .part L_0x7f0f03348060, 0, 1;
L_0x561bbb26f590 .part v0x561bbb25d0b0_0, 1, 1;
L_0x561bbb26f6b0 .part v0x561bbb193b30_0, 1, 1;
L_0x561bbb26f7a0 .functor MUXZ 1, L_0x561bbb26f6b0, L_0x561bbb26f590, L_0x561bbb26f410, C4<>;
L_0x561bbb2700c0 .part v0x561bbb193b30_0, 0, 1;
L_0x561bbb2701b0 .part v0x561bbb193b30_0, 1, 1;
L_0x561bbb2703d0 .part v0x561bbb193b30_0, 2, 1;
L_0x561bbb270470 .part v0x561bbb193b30_0, 3, 1;
L_0x561bbb270330 .part v0x561bbb193b30_0, 4, 1;
L_0x561bbb270650 .part v0x561bbb193b30_0, 5, 1;
L_0x561bbb2707b0 .part v0x561bbb193b30_0, 6, 1;
L_0x561bbb270850 .part v0x561bbb193b30_0, 9, 1;
L_0x561bbb270ad0 .part v0x561bbb16e860_0, 0, 3;
L_0x561bbb270b70 .part v0x561bbb194300_0, 0, 1;
L_0x561bbb270cf0 .part v0x561bbb194300_0, 1, 2;
L_0x561bbb270d90 .part v0x561bbb194300_0, 3, 2;
L_0x561bbb270f20 .part v0x561bbb16f850_0, 0, 2;
L_0x561bbb270fc0 .part v0x561bbb16f850_0, 2, 2;
L_0x561bbb271160 .part v0x561bbb16f850_0, 4, 4;
L_0x561bbb271200 .part v0x561bbb16f850_0, 8, 1;
L_0x561bbb2713b0 .part v0x561bbb16f850_0, 9, 1;
L_0x561bbb271450 .part v0x561bbb16f850_0, 10, 1;
L_0x561bbb271610 .part v0x561bbb16f910_0, 0, 8;
L_0x561bbb2716b0 .part v0x561bbb16f910_0, 8, 8;
L_0x561bbb271880 .part v0x561bbb16f910_0, 16, 8;
L_0x561bbb271920 .part v0x561bbb1923a0_0, 0, 2;
L_0x561bbb271b00 .part v0x561bbb1923a0_0, 2, 2;
L_0x561bbb271c30 .part v0x561bbb1923a0_0, 4, 2;
L_0x561bbb271eb0 .part v0x561bbb1923a0_0, 6, 2;
L_0x561bbb272070 .part v0x561bbb1923a0_0, 13, 1;
L_0x561bbb272270 .part v0x561bbb1923a0_0, 8, 4;
L_0x561bbb2723a0 .part v0x561bbb1923a0_0, 12, 1;
L_0x561bbb2725b0 .part v0x561bbb194dd0_0, 0, 8;
L_0x561bbb2726e0 .part v0x561bbb194dd0_0, 8, 8;
L_0x561bbb272c00 .part v0x561bbb191bc0_0, 0, 8;
L_0x561bbb272ca0 .part v0x561bbb192ed0_0, 0, 4;
L_0x561bbb272ed0 .part v0x561bbb192ed0_0, 4, 1;
L_0x561bbb272f70 .part v0x561bbb192ed0_0, 5, 1;
L_0x561bbb2733a0 .part v0x561bbb1e9650_0, 0, 5;
L_0x561bbb273440 .part v0x561bbb1e9650_0, 0, 5;
L_0x561bbb273690 .part v0x561bbb1e73b0_0, 0, 5;
L_0x561bbb273800 .reduce/or L_0x561bbb273760;
S_0x561bbb1f7ec0 .scope begin, "$unm_blk_38" "$unm_blk_38" 6 323, 6 323 0, S_0x561bbb1a7900;
 .timescale 0 0;
v0x561bbb166050_0 .var "next_ctrl", 31 0;
S_0x561bbb179c60 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x561bbb1a7900;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x561bbb179c60
v0x561bbb165750_0 .var "cur", 31 0;
v0x561bbb1652d0_0 .var "data", 31 0;
TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb ;
    %load/vec4 v0x561bbb1772d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x561bbb1652d0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x561bbb165750_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %load/vec4 v0x561bbb1772d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x561bbb1652d0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x561bbb165750_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb1772d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x561bbb1652d0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x561bbb165750_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb1772d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x561bbb1652d0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x561bbb165750_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x561bbb163160 .scope module, "u_dma" "dma_engine" 3 103, 7 16 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x561bbb022dc0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x561bbb022e00 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x561bbb022e40 .param/l "S_DONE" 1 7 219, C4<101>;
P_0x561bbb022e80 .param/l "S_IDLE" 1 7 214, C4<000>;
P_0x561bbb022ec0 .param/l "S_RUN_RD" 1 7 216, C4<010>;
P_0x561bbb022f00 .param/l "S_RUN_WR" 1 7 218, C4<100>;
P_0x561bbb022f40 .param/l "S_WAIT_RD" 1 7 215, C4<001>;
P_0x561bbb022f80 .param/l "S_WAIT_WR" 1 7 217, C4<011>;
P_0x561bbb022fc0 .param/l "TX_DEPTH_LEVEL" 1 7 104, C4<10000>;
P_0x561bbb023000 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x561bbb27e600 .functor AND 1, v0x561bbb245800_0, L_0x561bbb2707b0, C4<1>, C4<1>;
L_0x561bbb27e790 .functor NOT 1, v0x561bbb245d50_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb27e800 .functor AND 1, L_0x561bbb2707b0, L_0x561bbb27e790, C4<1>, C4<1>;
L_0x561bbb27f470 .functor NOT 1, v0x561bbb25d2e0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb27fc90 .functor NOT 1, v0x561bbb25d2e0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb27fe50 .functor BUFZ 32, v0x561bbb164750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb27ff50 .functor BUFZ 1, v0x561bbb17b1f0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb280010 .functor BUFZ 1, v0x561bbaf995a0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb280120 .functor BUFZ 32, v0x561bbaf991a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb2801e0 .functor BUFZ 1, v0x561bbb0f6a40_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb280300 .functor BUFZ 32, v0x561bbb062ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb280370 .functor BUFZ 1, v0x561bbb0b7f50_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb2804a0 .functor BUFZ 32, v0x561bbb243030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb280560 .functor BUFZ 1, v0x561bbb2432b0_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb280430 .functor BUFZ 4, v0x561bbb243210_0, C4<0000>, C4<0000>, C4<0000>;
L_0x561bbb2806f0 .functor BUFZ 1, v0x561bbafad630_0, C4<0>, C4<0>, C4<0>;
L_0x561bbb280840 .functor BUFZ 1, v0x561bbb001940_0, C4<0>, C4<0>, C4<0>;
L_0x7f0f03349338 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561bbb0b7e90_0 .net/2u *"_ivl_0", 4 0, L_0x7f0f03349338;  1 drivers
v0x561bbb243750_0 .net *"_ivl_10", 0 0, L_0x561bbb27e790;  1 drivers
v0x561bbb243830_0 .net *"_ivl_16", 29 0, L_0x561bbb27e870;  1 drivers
L_0x7f0f033493c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561bbb2438f0_0 .net *"_ivl_18", 1 0, L_0x7f0f033493c8;  1 drivers
L_0x7f0f03349410 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bbb2439d0_0 .net/2u *"_ivl_20", 3 0, L_0x7f0f03349410;  1 drivers
v0x561bbb243ab0_0 .net *"_ivl_22", 0 0, L_0x561bbb27ea90;  1 drivers
L_0x7f0f03349458 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x561bbb243b70_0 .net/2u *"_ivl_24", 3 0, L_0x7f0f03349458;  1 drivers
v0x561bbb243c50_0 .net *"_ivl_28", 31 0, L_0x561bbb27ed80;  1 drivers
L_0x7f0f033494a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb243d30_0 .net *"_ivl_31", 27 0, L_0x7f0f033494a0;  1 drivers
v0x561bbb243e10_0 .net *"_ivl_35", 3 0, L_0x561bbb27f050;  1 drivers
L_0x7f0f033494e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb243ef0_0 .net/2u *"_ivl_38", 27 0, L_0x7f0f033494e8;  1 drivers
L_0x7f0f03349380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561bbb243fd0_0 .net/2u *"_ivl_4", 4 0, L_0x7f0f03349380;  1 drivers
v0x561bbb2440b0_0 .net *"_ivl_40", 31 0, L_0x561bbb27f240;  1 drivers
v0x561bbb244190_0 .net *"_ivl_44", 29 0, L_0x561bbb27f380;  1 drivers
L_0x7f0f03349530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561bbb244270_0 .net *"_ivl_46", 1 0, L_0x7f0f03349530;  1 drivers
L_0x7f0f03349578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb244350_0 .net/2u *"_ivl_48", 0 0, L_0x7f0f03349578;  1 drivers
L_0x7f0f033495c0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561bbb244430_0 .net/2u *"_ivl_52", 4 0, L_0x7f0f033495c0;  1 drivers
v0x561bbb244620_0 .net *"_ivl_54", 4 0, L_0x561bbb27f790;  1 drivers
v0x561bbb244700_0 .var "addr_r", 31 0;
v0x561bbb2447c0_0 .net "araddr_o", 31 0, L_0x561bbb27fe50;  alias, 1 drivers
v0x561bbb2448a0_0 .net "araddr_w", 31 0, v0x561bbb164750_0;  1 drivers
v0x561bbb244960_0 .net "arready_i", 0 0, v0x561bbb257c00_0;  alias, 1 drivers
v0x561bbb244a00_0 .net "arvalid_o", 0 0, L_0x561bbb27ff50;  alias, 1 drivers
v0x561bbb244aa0_0 .net "arvalid_w", 0 0, v0x561bbb17b1f0_0;  1 drivers
v0x561bbb244b40_0 .net "awaddr_o", 31 0, L_0x561bbb280300;  alias, 1 drivers
v0x561bbb244c00_0 .net "awaddr_w", 31 0, v0x561bbb062ee0_0;  1 drivers
v0x561bbb244cf0_0 .net "awready_i", 0 0, v0x561bbb257f80_0;  alias, 1 drivers
v0x561bbb244dc0_0 .net "awvalid_o", 0 0, L_0x561bbb280370;  alias, 1 drivers
v0x561bbb244e60_0 .net "awvalid_w", 0 0, v0x561bbb0b7f50_0;  1 drivers
v0x561bbb244f30_0 .var "axi_err_o", 0 0;
v0x561bbb245020_0 .net "beats_level", 4 0, L_0x561bbb27f620;  1 drivers
v0x561bbb2450c0_0 .net "beats_w", 3 0, L_0x561bbb27f0f0;  1 drivers
v0x561bbb2451a0_0 .net "bready_o", 0 0, L_0x561bbb2806f0;  alias, 1 drivers
v0x561bbb245260_0 .net "bready_w", 0 0, v0x561bbafad630_0;  1 drivers
v0x561bbb245300_0 .net "bresp_i", 1 0, v0x561bbb2581b0_0;  alias, 1 drivers
v0x561bbb2453c0_0 .var "burst_len_r", 31 0;
v0x561bbb2454a0_0 .net "burst_size_i", 3 0, L_0x561bbb272ca0;  alias, 1 drivers
v0x561bbb245590_0 .var "burst_size_r", 3 0;
v0x561bbb245650_0 .net "burst_words_w", 3 0, L_0x561bbb27ebb0;  1 drivers
v0x561bbb245730_0 .net "busy_o", 0 0, L_0x561bbb27e600;  alias, 1 drivers
v0x561bbb245800_0 .var "busy_r", 0 0;
v0x561bbb2458a0_0 .net "bvalid_i", 0 0, v0x561bbb258280_0;  alias, 1 drivers
v0x561bbb245970_0 .net "clk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbb245a10_0 .net "data_out_w", 31 0, v0x561bbaf991a0_0;  1 drivers
v0x561bbb245ae0_0 .net "dma_addr_i", 31 0, L_0x561bbb2731b0;  alias, 1 drivers
v0x561bbb245bb0_0 .net "dma_dir_i", 0 0, L_0x561bbb272ed0;  alias, 1 drivers
v0x561bbb245c80_0 .var "dma_done_set_o", 0 0;
v0x561bbb245d50_0 .var "dma_en_d", 0 0;
v0x561bbb245df0_0 .net "dma_en_i", 0 0, L_0x561bbb2707b0;  alias, 1 drivers
v0x561bbb245ec0_0 .net "dma_len_i", 31 0, L_0x561bbb273220;  alias, 1 drivers
v0x561bbb245f90_0 .net "fifo_rx_data_i", 31 0, L_0x561bbb2752e0;  alias, 1 drivers
v0x561bbb246030_0 .net "fifo_rx_re_o", 0 0, L_0x561bbb280840;  alias, 1 drivers
v0x561bbb2460d0_0 .net "fifo_tx_data_o", 31 0, L_0x561bbb280120;  1 drivers
v0x561bbb246190_0 .net "fifo_tx_we_o", 0 0, L_0x561bbb2801e0;  1 drivers
v0x561bbb246250_0 .net "incr_addr_i", 0 0, L_0x561bbb272f70;  alias, 1 drivers
v0x561bbb2462f0_0 .var "incr_addr_r", 0 0;
v0x561bbb246390_0 .net "len_w", 31 0, L_0x561bbb27f4e0;  1 drivers
v0x561bbb246470_0 .net "rd_done", 0 0, v0x561bbaf99280_0;  1 drivers
v0x561bbb246540_0 .net "rd_en_w", 0 0, v0x561bbb001940_0;  1 drivers
v0x561bbb246610_0 .var "rd_start", 0 0;
v0x561bbb2466e0_0 .net "rdata_i", 31 0, v0x561bbb258680_0;  alias, 1 drivers
v0x561bbb2467b0_0 .var "rem_bytes_r", 31 0;
v0x561bbb246850_0 .net "rem_lt_burst", 0 0, L_0x561bbb27eec0;  1 drivers
v0x561bbb2468f0_0 .net "rem_words_w", 31 0, L_0x561bbb27e940;  1 drivers
v0x561bbb2469d0_0 .net "resetn", 0 0, v0x561bbb25d2e0_0;  alias, 1 drivers
v0x561bbb246ac0_0 .net "rready_o", 0 0, L_0x561bbb280010;  alias, 1 drivers
v0x561bbb246b80_0 .net "rready_w", 0 0, v0x561bbaf995a0_0;  1 drivers
v0x561bbb246c20_0 .net "rresp_i", 1 0, v0x561bbb2589e0_0;  alias, 1 drivers
v0x561bbb246ce0_0 .net "rvalid_i", 0 0, v0x561bbb258a80_0;  alias, 1 drivers
v0x561bbb246db0_0 .net "rx_data_ok", 0 0, L_0x561bbb27fa50;  1 drivers
v0x561bbb246e50_0 .net "rx_empty", 0 0, L_0x561bbb27e4c0;  1 drivers
v0x561bbb246f20_0 .net "rx_level_i", 4 0, L_0x561bbb275350;  alias, 1 drivers
v0x561bbb246fe0_0 .net "start_pulse", 0 0, L_0x561bbb27e800;  1 drivers
v0x561bbb2470a0_0 .var "state", 2 0;
v0x561bbb247180_0 .net "tx_full", 0 0, L_0x561bbb27e380;  1 drivers
v0x561bbb247250_0 .net "tx_level_i", 4 0, L_0x561bbb274f40;  alias, 1 drivers
v0x561bbb247310_0 .net "tx_space_ok", 0 0, L_0x561bbb27f8d0;  1 drivers
v0x561bbb2473d0_0 .net "wdata_o", 31 0, L_0x561bbb2804a0;  alias, 1 drivers
v0x561bbb2474b0_0 .net "wdata_w", 31 0, v0x561bbb243030_0;  1 drivers
v0x561bbb2475a0_0 .net "wr_done", 0 0, v0x561bbb001660_0;  1 drivers
v0x561bbb247640_0 .net "wr_en_w", 0 0, v0x561bbb0f6a40_0;  1 drivers
v0x561bbb247710_0 .var "wr_start", 0 0;
v0x561bbb2477e0_0 .net "wready_i", 0 0, v0x561bbb258cd0_0;  alias, 1 drivers
v0x561bbb2478b0_0 .net "wstrb_o", 3 0, L_0x561bbb280430;  alias, 1 drivers
v0x561bbb247950_0 .net "wstrb_w", 3 0, v0x561bbb243210_0;  1 drivers
v0x561bbb2479f0_0 .net "wvalid_o", 0 0, L_0x561bbb280560;  alias, 1 drivers
v0x561bbb247a90_0 .net "wvalid_w", 0 0, v0x561bbb2432b0_0;  1 drivers
L_0x561bbb27e380 .cmp/eq 5, L_0x561bbb274f40, L_0x7f0f03349338;
L_0x561bbb27e4c0 .cmp/eq 5, L_0x561bbb275350, L_0x7f0f03349380;
L_0x561bbb27e870 .part v0x561bbb2467b0_0, 2, 30;
L_0x561bbb27e940 .concat [ 30 2 0 0], L_0x561bbb27e870, L_0x7f0f033493c8;
L_0x561bbb27ea90 .cmp/eq 4, v0x561bbb245590_0, L_0x7f0f03349410;
L_0x561bbb27ebb0 .functor MUXZ 4, v0x561bbb245590_0, L_0x7f0f03349458, L_0x561bbb27ea90, C4<>;
L_0x561bbb27ed80 .concat [ 4 28 0 0], L_0x561bbb27ebb0, L_0x7f0f033494a0;
L_0x561bbb27eec0 .cmp/gt 32, L_0x561bbb27ed80, L_0x561bbb27e940;
L_0x561bbb27f050 .part L_0x561bbb27e940, 0, 4;
L_0x561bbb27f0f0 .functor MUXZ 4, L_0x561bbb27ebb0, L_0x561bbb27f050, L_0x561bbb27eec0, C4<>;
L_0x561bbb27f240 .concat [ 4 28 0 0], L_0x561bbb27f0f0, L_0x7f0f033494e8;
L_0x561bbb27f380 .part L_0x561bbb27f240, 0, 30;
L_0x561bbb27f4e0 .concat [ 2 30 0 0], L_0x7f0f03349530, L_0x561bbb27f380;
L_0x561bbb27f620 .concat [ 4 1 0 0], L_0x561bbb27f0f0, L_0x7f0f03349578;
L_0x561bbb27f790 .arith/sub 5, L_0x7f0f033495c0, L_0x561bbb27f620;
L_0x561bbb27f8d0 .cmp/ge 5, L_0x561bbb27f790, L_0x561bbb274f40;
L_0x561bbb27fa50 .cmp/ge 5, L_0x561bbb275350, L_0x561bbb27f620;
L_0x561bbb27fb20 .part v0x561bbb2453c0_0, 0, 16;
L_0x561bbb27fd30 .part v0x561bbb2453c0_0, 0, 16;
S_0x561bbb1f6d40 .scope module, "u_axi_read_block" "axi_read_block" 7 156, 7 338 0, S_0x561bbb163160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x561bbb055250 .param/l "ADDR" 1 7 360, C4<01>;
P_0x561bbb055290 .param/l "DATA" 1 7 360, C4<10>;
P_0x561bbb0552d0 .param/l "IDLE" 1 7 360, C4<00>;
P_0x561bbb055310 .param/l "RESP" 1 7 360, C4<11>;
v0x561bbb1c47d0_0 .net "addr", 31 0, v0x561bbb244700_0;  1 drivers
v0x561bbb164670_0 .var "addr_reg", 31 0;
v0x561bbb164750_0 .var "araddr", 31 0;
v0x561bbb17b130_0 .net "arready", 0 0, v0x561bbb257c00_0;  alias, 1 drivers
v0x561bbb17b1f0_0 .var "arvalid", 0 0;
v0x561bbb19b1b0_0 .var "arvalid_r", 0 0;
v0x561bbb19b270_0 .var "busy", 0 0;
v0x561bbb177ba0_0 .net "clk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbb177c90_0 .var "count", 15 0;
v0x561bbaf991a0_0 .var "data_out", 31 0;
v0x561bbaf99280_0 .var "done", 0 0;
v0x561bbaf99340_0 .net "full", 0 0, L_0x561bbb27e380;  alias, 1 drivers
v0x561bbaf99400_0 .net "rdata", 31 0, v0x561bbb258680_0;  alias, 1 drivers
v0x561bbaf994e0_0 .net "reset", 0 0, L_0x561bbb27f470;  1 drivers
v0x561bbaf995a0_0 .var "rready", 0 0;
v0x561bbb0f6700_0 .net "rvalid", 0 0, v0x561bbb258a80_0;  alias, 1 drivers
v0x561bbb0f67c0_0 .net "start", 0 0, v0x561bbb246610_0;  1 drivers
v0x561bbb0f6880_0 .var "state", 1 0;
v0x561bbb0f6960_0 .net "transfer_size", 15 0, L_0x561bbb27fb20;  1 drivers
v0x561bbb0f6a40_0 .var "wr_en", 0 0;
S_0x561bbb1f7440 .scope module, "u_axi_write_block" "axi_write_block" 7 175, 7 431 0, S_0x561bbb163160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x561bbb23a9d0 .param/l "ADDR" 1 7 460, C4<01>;
P_0x561bbb23aa10 .param/l "DATA" 1 7 460, C4<10>;
P_0x561bbb23aa50 .param/l "IDLE" 1 7 460, C4<00>;
P_0x561bbb23aa90 .param/l "RESP" 1 7 460, C4<11>;
v0x561bbb062d60_0 .net "addr", 31 0, v0x561bbb244700_0;  alias, 1 drivers
v0x561bbb062e20_0 .var "addr_reg", 31 0;
v0x561bbb062ee0_0 .var "awaddr", 31 0;
v0x561bbb062fa0_0 .net "awready", 0 0, v0x561bbb257f80_0;  alias, 1 drivers
v0x561bbb0b7f50_0 .var "awvalid", 0 0;
v0x561bbafad570_0 .var "awvalid_r", 0 0;
v0x561bbafad630_0 .var "bready", 0 0;
v0x561bbafad6f0_0 .var "busy", 0 0;
v0x561bbafad7b0_0 .net "bvalid", 0 0, v0x561bbb258280_0;  alias, 1 drivers
v0x561bbafad870_0 .net "clk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbafad910_0 .var "count", 15 0;
v0x561bbb0015a0_0 .net "data_in", 31 0, L_0x561bbb2752e0;  alias, 1 drivers
v0x561bbb001660_0 .var "done", 0 0;
v0x561bbb001700_0 .net "empty", 0 0, L_0x561bbb27e4c0;  alias, 1 drivers
v0x561bbb0017c0_0 .var "have_word", 0 0;
v0x561bbb001880_0 .var "hold_bready", 0 0;
v0x561bbb001940_0 .var "rd_en", 0 0;
v0x561bbb0ebaf0_0 .var "rd_pending", 0 0;
v0x561bbb0ebbb0_0 .net "reset", 0 0, L_0x561bbb27fc90;  1 drivers
v0x561bbb0ebc70_0 .net "start", 0 0, v0x561bbb247710_0;  1 drivers
v0x561bbb0ebd30_0 .var "state", 1 0;
v0x561bbb242f90_0 .net "transfer_size", 15 0, L_0x561bbb27fd30;  1 drivers
v0x561bbb243030_0 .var "wdata", 31 0;
v0x561bbb2430d0_0 .var "word_q", 31 0;
v0x561bbb243170_0 .net "wready", 0 0, v0x561bbb258cd0_0;  alias, 1 drivers
v0x561bbb243210_0 .var "wstrb", 3 0;
v0x561bbb2432b0_0 .var "wvalid", 0 0;
v0x561bbb243350_0 .var "wvalid_r", 0 0;
S_0x561bbb1f77c0 .scope module, "u_frx" "fifo_rx" 3 83, 8 2 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x561bbb0ef2b0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x561bbb0ef2f0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x561bbb2752e0 .functor BUFZ 32, v0x561bbb248940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb275350 .functor BUFZ 5, v0x561bbb2484b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f0f033487f8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561bbb248200_0 .net/2u *"_ivl_0", 4 0, L_0x7f0f033487f8;  1 drivers
L_0x7f0f03348840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561bbb248300_0 .net/2u *"_ivl_4", 4 0, L_0x7f0f03348840;  1 drivers
v0x561bbb2483e0_0 .net "clk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbb2484b0_0 .var "count", 4 0;
v0x561bbb248570_0 .net "empty_o", 0 0, L_0x561bbb2751a0;  alias, 1 drivers
v0x561bbb248680_0 .net "full_o", 0 0, L_0x561bbb275040;  alias, 1 drivers
v0x561bbb248720_0 .net "level_o", 4 0, L_0x561bbb275350;  alias, 1 drivers
v0x561bbb2487e0 .array "mem", 15 0, 31 0;
v0x561bbb248880_0 .net "rd_data_o", 31 0, L_0x561bbb2752e0;  alias, 1 drivers
v0x561bbb248940_0 .var "rd_data_r", 31 0;
v0x561bbb248a20_0 .net "rd_en_i", 0 0, L_0x561bbb275450;  1 drivers
v0x561bbb248ae0_0 .var "rd_ptr", 3 0;
v0x561bbb248bc0_0 .net "resetn", 0 0, v0x561bbb25d2e0_0;  alias, 1 drivers
v0x561bbb248c60_0 .net "wr_data_i", 31 0, v0x561bbb2547d0_0;  alias, 1 drivers
v0x561bbb248d40_0 .net "wr_en_i", 0 0, v0x561bbb254930_0;  alias, 1 drivers
v0x561bbb248e00_0 .var "wr_ptr", 3 0;
L_0x561bbb275040 .cmp/eq 5, v0x561bbb2484b0_0, L_0x7f0f033487f8;
L_0x561bbb2751a0 .cmp/eq 5, v0x561bbb2484b0_0, L_0x7f0f03348840;
S_0x561bbb1f7b40 .scope module, "u_fsm" "qspi_fsm" 3 91, 9 7 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x561bbb249000 .param/l "ADDR_BIT" 1 9 229, C4<0011>;
P_0x561bbb249040 .param/l "ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
P_0x561bbb249080 .param/l "CMD_BIT" 1 9 228, C4<0010>;
P_0x561bbb2490c0 .param/l "CS_DELAY_SHIFT" 1 9 256, +C4<00000000000000000000000000000100>;
P_0x561bbb249100 .param/l "CS_DONE" 1 9 234, C4<1000>;
P_0x561bbb249140 .param/l "CS_HOLD" 1 9 233, C4<0111>;
P_0x561bbb249180 .param/l "CS_SETUP" 1 9 227, C4<0001>;
P_0x561bbb2491c0 .param/l "DATA_BIT" 1 9 232, C4<0110>;
P_0x561bbb249200 .param/l "DUMMY_BIT" 1 9 231, C4<0101>;
P_0x561bbb249240 .param/l "ERASE" 1 9 235, C4<1001>;
P_0x561bbb249280 .param/l "IDLE" 1 9 226, C4<0000>;
P_0x561bbb2492c0 .param/l "MODE_BIT" 1 9 230, C4<0100>;
P_0x561bbb249300 .param/l "POST_WRITE_HOLD_CYCLES" 1 9 252, +C4<00000000000000000000000001000000>;
P_0x561bbb249340 .param/l "RD_SETUP" 1 9 237, C4<1011>;
P_0x561bbb249380 .param/l "WR_SETUP" 1 9 236, C4<1010>;
L_0x561bbb275b50 .functor XNOR 1, v0x561bbb254f70_0, L_0x561bbb270470, C4<0>, C4<0>;
L_0x561bbb275bc0 .functor AND 1, v0x561bbb254c70_0, L_0x561bbb275b50, C4<1>, C4<1>;
L_0x561bbb275cb0 .functor XOR 1, v0x561bbb254f70_0, L_0x561bbb270470, C4<0>, C4<0>;
L_0x561bbb275d70 .functor AND 1, v0x561bbb254c70_0, L_0x561bbb275cb0, C4<1>, C4<1>;
L_0x561bbb2760d0 .functor BUFZ 1, L_0x561bbb275eb0, C4<0>, C4<0>, C4<0>;
L_0x561bbb2767a0 .functor AND 1, L_0x561bbb277480, L_0x561bbb2775a0, C4<1>, C4<1>;
L_0x561bbb2779e0 .functor OR 1, L_0x561bbb2767a0, L_0x561bbb2778a0, C4<0>, C4<0>;
L_0x561bbb277fd0 .functor AND 1, L_0x561bbb277cb0, L_0x561bbb277da0, C4<1>, C4<1>;
L_0x561bbb2781d0 .functor AND 1, L_0x561bbb277fd0, L_0x561bbb278130, C4<1>, C4<1>;
L_0x561bbb2784d0 .functor AND 1, L_0x561bbb2781d0, L_0x561bbb2782e0, C4<1>, C4<1>;
L_0x561bbb2786e0 .functor AND 1, L_0x561bbb2784d0, L_0x561bbb278640, C4<1>, C4<1>;
L_0x561bbb2787f0 .functor AND 1, L_0x561bbb2786e0, L_0x561bbb2760d0, C4<1>, C4<1>;
L_0x561bbb278c10 .functor AND 1, L_0x561bbb2787f0, L_0x561bbb278d00, C4<1>, C4<1>;
L_0x561bbb2790d0 .functor AND 1, L_0x561bbb278c10, L_0x561bbb279030, C4<1>, C4<1>;
L_0x561bbb278900 .functor AND 1, L_0x561bbb279260, L_0x561bbb2760d0, C4<1>, C4<1>;
L_0x561bbb2796f0 .functor AND 1, L_0x561bbb278900, L_0x561bbb279940, C4<1>, C4<1>;
L_0x561bbb279da0 .functor AND 1, L_0x561bbb2796f0, L_0x561bbb279b60, C4<1>, C4<1>;
L_0x561bbb279fa0 .functor AND 1, L_0x561bbb279da0, L_0x561bbb279eb0, C4<1>, C4<1>;
L_0x561bbb27a3a0 .functor AND 1, L_0x561bbb279fa0, L_0x561bbb27a150, C4<1>, C4<1>;
L_0x561bbb27a550 .functor AND 1, L_0x561bbb27a3a0, L_0x561bbb27a4b0, C4<1>, C4<1>;
L_0x561bbb27a710 .functor OR 1, L_0x561bbb2790d0, L_0x561bbb27a550, C4<0>, C4<0>;
L_0x561bbb27a9e0 .functor AND 1, L_0x561bbb27a0b0, L_0x561bbb2760d0, C4<1>, C4<1>;
L_0x561bbb27aca0 .functor AND 1, L_0x561bbb27a9e0, L_0x561bbb27aee0, C4<1>, C4<1>;
L_0x561bbb27b340 .functor AND 1, L_0x561bbb27aca0, L_0x561bbb27b0c0, C4<1>, C4<1>;
L_0x561bbb27b610 .functor AND 1, L_0x561bbb27b340, L_0x561bbb27b520, C4<1>, C4<1>;
L_0x561bbb27b960 .functor AND 1, L_0x561bbb27b610, L_0x561bbb27b720, C4<1>, C4<1>;
L_0x561bbb27bb50 .functor OR 1, L_0x561bbb27a710, L_0x561bbb27b960, C4<0>, C4<0>;
L_0x561bbb27bd50 .functor AND 1, L_0x561bbb27bc60, L_0x561bbb2760d0, C4<1>, C4<1>;
L_0x561bbb27c1a0 .functor AND 1, L_0x561bbb27bd50, L_0x561bbb27bf00, C4<1>, C4<1>;
L_0x561bbb27c3a0 .functor AND 1, L_0x561bbb27c1a0, L_0x561bbb27c2b0, C4<1>, C4<1>;
L_0x561bbb27c810 .functor AND 1, L_0x561bbb27c3a0, L_0x561bbb27c5b0, C4<1>, C4<1>;
L_0x561bbb27c920 .functor OR 1, L_0x561bbb27bb50, L_0x561bbb27c810, C4<0>, C4<0>;
L_0x561bbb27cf40 .functor AND 1, L_0x561bbb27cb40, L_0x561bbb27cfb0, C4<1>, C4<1>;
L_0x561bbb27d410 .functor AND 1, L_0x561bbb27cf40, L_0x561bbb27d4d0, C4<1>, C4<1>;
L_0x561bbb27da10 .functor AND 1, L_0x561bbb27d410, L_0x561bbb27d970, C4<1>, C4<1>;
L_0x561bbb27db20 .functor OR 1, L_0x561bbb27c920, L_0x561bbb27da10, C4<0>, C4<0>;
L_0x561bbb27d850 .functor AND 1, L_0x561bbb277b30, L_0x561bbb27db20, C4<1>, C4<1>;
L_0x7f0f03348888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561bbb24abb0_0 .net/2u *"_ivl_0", 1 0, L_0x7f0f03348888;  1 drivers
L_0x7f0f03348960 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24acb0_0 .net/2u *"_ivl_10", 5 0, L_0x7f0f03348960;  1 drivers
L_0x7f0f03348b58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24ad90_0 .net/2u *"_ivl_100", 5 0, L_0x7f0f03348b58;  1 drivers
v0x561bbb24ae80_0 .net *"_ivl_102", 0 0, L_0x561bbb277da0;  1 drivers
v0x561bbb24af40_0 .net *"_ivl_105", 0 0, L_0x561bbb277fd0;  1 drivers
v0x561bbb24b050_0 .net *"_ivl_107", 0 0, L_0x561bbb278130;  1 drivers
v0x561bbb24b110_0 .net *"_ivl_109", 0 0, L_0x561bbb2781d0;  1 drivers
L_0x7f0f03348ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24b1d0_0 .net/2u *"_ivl_110", 3 0, L_0x7f0f03348ba0;  1 drivers
v0x561bbb24b2b0_0 .net *"_ivl_112", 0 0, L_0x561bbb2782e0;  1 drivers
v0x561bbb24b370_0 .net *"_ivl_115", 0 0, L_0x561bbb2784d0;  1 drivers
L_0x7f0f03348be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24b430_0 .net/2u *"_ivl_116", 31 0, L_0x7f0f03348be8;  1 drivers
v0x561bbb24b510_0 .net *"_ivl_118", 0 0, L_0x561bbb278640;  1 drivers
L_0x7f0f033489a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24b5d0_0 .net/2u *"_ivl_12", 5 0, L_0x7f0f033489a8;  1 drivers
v0x561bbb24b6b0_0 .net *"_ivl_121", 0 0, L_0x561bbb2786e0;  1 drivers
v0x561bbb24b770_0 .net *"_ivl_123", 0 0, L_0x561bbb2787f0;  1 drivers
L_0x7f0f03348c30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24b830_0 .net/2u *"_ivl_124", 2 0, L_0x7f0f03348c30;  1 drivers
v0x561bbb24b910_0 .net *"_ivl_126", 5 0, L_0x561bbb278970;  1 drivers
v0x561bbb24b9f0_0 .net *"_ivl_128", 5 0, L_0x561bbb278b70;  1 drivers
L_0x7f0f03348c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24bad0_0 .net/2u *"_ivl_130", 5 0, L_0x7f0f03348c78;  1 drivers
v0x561bbb24bbb0_0 .net *"_ivl_132", 0 0, L_0x561bbb278d00;  1 drivers
v0x561bbb24bc70_0 .net *"_ivl_135", 0 0, L_0x561bbb278c10;  1 drivers
v0x561bbb24bd30_0 .net *"_ivl_137", 0 0, L_0x561bbb279030;  1 drivers
v0x561bbb24bdf0_0 .net *"_ivl_139", 0 0, L_0x561bbb2790d0;  1 drivers
v0x561bbb24beb0_0 .net *"_ivl_14", 5 0, L_0x561bbb275730;  1 drivers
L_0x7f0f03348cc0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x561bbb24bf90_0 .net/2u *"_ivl_140", 3 0, L_0x7f0f03348cc0;  1 drivers
v0x561bbb24c070_0 .net *"_ivl_142", 0 0, L_0x561bbb279260;  1 drivers
v0x561bbb24c130_0 .net *"_ivl_145", 0 0, L_0x561bbb278900;  1 drivers
L_0x7f0f03348d08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24c1f0_0 .net/2u *"_ivl_146", 2 0, L_0x7f0f03348d08;  1 drivers
v0x561bbb24c2d0_0 .net *"_ivl_148", 5 0, L_0x561bbb279510;  1 drivers
v0x561bbb24c3b0_0 .net *"_ivl_150", 5 0, L_0x561bbb279650;  1 drivers
v0x561bbb24c490_0 .net *"_ivl_152", 0 0, L_0x561bbb279940;  1 drivers
v0x561bbb24c550_0 .net *"_ivl_155", 0 0, L_0x561bbb2796f0;  1 drivers
v0x561bbb24c610_0 .net *"_ivl_157", 0 0, L_0x561bbb279b60;  1 drivers
v0x561bbb24c6d0_0 .net *"_ivl_159", 0 0, L_0x561bbb279da0;  1 drivers
L_0x7f0f03348d50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24c790_0 .net/2u *"_ivl_160", 3 0, L_0x7f0f03348d50;  1 drivers
v0x561bbb24c870_0 .net *"_ivl_162", 0 0, L_0x561bbb279eb0;  1 drivers
v0x561bbb24c930_0 .net *"_ivl_165", 0 0, L_0x561bbb279fa0;  1 drivers
L_0x7f0f03348d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24c9f0_0 .net/2u *"_ivl_166", 31 0, L_0x7f0f03348d98;  1 drivers
v0x561bbb24cad0_0 .net *"_ivl_168", 0 0, L_0x561bbb27a150;  1 drivers
v0x561bbb24cb90_0 .net *"_ivl_171", 0 0, L_0x561bbb27a3a0;  1 drivers
v0x561bbb24cc50_0 .net *"_ivl_173", 0 0, L_0x561bbb27a4b0;  1 drivers
v0x561bbb24cd10_0 .net *"_ivl_175", 0 0, L_0x561bbb27a550;  1 drivers
v0x561bbb24cdd0_0 .net *"_ivl_177", 0 0, L_0x561bbb27a710;  1 drivers
L_0x7f0f03348de0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x561bbb24ce90_0 .net/2u *"_ivl_178", 3 0, L_0x7f0f03348de0;  1 drivers
v0x561bbb24cf70_0 .net *"_ivl_180", 0 0, L_0x561bbb27a0b0;  1 drivers
v0x561bbb24d030_0 .net *"_ivl_183", 0 0, L_0x561bbb27a9e0;  1 drivers
L_0x7f0f03348e28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24d0f0_0 .net/2u *"_ivl_184", 2 0, L_0x7f0f03348e28;  1 drivers
v0x561bbb24d1d0_0 .net *"_ivl_186", 5 0, L_0x561bbb27ab60;  1 drivers
v0x561bbb24d2b0_0 .net *"_ivl_188", 5 0, L_0x561bbb27ac00;  1 drivers
L_0x7f0f03348e70 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24d390_0 .net/2u *"_ivl_190", 5 0, L_0x7f0f03348e70;  1 drivers
v0x561bbb24d470_0 .net *"_ivl_192", 0 0, L_0x561bbb27aee0;  1 drivers
v0x561bbb24d530_0 .net *"_ivl_195", 0 0, L_0x561bbb27aca0;  1 drivers
L_0x7f0f03348eb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24d5f0_0 .net/2u *"_ivl_196", 3 0, L_0x7f0f03348eb8;  1 drivers
v0x561bbb24d6d0_0 .net *"_ivl_198", 0 0, L_0x561bbb27b0c0;  1 drivers
v0x561bbb24d790_0 .net *"_ivl_2", 0 0, L_0x561bbb2754c0;  1 drivers
v0x561bbb24d850_0 .net *"_ivl_20", 0 0, L_0x561bbb275b50;  1 drivers
v0x561bbb24d910_0 .net *"_ivl_201", 0 0, L_0x561bbb27b340;  1 drivers
L_0x7f0f03348f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24d9d0_0 .net/2u *"_ivl_202", 31 0, L_0x7f0f03348f00;  1 drivers
v0x561bbb24dab0_0 .net *"_ivl_204", 0 0, L_0x561bbb27b520;  1 drivers
v0x561bbb24db70_0 .net *"_ivl_207", 0 0, L_0x561bbb27b610;  1 drivers
v0x561bbb24dc30_0 .net *"_ivl_209", 0 0, L_0x561bbb27b720;  1 drivers
v0x561bbb24dcf0_0 .net *"_ivl_211", 0 0, L_0x561bbb27b960;  1 drivers
v0x561bbb24ddb0_0 .net *"_ivl_213", 0 0, L_0x561bbb27bb50;  1 drivers
L_0x7f0f03348f48 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x561bbb24de70_0 .net/2u *"_ivl_214", 3 0, L_0x7f0f03348f48;  1 drivers
v0x561bbb24df50_0 .net *"_ivl_216", 0 0, L_0x561bbb27bc60;  1 drivers
v0x561bbb24e420_0 .net *"_ivl_219", 0 0, L_0x561bbb27bd50;  1 drivers
L_0x7f0f03348f90 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x561bbb24e4e0_0 .net/2u *"_ivl_220", 3 0, L_0x7f0f03348f90;  1 drivers
v0x561bbb24e5c0_0 .net *"_ivl_222", 0 0, L_0x561bbb27bf00;  1 drivers
v0x561bbb24e680_0 .net *"_ivl_225", 0 0, L_0x561bbb27c1a0;  1 drivers
L_0x7f0f03348fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24e740_0 .net/2u *"_ivl_226", 31 0, L_0x7f0f03348fd8;  1 drivers
v0x561bbb24e820_0 .net *"_ivl_228", 0 0, L_0x561bbb27c2b0;  1 drivers
v0x561bbb24e8e0_0 .net *"_ivl_231", 0 0, L_0x561bbb27c3a0;  1 drivers
v0x561bbb24e9a0_0 .net *"_ivl_233", 0 0, L_0x561bbb27c5b0;  1 drivers
v0x561bbb24ea60_0 .net *"_ivl_235", 0 0, L_0x561bbb27c810;  1 drivers
v0x561bbb24eb20_0 .net *"_ivl_237", 0 0, L_0x561bbb27c920;  1 drivers
L_0x7f0f03349020 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x561bbb24ebe0_0 .net/2u *"_ivl_238", 3 0, L_0x7f0f03349020;  1 drivers
v0x561bbb24ecc0_0 .net *"_ivl_24", 0 0, L_0x561bbb275cb0;  1 drivers
v0x561bbb24ed80_0 .net *"_ivl_240", 0 0, L_0x561bbb27cb40;  1 drivers
L_0x7f0f03349068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24ee40_0 .net/2u *"_ivl_242", 2 0, L_0x7f0f03349068;  1 drivers
v0x561bbb24ef20_0 .net *"_ivl_244", 5 0, L_0x561bbb27cc30;  1 drivers
v0x561bbb24f000_0 .net *"_ivl_246", 5 0, L_0x561bbb27cea0;  1 drivers
L_0x7f0f033490b0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24f0e0_0 .net/2u *"_ivl_248", 5 0, L_0x7f0f033490b0;  1 drivers
v0x561bbb24f1c0_0 .net *"_ivl_250", 0 0, L_0x561bbb27cfb0;  1 drivers
v0x561bbb24f280_0 .net *"_ivl_253", 0 0, L_0x561bbb27cf40;  1 drivers
L_0x7f0f033490f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561bbb24f340_0 .net/2u *"_ivl_254", 31 0, L_0x7f0f033490f8;  1 drivers
v0x561bbb24f420_0 .net *"_ivl_256", 31 0, L_0x561bbb27d370;  1 drivers
v0x561bbb24f500_0 .net *"_ivl_258", 0 0, L_0x561bbb27d4d0;  1 drivers
v0x561bbb24f5c0_0 .net *"_ivl_261", 0 0, L_0x561bbb27d410;  1 drivers
v0x561bbb24f680_0 .net *"_ivl_263", 0 0, L_0x561bbb27d970;  1 drivers
v0x561bbb24f740_0 .net *"_ivl_265", 0 0, L_0x561bbb27da10;  1 drivers
v0x561bbb24f800_0 .net *"_ivl_267", 0 0, L_0x561bbb27db20;  1 drivers
v0x561bbb24f8c0_0 .net *"_ivl_37", 0 0, L_0x561bbb276310;  1 drivers
v0x561bbb24f9a0_0 .net *"_ivl_39", 0 0, L_0x561bbb276410;  1 drivers
L_0x7f0f033488d0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x561bbb24fa80_0 .net/2u *"_ivl_4", 5 0, L_0x7f0f033488d0;  1 drivers
o0x7f0f03398ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb24fb60_0 name=_ivl_40
v0x561bbb24fc40_0 .net *"_ivl_45", 0 0, L_0x561bbb2766b0;  1 drivers
v0x561bbb24fd20_0 .net *"_ivl_47", 0 0, L_0x561bbb276810;  1 drivers
o0x7f0f03398b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb24fe00_0 name=_ivl_48
v0x561bbb24fee0_0 .net *"_ivl_53", 0 0, L_0x561bbb276b10;  1 drivers
v0x561bbb24ffc0_0 .net *"_ivl_55", 0 0, L_0x561bbb276bb0;  1 drivers
o0x7f0f03398c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb2500a0_0 name=_ivl_56
L_0x7f0f03348918 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561bbb250180_0 .net/2u *"_ivl_6", 1 0, L_0x7f0f03348918;  1 drivers
v0x561bbb250260_0 .net *"_ivl_61", 0 0, L_0x561bbb276e70;  1 drivers
v0x561bbb250340_0 .net *"_ivl_63", 0 0, L_0x561bbb277040;  1 drivers
o0x7f0f03398cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561bbb250420_0 name=_ivl_64
L_0x7f0f03349608 .functor BUFT 1, C4<000000zz>, C4<0>, C4<0>, C4<0>;
v0x561bbb250500_0 .net *"_ivl_70", 7 0, L_0x7f0f03349608;  1 drivers
v0x561bbb2505e0_0 .net *"_ivl_74", 3 0, L_0x561bbb276fa0;  1 drivers
L_0x7f0f033489f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561bbb2506c0_0 .net *"_ivl_76", 3 0, L_0x7f0f033489f0;  1 drivers
L_0x7f0f03348a38 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x561bbb2507a0_0 .net/2u *"_ivl_78", 3 0, L_0x7f0f03348a38;  1 drivers
v0x561bbb250880_0 .net *"_ivl_8", 0 0, L_0x561bbb2755e0;  1 drivers
v0x561bbb250940_0 .net *"_ivl_80", 0 0, L_0x561bbb277480;  1 drivers
L_0x7f0f03348a80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb250a00_0 .net/2u *"_ivl_82", 7 0, L_0x7f0f03348a80;  1 drivers
v0x561bbb250ae0_0 .net *"_ivl_84", 0 0, L_0x561bbb2775a0;  1 drivers
v0x561bbb250ba0_0 .net *"_ivl_87", 0 0, L_0x561bbb2767a0;  1 drivers
L_0x7f0f03348ac8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x561bbb250c60_0 .net/2u *"_ivl_88", 3 0, L_0x7f0f03348ac8;  1 drivers
v0x561bbb250d40_0 .net *"_ivl_90", 0 0, L_0x561bbb2778a0;  1 drivers
v0x561bbb250e00_0 .net *"_ivl_95", 0 0, L_0x561bbb277b30;  1 drivers
L_0x7f0f03348b10 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x561bbb250ec0_0 .net/2u *"_ivl_96", 3 0, L_0x7f0f03348b10;  1 drivers
v0x561bbb250fa0_0 .net *"_ivl_98", 0 0, L_0x561bbb277cb0;  1 drivers
v0x561bbb251060_0 .net "addr", 31 0, L_0x561bbb272900;  alias, 1 drivers
v0x561bbb251120_0 .net "addr_bits", 5 0, L_0x561bbb2758f0;  1 drivers
v0x561bbb251200_0 .net "addr_bytes_sel", 1 0, L_0x561bbb271eb0;  alias, 1 drivers
v0x561bbb251310_0 .var "addr_lanes_eff", 2 0;
v0x561bbb2513f0_0 .net "addr_lanes_sel", 1 0, L_0x561bbb271b00;  alias, 1 drivers
v0x561bbb251500_0 .var "bit_cnt", 5 0;
v0x561bbb2515e0_0 .var "bit_cnt_n", 5 0;
v0x561bbb2516c0_0 .net "bit_tick", 0 0, L_0x561bbb2760d0;  1 drivers
v0x561bbb251780_0 .var "byte_cnt", 31 0;
v0x561bbb251860_0 .var "byte_cnt_n", 31 0;
v0x561bbb252150_0 .net "clk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbb2521f0_0 .net "clk_div", 31 0, L_0x561bbb27e1c0;  1 drivers
v0x561bbb2522d0_0 .var "cmd_lanes_eff", 2 0;
v0x561bbb2523b0_0 .net "cmd_lanes_sel", 1 0, L_0x561bbb271920;  alias, 1 drivers
v0x561bbb2524c0_0 .net "cmd_opcode", 7 0, L_0x561bbb2725b0;  alias, 1 drivers
v0x561bbb2525d0_0 .net "cpha", 0 0, L_0x561bbb270330;  alias, 1 drivers
v0x561bbb2526c0_0 .net "cpol", 0 0, L_0x561bbb270470;  alias, 1 drivers
L_0x7f0f03349218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561bbb2527b0_0 .net "cs_auto", 0 0, L_0x7f0f03349218;  1 drivers
v0x561bbb252870_0 .var "cs_cnt", 7 0;
v0x561bbb252950_0 .var "cs_cnt_n", 7 0;
o0x7f0f033991d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x561bbb252a30_0 .net "cs_delay", 1 0, o0x7f0f033991d8;  0 drivers
v0x561bbb252b10_0 .net "cs_delay_cycles", 7 0, L_0x561bbb277280;  1 drivers
v0x561bbb252bf0_0 .var "cs_n", 0 0;
v0x561bbb252c90_0 .var "cs_n_n", 0 0;
v0x561bbb252d30_0 .var "data_lanes_eff", 2 0;
v0x561bbb252e10_0 .net "data_lanes_sel", 1 0, L_0x561bbb271c30;  alias, 1 drivers
L_0x7f0f03349188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561bbb252f20_0 .net "dir", 0 0, L_0x7f0f03349188;  1 drivers
v0x561bbb252fe0_0 .net "done", 0 0, L_0x561bbb2779e0;  alias, 1 drivers
v0x561bbb2530d0_0 .var "dummy_cnt", 3 0;
v0x561bbb2531b0_0 .var "dummy_cnt_n", 3 0;
v0x561bbb253290_0 .net "dummy_cycles", 3 0, L_0x561bbb272270;  alias, 1 drivers
v0x561bbb2533a0_0 .var "in_bits", 3 0;
v0x561bbb253480_0 .net8 "io0", 0 0, p0x7f0f03399358;  1 drivers, strength-aware
v0x561bbb253540_0 .net8 "io1", 0 0, p0x7f0f03399388;  1 drivers, strength-aware
v0x561bbb253600_0 .net8 "io2", 0 0, p0x7f0f033993b8;  1 drivers, strength-aware
v0x561bbb2536c0_0 .net8 "io3", 0 0, p0x7f0f033993e8;  1 drivers, strength-aware
v0x561bbb253780_0 .net "io_di", 3 0, L_0x561bbb276190;  1 drivers
v0x561bbb253860_0 .var "io_oe", 3 0;
v0x561bbb253940_0 .var "io_oe_n", 3 0;
v0x561bbb253a20_0 .var "is_write_cmd", 0 0;
v0x561bbb253ae0_0 .var "is_write_cmd_n", 0 0;
v0x561bbb253ba0_0 .var "lanes", 2 0;
v0x561bbb253c80_0 .var "lanes_n", 2 0;
v0x561bbb253d60_0 .net "leading_edge", 0 0, L_0x561bbb275bc0;  1 drivers
v0x561bbb253e20_0 .net "len_bytes", 31 0, v0x561bbaf823d0_0;  alias, 1 drivers
L_0x7f0f033492a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561bbb253f30_0 .net "mode_bits", 7 0, L_0x7f0f033492a8;  1 drivers
L_0x7f0f03349140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb254010_0 .net "mode_en", 0 0, L_0x7f0f03349140;  1 drivers
v0x561bbb2540d0_0 .var "out_bits", 3 0;
v0x561bbb2541b0_0 .var "post_hold_write", 0 0;
v0x561bbb254270_0 .var "post_hold_write_n", 0 0;
L_0x7f0f033491d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb254330_0 .net "quad_en", 0 0, L_0x7f0f033491d0;  1 drivers
v0x561bbb2543f0_0 .var "rd_warmup", 0 0;
v0x561bbb2544b0_0 .var "rd_warmup_cnt", 3 0;
v0x561bbb254590_0 .var "rd_warmup_cnt_n", 3 0;
v0x561bbb254670_0 .var "rd_warmup_n", 0 0;
v0x561bbb254730_0 .net "resetn", 0 0, v0x561bbb25d2e0_0;  alias, 1 drivers
v0x561bbb2547d0_0 .var "rx_data_fifo", 31 0;
v0x561bbb254890_0 .net "rx_full", 0 0, L_0x561bbb275040;  alias, 1 drivers
v0x561bbb254930_0 .var "rx_wen", 0 0;
v0x561bbb2549d0_0 .net "sample_pulse", 0 0, L_0x561bbb275eb0;  1 drivers
v0x561bbb254a70_0 .net "sclk", 0 0, L_0x561bbb275ab0;  alias, 1 drivers
v0x561bbb254b10_0 .var "sclk_armed", 0 0;
v0x561bbb254bb0_0 .var "sclk_cnt", 31 0;
v0x561bbb254c70_0 .var "sclk_edge", 0 0;
v0x561bbb254d30_0 .var "sclk_en", 0 0;
v0x561bbb254df0_0 .var "sclk_en_n", 0 0;
v0x561bbb254eb0_0 .var "sclk_q", 0 0;
v0x561bbb254f70_0 .var "sclk_q_prev", 0 0;
v0x561bbb255030_0 .net "shift_pulse", 0 0, L_0x561bbb276030;  1 drivers
v0x561bbb2550f0_0 .var "shreg", 31 0;
v0x561bbb2551d0_0 .var "shreg_n", 31 0;
v0x561bbb2552b0_0 .net "start", 0 0, v0x561bbb1ea720_0;  alias, 1 drivers
v0x561bbb255350_0 .var "state", 3 0;
v0x561bbb255410_0 .var "state_n", 3 0;
v0x561bbb2554f0_0 .net "trailing_edge", 0 0, L_0x561bbb275d70;  1 drivers
v0x561bbb2555b0_0 .net "tx_data_fifo", 31 0, L_0x561bbb274ed0;  alias, 1 drivers
v0x561bbb255690_0 .net "tx_empty", 0 0, L_0x561bbb274da0;  alias, 1 drivers
v0x561bbb255730_0 .net "tx_ren", 0 0, L_0x561bbb27d850;  alias, 1 drivers
L_0x7f0f03349260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561bbb2557d0_0 .net "xip_cont_read", 0 0, L_0x7f0f03349260;  1 drivers
E_0x561bbb249df0/0 .event edge, v0x561bbb255350_0, v0x561bbb253ba0_0, v0x561bbb2550f0_0, v0x561bbb251500_0;
E_0x561bbb249df0/1 .event edge, v0x561bbb251780_0, v0x561bbb2530d0_0, v0x561bbb0a8ab0_0, v0x561bbb252870_0;
E_0x561bbb249df0/2 .event edge, v0x561bbb253a20_0, v0x561bbb2541b0_0, v0x561bbb2543f0_0, v0x561bbb2544b0_0;
E_0x561bbb249df0/3 .event edge, v0x561bbb1ea720_0, v0x561bbb2522d0_0, v0x561bbb1a59b0_0, v0x561bbb252a30_0;
E_0x561bbb249df0/4 .event edge, v0x561bbb252f20_0, v0x561bbb2549d0_0, v0x561bbb2516c0_0, v0x561bbb2515e0_0;
E_0x561bbb249df0/5 .event edge, v0x561bbb251120_0, v0x561bbb251310_0, v0x561bbb161900_0, v0x561bbb1cc190_0;
E_0x561bbb249df0/6 .event edge, v0x561bbb254010_0, v0x561bbb252d30_0, v0x561bbb253f30_0, v0x561bbb1e4390_0;
E_0x561bbb249df0/7 .event edge, v0x561bbb18fe30_0, v0x561bbb252b10_0, v0x561bbb255030_0, v0x561bbb2555b0_0;
E_0x561bbb249df0/8 .event edge, v0x561bbb2533a0_0, v0x561bbb174030_0, v0x561bbb2551d0_0, v0x561bbb251860_0;
E_0x561bbb249df0/9 .event edge, v0x561bbb2557d0_0, v0x561bbb2527b0_0, v0x561bbb171260_0;
E_0x561bbb249df0 .event/or E_0x561bbb249df0/0, E_0x561bbb249df0/1, E_0x561bbb249df0/2, E_0x561bbb249df0/3, E_0x561bbb249df0/4, E_0x561bbb249df0/5, E_0x561bbb249df0/6, E_0x561bbb249df0/7, E_0x561bbb249df0/8, E_0x561bbb249df0/9;
E_0x561bbb249f70 .event edge, v0x561bbb253ba0_0, v0x561bbb2550f0_0, v0x561bbb253780_0;
E_0x561bbb249fd0/0 .event edge, v0x561bbb1a59b0_0, v0x561bbb254330_0, v0x561bbb19d880_0, v0x561bbb1e33a0_0;
E_0x561bbb249fd0/1 .event edge, v0x561bbb1e4560_0;
E_0x561bbb249fd0 .event/or E_0x561bbb249fd0/0, E_0x561bbb249fd0/1;
L_0x561bbb2754c0 .cmp/eq 2, L_0x561bbb271eb0, L_0x7f0f03348888;
L_0x561bbb2755e0 .cmp/eq 2, L_0x561bbb271eb0, L_0x7f0f03348918;
L_0x561bbb275730 .functor MUXZ 6, L_0x7f0f033489a8, L_0x7f0f03348960, L_0x561bbb2755e0, C4<>;
L_0x561bbb2758f0 .functor MUXZ 6, L_0x561bbb275730, L_0x7f0f033488d0, L_0x561bbb2754c0, C4<>;
L_0x561bbb275ab0 .functor MUXZ 1, L_0x561bbb270470, v0x561bbb254eb0_0, v0x561bbb254d30_0, C4<>;
L_0x561bbb275eb0 .functor MUXZ 1, L_0x561bbb275bc0, L_0x561bbb275d70, L_0x561bbb270330, C4<>;
L_0x561bbb276030 .functor MUXZ 1, L_0x561bbb275d70, L_0x561bbb275bc0, L_0x561bbb270330, C4<>;
L_0x561bbb276190 .concat [ 1 1 1 1], p0x7f0f03399358, p0x7f0f03399388, p0x7f0f033993b8, p0x7f0f033993e8;
L_0x561bbb276310 .part v0x561bbb253860_0, 0, 1;
L_0x561bbb276410 .part v0x561bbb2540d0_0, 0, 1;
L_0x561bbb276570 .functor MUXZ 1, o0x7f0f03398ae8, L_0x561bbb276410, L_0x561bbb276310, C4<>;
L_0x561bbb2766b0 .part v0x561bbb253860_0, 1, 1;
L_0x561bbb276810 .part v0x561bbb2540d0_0, 1, 1;
L_0x561bbb276900 .functor MUXZ 1, o0x7f0f03398b78, L_0x561bbb276810, L_0x561bbb2766b0, C4<>;
L_0x561bbb276b10 .part v0x561bbb253860_0, 2, 1;
L_0x561bbb276bb0 .part v0x561bbb2540d0_0, 2, 1;
L_0x561bbb276ce0 .functor MUXZ 1, o0x7f0f03398c08, L_0x561bbb276bb0, L_0x561bbb276b10, C4<>;
L_0x561bbb276e70 .part v0x561bbb253860_0, 3, 1;
L_0x561bbb277040 .part v0x561bbb2540d0_0, 3, 1;
L_0x561bbb2770e0 .functor MUXZ 1, o0x7f0f03398cc8, L_0x561bbb277040, L_0x561bbb276e70, C4<>;
L_0x561bbb276fa0 .part L_0x7f0f03349608, 0, 4;
L_0x561bbb277280 .concat [ 4 4 0 0], L_0x7f0f033489f0, L_0x561bbb276fa0;
L_0x561bbb277480 .cmp/eq 4, v0x561bbb255350_0, L_0x7f0f03348a38;
L_0x561bbb2775a0 .cmp/eq 8, v0x561bbb252870_0, L_0x7f0f03348a80;
L_0x561bbb2778a0 .cmp/eq 4, v0x561bbb255350_0, L_0x7f0f03348ac8;
L_0x561bbb277b30 .reduce/nor L_0x7f0f03349188;
L_0x561bbb277cb0 .cmp/eq 4, v0x561bbb255350_0, L_0x7f0f03348b10;
L_0x561bbb277da0 .cmp/eq 6, L_0x561bbb2758f0, L_0x7f0f03348b58;
L_0x561bbb278130 .reduce/nor L_0x7f0f03349140;
L_0x561bbb2782e0 .cmp/eq 4, L_0x561bbb272270, L_0x7f0f03348ba0;
L_0x561bbb278640 .cmp/ne 32, v0x561bbaf823d0_0, L_0x7f0f03348be8;
L_0x561bbb278970 .concat [ 3 3 0 0], v0x561bbb253ba0_0, L_0x7f0f03348c30;
L_0x561bbb278b70 .arith/sum 6, v0x561bbb251500_0, L_0x561bbb278970;
L_0x561bbb278d00 .cmp/ge 6, L_0x561bbb278b70, L_0x7f0f03348c78;
L_0x561bbb279030 .reduce/nor L_0x561bbb274da0;
L_0x561bbb279260 .cmp/eq 4, v0x561bbb255350_0, L_0x7f0f03348cc0;
L_0x561bbb279510 .concat [ 3 3 0 0], v0x561bbb253ba0_0, L_0x7f0f03348d08;
L_0x561bbb279650 .arith/sum 6, v0x561bbb251500_0, L_0x561bbb279510;
L_0x561bbb279940 .cmp/ge 6, L_0x561bbb279650, L_0x561bbb2758f0;
L_0x561bbb279b60 .reduce/nor L_0x7f0f03349140;
L_0x561bbb279eb0 .cmp/eq 4, L_0x561bbb272270, L_0x7f0f03348d50;
L_0x561bbb27a150 .cmp/ne 32, v0x561bbaf823d0_0, L_0x7f0f03348d98;
L_0x561bbb27a4b0 .reduce/nor L_0x561bbb274da0;
L_0x561bbb27a0b0 .cmp/eq 4, v0x561bbb255350_0, L_0x7f0f03348de0;
L_0x561bbb27ab60 .concat [ 3 3 0 0], v0x561bbb253ba0_0, L_0x7f0f03348e28;
L_0x561bbb27ac00 .arith/sum 6, v0x561bbb251500_0, L_0x561bbb27ab60;
L_0x561bbb27aee0 .cmp/ge 6, L_0x561bbb27ac00, L_0x7f0f03348e70;
L_0x561bbb27b0c0 .cmp/eq 4, L_0x561bbb272270, L_0x7f0f03348eb8;
L_0x561bbb27b520 .cmp/ne 32, v0x561bbaf823d0_0, L_0x7f0f03348f00;
L_0x561bbb27b720 .reduce/nor L_0x561bbb274da0;
L_0x561bbb27bc60 .cmp/eq 4, v0x561bbb255350_0, L_0x7f0f03348f48;
L_0x561bbb27bf00 .cmp/eq 4, v0x561bbb2530d0_0, L_0x7f0f03348f90;
L_0x561bbb27c2b0 .cmp/ne 32, v0x561bbaf823d0_0, L_0x7f0f03348fd8;
L_0x561bbb27c5b0 .reduce/nor L_0x561bbb274da0;
L_0x561bbb27cb40 .cmp/eq 4, v0x561bbb255350_0, L_0x7f0f03349020;
L_0x561bbb27cc30 .concat [ 3 3 0 0], v0x561bbb253ba0_0, L_0x7f0f03349068;
L_0x561bbb27cea0 .arith/sum 6, v0x561bbb251500_0, L_0x561bbb27cc30;
L_0x561bbb27cfb0 .cmp/ge 6, L_0x561bbb27cea0, L_0x7f0f033490b0;
L_0x561bbb27d370 .arith/sum 32, v0x561bbb251780_0, L_0x7f0f033490f8;
L_0x561bbb27d4d0 .cmp/gt 32, v0x561bbaf823d0_0, L_0x561bbb27d370;
L_0x561bbb27d970 .reduce/nor L_0x561bbb274da0;
S_0x561bbb24a040 .scope function.vec4.s3, "lane_decode" "lane_decode" 9 63, 9 63 0, S_0x561bbb1f7b40;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x561bbb24a040
v0x561bbb24a340_0 .var "sel", 1 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode ;
    %load/vec4 v0x561bbb24a340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x561bbb254330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %end;
S_0x561bbb24a420 .scope function.vec4.s4, "lane_mask" "lane_mask" 9 74, 9 74 0, S_0x561bbb1f7b40;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x561bbb24a420
v0x561bbb24a700_0 .var "lanes", 2 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask ;
    %load/vec4 v0x561bbb24a700_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %end;
S_0x561bbb24a7e0 .scope function.vec4.s8, "rev8" "rev8" 9 185, 9 185 0, S_0x561bbb1f7b40;
 .timescale 0 0;
v0x561bbb24a9f0_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x561bbb24a7e0
TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8 ;
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb24a9f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x561bbb255cd0 .scope module, "u_ftx" "fifo_tx" 3 77, 10 2 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x561bbb255eb0 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000010000>;
P_0x561bbb255ef0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x561bbb274ed0 .functor BUFZ 32, v0x561bbb256900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561bbb274f40 .functor BUFZ 5, v0x561bbb256420_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f0f03348768 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561bbb2561a0_0 .net/2u *"_ivl_0", 4 0, L_0x7f0f03348768;  1 drivers
L_0x7f0f033487b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561bbb2562a0_0 .net/2u *"_ivl_4", 4 0, L_0x7f0f033487b0;  1 drivers
v0x561bbb256380_0 .net "clk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbb256420_0 .var "count", 4 0;
v0x561bbb2564e0_0 .net "empty_o", 0 0, L_0x561bbb274da0;  alias, 1 drivers
v0x561bbb256620_0 .net "full_o", 0 0, L_0x561bbb274d00;  alias, 1 drivers
v0x561bbb2566e0_0 .net "level_o", 4 0, L_0x561bbb274f40;  alias, 1 drivers
v0x561bbb2567a0 .array "mem", 15 0, 31 0;
v0x561bbb256840_0 .net "rd_data_o", 31 0, L_0x561bbb274ed0;  alias, 1 drivers
v0x561bbb256900_0 .var "rd_data_r", 31 0;
v0x561bbb2569c0_0 .net "rd_en_i", 0 0, L_0x561bbb27d850;  alias, 1 drivers
v0x561bbb256a60_0 .var "rd_ptr", 3 0;
v0x561bbb256b20_0 .net "resetn", 0 0, v0x561bbb25d2e0_0;  alias, 1 drivers
v0x561bbb256bc0_0 .net "wr_data_i", 31 0, L_0x561bbb26dcd0;  alias, 1 drivers
v0x561bbb256c80_0 .net "wr_en_i", 0 0, L_0x561bbb26dbc0;  alias, 1 drivers
v0x561bbb256d20_0 .var "wr_ptr", 3 0;
L_0x561bbb274d00 .cmp/eq 5, v0x561bbb256420_0, L_0x7f0f03348768;
L_0x561bbb274da0 .cmp/eq 5, v0x561bbb256420_0, L_0x7f0f033487b0;
S_0x561bbb256ee0 .scope module, "u_ram" "axi4_ram_slave" 3 116, 11 3 0, S_0x561bbb19b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x561bbb257100 .param/l "ADDR_WIDTH" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x561bbb257140 .param/l "MEM_WORDS" 0 11 5, +C4<00000000000000000100000000000000>;
v0x561bbb257af0_0 .net "araddr", 31 0, L_0x561bbb27fe50;  alias, 1 drivers
v0x561bbb257c00_0 .var "arready", 0 0;
v0x561bbb257cf0_0 .net "arvalid", 0 0, L_0x561bbb27ff50;  alias, 1 drivers
v0x561bbb257dc0_0 .net "awaddr", 31 0, L_0x561bbb280300;  alias, 1 drivers
v0x561bbb257e90_0 .var "awaddr_q", 31 0;
v0x561bbb257f80_0 .var "awready", 0 0;
v0x561bbb258070_0 .net "awvalid", 0 0, L_0x561bbb280370;  alias, 1 drivers
v0x561bbb258110_0 .net "bready", 0 0, L_0x561bbb2806f0;  alias, 1 drivers
v0x561bbb2581b0_0 .var "bresp", 1 0;
v0x561bbb258280_0 .var "bvalid", 0 0;
v0x561bbb258320_0 .net "clk", 0 0, v0x561bbb2595f0_0;  alias, 1 drivers
v0x561bbb2583c0_0 .var "have_aw", 0 0;
v0x561bbb258460_0 .var "have_w", 0 0;
v0x561bbb258500_0 .var/i "i", 31 0;
v0x561bbb2585c0 .array "mem", 16383 0, 31 0;
v0x561bbb258680_0 .var "rdata", 31 0;
v0x561bbb258790_0 .net "resetn", 0 0, v0x561bbb25d2e0_0;  alias, 1 drivers
v0x561bbb258940_0 .net "rready", 0 0, L_0x561bbb280010;  alias, 1 drivers
v0x561bbb2589e0_0 .var "rresp", 1 0;
v0x561bbb258a80_0 .var "rvalid", 0 0;
v0x561bbb258b70_0 .net "wdata", 31 0, L_0x561bbb2804a0;  alias, 1 drivers
v0x561bbb258c10_0 .var "wdata_q", 31 0;
v0x561bbb258cd0_0 .var "wready", 0 0;
v0x561bbb258dc0_0 .net "wstrb", 3 0, L_0x561bbb280430;  alias, 1 drivers
v0x561bbb258e80_0 .var "wstrb_q", 3 0;
v0x561bbb258f40_0 .net "wvalid", 0 0, L_0x561bbb280560;  alias, 1 drivers
S_0x561bbb257560 .scope begin, "$unm_blk_285" "$unm_blk_285" 11 87, 11 87 0, S_0x561bbb256ee0;
 .timescale 0 0;
v0x561bbb257710_0 .var/i "widx", 31 0;
S_0x561bbb257810 .scope begin, "$unm_blk_286" "$unm_blk_286" 11 101, 11 101 0, S_0x561bbb256ee0;
 .timescale 0 0;
v0x561bbb257a10_0 .var/i "ridx", 31 0;
    .scope S_0x561bbb1a7900;
T_5 ;
    %wait E_0x561bbb166550;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb173f70_0, 0, 1;
    %load/vec4 v0x561bbb1e7ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb173f70_0, 0, 1;
    %jmp T_5.22;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb173f70_0, 0, 1;
    %jmp T_5.22;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb173f70_0, 0, 1;
    %jmp T_5.22;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb173f70_0, 0, 1;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb173f70_0, 0, 1;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb170780_0, 0, 1;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561bbb1a7900;
T_6 ;
    %wait E_0x561bbb1664d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb179180_0, 0, 1;
    %load/vec4 v0x561bbb170330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x561bbb170780_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x561bbb173f70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb179180_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbb1772d0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561bbb1768a0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x561bbb177e80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb179180_0, 0, 1;
T_6.4 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561bbb1a7900;
T_7 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb15f880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1a9000_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561bbb174550_0;
    %load/vec4 v0x561bbb170780_0;
    %and;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb1a9000_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561bbb1790e0_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1a9000_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561bbb1a7900;
T_8 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb15f880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb191870_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561bbb194ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb191870_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x561bbb1917d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb191870_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x561bbb1949f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561bbb1a7900;
T_9 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb15f880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb1aa160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1a6a00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561bbb1a90c0_0;
    %assign/vec4 v0x561bbb1a6a00_0, 0;
    %load/vec4 v0x561bbb1a6a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x561bbb1ab3b0_0;
    %assign/vec4 v0x561bbb1aa160_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561bbb1a7900;
T_10 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb15f880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb193b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb1e9650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb1e73b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb16e860_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x561bbb194300_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x561bbb16f850_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x561bbb16f910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb1923a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb194dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb1922e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbaf823d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb191bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb192ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb193350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb190880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb1ac4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb191fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb192780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %fork t_1, S_0x561bbb1f7ec0;
    %jmp t_0;
    .scope S_0x561bbb1f7ec0;
t_1 ;
    %load/vec4 v0x561bbb193b30_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %store/vec4 v0x561bbb166050_0, 0, 32;
    %load/vec4 v0x561bbb166050_0;
    %load/vec4 v0x561bbb1787a0_0;
    %and;
    %load/vec4 v0x561bbb193b30_0;
    %load/vec4 v0x561bbb1787a0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x561bbb166050_0, 0, 32;
    %load/vec4 v0x561bbb177e80_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561bbb166050_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.4, 9;
    %load/vec4 v0x561bbb193b30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbb166050_0, 4, 1;
T_10.4 ;
    %load/vec4 v0x561bbb166050_0;
    %assign/vec4 v0x561bbb193b30_0, 0;
    %end;
    .scope S_0x561bbb1a7900;
t_0 %join;
T_10.2 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x561bbb1772d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x561bbb1768a0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x561bbb1e9650_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1e9650_0, 4, 5;
T_10.6 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x561bbb16e860_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb164e50_0;
    %and;
    %assign/vec4 v0x561bbb16e860_0, 0;
T_10.10 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x561bbb194300_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb178c40_0;
    %and;
    %assign/vec4 v0x561bbb194300_0, 0;
T_10.12 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x561bbb16f850_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb176db0_0;
    %and;
    %assign/vec4 v0x561bbb16f850_0, 0;
T_10.14 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x561bbb16f910_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb176460_0;
    %and;
    %assign/vec4 v0x561bbb16f910_0, 0;
T_10.16 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x561bbb1923a0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb164a60_0;
    %and;
    %assign/vec4 v0x561bbb1923a0_0, 0;
T_10.18 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x561bbb194dd0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb17a2c0_0;
    %and;
    %assign/vec4 v0x561bbb194dd0_0, 0;
T_10.20 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x561bbb1922e0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %assign/vec4 v0x561bbb1922e0_0, 0;
T_10.22 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v0x561bbaf823d0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %assign/vec4 v0x561bbaf823d0_0, 0;
T_10.24 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0x561bbb191bc0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb15fcd0_0;
    %and;
    %assign/vec4 v0x561bbb191bc0_0, 0;
T_10.26 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0x561bbb192ed0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %load/vec4 v0x561bbb177700_0;
    %and;
    %assign/vec4 v0x561bbb192ed0_0, 0;
T_10.28 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x561bbb193350_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %assign/vec4 v0x561bbb193350_0, 0;
T_10.30 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %load/vec4 v0x561bbb190880_0;
    %load/vec4 v0x561bbb1768a0_0;
    %store/vec4 v0x561bbb1652d0_0, 0, 32;
    %store/vec4 v0x561bbb165750_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x561bbb179c60;
    %assign/vec4 v0x561bbb190880_0, 0;
T_10.32 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.34, 8;
    %load/vec4 v0x561bbb1e73b0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %inv;
    %and;
    %assign/vec4 v0x561bbb1e73b0_0, 0;
T_10.34 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.36, 8;
    %load/vec4 v0x561bbb1ac4f0_0;
    %load/vec4 v0x561bbb1768a0_0;
    %inv;
    %and;
    %assign/vec4 v0x561bbb1ac4f0_0, 0;
T_10.36 ;
    %load/vec4 v0x561bbb191b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1e73b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb191fc0_0, 0;
T_10.38 ;
    %load/vec4 v0x561bbb190f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1e73b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb192780_0, 0;
T_10.40 ;
    %load/vec4 v0x561bbb1ac420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1e73b0_0, 4, 5;
T_10.42 ;
    %load/vec4 v0x561bbb1a61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1e73b0_0, 4, 5;
T_10.44 ;
    %load/vec4 v0x561bbb1aa240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1e73b0_0, 4, 5;
T_10.46 ;
    %load/vec4 v0x561bbb1711a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1ac4f0_0, 4, 5;
T_10.48 ;
    %load/vec4 v0x561bbb168b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1ac4f0_0, 4, 5;
T_10.50 ;
    %load/vec4 v0x561bbb170d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1ac4f0_0, 4, 5;
T_10.52 ;
    %load/vec4 v0x561bbb1781d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb1ac4f0_0, 4, 5;
T_10.54 ;
    %load/vec4 v0x561bbb170270_0;
    %load/vec4 v0x561bbb1e7ea0_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561bbb1772d0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.56, 8;
    %load/vec4 v0x561bbb1768a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb191fc0_0, 0;
T_10.58 ;
    %load/vec4 v0x561bbb1768a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb192780_0, 0;
T_10.60 ;
T_10.56 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561bbb1a7900;
T_11 ;
    %wait E_0x561bbb241880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %load/vec4 v0x561bbb174550_0;
    %load/vec4 v0x561bbb170780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x561bbb1e7ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.3 ;
    %load/vec4 v0x561bbb193b30_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x561bbb173af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb170c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb177e80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb16fd60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb191fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb192780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.5 ;
    %load/vec4 v0x561bbb1e9650_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.6 ;
    %load/vec4 v0x561bbb1e73b0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.7 ;
    %load/vec4 v0x561bbb16e860_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.8 ;
    %load/vec4 v0x561bbb194300_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.9 ;
    %load/vec4 v0x561bbb16f850_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.10 ;
    %load/vec4 v0x561bbb16f910_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.11 ;
    %load/vec4 v0x561bbb1923a0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.12 ;
    %load/vec4 v0x561bbb194dd0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.13 ;
    %load/vec4 v0x561bbb1922e0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.14 ;
    %load/vec4 v0x561bbaf823d0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.15 ;
    %load/vec4 v0x561bbb191bc0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.16 ;
    %load/vec4 v0x561bbb192ed0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.17 ;
    %load/vec4 v0x561bbb193350_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.18 ;
    %load/vec4 v0x561bbb190880_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.19 ;
    %load/vec4 v0x561bbb1aa160_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x561bbb174030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb171260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb173af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb170c90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.21 ;
    %load/vec4 v0x561bbb1ac4f0_0;
    %store/vec4 v0x561bbb162290_0, 0, 32;
    %jmp T_11.23;
T_11.23 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x561bbb19edb0;
T_12 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb1ef8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1a1810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1c85c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1ea720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb18b0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1ea7e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb18fb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb1e3720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb1e4080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb1e31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1a5910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb199d30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb190c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb190a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1f6210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a7450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb18f930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb190540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1ef840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb1914c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1e6020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bbb1a1480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1715f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1eb5d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1a1810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1c85c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1ea720_0, 0;
    %load/vec4 v0x561bbb1ea7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb18b0d0_0, 0;
    %load/vec4 v0x561bbb1e1460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x561bbb19d880_0;
    %assign/vec4 v0x561bbb18fb50_0, 0;
    %load/vec4 v0x561bbb1e33a0_0;
    %assign/vec4 v0x561bbb1e3720_0, 0;
    %load/vec4 v0x561bbb1e4560_0;
    %assign/vec4 v0x561bbb1e4080_0, 0;
    %load/vec4 v0x561bbb161900_0;
    %assign/vec4 v0x561bbb1e31e0_0, 0;
    %load/vec4 v0x561bbb1a6f60_0;
    %assign/vec4 v0x561bbb1a5910_0, 0;
    %load/vec4 v0x561bbb1e4390_0;
    %assign/vec4 v0x561bbb199d30_0, 0;
    %load/vec4 v0x561bbb18e830_0;
    %assign/vec4 v0x561bbb190c90_0, 0;
    %load/vec4 v0x561bbb190990_0;
    %assign/vec4 v0x561bbb190a50_0, 0;
    %load/vec4 v0x561bbb1a59b0_0;
    %assign/vec4 v0x561bbb1f6210_0, 0;
    %load/vec4 v0x561bbb1acbc0_0;
    %assign/vec4 v0x561bbb1a7450_0, 0;
    %load/vec4 v0x561bbb1cc190_0;
    %assign/vec4 v0x561bbb18f930_0, 0;
    %load/vec4 v0x561bbb18fe30_0;
    %assign/vec4 v0x561bbb190540_0, 0;
    %load/vec4 v0x561bbb1effd0_0;
    %assign/vec4 v0x561bbb1ef840_0, 0;
    %load/vec4 v0x561bbb1f6a90_0;
    %assign/vec4 v0x561bbb1914c0_0, 0;
    %load/vec4 v0x561bbb1e89d0_0;
    %assign/vec4 v0x561bbb1e6020_0, 0;
    %load/vec4 v0x561bbb180ca0_0;
    %assign/vec4 v0x561bbb1a1480_0, 0;
    %load/vec4 v0x561bbb1e4b00_0;
    %assign/vec4 v0x561bbb1715f0_0, 0;
    %load/vec4 v0x561bbb19a600_0;
    %assign/vec4 v0x561bbb1eb5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb1ea720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb1a1810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb18b0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb1ea7e0_0, 0;
T_12.5 ;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb18b0d0_0, 0;
    %load/vec4 v0x561bbb1e42f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb1c85c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb18b0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb1ea7e0_0, 0;
T_12.7 ;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561bbb255cd0;
T_13 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb256b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb256d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb256a60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561bbb256420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb256900_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x561bbb256c80_0;
    %load/vec4 v0x561bbb256620_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x561bbb256bc0_0;
    %load/vec4 v0x561bbb256d20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb2567a0, 0, 4;
    %load/vec4 v0x561bbb256d20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561bbb256d20_0, 0;
T_13.2 ;
    %load/vec4 v0x561bbb2569c0_0;
    %load/vec4 v0x561bbb2564e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x561bbb256a60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561bbb2567a0, 4;
    %assign/vec4 v0x561bbb256900_0, 0;
    %load/vec4 v0x561bbb256a60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561bbb256a60_0, 0;
T_13.4 ;
    %load/vec4 v0x561bbb256c80_0;
    %load/vec4 v0x561bbb256620_0;
    %nor/r;
    %and;
    %load/vec4 v0x561bbb2569c0_0;
    %load/vec4 v0x561bbb2564e0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x561bbb256420_0;
    %assign/vec4 v0x561bbb256420_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x561bbb256420_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561bbb256420_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x561bbb256420_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x561bbb256420_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561bbb1f77c0;
T_14 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb248bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb248e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb248ae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561bbb2484b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb248940_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561bbb248d40_0;
    %load/vec4 v0x561bbb248680_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x561bbb248c60_0;
    %load/vec4 v0x561bbb248e00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb2487e0, 0, 4;
    %load/vec4 v0x561bbb248e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561bbb248e00_0, 0;
T_14.2 ;
    %load/vec4 v0x561bbb248a20_0;
    %load/vec4 v0x561bbb248570_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x561bbb248ae0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561bbb2487e0, 4;
    %assign/vec4 v0x561bbb248940_0, 0;
    %load/vec4 v0x561bbb248ae0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561bbb248ae0_0, 0;
T_14.4 ;
    %load/vec4 v0x561bbb248d40_0;
    %load/vec4 v0x561bbb248680_0;
    %nor/r;
    %and;
    %load/vec4 v0x561bbb248a20_0;
    %load/vec4 v0x561bbb248570_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x561bbb2484b0_0;
    %assign/vec4 v0x561bbb2484b0_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x561bbb2484b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561bbb2484b0_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x561bbb2484b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x561bbb2484b0_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561bbb1f7b40;
T_15 ;
    %wait E_0x561bbb249fd0;
    %load/vec4 v0x561bbb2524c0_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x561bbb2523b0_0;
    %store/vec4 v0x561bbb24a340_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x561bbb24a040;
    %store/vec4 v0x561bbb2522d0_0, 0, 3;
    %load/vec4 v0x561bbb2513f0_0;
    %store/vec4 v0x561bbb24a340_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x561bbb24a040;
    %store/vec4 v0x561bbb251310_0, 0, 3;
    %load/vec4 v0x561bbb252e10_0;
    %store/vec4 v0x561bbb24a340_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x561bbb24a040;
    %store/vec4 v0x561bbb252d30_0, 0, 3;
    %jmp T_15.5;
T_15.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561bbb2522d0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561bbb251310_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561bbb252d30_0, 0, 3;
    %jmp T_15.5;
T_15.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561bbb2522d0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561bbb251310_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561bbb252d30_0, 0, 3;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561bbb2522d0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561bbb251310_0, 0, 3;
    %load/vec4 v0x561bbb254330_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %store/vec4 v0x561bbb252d30_0, 0, 3;
    %jmp T_15.5;
T_15.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561bbb2522d0_0, 0, 3;
    %load/vec4 v0x561bbb254330_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0x561bbb251310_0, 0, 3;
    %load/vec4 v0x561bbb254330_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v0x561bbb252d30_0, 0, 3;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x561bbb1f7b40;
T_16 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb254730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb254bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb254eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb254f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb254c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb254b10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb254c70_0, 0;
    %load/vec4 v0x561bbb254d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb254bb0_0, 0;
    %load/vec4 v0x561bbb2526c0_0;
    %assign/vec4 v0x561bbb254eb0_0, 0;
    %load/vec4 v0x561bbb2526c0_0;
    %assign/vec4 v0x561bbb254f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb254b10_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x561bbb254b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb254b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb254bb0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x561bbb2521f0_0;
    %load/vec4 v0x561bbb254bb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb254bb0_0, 0;
    %load/vec4 v0x561bbb254eb0_0;
    %assign/vec4 v0x561bbb254f70_0, 0;
    %load/vec4 v0x561bbb254eb0_0;
    %inv;
    %assign/vec4 v0x561bbb254eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb254c70_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x561bbb254bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb254bb0_0, 0;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561bbb1f7b40;
T_17 ;
    %wait E_0x561bbb249f70;
    %load/vec4 v0x561bbb253ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb2540d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb2533a0_0, 0, 4;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561bbb2550f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb2540d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561bbb253780_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb2533a0_0, 0, 4;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561bbb2550f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb2550f0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb2540d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561bbb253780_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb2533a0_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x561bbb2550f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x561bbb2540d0_0, 0, 4;
    %load/vec4 v0x561bbb253780_0;
    %store/vec4 v0x561bbb2533a0_0, 0, 4;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561bbb1f7b40;
T_18 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb254730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb255350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb252bf0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561bbb253ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb2550f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561bbb251500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb251780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb2530d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb253860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb254d30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb252870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb2543f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb2544b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb253a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb2541b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x561bbb255410_0;
    %assign/vec4 v0x561bbb255350_0, 0;
    %load/vec4 v0x561bbb252c90_0;
    %assign/vec4 v0x561bbb252bf0_0, 0;
    %load/vec4 v0x561bbb253c80_0;
    %assign/vec4 v0x561bbb253ba0_0, 0;
    %load/vec4 v0x561bbb2551d0_0;
    %assign/vec4 v0x561bbb2550f0_0, 0;
    %load/vec4 v0x561bbb2515e0_0;
    %assign/vec4 v0x561bbb251500_0, 0;
    %load/vec4 v0x561bbb251860_0;
    %assign/vec4 v0x561bbb251780_0, 0;
    %load/vec4 v0x561bbb2531b0_0;
    %assign/vec4 v0x561bbb2530d0_0, 0;
    %load/vec4 v0x561bbb253940_0;
    %assign/vec4 v0x561bbb253860_0, 0;
    %load/vec4 v0x561bbb254df0_0;
    %assign/vec4 v0x561bbb254d30_0, 0;
    %load/vec4 v0x561bbb252950_0;
    %assign/vec4 v0x561bbb252870_0, 0;
    %load/vec4 v0x561bbb254670_0;
    %assign/vec4 v0x561bbb2543f0_0, 0;
    %load/vec4 v0x561bbb254590_0;
    %assign/vec4 v0x561bbb2544b0_0, 0;
    %load/vec4 v0x561bbb253ae0_0;
    %assign/vec4 v0x561bbb253a20_0, 0;
    %load/vec4 v0x561bbb254270_0;
    %assign/vec4 v0x561bbb2541b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x561bbb1f7b40;
T_19 ;
    %wait E_0x561bbb249df0;
    %load/vec4 v0x561bbb255350_0;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb253ba0_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb2550f0_0;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %load/vec4 v0x561bbb251500_0;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb251780_0;
    %store/vec4 v0x561bbb251860_0, 0, 32;
    %load/vec4 v0x561bbb2530d0_0;
    %store/vec4 v0x561bbb2531b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb254930_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb2547d0_0, 0, 32;
    %load/vec4 v0x561bbb252bf0_0;
    %store/vec4 v0x561bbb252c90_0, 0, 1;
    %load/vec4 v0x561bbb252870_0;
    %store/vec4 v0x561bbb252950_0, 0, 8;
    %load/vec4 v0x561bbb253a20_0;
    %store/vec4 v0x561bbb253ae0_0, 0, 1;
    %load/vec4 v0x561bbb2541b0_0;
    %store/vec4 v0x561bbb254270_0, 0, 1;
    %load/vec4 v0x561bbb2543f0_0;
    %store/vec4 v0x561bbb254670_0, 0, 1;
    %load/vec4 v0x561bbb2544b0_0;
    %store/vec4 v0x561bbb254590_0, 0, 4;
    %load/vec4 v0x561bbb255350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %jmp T_19.13;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb252c90_0, 0, 1;
    %load/vec4 v0x561bbb2552b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb2522d0_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb2524c0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561bbb252a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb252950_0, 0, 8;
    %load/vec4 v0x561bbb252f20_0;
    %inv;
    %store/vec4 v0x561bbb253ae0_0, 0, 1;
    %load/vec4 v0x561bbb252f20_0;
    %inv;
    %load/vec4 v0x561bbb2524c0_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561bbb2524c0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561bbb2524c0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561bbb2524c0_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561bbb2524c0_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561bbb2524c0_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561bbb2524c0_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x561bbb254270_0, 0, 1;
T_19.14 ;
    %jmp T_19.13;
T_19.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb252c90_0, 0, 1;
    %load/vec4 v0x561bbb252870_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %load/vec4 v0x561bbb252870_0;
    %subi 1, 0, 8;
    %store/vec4 v0x561bbb252950_0, 0, 8;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
T_19.17 ;
    %jmp T_19.13;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %load/vec4 v0x561bbb253ba0_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %load/vec4 v0x561bbb2549d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/getv 4, v0x561bbb253ba0_0;
    %shiftl 4;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
T_19.18 ;
    %load/vec4 v0x561bbb2516c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %load/vec4 v0x561bbb251500_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561bbb253ba0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb2515e0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb251120_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb251310_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb251200_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_19.26, 8;
    %load/vec4 v0x561bbb251060_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_19.27, 8;
T_19.26 ; End of true expr.
    %load/vec4 v0x561bbb251200_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_19.28, 9;
    %load/vec4 v0x561bbb251060_0;
    %jmp/1 T_19.29, 9;
T_19.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.29, 9;
 ; End of false expr.
    %blend;
T_19.29;
    %jmp/0 T_19.27, 8;
 ; End of false expr.
    %blend;
T_19.27;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.25;
T_19.24 ;
    %load/vec4 v0x561bbb254010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb253f30_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.31;
T_19.30 ;
    %load/vec4 v0x561bbb253290_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb253290_0;
    %store/vec4 v0x561bbb2531b0_0, 0, 4;
    %jmp T_19.33;
T_19.32 ;
    %load/vec4 v0x561bbb253e20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.34, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.37, 8;
T_19.36 ; End of true expr.
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %jmp/0 T_19.37, 8;
 ; End of false expr.
    %blend;
T_19.37;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb251860_0, 0, 32;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254670_0, 0, 1;
    %jmp T_19.39;
T_19.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
T_19.39 ;
    %jmp T_19.35;
T_19.34 ;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_19.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %jmp T_19.41;
T_19.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252b10_0;
    %load/vec4 v0x561bbb2541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.43, 8;
T_19.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.43, 8;
 ; End of false expr.
    %blend;
T_19.43;
    %add;
    %store/vec4 v0x561bbb252950_0, 0, 8;
T_19.41 ;
T_19.35 ;
T_19.33 ;
T_19.31 ;
T_19.25 ;
T_19.22 ;
T_19.20 ;
    %jmp T_19.13;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %load/vec4 v0x561bbb253ba0_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %load/vec4 v0x561bbb255030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.44, 8;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/getv 4, v0x561bbb253ba0_0;
    %shiftl 4;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
T_19.44 ;
    %load/vec4 v0x561bbb2516c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.46, 8;
    %load/vec4 v0x561bbb251500_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561bbb253ba0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb251120_0;
    %load/vec4 v0x561bbb2515e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb254010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb253f30_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.51;
T_19.50 ;
    %load/vec4 v0x561bbb253290_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb253290_0;
    %store/vec4 v0x561bbb2531b0_0, 0, 4;
    %jmp T_19.53;
T_19.52 ;
    %load/vec4 v0x561bbb253e20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.54, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.57, 8;
T_19.56 ; End of true expr.
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %jmp/0 T_19.57, 8;
 ; End of false expr.
    %blend;
T_19.57;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb251860_0, 0, 32;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254670_0, 0, 1;
    %jmp T_19.59;
T_19.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
T_19.59 ;
    %jmp T_19.55;
T_19.54 ;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_19.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %jmp T_19.61;
T_19.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252b10_0;
    %load/vec4 v0x561bbb2541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.63, 8;
T_19.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.63, 8;
 ; End of false expr.
    %blend;
T_19.63;
    %add;
    %store/vec4 v0x561bbb252950_0, 0, 8;
T_19.61 ;
T_19.55 ;
T_19.53 ;
T_19.51 ;
T_19.48 ;
T_19.46 ;
    %jmp T_19.13;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %load/vec4 v0x561bbb253ba0_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %load/vec4 v0x561bbb255030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.64, 8;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/getv 4, v0x561bbb253ba0_0;
    %shiftl 4;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
T_19.64 ;
    %load/vec4 v0x561bbb2516c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.66, 8;
    %load/vec4 v0x561bbb251500_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561bbb253ba0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb2515e0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb253290_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb253290_0;
    %store/vec4 v0x561bbb2531b0_0, 0, 4;
    %jmp T_19.71;
T_19.70 ;
    %load/vec4 v0x561bbb253e20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.72, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.75, 8;
T_19.74 ; End of true expr.
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %jmp/0 T_19.75, 8;
 ; End of false expr.
    %blend;
T_19.75;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb251860_0, 0, 32;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254670_0, 0, 1;
    %jmp T_19.77;
T_19.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
T_19.77 ;
    %jmp T_19.73;
T_19.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252b10_0;
    %load/vec4 v0x561bbb2541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.79, 8;
T_19.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.79, 8;
 ; End of false expr.
    %blend;
T_19.79;
    %add;
    %store/vec4 v0x561bbb252950_0, 0, 8;
T_19.73 ;
T_19.71 ;
T_19.68 ;
T_19.66 ;
    %jmp T_19.13;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_19.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561bbb254590_0, 0, 4;
    %jmp T_19.81;
T_19.80 ;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_19.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561bbb254590_0, 0, 4;
    %jmp T_19.83;
T_19.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb254590_0, 0, 4;
T_19.83 ;
T_19.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %jmp T_19.13;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %load/vec4 v0x561bbb2516c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.84, 8;
    %load/vec4 v0x561bbb2530d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.86, 4;
    %load/vec4 v0x561bbb2530d0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561bbb2531b0_0, 0, 4;
T_19.86 ;
    %load/vec4 v0x561bbb2530d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.88, 4;
    %load/vec4 v0x561bbb253e20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb253c80_0, 0, 3;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.93, 8;
T_19.92 ; End of true expr.
    %load/vec4 v0x561bbb2555b0_0;
    %jmp/0 T_19.93, 8;
 ; End of false expr.
    %blend;
T_19.93;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.95, 8;
T_19.94 ; End of true expr.
    %load/vec4 v0x561bbb252d30_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %jmp/0 T_19.95, 8;
 ; End of false expr.
    %blend;
T_19.95;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb251860_0, 0, 32;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.97, 8;
T_19.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.97, 8;
 ; End of false expr.
    %blend;
T_19.97;
    %store/vec4 v0x561bbb254670_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb254590_0, 0, 4;
    %jmp T_19.91;
T_19.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561bbb252a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb2541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.99, 8;
T_19.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.99, 8;
 ; End of false expr.
    %blend;
T_19.99;
    %add;
    %store/vec4 v0x561bbb252950_0, 0, 8;
T_19.91 ;
T_19.88 ;
T_19.84 ;
    %jmp T_19.13;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.101, 8;
T_19.100 ; End of true expr.
    %load/vec4 v0x561bbb253ba0_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %jmp/0 T_19.101, 8;
 ; End of false expr.
    %blend;
T_19.101;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %load/vec4 v0x561bbb252f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.102, 8;
    %load/vec4 v0x561bbb2544b0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbb2543f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.104, 8;
    %load/vec4 v0x561bbb2549d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.106, 8;
    %load/vec4 v0x561bbb253ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.110, 6;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.112;
T_19.108 ;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x561bbb2533a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.112;
T_19.109 ;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x561bbb2533a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.112;
T_19.110 ;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x561bbb2533a0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.112;
T_19.112 ;
    %pop/vec4 1;
T_19.106 ;
T_19.104 ;
    %load/vec4 v0x561bbb2516c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.113, 8;
    %load/vec4 v0x561bbb2544b0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_19.115, 4;
    %load/vec4 v0x561bbb2544b0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561bbb254590_0, 0, 4;
    %jmp T_19.116;
T_19.115 ;
    %load/vec4 v0x561bbb2543f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb254670_0, 0, 1;
    %jmp T_19.118;
T_19.117 ;
    %load/vec4 v0x561bbb251500_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561bbb253ba0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb2515e0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb251780_0;
    %addi 4, 0, 32;
    %store/vec4 v0x561bbb251860_0, 0, 32;
    %load/vec4 v0x561bbb254890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb254930_0, 0, 1;
    %load/vec4 v0x561bbb2524c0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_19.123, 4;
    %load/vec4 v0x561bbb2551d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x561bbb24a9f0_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x561bbb24a7e0;
    %load/vec4 v0x561bbb2551d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x561bbb24a9f0_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x561bbb24a7e0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb2551d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x561bbb24a9f0_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x561bbb24a7e0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb2551d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561bbb24a9f0_0, 0, 8;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.rev8, S_0x561bbb24a7e0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb2547d0_0, 0, 32;
    %jmp T_19.124;
T_19.123 ;
    %load/vec4 v0x561bbb2551d0_0;
    %store/vec4 v0x561bbb2547d0_0, 0, 32;
T_19.124 ;
T_19.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
T_19.119 ;
    %load/vec4 v0x561bbb253e20_0;
    %load/vec4 v0x561bbb251860_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.125, 5;
    %load/vec4 v0x561bbb2557d0_0;
    %load/vec4 v0x561bbb2527b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %jmp T_19.128;
T_19.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561bbb252a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb2541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.130, 8;
T_19.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.130, 8;
 ; End of false expr.
    %blend;
T_19.130;
    %add;
    %store/vec4 v0x561bbb252950_0, 0, 8;
T_19.128 ;
T_19.125 ;
T_19.118 ;
T_19.116 ;
T_19.113 ;
    %jmp T_19.103;
T_19.102 ;
    %load/vec4 v0x561bbb255030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.131, 8;
    %load/vec4 v0x561bbb2550f0_0;
    %ix/getv 4, v0x561bbb253ba0_0;
    %shiftl 4;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
T_19.131 ;
    %load/vec4 v0x561bbb2516c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.133, 8;
    %load/vec4 v0x561bbb251500_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561bbb253ba0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb2515e0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561bbb2515e0_0, 0, 6;
    %load/vec4 v0x561bbb251780_0;
    %addi 4, 0, 32;
    %store/vec4 v0x561bbb251860_0, 0, 32;
    %load/vec4 v0x561bbb251780_0;
    %addi 4, 0, 32;
    %load/vec4 v0x561bbb253e20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x561bbb255690_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.137, 8;
    %load/vec4 v0x561bbb2555b0_0;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %jmp T_19.138;
T_19.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
T_19.138 ;
T_19.135 ;
    %load/vec4 v0x561bbb253e20_0;
    %load/vec4 v0x561bbb251860_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561bbb252a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb2541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.142, 8;
T_19.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.142, 8;
 ; End of false expr.
    %blend;
T_19.142;
    %add;
    %store/vec4 v0x561bbb252950_0, 0, 8;
T_19.139 ;
T_19.133 ;
T_19.103 ;
    %jmp T_19.13;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %load/vec4 v0x561bbb253ba0_0;
    %store/vec4 v0x561bbb24a700_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x561bbb24a420;
    %store/vec4 v0x561bbb253940_0, 0, 4;
    %load/vec4 v0x561bbb2555b0_0;
    %store/vec4 v0x561bbb2551d0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %jmp T_19.13;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb252c90_0, 0, 1;
    %load/vec4 v0x561bbb2527b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %load/vec4 v0x561bbb252a30_0;
    %pad/u 8;
    %store/vec4 v0x561bbb252950_0, 0, 8;
T_19.143 ;
    %jmp T_19.13;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb252c90_0, 0, 1;
    %load/vec4 v0x561bbb252870_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.145, 4;
    %load/vec4 v0x561bbb252870_0;
    %subi 1, 0, 8;
    %store/vec4 v0x561bbb252950_0, 0, 8;
    %jmp T_19.146;
T_19.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
T_19.146 ;
    %jmp T_19.13;
T_19.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb252c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb254df0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561bbb255410_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561bbb252a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561bbb2541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_19.148, 8;
T_19.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.148, 8;
 ; End of false expr.
    %blend;
T_19.148;
    %add;
    %store/vec4 v0x561bbb252950_0, 0, 8;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x561bbb1f6d40;
T_20 ;
    %wait E_0x561bbb0ee960;
    %load/vec4 v0x561bbaf994e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb0f6880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb164750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb17b1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb19b1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaf995a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbaf991a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0f6a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb19b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaf99280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb164670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561bbb177c90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x561bbb19b1b0_0;
    %assign/vec4 v0x561bbb17b1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaf995a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0f6a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaf99280_0, 0;
    %load/vec4 v0x561bbb0f6880_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x561bbb19b270_0, 0;
    %load/vec4 v0x561bbb0f6880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x561bbb0f67c0_0;
    %load/vec4 v0x561bbaf99340_0;
    %nor/r;
    %and;
    %load/vec4 v0x561bbb0f6960_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x561bbb1c47d0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb164670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561bbb177c90_0, 0;
    %load/vec4 v0x561bbb1c47d0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb164750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb19b1b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561bbb0f6880_0, 0;
T_20.7 ;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x561bbb17b1f0_0;
    %load/vec4 v0x561bbb17b130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb19b1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbaf995a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561bbb0f6880_0, 0;
T_20.9 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x561bbb0f6700_0;
    %load/vec4 v0x561bbaf99340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x561bbaf99400_0;
    %assign/vec4 v0x561bbaf991a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb0f6a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbaf995a0_0, 0;
    %load/vec4 v0x561bbb177c90_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x561bbb177c90_0, 0;
    %load/vec4 v0x561bbb177c90_0;
    %addi 4, 0, 16;
    %load/vec4 v0x561bbb0f6960_0;
    %cmp/u;
    %jmp/0xz  T_20.13, 5;
    %load/vec4 v0x561bbb164670_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561bbb164670_0, 0;
    %load/vec4 v0x561bbb164670_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561bbb164750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb19b1b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561bbb0f6880_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561bbb0f6880_0, 0;
T_20.14 ;
T_20.11 ;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbaf99280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb0f6880_0, 0;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561bbb1f7440;
T_21 ;
    %wait E_0x561bbb0ee960;
    %load/vec4 v0x561bbb0ebbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb0ebd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb062ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0b7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbafad570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb243030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb2432b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb243350_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561bbb243210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbafad630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb001940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbafad6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb001660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb062e20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561bbafad910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0017c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0ebaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb2430d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb001880_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x561bbafad570_0;
    %assign/vec4 v0x561bbb0b7f50_0, 0;
    %load/vec4 v0x561bbb243350_0;
    %assign/vec4 v0x561bbb2432b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbafad630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb001940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb001660_0, 0;
    %load/vec4 v0x561bbb0ebd30_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x561bbafad6f0_0, 0;
    %load/vec4 v0x561bbb0ebd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x561bbb0ebc70_0;
    %load/vec4 v0x561bbb001700_0;
    %nor/r;
    %and;
    %load/vec4 v0x561bbb242f90_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0x561bbb062d60_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb062e20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561bbafad910_0, 0;
    %load/vec4 v0x561bbb062d60_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb062ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbafad570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561bbb0ebd30_0, 0;
T_21.7 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x561bbb0b7f50_0;
    %load/vec4 v0x561bbb062fa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbafad570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0017c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb0ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb001940_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561bbb0ebd30_0, 0;
T_21.9 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x561bbb0ebaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0ebaf0_0, 0;
    %jmp T_21.12;
T_21.11 ;
    %load/vec4 v0x561bbb0017c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.13, 8;
    %load/vec4 v0x561bbb0015a0_0;
    %assign/vec4 v0x561bbb2430d0_0, 0;
    %load/vec4 v0x561bbb0015a0_0;
    %assign/vec4 v0x561bbb243030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb243350_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561bbb243210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb0017c0_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v0x561bbb2430d0_0;
    %assign/vec4 v0x561bbb243030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb243350_0, 0;
T_21.14 ;
T_21.12 ;
    %load/vec4 v0x561bbb2432b0_0;
    %load/vec4 v0x561bbb243170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbafad630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb001880_0, 0;
    %load/vec4 v0x561bbafad910_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x561bbafad910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb243350_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561bbb0ebd30_0, 0;
T_21.15 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x561bbb001880_0;
    %assign/vec4 v0x561bbafad630_0, 0;
    %load/vec4 v0x561bbafad7b0_0;
    %load/vec4 v0x561bbafad630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb001880_0, 0;
    %load/vec4 v0x561bbafad910_0;
    %load/vec4 v0x561bbb242f90_0;
    %cmp/u;
    %jmp/0xz  T_21.19, 5;
    %load/vec4 v0x561bbb062e20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561bbb062ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbafad570_0, 0;
    %load/vec4 v0x561bbb062e20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561bbb062e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb0017c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561bbb0ebd30_0, 0;
    %jmp T_21.20;
T_21.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb001660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb0ebd30_0, 0;
T_21.20 ;
T_21.17 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561bbb163160;
T_22 ;
    %wait E_0x561bbb0ee960;
    %load/vec4 v0x561bbb2469d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb245d50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x561bbb245df0_0;
    %assign/vec4 v0x561bbb245d50_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x561bbb163160;
T_23 ;
    %wait E_0x561bbb0ee960;
    %load/vec4 v0x561bbb2469d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb245c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb244f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb245800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb2462f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb245590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb244700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb2467b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb2453c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb246610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb247710_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb245c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb246610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb247710_0, 0;
    %load/vec4 v0x561bbb245df0_0;
    %nor/r;
    %load/vec4 v0x561bbb245800_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb244f30_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x561bbb2470a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %jmp T_23.11;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb244f30_0, 0;
    %load/vec4 v0x561bbb246fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x561bbb246250_0;
    %assign/vec4 v0x561bbb2462f0_0, 0;
    %load/vec4 v0x561bbb2454a0_0;
    %assign/vec4 v0x561bbb245590_0, 0;
    %load/vec4 v0x561bbb245ae0_0;
    %assign/vec4 v0x561bbb244700_0, 0;
    %load/vec4 v0x561bbb245ec0_0;
    %assign/vec4 v0x561bbb2467b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb245800_0, 0;
    %load/vec4 v0x561bbb245bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_23.15, 8;
T_23.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_23.15, 8;
 ; End of false expr.
    %blend;
T_23.15;
    %assign/vec4 v0x561bbb2470a0_0, 0;
T_23.12 ;
    %jmp T_23.11;
T_23.5 ;
    %load/vec4 v0x561bbb2467b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x561bbb247310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %load/vec4 v0x561bbb246390_0;
    %assign/vec4 v0x561bbb2453c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb246610_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
T_23.18 ;
T_23.17 ;
    %jmp T_23.11;
T_23.6 ;
    %load/vec4 v0x561bbb246ce0_0;
    %load/vec4 v0x561bbb246ac0_0;
    %and;
    %load/vec4 v0x561bbb246c20_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb244f30_0, 0;
T_23.20 ;
    %load/vec4 v0x561bbb246470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x561bbb2462f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v0x561bbb244700_0;
    %load/vec4 v0x561bbb2453c0_0;
    %add;
    %assign/vec4 v0x561bbb244700_0, 0;
T_23.24 ;
    %load/vec4 v0x561bbb244f30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561bbb2467b0_0;
    %load/vec4 v0x561bbb2453c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_23.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb2467b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x561bbb2467b0_0;
    %load/vec4 v0x561bbb2453c0_0;
    %sub;
    %assign/vec4 v0x561bbb2467b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
T_23.27 ;
T_23.22 ;
    %jmp T_23.11;
T_23.7 ;
    %load/vec4 v0x561bbb2467b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %jmp T_23.29;
T_23.28 ;
    %load/vec4 v0x561bbb246db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.30, 8;
    %load/vec4 v0x561bbb246390_0;
    %assign/vec4 v0x561bbb2453c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb247710_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
T_23.30 ;
T_23.29 ;
    %jmp T_23.11;
T_23.8 ;
    %load/vec4 v0x561bbb2458a0_0;
    %load/vec4 v0x561bbb2451a0_0;
    %and;
    %load/vec4 v0x561bbb245300_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb244f30_0, 0;
T_23.32 ;
    %load/vec4 v0x561bbb2475a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.34, 8;
    %load/vec4 v0x561bbb2462f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.36, 8;
    %load/vec4 v0x561bbb244700_0;
    %load/vec4 v0x561bbb2453c0_0;
    %add;
    %assign/vec4 v0x561bbb244700_0, 0;
T_23.36 ;
    %load/vec4 v0x561bbb244f30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561bbb2467b0_0;
    %load/vec4 v0x561bbb2453c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_23.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb2467b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %jmp T_23.39;
T_23.38 ;
    %load/vec4 v0x561bbb2467b0_0;
    %load/vec4 v0x561bbb2453c0_0;
    %sub;
    %assign/vec4 v0x561bbb2467b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
T_23.39 ;
T_23.34 ;
    %jmp T_23.11;
T_23.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb245c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb245800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561bbb2470a0_0, 0;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x561bbb256ee0;
T_24 ;
    %wait E_0x561bbb0f0b10;
    %load/vec4 v0x561bbb258790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb258500_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x561bbb258500_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x561bbb258500_0;
    %add;
    %ix/getv/s 3, v0x561bbb258500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb2585c0, 0, 4;
    %load/vec4 v0x561bbb258500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bbb258500_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb257f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb258cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb258280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb2581b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb257c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb258a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb2589e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb258680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb257e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb2583c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb258460_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x561bbb2583c0_0;
    %nor/r;
    %assign/vec4 v0x561bbb257f80_0, 0;
    %load/vec4 v0x561bbb258460_0;
    %nor/r;
    %assign/vec4 v0x561bbb258cd0_0, 0;
    %load/vec4 v0x561bbb258a80_0;
    %nor/r;
    %assign/vec4 v0x561bbb257c00_0, 0;
    %load/vec4 v0x561bbb257f80_0;
    %load/vec4 v0x561bbb258070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x561bbb257dc0_0;
    %assign/vec4 v0x561bbb257e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb2583c0_0, 0;
T_24.4 ;
    %load/vec4 v0x561bbb258cd0_0;
    %load/vec4 v0x561bbb258f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb258460_0, 0;
    %load/vec4 v0x561bbb258b70_0;
    %assign/vec4 v0x561bbb258c10_0, 0;
    %load/vec4 v0x561bbb258dc0_0;
    %assign/vec4 v0x561bbb258e80_0, 0;
T_24.6 ;
    %load/vec4 v0x561bbb258280_0;
    %load/vec4 v0x561bbb258110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb258280_0, 0;
T_24.8 ;
    %load/vec4 v0x561bbb2583c0_0;
    %load/vec4 v0x561bbb258460_0;
    %and;
    %load/vec4 v0x561bbb258280_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %fork t_3, S_0x561bbb257560;
    %jmp t_2;
    .scope S_0x561bbb257560;
t_3 ;
    %load/vec4 v0x561bbb257e90_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x561bbb257710_0, 0, 32;
    %load/vec4 v0x561bbb258e80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x561bbb258c10_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x561bbb257710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb2585c0, 0, 4;
T_24.12 ;
    %load/vec4 v0x561bbb258e80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0x561bbb258c10_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x561bbb257710_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb2585c0, 4, 5;
T_24.14 ;
    %load/vec4 v0x561bbb258e80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x561bbb258c10_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x561bbb257710_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb2585c0, 4, 5;
T_24.16 ;
    %load/vec4 v0x561bbb258e80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0x561bbb258c10_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x561bbb257710_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb2585c0, 4, 5;
T_24.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb2581b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb258280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb2583c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb258460_0, 0;
    %end;
    .scope S_0x561bbb256ee0;
t_2 %join;
T_24.10 ;
    %load/vec4 v0x561bbb257c00_0;
    %load/vec4 v0x561bbb257cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %fork t_5, S_0x561bbb257810;
    %jmp t_4;
    .scope S_0x561bbb257810;
t_5 ;
    %load/vec4 v0x561bbb257af0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x561bbb257a10_0, 0, 32;
    %ix/getv/s 4, v0x561bbb257a10_0;
    %load/vec4a v0x561bbb2585c0, 4;
    %assign/vec4 v0x561bbb258680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb2589e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb258a80_0, 0;
    %end;
    .scope S_0x561bbb256ee0;
t_4 %join;
T_24.20 ;
    %load/vec4 v0x561bbb258a80_0;
    %load/vec4 v0x561bbb258940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb258a80_0, 0;
T_24.22 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x561bbb1f85c0;
T_25 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561bbb15cdf0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x561bbb0b8ac0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561bbafc4f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561bbb0a8700_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x561bbb064220_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561bbb023910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561bbb1a6d10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561bbb014320_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbaf64020_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561bbb10cfe0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbafbc4a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561bbaf99d50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561bbaf999a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561bbb0b8360_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbaefa540_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb063d70_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561bbb0b95d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb065120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbafa3b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb023560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb064600_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb15d6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb0d2520_0, 0, 32;
    %end;
    .thread T_25, $init;
    .scope S_0x561bbb1f85c0;
T_26 ;
    %fork t_7, S_0x561bbb1f8940;
    %jmp t_6;
    .scope S_0x561bbb1f8940;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb1ab120_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x561bbb1ab120_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x561bbb1ab120_0;
    %store/vec4a v0x561bbb02d240, 4, 0;
    %load/vec4 v0x561bbb1ab120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bbb1ab120_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb15d6a0_0, 0, 1;
    %end;
    .scope S_0x561bbb1f85c0;
t_6 %join;
    %end;
    .thread T_26;
    .scope S_0x561bbb1f85c0;
T_27 ;
    %wait E_0x561bbb0adca0;
    %load/vec4 v0x561bbb15d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x561bbb0d2520_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb0d2520_0, 0;
    %load/vec4 v0x561bbb0d2520_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbb15d6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb0d2520_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb15cdf0_0, 4, 5;
T_27.2 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x561bbb1f85c0;
T_28 ;
    %wait E_0x561bbb0aa340;
    %vpi_func 4 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x561bbaf99d50_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x561bbb1f85c0;
T_29 ;
    %wait E_0x561bbb240400;
    %vpi_func 4 109 "$time" 64 {0 0 0};
    %load/vec4 v0x561bbaf99d50_0;
    %sub;
    %assign/vec4 v0x561bbaf999a0_0, 0;
    %load/vec4 v0x561bbaefa540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x561bbb0b8360_0;
    %vpi_func 4 111 "$time" 64 {0 0 0};
    %load/vec4 v0x561bbaf99d50_0;
    %sub;
    %add;
    %assign/vec4 v0x561bbb0b8360_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x561bbb1f85c0;
T_30 ;
    %wait E_0x561bbb2403c0;
    %load/vec4 v0x561bbb0a8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbafbc4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x561bbb063d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %jmp T_30.12;
T_30.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.12;
T_30.3 ;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_30.13, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbafc4f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb064600_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_30.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_30.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_30.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_30.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_30.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %jmp T_30.32;
T_30.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561bbb0b95d0_0, 0;
    %load/vec4 v0x561bbb0b8ac0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x561bbb014320_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.32;
T_30.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb15cdf0_0;
    %assign/vec4 v0x561bbb014320_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.32;
T_30.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb15cdf0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbaefa540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561bbb0b8360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %jmp T_30.32;
T_30.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561bbb15cdf0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %jmp T_30.32;
T_30.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.34, 8;
T_30.33 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.36, 9;
T_30.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.36, 9;
 ; End of false expr.
    %blend;
T_30.36;
    %jmp/0 T_30.34, 8;
 ; End of false expr.
    %blend;
T_30.34;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.38, 8;
T_30.37 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.40, 9;
T_30.39 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.42, 10;
T_30.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.42, 10;
 ; End of false expr.
    %blend;
T_30.42;
    %jmp/0 T_30.40, 9;
 ; End of false expr.
    %blend;
T_30.40;
    %jmp/0 T_30.38, 8;
 ; End of false expr.
    %blend;
T_30.38;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %jmp T_30.32;
T_30.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.44, 8;
T_30.43 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.46, 9;
T_30.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.46, 9;
 ; End of false expr.
    %blend;
T_30.46;
    %jmp/0 T_30.44, 8;
 ; End of false expr.
    %blend;
T_30.44;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.48, 8;
T_30.47 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.50, 9;
T_30.49 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.52, 10;
T_30.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.52, 10;
 ; End of false expr.
    %blend;
T_30.52;
    %jmp/0 T_30.50, 9;
 ; End of false expr.
    %blend;
T_30.50;
    %jmp/0 T_30.48, 8;
 ; End of false expr.
    %blend;
T_30.48;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %jmp T_30.32;
T_30.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.54, 8;
T_30.53 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.56, 9;
T_30.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.56, 9;
 ; End of false expr.
    %blend;
T_30.56;
    %jmp/0 T_30.54, 8;
 ; End of false expr.
    %blend;
T_30.54;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.58, 8;
T_30.57 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.60, 9;
T_30.59 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.62, 10;
T_30.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.62, 10;
 ; End of false expr.
    %blend;
T_30.62;
    %jmp/0 T_30.60, 9;
 ; End of false expr.
    %blend;
T_30.60;
    %jmp/0 T_30.58, 8;
 ; End of false expr.
    %blend;
T_30.58;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %jmp T_30.32;
T_30.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.64, 8;
T_30.63 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.66, 9;
T_30.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.66, 9;
 ; End of false expr.
    %blend;
T_30.66;
    %jmp/0 T_30.64, 8;
 ; End of false expr.
    %blend;
T_30.64;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.68, 8;
T_30.67 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.70, 9;
T_30.69 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.72, 10;
T_30.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.72, 10;
 ; End of false expr.
    %blend;
T_30.72;
    %jmp/0 T_30.70, 9;
 ; End of false expr.
    %blend;
T_30.70;
    %jmp/0 T_30.68, 8;
 ; End of false expr.
    %blend;
T_30.68;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %jmp T_30.32;
T_30.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.74, 8;
T_30.73 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.76, 9;
T_30.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.76, 9;
 ; End of false expr.
    %blend;
T_30.76;
    %jmp/0 T_30.74, 8;
 ; End of false expr.
    %blend;
T_30.74;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.78, 8;
T_30.77 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.80, 9;
T_30.79 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.82, 10;
T_30.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.82, 10;
 ; End of false expr.
    %blend;
T_30.82;
    %jmp/0 T_30.80, 9;
 ; End of false expr.
    %blend;
T_30.80;
    %jmp/0 T_30.78, 8;
 ; End of false expr.
    %blend;
T_30.78;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %jmp T_30.32;
T_30.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.84, 8;
T_30.83 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.86, 9;
T_30.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.86, 9;
 ; End of false expr.
    %blend;
T_30.86;
    %jmp/0 T_30.84, 8;
 ; End of false expr.
    %blend;
T_30.84;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_30.88, 8;
T_30.87 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_30.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.90, 9;
T_30.89 ; End of true expr.
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_30.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_30.92, 10;
T_30.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_30.92, 10;
 ; End of false expr.
    %blend;
T_30.92;
    %jmp/0 T_30.90, 9;
 ; End of false expr.
    %blend;
T_30.90;
    %jmp/0 T_30.88, 8;
 ; End of false expr.
    %blend;
T_30.88;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %jmp T_30.32;
T_30.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %load/vec4 v0x561bbb15cdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.96, 8;
T_30.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.96, 8;
 ; End of false expr.
    %blend;
T_30.96;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbaefa540_0;
    %load/vec4 v0x561bbb0b8360_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.97, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561bbb0b8360_0, P_0x561bbb0a7f60 {0 0 0};
T_30.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaefa540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561bbb0b8360_0, 0;
    %jmp T_30.94;
T_30.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.94 ;
    %jmp T_30.32;
T_30.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %load/vec4 v0x561bbb15cdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.102, 8;
T_30.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.102, 8;
 ; End of false expr.
    %blend;
T_30.102;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbaefa540_0;
    %load/vec4 v0x561bbb0b8360_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.103, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561bbb0b8360_0, P_0x561bbb0a7f60 {0 0 0};
T_30.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaefa540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561bbb0b8360_0, 0;
    %jmp T_30.100;
T_30.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.100 ;
    %jmp T_30.32;
T_30.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561bbb10cfe0_0, 0;
    %load/vec4 v0x561bbb15cdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbb0a8700_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.108, 8;
T_30.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_30.108, 8;
 ; End of false expr.
    %blend;
T_30.108;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %load/vec4 v0x561bbaefa540_0;
    %load/vec4 v0x561bbb0b8360_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.109, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561bbb0b8360_0, P_0x561bbb0a7f60 {0 0 0};
T_30.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaefa540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561bbb0b8360_0, 0;
    %jmp T_30.106;
T_30.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.106 ;
    %jmp T_30.32;
T_30.28 ;
    %load/vec4 v0x561bbb15cdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %load/vec4 v0x561bbaefa540_0;
    %load/vec4 v0x561bbb0b8360_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.113, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x561bbb0b8360_0, P_0x561bbb0a7f60 {0 0 0};
T_30.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaefa540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561bbb0b8360_0, 0;
    %jmp T_30.112;
T_30.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.112 ;
    %jmp T_30.32;
T_30.29 ;
    %load/vec4 v0x561bbb15cdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %load/vec4 v0x561bbaefa540_0;
    %load/vec4 v0x561bbb0b8360_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.117, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x561bbb0b8360_0, P_0x561bbb0a7f60 {0 0 0};
T_30.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561bbaefa540_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561bbb0b8360_0, 0;
    %jmp T_30.116;
T_30.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.116 ;
    %jmp T_30.32;
T_30.30 ;
    %load/vec4 v0x561bbb15cdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.119, 8;
    %fork t_9, S_0x561bbb1f8cc0;
    %jmp t_8;
    .scope S_0x561bbb1f8cc0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb1a9fc0_0, 0, 32;
T_30.121 ;
    %load/vec4 v0x561bbb1a9fc0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_30.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x561bbb1a9fc0_0;
    %store/vec4a v0x561bbb02d240, 4, 0;
    %load/vec4 v0x561bbb1a9fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bbb1a9fc0_0, 0, 32;
    %jmp T_30.121;
T_30.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb15d6a0_0, 0;
    %end;
    .scope S_0x561bbb1f85c0;
t_8 %join;
    %jmp T_30.120;
T_30.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.120 ;
    %jmp T_30.32;
T_30.32 ;
    %pop/vec4 1;
T_30.13 ;
    %jmp T_30.12;
T_30.4 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.123, 4;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_30.125, 4;
    %vpi_call/w 4 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x561bbaf64020_0 {0 0 0};
T_30.125 ;
T_30.123 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.127, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.128;
T_30.127 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.129, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.130;
T_30.129 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_30.131, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
T_30.131 ;
T_30.130 ;
T_30.128 ;
    %load/vec4 v0x561bbb065120_0;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_30.133, 8;
    %load/vec4 v0x561bbb064220_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_30.135, 8;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.136, 8;
T_30.135 ; End of true expr.
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_30.137, 9;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.138, 9;
T_30.137 ; End of true expr.
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_30.138, 9;
 ; End of false expr.
    %blend;
T_30.138;
    %jmp/0 T_30.136, 8;
 ; End of false expr.
    %blend;
T_30.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb064220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %load/vec4 v0x561bbb064600_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb064600_0, 0;
    %load/vec4 v0x561bbb064600_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_30.139, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_30.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %jmp T_30.142;
T_30.141 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.143, 4;
    %fork t_11, S_0x561bbb19f0a0;
    %jmp t_10;
    .scope S_0x561bbb19f0a0;
t_11 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_30.145, 4;
    %load/vec4 v0x561bbb023560_0;
    %store/vec4 v0x561bbb1a8e60_0, 0, 32;
T_30.147 ;
    %load/vec4 v0x561bbb1a8e60_0;
    %load/vec4 v0x561bbb023560_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_30.148, 5;
    %load/vec4 v0x561bbb1a8e60_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_30.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x561bbb1a8e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb02d240, 0, 4;
T_30.149 ;
    %load/vec4 v0x561bbb1a8e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bbb1a8e60_0, 0, 32;
    %jmp T_30.147;
T_30.148 ;
    %jmp T_30.146;
T_30.145 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_30.151, 4;
    %load/vec4 v0x561bbb023560_0;
    %store/vec4 v0x561bbb1a8e60_0, 0, 32;
T_30.153 ;
    %load/vec4 v0x561bbb1a8e60_0;
    %load/vec4 v0x561bbb023560_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_30.154, 5;
    %load/vec4 v0x561bbb1a8e60_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_30.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x561bbb1a8e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb02d240, 0, 4;
T_30.155 ;
    %load/vec4 v0x561bbb1a8e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bbb1a8e60_0, 0, 32;
    %jmp T_30.153;
T_30.154 ;
T_30.151 ;
T_30.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb15d6a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %end;
    .scope S_0x561bbb1f85c0;
t_10 %join;
    %jmp T_30.144;
T_30.143 ;
    %load/vec4 v0x561bbb10cfe0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %jmp T_30.158;
T_30.157 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_30.160, 8;
T_30.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_30.160, 8;
 ; End of false expr.
    %blend;
T_30.160;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb064600_0, 0;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.162;
T_30.161 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_30.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.164;
T_30.163 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.166;
T_30.165 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.168;
T_30.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
T_30.168 ;
T_30.166 ;
T_30.164 ;
T_30.162 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_30.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
T_30.169 ;
    %ix/getv 4, v0x561bbb064220_0;
    %load/vec4a v0x561bbb02d240, 4;
    %assign/vec4 v0x561bbb014320_0, 0;
T_30.158 ;
T_30.144 ;
T_30.142 ;
T_30.139 ;
T_30.133 ;
    %jmp T_30.12;
T_30.5 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.171, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.172;
T_30.171 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.173, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.174;
T_30.173 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_30.175, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
T_30.175 ;
T_30.174 ;
T_30.172 ;
    %load/vec4 v0x561bbb065120_0;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.177, 5;
    %load/vec4 v0x561bbb1a6d10_0;
    %assign/vec4 v0x561bbb023910_0, 0;
    %load/vec4 v0x561bbb1a6d10_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x561bbafbc4a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
T_30.177 ;
    %jmp T_30.12;
T_30.6 ;
    %load/vec4 v0x561bbb065120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %load/vec4 v0x561bbb10cfe0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_30.179, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_30.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_30.182, 8;
T_30.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_30.182, 8;
 ; End of false expr.
    %blend;
T_30.182;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_30.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
    %jmp T_30.184;
T_30.183 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_30.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbaf64020_0, 0;
T_30.185 ;
T_30.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.188;
T_30.187 ;
    %load/vec4 v0x561bbafc4f40_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_30.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.190;
T_30.189 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.192;
T_30.191 ;
    %load/vec4 v0x561bbaf64020_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
    %jmp T_30.194;
T_30.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561bbaf827c0_0, 0;
T_30.194 ;
T_30.192 ;
T_30.190 ;
T_30.188 ;
    %ix/getv 4, v0x561bbb064220_0;
    %load/vec4a v0x561bbb02d240, 4;
    %assign/vec4 v0x561bbb014320_0, 0;
T_30.179 ;
    %jmp T_30.12;
T_30.7 ;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.195, 4;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561bbb014320_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %jmp T_30.196;
T_30.195 ;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_30.197, 4;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561bbb014320_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %jmp T_30.198;
T_30.197 ;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.199, 4;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561bbb014320_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
T_30.199 ;
T_30.198 ;
T_30.196 ;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_30.201, 8;
    %load/vec4 v0x561bbb064220_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
    %load/vec4 v0x561bbb064220_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561bbb02d240, 4;
    %assign/vec4 v0x561bbb014320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbafbc4a0_0;
    %nor/r;
    %load/vec4 v0x561bbb064600_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561bbb064220_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.203 ;
    %load/vec4 v0x561bbb064600_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb064600_0, 0;
T_30.201 ;
    %jmp T_30.12;
T_30.8 ;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.205, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.206;
T_30.205 ;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_30.207, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
    %jmp T_30.208;
T_30.207 ;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.209, 4;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561bbb1a6d10_0, 0;
T_30.209 ;
T_30.208 ;
T_30.206 ;
    %load/vec4 v0x561bbb065120_0;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561bbb065120_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_30.211, 8;
    %load/vec4 v0x561bbb064220_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x561bbb064220_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.213, 8;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_30.215, 8;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.216, 8;
T_30.215 ; End of true expr.
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_30.217, 9;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.218, 9;
T_30.217 ; End of true expr.
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_30.218, 9;
 ; End of false expr.
    %blend;
T_30.218;
    %jmp/0 T_30.216, 8;
 ; End of false expr.
    %blend;
T_30.216;
    %ix/getv 3, v0x561bbb064220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561bbb02d240, 0, 4;
    %load/vec4 v0x561bbb064220_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561bbb064220_0, 0;
T_30.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb064600_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb064600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561bbb15d6a0_0, 0;
T_30.211 ;
    %jmp T_30.12;
T_30.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
    %jmp T_30.12;
T_30.10 ;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561bbb014320_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_30.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb15cdf0_0;
    %assign/vec4 v0x561bbb014320_0, 0;
T_30.219 ;
    %jmp T_30.12;
T_30.11 ;
    %load/vec4 v0x561bbb014320_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbafa3ef0_0, 4, 1;
    %load/vec4 v0x561bbb014320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561bbb014320_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb065120_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_30.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561bbb065120_0, 0;
    %load/vec4 v0x561bbb0b95d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561bbb0b95d0_0, 0;
    %load/vec4 v0x561bbb0b8ac0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x561bbb014320_0, 0;
    %jmp T_30.224;
T_30.223 ;
    %load/vec4 v0x561bbb0b95d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561bbb0b95d0_0, 0;
    %load/vec4 v0x561bbb0b8ac0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561bbb014320_0, 0;
    %jmp T_30.226;
T_30.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561bbb063d70_0, 0;
T_30.226 ;
T_30.224 ;
T_30.221 ;
    %jmp T_30.12;
T_30.12 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x561bbb1f85c0;
T_31 ;
    %wait E_0x561bbaf1e390;
    %load/vec4 v0x561bbb15d6a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561bbb15cdf0_0, 4, 1;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561bbb0a8700_0, 0, 8;
    %load/vec4 v0x561bbb065120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bbafa3b40_0, 0, 32;
    %load/vec4 v0x561bbb064220_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x561bbaf64020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x561bbb1a6d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561bbb0b8710_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x561bbb023560_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x561bbb19b4a0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb2595f0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x561bbb19b4a0;
T_33 ;
    %delay 5000, 0;
    %load/vec4 v0x561bbb2595f0_0;
    %inv;
    %store/vec4 v0x561bbb2595f0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x561bbb19b4a0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb25d2e0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x561bbb19b4a0;
T_35 ;
    %vpi_call/w 3 132 "$dumpfile", "int_csr_ce_fsm_dma_tb.vcd" {0 0 0};
    %vpi_call/w 3 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561bbb19b4a0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x561bbb19b4a0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb25ced0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb25ccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561bbb25d150_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x561bbb25cc30_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb25d0b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561bbb25d010_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_36.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.1, 5;
    %jmp/1 T_36.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561bbb0ee960;
    %jmp T_36.0;
T_36.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561bbb25d2e0_0, 0, 1;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 49, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 6208, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x561bbb2053d0_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x561bbb1acd20_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x561bbb1f8240;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561bbb25b6e0_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x561bbb25b6e0_0;
    %cmpi/s 20000, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x561bbb25a440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_36.3, 8;
    %wait E_0x561bbb0ee960;
    %load/vec4 v0x561bbb25b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561bbb25b6e0_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %load/vec4 v0x561bbb25a440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %vpi_call/w 3 163 "$fatal", 32'sb00000000000000000000000000000001, "DMA did not complete" {0 0 0};
T_36.4 ;
    %pushi/vec4 10, 0, 32;
T_36.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_36.7, 5;
    %jmp/1 T_36.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561bbb0ee960;
    %jmp T_36.6;
T_36.7 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561bbb2585c0, 4;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561bbb2585c0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %vpi_call/w 3 167 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x561bbb2585c0, 0> {0 0 0};
T_36.8 ;
    %vpi_call/w 3 168 "$display", "CSR+CE+FSM+DMA integration test passed" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x561bbb19b4a0;
T_37 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 175 "$display", "[int_csr_ce_fsm_dma_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 176 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb/int_csr_ce_fsm_dma_tb.v";
    "src/qspi_device.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/fifo_tx.v";
    "src/axi4_ram_slave.v";
