INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_wrapper'
