// Seed: 3305095997
module module_0 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd25,
    parameter id_8 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7[-1'b0!==id_8 :-1],
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire _id_8;
  output logic [7:0] id_7;
  input wire id_6;
  output wire _id_5;
  output wire id_4;
  input wire id_3;
  nor primCall (id_10, id_11, id_12, id_2, id_3, id_6);
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  parameter id_13 = -1;
  wire [id_5 : ""] id_14;
endmodule
