vhdl modules "usr_package.vhd"
vhdl modules "registre1bit.vhd"
vhdl modules "mux_2_1.vhd"
vhdl modules "rdc_Nbits.vhd"
vhdl work "rdc_load_nbits.vhd"
vhdl modules "compteurNbits.vhd"
verilog work "serial_tx.v"
vhdl modules "registreNbits.vhd"
vhdl modules "recuperation_donnee_spi_adc_10bits.vhd"
vhdl modules "LUT_1024_sin.vhd"
vhdl modules "FSM_recuperer_donnee_adc_12bits.vhd"
vhdl modules "FSM_convertir_1canal_adc12bits.vhd"
vhdl modules "FSM_conversion_seq_choix_canaux_adc12bits.vhd"
vhdl modules "FSM_conversion_seq_adc10bits.vhd"
vhdl modules "FSM_conversion_1CH_adc10bits.vhd"
vhdl modules "configuration_spi_adc_12bits.vhd"
vhdl modules "configuration_spi_adc_10bits.vhd"
vhdl modules "configuration_serie_dac_16bits.vhd"
vhdl modules "compteurNbits_mode.vhd"
vhdl modules "addition_offset.vhd"
vhdl modules "top_controle_spi_adc_12bits.vhd"
vhdl modules "generation_pulse.vhd"
vhdl modules "generation_onde_triangle.vhd"
vhdl modules "generation_onde_sin.vhd"
vhdl modules "generation_onde_carre.vhd"
vhdl modules "FSM_serial_tx.vhd"
vhdl modules "FSM_controle_mode_adc_12bits.vhd"
vhdl modules "FSM_controle_mode_adc_10bits.vhd"
vhdl modules "controle_spi_adc_10bits.vhd"
vhdl modules "controle_serie_dac_16bits.vhd"
vhdl modules "top_generation_forme_onde.vhd"
vhdl work "top_controle_adc_12bits.vhd"
vhdl modules "top_controle_adc_10bits.vhd"
verilog work "serial_rx.v"
vhdl modules "FSM_envoyer_Noctets.vhd"
vhdl modules "controle_spi_potentiostat.vhd"
vhdl modules "buffer_8xM.vhd"
vhdl work "top_test_courbe_CV.vhd"
vhdl work "top_test_courbe_cv_tb.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
