// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Thu Feb 21 15:26:15 2019
// Host        : brexit.cl.cam.ac.uk running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode synth_stub
//               /local/scratch/jrrk2/ariane/fpga/xilinx/xlnx_ila/xlnx_ila.srcs/sources_1/ip/xlnx_ila/xlnx_ila_stub.v
// Design      : xlnx_ila
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------

module xlnx_ila(
  input         clk,
  output        trig_out,
  input         trig_out_ack,
  input         trig_in,
  output        trig_in_ack,
  input [159:0] probe0,
  input [0:0]   probe1);
   
endmodule
