# sv_practice
Practice exercises for SystemVerilog, UVM

### Material from the following sources:
* www.github.com/VerificationExcellence/SystemVerilogReference
* www.verificationacademy.com
* www.github.com/cluelogic/uvm-tutorial-for-candy-lovers
* www.github.com/advanced-uvm

### Compiled & checked at the following sites:
* www.edaplayground.com

### Resources to help understand concepts:
* [SystemVerilog LRM 3.1a](http://www.eda.org/sv/SystemVerilog_3.1a.pdf)
* www.verificationexcellence.in
* www.icverification.com
* www.doulos.com
* www.sunburst-design.com
* www.cluelogic.com
* Books listed on www.chris.spear.net/verification
* Resources listed on www.verificationexcellence.in/course-resources/general
* Resources listed on www.asic-world.com/systemverilog/links.html

### Useful tools for visual understanding (doodling):
* www.wavedrom.com
* MS Visio with the [TIMEDIA.VSS](http://www.mvps.org/visio/FTP/TIMEDIA.VSS) stencil
* www.coggle.it