# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1614 \
    name qk_0_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val17 \
    op interface \
    ports { qk_0_val17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1615 \
    name qk_1_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val33 \
    op interface \
    ports { qk_1_val33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1616 \
    name qk_2_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val49 \
    op interface \
    ports { qk_2_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1617 \
    name qk_3_val65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val65 \
    op interface \
    ports { qk_3_val65 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1618 \
    name qk_4_val81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val81 \
    op interface \
    ports { qk_4_val81 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1619 \
    name qk_5_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val98 \
    op interface \
    ports { qk_5_val98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1620 \
    name qk_6_val114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val114 \
    op interface \
    ports { qk_6_val114 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1621 \
    name qk_7_val130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val130 \
    op interface \
    ports { qk_7_val130 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1622 \
    name qk_8_val146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val146 \
    op interface \
    ports { qk_8_val146 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1623 \
    name qk_9_val162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val162 \
    op interface \
    ports { qk_9_val162 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1624 \
    name qk_10_val178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val178 \
    op interface \
    ports { qk_10_val178 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1625 \
    name qk_11_val195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val195 \
    op interface \
    ports { qk_11_val195 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1626 \
    name qk_12_val211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val211 \
    op interface \
    ports { qk_12_val211 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1627 \
    name qk_13_val227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val227 \
    op interface \
    ports { qk_13_val227 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1628 \
    name qk_14_val243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val243 \
    op interface \
    ports { qk_14_val243 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1629 \
    name qk_15_val259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val259 \
    op interface \
    ports { qk_15_val259 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1630 \
    name qk_16_val276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_16_val276 \
    op interface \
    ports { qk_16_val276 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1631 \
    name qk_17_val292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_17_val292 \
    op interface \
    ports { qk_17_val292 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1632 \
    name qk_18_val308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_18_val308 \
    op interface \
    ports { qk_18_val308 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1633 \
    name qk_19_val324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_19_val324 \
    op interface \
    ports { qk_19_val324 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1634 \
    name qk_20_val340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_20_val340 \
    op interface \
    ports { qk_20_val340 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1635 \
    name qk_21_val357 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_21_val357 \
    op interface \
    ports { qk_21_val357 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1636 \
    name qk_22_val373 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_22_val373 \
    op interface \
    ports { qk_22_val373 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1637 \
    name qk_23_val389 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_23_val389 \
    op interface \
    ports { qk_23_val389 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1638 \
    name qk_24_val405 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_24_val405 \
    op interface \
    ports { qk_24_val405 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1639 \
    name qk_25_val421 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_25_val421 \
    op interface \
    ports { qk_25_val421 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1640 \
    name qk_26_val438 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_26_val438 \
    op interface \
    ports { qk_26_val438 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1641 \
    name qk_27_val454 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_27_val454 \
    op interface \
    ports { qk_27_val454 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1642 \
    name qk_28_val470 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_28_val470 \
    op interface \
    ports { qk_28_val470 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1643 \
    name qk_29_val486 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_29_val486 \
    op interface \
    ports { qk_29_val486 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1644 \
    name qk_30_val502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_30_val502 \
    op interface \
    ports { qk_30_val502 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1645 \
    name qk_31_val518 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_31_val518 \
    op interface \
    ports { qk_31_val518 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1646 \
    name qk_32_val535 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_32_val535 \
    op interface \
    ports { qk_32_val535 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1647 \
    name qk_33_val551 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_33_val551 \
    op interface \
    ports { qk_33_val551 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1648 \
    name qk_34_val567 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_34_val567 \
    op interface \
    ports { qk_34_val567 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1649 \
    name qk_35_val583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_35_val583 \
    op interface \
    ports { qk_35_val583 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1650 \
    name qk_36_val599 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_36_val599 \
    op interface \
    ports { qk_36_val599 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1651 \
    name qk_37_val615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_37_val615 \
    op interface \
    ports { qk_37_val615 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1652 \
    name qk_38_val631 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_38_val631 \
    op interface \
    ports { qk_38_val631 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1653 \
    name qk_39_val647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_39_val647 \
    op interface \
    ports { qk_39_val647 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1654 \
    name qk_40_val663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_40_val663 \
    op interface \
    ports { qk_40_val663 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1655 \
    name qk_41_val679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_41_val679 \
    op interface \
    ports { qk_41_val679 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1656 \
    name qk_42_val696 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_42_val696 \
    op interface \
    ports { qk_42_val696 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1657 \
    name qk_43_val712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_43_val712 \
    op interface \
    ports { qk_43_val712 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1658 \
    name qk_44_val728 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_44_val728 \
    op interface \
    ports { qk_44_val728 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1659 \
    name qk_45_val744 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_45_val744 \
    op interface \
    ports { qk_45_val744 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1660 \
    name qk_46_val760 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_46_val760 \
    op interface \
    ports { qk_46_val760 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1661 \
    name qk_47_val776 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_47_val776 \
    op interface \
    ports { qk_47_val776 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1662 \
    name qk_48_val792 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_48_val792 \
    op interface \
    ports { qk_48_val792 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1663 \
    name qk_49_val808 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_49_val808 \
    op interface \
    ports { qk_49_val808 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1664 \
    name qk_50_val824 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_50_val824 \
    op interface \
    ports { qk_50_val824 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1665 \
    name qk_51_val840 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_51_val840 \
    op interface \
    ports { qk_51_val840 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1666 \
    name qk_52_val856 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_52_val856 \
    op interface \
    ports { qk_52_val856 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1667 \
    name qk_53_val872 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_53_val872 \
    op interface \
    ports { qk_53_val872 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1668 \
    name qk_54_val888 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_54_val888 \
    op interface \
    ports { qk_54_val888 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1669 \
    name qk_55_val904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_55_val904 \
    op interface \
    ports { qk_55_val904 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1670 \
    name qk_56_val920 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_56_val920 \
    op interface \
    ports { qk_56_val920 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1671 \
    name qk_57_val936 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_57_val936 \
    op interface \
    ports { qk_57_val936 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1672 \
    name qk_58_val952 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_58_val952 \
    op interface \
    ports { qk_58_val952 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1673 \
    name qk_59_val968 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_59_val968 \
    op interface \
    ports { qk_59_val968 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1674 \
    name qk_60_val984 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_60_val984 \
    op interface \
    ports { qk_60_val984 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1675 \
    name qk_61_val1000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_61_val1000 \
    op interface \
    ports { qk_61_val1000 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1676 \
    name qk_62_val1016 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_62_val1016 \
    op interface \
    ports { qk_62_val1016 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1677 \
    name qk_63_val1032 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_63_val1032 \
    op interface \
    ports { qk_63_val1032 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1678 \
    name value_0_val1036 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val1036 \
    op interface \
    ports { value_0_val1036 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1679 \
    name value_1_val1040 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val1040 \
    op interface \
    ports { value_1_val1040 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1680 \
    name value_2_val1044 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val1044 \
    op interface \
    ports { value_2_val1044 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1681 \
    name value_3_val1048 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val1048 \
    op interface \
    ports { value_3_val1048 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1682 \
    name value_4_val1052 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val1052 \
    op interface \
    ports { value_4_val1052 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1683 \
    name value_5_val1056 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val1056 \
    op interface \
    ports { value_5_val1056 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1684 \
    name value_6_val1060 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val1060 \
    op interface \
    ports { value_6_val1060 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1685 \
    name value_7_val1064 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val1064 \
    op interface \
    ports { value_7_val1064 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1686 \
    name value_8_val1068 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val1068 \
    op interface \
    ports { value_8_val1068 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1687 \
    name value_9_val1072 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val1072 \
    op interface \
    ports { value_9_val1072 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1688 \
    name value_10_val1076 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val1076 \
    op interface \
    ports { value_10_val1076 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1689 \
    name value_11_val1080 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val1080 \
    op interface \
    ports { value_11_val1080 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1690 \
    name value_12_val1084 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val1084 \
    op interface \
    ports { value_12_val1084 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1691 \
    name value_13_val1088 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val1088 \
    op interface \
    ports { value_13_val1088 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1692 \
    name value_14_val1092 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val1092 \
    op interface \
    ports { value_14_val1092 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1693 \
    name value_15_val1096 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val1096 \
    op interface \
    ports { value_15_val1096 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1694 \
    name value_16_val1100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val1100 \
    op interface \
    ports { value_16_val1100 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1695 \
    name value_17_val1104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val1104 \
    op interface \
    ports { value_17_val1104 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1696 \
    name value_18_val1108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val1108 \
    op interface \
    ports { value_18_val1108 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1697 \
    name value_19_val1112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val1112 \
    op interface \
    ports { value_19_val1112 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1698 \
    name value_20_val1116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val1116 \
    op interface \
    ports { value_20_val1116 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1699 \
    name value_21_val1120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val1120 \
    op interface \
    ports { value_21_val1120 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1700 \
    name value_22_val1124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val1124 \
    op interface \
    ports { value_22_val1124 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1701 \
    name value_23_val1128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val1128 \
    op interface \
    ports { value_23_val1128 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1702 \
    name value_24_val1132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val1132 \
    op interface \
    ports { value_24_val1132 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1703 \
    name value_25_val1136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val1136 \
    op interface \
    ports { value_25_val1136 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1704 \
    name value_26_val1140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val1140 \
    op interface \
    ports { value_26_val1140 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1705 \
    name value_27_val1144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val1144 \
    op interface \
    ports { value_27_val1144 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1706 \
    name value_28_val1148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val1148 \
    op interface \
    ports { value_28_val1148 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1707 \
    name value_29_val1152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val1152 \
    op interface \
    ports { value_29_val1152 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1708 \
    name value_30_val1156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val1156 \
    op interface \
    ports { value_30_val1156 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1709 \
    name value_31_val1160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val1160 \
    op interface \
    ports { value_31_val1160 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1710 \
    name value_32_val1164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val1164 \
    op interface \
    ports { value_32_val1164 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1711 \
    name value_33_val1168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val1168 \
    op interface \
    ports { value_33_val1168 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1712 \
    name value_34_val1172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val1172 \
    op interface \
    ports { value_34_val1172 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1713 \
    name value_35_val1176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val1176 \
    op interface \
    ports { value_35_val1176 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1714 \
    name value_36_val1180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val1180 \
    op interface \
    ports { value_36_val1180 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1715 \
    name value_37_val1184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val1184 \
    op interface \
    ports { value_37_val1184 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1716 \
    name value_38_val1188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val1188 \
    op interface \
    ports { value_38_val1188 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1717 \
    name value_39_val1192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val1192 \
    op interface \
    ports { value_39_val1192 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1718 \
    name value_40_val1196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val1196 \
    op interface \
    ports { value_40_val1196 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1719 \
    name value_41_val1200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val1200 \
    op interface \
    ports { value_41_val1200 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1720 \
    name value_42_val1204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val1204 \
    op interface \
    ports { value_42_val1204 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1721 \
    name value_43_val1208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val1208 \
    op interface \
    ports { value_43_val1208 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1722 \
    name value_44_val1212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val1212 \
    op interface \
    ports { value_44_val1212 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1723 \
    name value_45_val1216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val1216 \
    op interface \
    ports { value_45_val1216 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1724 \
    name value_46_val1220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val1220 \
    op interface \
    ports { value_46_val1220 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1725 \
    name value_47_val1224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val1224 \
    op interface \
    ports { value_47_val1224 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1726 \
    name value_48_val1228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_48_val1228 \
    op interface \
    ports { value_48_val1228 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1727 \
    name value_49_val1232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_49_val1232 \
    op interface \
    ports { value_49_val1232 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1728 \
    name value_50_val1236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_50_val1236 \
    op interface \
    ports { value_50_val1236 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1729 \
    name value_51_val1240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_51_val1240 \
    op interface \
    ports { value_51_val1240 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1730 \
    name value_52_val1244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_52_val1244 \
    op interface \
    ports { value_52_val1244 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1731 \
    name value_53_val1248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_53_val1248 \
    op interface \
    ports { value_53_val1248 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1732 \
    name value_54_val1252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_54_val1252 \
    op interface \
    ports { value_54_val1252 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1733 \
    name value_55_val1256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_55_val1256 \
    op interface \
    ports { value_55_val1256 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1734 \
    name value_56_val1260 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_56_val1260 \
    op interface \
    ports { value_56_val1260 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1735 \
    name value_57_val1264 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_57_val1264 \
    op interface \
    ports { value_57_val1264 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1736 \
    name value_58_val1268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_58_val1268 \
    op interface \
    ports { value_58_val1268 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1737 \
    name value_59_val1272 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_59_val1272 \
    op interface \
    ports { value_59_val1272 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1738 \
    name value_60_val1276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_60_val1276 \
    op interface \
    ports { value_60_val1276 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1739 \
    name value_61_val1280 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_61_val1280 \
    op interface \
    ports { value_61_val1280 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1740 \
    name value_62_val1284 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_62_val1284 \
    op interface \
    ports { value_62_val1284 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1741 \
    name value_63_val1288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_63_val1288 \
    op interface \
    ports { value_63_val1288 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


